

================================================================
== Vitis HLS Report for 'top_function'
================================================================
* Date:           Mon Jul 24 10:31:17 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        AllAlgoExecTest
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexu
* Target device:  xcvu065_CIV-ffvc1517-1H-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.840 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_top_function_Pipeline_1_fu_432                 |top_function_Pipeline_1                 |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
        |grp_top_function_Pipeline_3_fu_438                 |top_function_Pipeline_3                 |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
        |grp_top_function_Pipeline_5_fu_444                 |top_function_Pipeline_5                 |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
        |grp_top_function_Pipeline_7_fu_450                 |top_function_Pipeline_7                 |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
        |grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456   |top_function_Pipeline_VITIS_LOOP_37_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486   |top_function_Pipeline_VITIS_LOOP_58_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518   |top_function_Pipeline_VITIS_LOOP_79_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550  |top_function_Pipeline_VITIS_LOOP_100_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582  |top_function_Pipeline_VITIS_LOOP_141_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      80|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|    3292|    4259|    -|
|Memory           |        0|    -|      48|      24|    0|
|Multiplexer      |        -|    -|       -|    1512|    -|
|Register         |        -|    -|     160|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|    3500|    5875|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     2520|  600|  716160|  358080|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|       1|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |grp_top_function_Pipeline_1_fu_432                 |top_function_Pipeline_1                 |        0|   0|    7|    51|    0|
    |grp_top_function_Pipeline_3_fu_438                 |top_function_Pipeline_3                 |        0|   0|    7|    51|    0|
    |grp_top_function_Pipeline_5_fu_444                 |top_function_Pipeline_5                 |        0|   0|    7|    51|    0|
    |grp_top_function_Pipeline_7_fu_450                 |top_function_Pipeline_7                 |        0|   0|    7|    51|    0|
    |grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550  |top_function_Pipeline_VITIS_LOOP_100_1  |        0|   0|  869|  1020|    0|
    |grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582  |top_function_Pipeline_VITIS_LOOP_141_1  |        0|   0|   70|   166|    0|
    |grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456   |top_function_Pipeline_VITIS_LOOP_37_1   |        0|   0|  773|  1011|    0|
    |grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486   |top_function_Pipeline_VITIS_LOOP_58_1   |        0|   0|  776|   929|    0|
    |grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518   |top_function_Pipeline_VITIS_LOOP_79_1   |        0|   0|  776|   929|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |Total                                              |                                        |        0|   0| 3292|  4259|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |adjacencyList_18_U  |adjacencyList_18_RAM_AUTO_1R1W  |        0|  1|   1|    0|    20|    1|     1|           20|
    |adjacencyList_16_U  |adjacencyList_18_RAM_AUTO_1R1W  |        0|  1|   1|    0|    20|    1|     1|           20|
    |adjacencyList_15_U  |adjacencyList_18_RAM_AUTO_1R1W  |        0|  1|   1|    0|    20|    1|     1|           20|
    |adjacencyList_13_U  |adjacencyList_18_RAM_AUTO_1R1W  |        0|  1|   1|    0|    20|    1|     1|           20|
    |adjacencyList_11_U  |adjacencyList_18_RAM_AUTO_1R1W  |        0|  1|   1|    0|    20|    1|     1|           20|
    |adjacencyList_7_U   |adjacencyList_7_RAM_AUTO_1R1W   |        0|  2|   1|    0|    20|    1|     1|           20|
    |adjacencyList_4_U   |adjacencyList_7_RAM_AUTO_1R1W   |        0|  2|   1|    0|    20|    1|     1|           20|
    |adjacencyList_3_U   |adjacencyList_7_RAM_AUTO_1R1W   |        0|  2|   1|    0|    20|    1|     1|           20|
    |adjacencyList_2_U   |adjacencyList_7_RAM_AUTO_1R1W   |        0|  2|   1|    0|    20|    1|     1|           20|
    |adjacencyList_1_U   |adjacencyList_7_RAM_AUTO_1R1W   |        0|  2|   1|    0|    20|    1|     1|           20|
    |allTraversal_U      |allTraversal_RAM_AUTO_1R1W      |        0|  5|   2|    0|    20|    5|     1|          100|
    |nodeQueue_U         |nodeQueue_RAM_AUTO_1R1W         |        0|  5|   2|    0|    20|    5|     1|          100|
    |stack_U             |nodeQueue_RAM_AUTO_1R1W         |        0|  5|   2|    0|    20|    5|     1|          100|
    |stack_1_U           |nodeQueue_RAM_AUTO_1R1W         |        0|  5|   2|    0|    20|    5|     1|          100|
    |queue_U             |nodeQueue_RAM_AUTO_1R1W         |        0|  5|   2|    0|    20|    5|     1|          100|
    |visited_U           |visited_RAM_AUTO_1R1W           |        0|  2|   1|    0|    20|    1|     1|           20|
    |visited_1_U         |visited_RAM_AUTO_1R1W           |        0|  2|   1|    0|    20|    1|     1|           20|
    |visited_2_U         |visited_RAM_AUTO_1R1W           |        0|  2|   1|    0|    20|    1|     1|           20|
    |visited_3_U         |visited_RAM_AUTO_1R1W           |        0|  2|   1|    0|    20|    1|     1|           20|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                |        0| 48|  24|    0|   380|   39|    19|          780|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |i_fu_616_p2                      |         +|   0|  0|  39|          32|           1|
    |icmp_ln141_fu_621_p2             |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  80|          65|          34|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |adjacencyList_11_address0                    |  31|          6|    5|         30|
    |adjacencyList_11_ce0                         |  31|          6|    1|          6|
    |adjacencyList_13_address0                    |  31|          6|    5|         30|
    |adjacencyList_13_ce0                         |  31|          6|    1|          6|
    |adjacencyList_15_address0                    |  31|          6|    5|         30|
    |adjacencyList_15_ce0                         |  31|          6|    1|          6|
    |adjacencyList_16_address0                    |  31|          6|    5|         30|
    |adjacencyList_16_ce0                         |  31|          6|    1|          6|
    |adjacencyList_18_address0                    |  31|          6|    5|         30|
    |adjacencyList_18_ce0                         |  31|          6|    1|          6|
    |adjacencyList_1_address0                     |  31|          6|    5|         30|
    |adjacencyList_1_ce0                          |  31|          6|    1|          6|
    |adjacencyList_2_address0                     |  37|          7|    5|         35|
    |adjacencyList_2_ce0                          |  31|          6|    1|          6|
    |adjacencyList_3_address0                     |  37|          7|    5|         35|
    |adjacencyList_3_ce0                          |  31|          6|    1|          6|
    |adjacencyList_4_address0                     |  37|          7|    5|         35|
    |adjacencyList_4_ce0                          |  31|          6|    1|          6|
    |adjacencyList_7_address0                     |  37|          7|    5|         35|
    |adjacencyList_7_address1                     |  14|          3|    5|         15|
    |adjacencyList_7_ce0                          |  31|          6|    1|          6|
    |allTraversal_address0                        |  37|          7|    5|         35|
    |allTraversal_ce0                             |  37|          7|    1|          7|
    |allTraversal_d0                              |  26|          5|    5|         25|
    |allTraversal_we0                             |  26|          5|    1|          5|
    |ap_NS_fsm                                    |  74|         18|    1|         18|
    |ap_phi_mux_newListValue_new_0_phi_fu_425_p4  |   9|          2|   32|         64|
    |newListValue_new_0_reg_422                   |   9|          2|   32|         64|
    |nodeQueue_address0                           |  14|          3|    5|         15|
    |nodeQueue_ce0                                |  14|          3|    1|          3|
    |nodeQueue_d0                                 |  14|          3|    5|         15|
    |nodeQueue_we0                                |  14|          3|    1|          3|
    |queue_address0                               |  14|          3|    5|         15|
    |queue_ce0                                    |  14|          3|    1|          3|
    |queue_d0                                     |  14|          3|    5|         15|
    |queue_we0                                    |  14|          3|    1|          3|
    |stack_1_address0                             |  14|          3|    5|         15|
    |stack_1_ce0                                  |  14|          3|    1|          3|
    |stack_1_d0                                   |  14|          3|    5|         15|
    |stack_1_we0                                  |  14|          3|    1|          3|
    |stack_address0                               |  14|          3|    5|         15|
    |stack_ce0                                    |  14|          3|    1|          3|
    |stack_d0                                     |  14|          3|    5|         15|
    |stack_we0                                    |  14|          3|    1|          3|
    |traversalSize                                |  20|          4|   32|        128|
    |visited_1_address0                           |  20|          4|    5|         20|
    |visited_1_ce0                                |  20|          4|    1|          4|
    |visited_1_ce1                                |   9|          2|    1|          2|
    |visited_1_d0                                 |  20|          4|    1|          4|
    |visited_1_we0                                |  20|          4|    1|          4|
    |visited_1_we1                                |   9|          2|    1|          2|
    |visited_2_address0                           |  20|          4|    5|         20|
    |visited_2_ce0                                |  20|          4|    1|          4|
    |visited_2_ce1                                |   9|          2|    1|          2|
    |visited_2_d0                                 |  20|          4|    1|          4|
    |visited_2_we0                                |  20|          4|    1|          4|
    |visited_2_we1                                |   9|          2|    1|          2|
    |visited_3_address0                           |  20|          4|    5|         20|
    |visited_3_ce0                                |  20|          4|    1|          4|
    |visited_3_ce1                                |   9|          2|    1|          2|
    |visited_3_d0                                 |  20|          4|    1|          4|
    |visited_3_we0                                |  20|          4|    1|          4|
    |visited_3_we1                                |   9|          2|    1|          2|
    |visited_address0                             |  20|          4|    5|         20|
    |visited_ce0                                  |  20|          4|    1|          4|
    |visited_ce1                                  |   9|          2|    1|          2|
    |visited_d0                                   |  20|          4|    1|          4|
    |visited_we0                                  |  20|          4|    1|          4|
    |visited_we1                                  |   9|          2|    1|          2|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        |1512|        305|  262|       1029|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |allTraversal_load_reg_676                                       |   5|   0|    5|          0|
    |ap_CS_fsm                                                       |  17|   0|   17|          0|
    |grp_top_function_Pipeline_1_fu_432_ap_start_reg                 |   1|   0|    1|          0|
    |grp_top_function_Pipeline_3_fu_438_ap_start_reg                 |   1|   0|    1|          0|
    |grp_top_function_Pipeline_5_fu_444_ap_start_reg                 |   1|   0|    1|          0|
    |grp_top_function_Pipeline_7_fu_450_ap_start_reg                 |   1|   0|    1|          0|
    |grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456_ap_start_reg   |   1|   0|    1|          0|
    |grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486_ap_start_reg   |   1|   0|    1|          0|
    |grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518_ap_start_reg   |   1|   0|    1|          0|
    |i_reg_686                                                       |  32|   0|   32|          0|
    |icmp_ln141_reg_691                                              |   1|   0|    1|          0|
    |index_reg_655                                                   |  32|   0|   32|          0|
    |newListValue_new_0_reg_422                                      |  32|   0|   32|          0|
    |traversalSize                                                   |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 160|   0|  160|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|        top_function|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|        top_function|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|        top_function|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|        top_function|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|        top_function|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|        top_function|  return value|
|newListValue               |  out|   32|      ap_vld|        newListValue|       pointer|
|newListValue_ap_vld        |  out|    1|      ap_vld|        newListValue|       pointer|
|totalTraversalSize         |  out|   32|      ap_vld|  totalTraversalSize|       pointer|
|totalTraversalSize_ap_vld  |  out|    1|      ap_vld|  totalTraversalSize|       pointer|
|signal_r                   |  out|   32|      ap_vld|            signal_r|       pointer|
|signal_r_ap_vld            |  out|    1|      ap_vld|            signal_r|       pointer|
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 17 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_loc36 = alloca i64 1"   --->   Operation 18 'alloca' 'p_loc36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_loc33 = alloca i64 1"   --->   Operation 19 'alloca' 'p_loc33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_loc29 = alloca i64 1"   --->   Operation 20 'alloca' 'p_loc29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 21 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.86ns)   --->   "%visited = alloca i64 1" [Graph.cpp:93->Graph.cpp:131]   --->   Operation 22 'alloca' 'visited' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 23 [1/1] (0.86ns)   --->   "%nodeQueue = alloca i64 1" [Graph.cpp:94->Graph.cpp:131]   --->   Operation 23 'alloca' 'nodeQueue' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_1 : Operation 24 [1/1] (0.86ns)   --->   "%visited_1 = alloca i64 1" [Graph.cpp:72->Graph.cpp:127]   --->   Operation 24 'alloca' 'visited_1' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 25 [1/1] (0.86ns)   --->   "%stack = alloca i64 1" [Graph.cpp:73->Graph.cpp:127]   --->   Operation 25 'alloca' 'stack' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_1 : Operation 26 [1/1] (0.86ns)   --->   "%visited_2 = alloca i64 1" [Graph.cpp:51->Graph.cpp:123]   --->   Operation 26 'alloca' 'visited_2' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 27 [1/1] (0.86ns)   --->   "%stack_1 = alloca i64 1" [Graph.cpp:52->Graph.cpp:123]   --->   Operation 27 'alloca' 'stack_1' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_1 : Operation 28 [1/1] (0.86ns)   --->   "%visited_3 = alloca i64 1" [Graph.cpp:30->Graph.cpp:118]   --->   Operation 28 'alloca' 'visited_3' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 29 [1/1] (0.86ns)   --->   "%queue = alloca i64 1" [Graph.cpp:31->Graph.cpp:118]   --->   Operation 29 'alloca' 'queue' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_1 : Operation 30 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 1" [Graph.cpp:11->Graph.cpp:16->Graph.cpp:115]   --->   Operation 30 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 31 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 2" [Graph.cpp:12->Graph.cpp:16->Graph.cpp:115]   --->   Operation 31 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 32 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 1" [Graph.cpp:11->Graph.cpp:17->Graph.cpp:115]   --->   Operation 32 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 33 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 7" [Graph.cpp:12->Graph.cpp:17->Graph.cpp:115]   --->   Operation 33 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 34 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 2" [Graph.cpp:11->Graph.cpp:18->Graph.cpp:115]   --->   Operation 34 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 35 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 3" [Graph.cpp:12->Graph.cpp:18->Graph.cpp:115]   --->   Operation 35 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 36 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 2" [Graph.cpp:11->Graph.cpp:19->Graph.cpp:115]   --->   Operation 36 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 37 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 3" [Graph.cpp:11->Graph.cpp:20->Graph.cpp:115]   --->   Operation 37 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 38 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 4" [Graph.cpp:12->Graph.cpp:20->Graph.cpp:115]   --->   Operation 38 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 39 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 3" [Graph.cpp:11->Graph.cpp:21->Graph.cpp:115]   --->   Operation 39 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 40 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 4" [Graph.cpp:11->Graph.cpp:22->Graph.cpp:115]   --->   Operation 40 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 41 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 7" [Graph.cpp:11->Graph.cpp:23->Graph.cpp:115]   --->   Operation 41 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 42 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 18" [Graph.cpp:12->Graph.cpp:23->Graph.cpp:115]   --->   Operation 42 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 43 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 7" [Graph.cpp:11->Graph.cpp:24->Graph.cpp:115]   --->   Operation 43 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 44 [1/1] (0.86ns)   --->   "%store_ln11 = store i1 1, i1 7" [Graph.cpp:11->Graph.cpp:25->Graph.cpp:115]   --->   Operation 44 'store' 'store_ln11' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_1 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_1, i1 %visited_3"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%queue_addr = getelementptr i5 %queue, i64 0, i64 0" [Graph.cpp:35->Graph.cpp:118]   --->   Operation 46 'getelementptr' 'queue_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.86ns)   --->   "%store_ln35 = store i5 1, i5 %queue_addr" [Graph.cpp:35->Graph.cpp:118]   --->   Operation 47 'store' 'store_ln35' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_1 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_3, i1 %visited_2"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%stack_1_addr = getelementptr i5 %stack_1, i64 0, i64 0" [Graph.cpp:56->Graph.cpp:123]   --->   Operation 49 'getelementptr' 'stack_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.86ns)   --->   "%store_ln56 = store i5 1, i5 %stack_1_addr" [Graph.cpp:56->Graph.cpp:123]   --->   Operation 50 'store' 'store_ln56' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_1 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_5, i1 %visited_1"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%stack_addr = getelementptr i5 %stack, i64 0, i64 0" [Graph.cpp:77->Graph.cpp:127]   --->   Operation 52 'getelementptr' 'stack_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.86ns)   --->   "%store_ln77 = store i5 1, i5 %stack_addr" [Graph.cpp:77->Graph.cpp:127]   --->   Operation 53 'store' 'store_ln77' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_1 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_7, i1 %visited"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%nodeQueue_addr = getelementptr i5 %nodeQueue, i64 0, i64 0" [Graph.cpp:98->Graph.cpp:131]   --->   Operation 55 'getelementptr' 'nodeQueue_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.86ns)   --->   "%store_ln98 = store i5 1, i5 %nodeQueue_addr" [Graph.cpp:98->Graph.cpp:131]   --->   Operation 56 'store' 'store_ln98' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>

State 2 <SV = 1> <Delay = 0.86>
ST_2 : Operation 57 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 4" [Graph.cpp:12->Graph.cpp:19->Graph.cpp:115]   --->   Operation 57 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_2 : Operation 58 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 15" [Graph.cpp:12->Graph.cpp:21->Graph.cpp:115]   --->   Operation 58 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_2 : Operation 59 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 16" [Graph.cpp:12->Graph.cpp:22->Graph.cpp:115]   --->   Operation 59 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_2 : Operation 60 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 13" [Graph.cpp:12->Graph.cpp:24->Graph.cpp:115]   --->   Operation 60 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_2 : Operation 61 [1/1] (0.86ns)   --->   "%store_ln12 = store i1 1, i1 11" [Graph.cpp:12->Graph.cpp:25->Graph.cpp:115]   --->   Operation 61 'store' 'store_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_2 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_1, i1 %visited_3"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_3, i1 %visited_2"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_5, i1 %visited_1"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_7, i1 %visited"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.86>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%visited_3_addr = getelementptr i1 %visited_3, i64 0, i64 1" [Graph.cpp:34->Graph.cpp:118]   --->   Operation 66 'getelementptr' 'visited_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.86ns)   --->   "%store_ln34 = store i1 1, i5 %visited_3_addr" [Graph.cpp:34->Graph.cpp:118]   --->   Operation 67 'store' 'store_ln34' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%visited_2_addr = getelementptr i1 %visited_2, i64 0, i64 1" [Graph.cpp:55->Graph.cpp:123]   --->   Operation 68 'getelementptr' 'visited_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.86ns)   --->   "%store_ln55 = store i1 1, i5 %visited_2_addr" [Graph.cpp:55->Graph.cpp:123]   --->   Operation 69 'store' 'store_ln55' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%visited_1_addr = getelementptr i1 %visited_1, i64 0, i64 1" [Graph.cpp:76->Graph.cpp:127]   --->   Operation 70 'getelementptr' 'visited_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.86ns)   --->   "%store_ln76 = store i1 1, i5 %visited_1_addr" [Graph.cpp:76->Graph.cpp:127]   --->   Operation 71 'store' 'store_ln76' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%visited_addr = getelementptr i1 %visited, i64 0, i64 1" [Graph.cpp:97->Graph.cpp:131]   --->   Operation 72 'getelementptr' 'visited_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.86ns)   --->   "%store_ln97 = store i1 1, i5 %visited_addr" [Graph.cpp:97->Graph.cpp:131]   --->   Operation 73 'store' 'store_ln97' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_VITIS_LOOP_37_1, i1 %visited_3, i5 %queue, i1 %adjacencyList_18, i1 %adjacencyList_16, i1 %adjacencyList_15, i1 %adjacencyList_13, i1 %adjacencyList_11, i1 %adjacencyList_7, i1 %adjacencyList_4, i1 %adjacencyList_3, i1 %adjacencyList_2, i32 %traversalSize, i5 %allTraversal, i1 %adjacencyList_1"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_function_Pipeline_VITIS_LOOP_37_1, i1 %visited_3, i5 %queue, i1 %adjacencyList_18, i1 %adjacencyList_16, i1 %adjacencyList_15, i1 %adjacencyList_13, i1 %adjacencyList_11, i1 %adjacencyList_7, i1 %adjacencyList_4, i1 %adjacencyList_3, i1 %adjacencyList_2, i32 %traversalSize, i5 %allTraversal, i1 %adjacencyList_1"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%index = load i32 %traversalSize" [Graph.cpp:119]   --->   Operation 76 'load' 'index' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.63>
ST_7 : Operation 77 [2/2] (0.63ns)   --->   "%call_ln119 = call void @top_function_Pipeline_VITIS_LOOP_58_1, i32 %index, i1 %visited_2, i5 %stack_1, i32 %p_loc, i1 %adjacencyList_1, i1 %adjacencyList_2, i1 %adjacencyList_3, i1 %adjacencyList_4, i1 %adjacencyList_7, i1 %adjacencyList_11, i1 %adjacencyList_13, i1 %adjacencyList_15, i1 %adjacencyList_16, i32 %traversalSize, i5 %allTraversal, i1 %adjacencyList_18" [Graph.cpp:119]   --->   Operation 77 'call' 'call_ln119' <Predicate = true> <Delay = 0.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.42>
ST_8 : Operation 78 [1/2] (2.42ns)   --->   "%call_ln119 = call void @top_function_Pipeline_VITIS_LOOP_58_1, i32 %index, i1 %visited_2, i5 %stack_1, i32 %p_loc, i1 %adjacencyList_1, i1 %adjacencyList_2, i1 %adjacencyList_3, i1 %adjacencyList_4, i1 %adjacencyList_7, i1 %adjacencyList_11, i1 %adjacencyList_13, i1 %adjacencyList_15, i1 %adjacencyList_16, i32 %traversalSize, i5 %allTraversal, i1 %adjacencyList_18" [Graph.cpp:119]   --->   Operation 78 'call' 'call_ln119' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.63>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 79 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [2/2] (0.63ns)   --->   "%call_ln0 = call void @top_function_Pipeline_VITIS_LOOP_79_1, i32 %p_loc_load, i1 %visited_1, i5 %stack, i32 %p_loc29, i1 %adjacencyList_1, i1 %adjacencyList_2, i1 %adjacencyList_3, i1 %adjacencyList_4, i1 %adjacencyList_7, i1 %adjacencyList_11, i1 %adjacencyList_13, i1 %adjacencyList_15, i1 %adjacencyList_16, i32 %traversalSize, i5 %allTraversal, i1 %adjacencyList_18"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.42>
ST_10 : Operation 81 [1/2] (2.42ns)   --->   "%call_ln0 = call void @top_function_Pipeline_VITIS_LOOP_79_1, i32 %p_loc_load, i1 %visited_1, i5 %stack, i32 %p_loc29, i1 %adjacencyList_1, i1 %adjacencyList_2, i1 %adjacencyList_3, i1 %adjacencyList_4, i1 %adjacencyList_7, i1 %adjacencyList_11, i1 %adjacencyList_13, i1 %adjacencyList_15, i1 %adjacencyList_16, i32 %traversalSize, i5 %allTraversal, i1 %adjacencyList_18"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.63>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%p_loc29_load = load i32 %p_loc29"   --->   Operation 82 'load' 'p_loc29_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [2/2] (0.63ns)   --->   "%call_ln0 = call void @top_function_Pipeline_VITIS_LOOP_100_1, i32 %p_loc29_load, i1 %visited, i5 %nodeQueue, i32 %p_loc33, i1 %adjacencyList_18, i1 %adjacencyList_16, i1 %adjacencyList_15, i1 %adjacencyList_13, i1 %adjacencyList_11, i1 %adjacencyList_7, i1 %adjacencyList_4, i1 %adjacencyList_3, i1 %adjacencyList_2, i32 %traversalSize, i5 %allTraversal, i1 %adjacencyList_1"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.78>
ST_12 : Operation 84 [1/2] (1.78ns)   --->   "%call_ln0 = call void @top_function_Pipeline_VITIS_LOOP_100_1, i32 %p_loc29_load, i1 %visited, i5 %nodeQueue, i32 %p_loc33, i1 %adjacencyList_18, i1 %adjacencyList_16, i1 %adjacencyList_15, i1 %adjacencyList_13, i1 %adjacencyList_11, i1 %adjacencyList_7, i1 %adjacencyList_4, i1 %adjacencyList_3, i1 %adjacencyList_2, i32 %traversalSize, i5 %allTraversal, i1 %adjacencyList_1"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.86>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i32 %index" [Graph.cpp:138]   --->   Operation 85 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%allTraversal_addr = getelementptr i5 %allTraversal, i64 0, i64 %zext_ln138" [Graph.cpp:138]   --->   Operation 86 'getelementptr' 'allTraversal_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [2/2] (0.86ns)   --->   "%allTraversal_load = load i5 %allTraversal_addr" [Graph.cpp:138]   --->   Operation 87 'load' 'allTraversal_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>

State 14 <SV = 13> <Delay = 4.20>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%spectopmodule_ln113 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [Graph.cpp:113]   --->   Operation 88 'spectopmodule' 'spectopmodule_ln113' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %newListValue"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %newListValue, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %totalTraversalSize"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %totalTraversalSize, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %signal_r"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %signal_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%p_loc33_load = load i32 %p_loc33"   --->   Operation 95 'load' 'p_loc33_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %signal_r, i32 4" [Graph.cpp:132]   --->   Operation 96 'write' 'write_ln132' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %totalTraversalSize, i32 %p_loc33_load" [Graph.cpp:135]   --->   Operation 97 'write' 'write_ln135' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/2] (0.86ns)   --->   "%allTraversal_load = load i5 %allTraversal_addr" [Graph.cpp:138]   --->   Operation 98 'load' 'allTraversal_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i5 %allTraversal_load" [Graph.cpp:141]   --->   Operation 99 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (1.78ns)   --->   "%i = add i32 %index, i32 1" [Graph.cpp:141]   --->   Operation 100 'add' 'i' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (1.78ns)   --->   "%icmp_ln141 = icmp_slt  i32 %i, i32 %p_loc33_load" [Graph.cpp:141]   --->   Operation 101 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.63ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %mergeST, void %for.body.lr.ph" [Graph.cpp:141]   --->   Operation 102 'br' 'br_ln141' <Predicate = true> <Delay = 0.63>

State 15 <SV = 14> <Delay = 0.63>
ST_15 : Operation 103 [2/2] (0.63ns)   --->   "%call_ln141 = call void @top_function_Pipeline_VITIS_LOOP_141_1, i32 %i, i5 %allTraversal_load, i32 %p_loc33_load, i32 %p_loc36, i5 %allTraversal" [Graph.cpp:141]   --->   Operation 103 'call' 'call_ln141' <Predicate = true> <Delay = 0.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.78>
ST_16 : Operation 104 [1/2] (1.78ns)   --->   "%call_ln141 = call void @top_function_Pipeline_VITIS_LOOP_141_1, i32 %i, i5 %allTraversal_load, i32 %p_loc33_load, i32 %p_loc36, i5 %allTraversal" [Graph.cpp:141]   --->   Operation 104 'call' 'call_ln141' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.63>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%p_loc36_load = load i32 %p_loc36"   --->   Operation 105 'load' 'p_loc36_load' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_17 : Operation 106 [1/1] (0.63ns)   --->   "%br_ln0 = br void %mergeST"   --->   Operation 106 'br' 'br_ln0' <Predicate = (icmp_ln141)> <Delay = 0.63>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%newListValue_new_0 = phi i32 %p_loc36_load, void %for.body.lr.ph, i32 %zext_ln141, void %entry" [Graph.cpp:141]   --->   Operation 107 'phi' 'newListValue_new_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln138 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %newListValue, i32 %newListValue_new_0" [Graph.cpp:138]   --->   Operation 108 'write' 'write_ln138' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln144 = ret" [Graph.cpp:144]   --->   Operation 109 'ret' 'ret_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ newListValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ totalTraversalSize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ signal_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ adjacencyList_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ adjacencyList_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ adjacencyList_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ adjacencyList_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ adjacencyList_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ adjacencyList_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ adjacencyList_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ adjacencyList_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ adjacencyList_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ traversalSize]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ allTraversal]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ adjacencyList_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_loc36             (alloca       ) [ 001111111111111111]
p_loc33             (alloca       ) [ 001111111111111000]
p_loc29             (alloca       ) [ 001111111111000000]
p_loc               (alloca       ) [ 001111111100000000]
visited             (alloca       ) [ 001111111111100000]
nodeQueue           (alloca       ) [ 001111111111100000]
visited_1           (alloca       ) [ 001111111110000000]
stack               (alloca       ) [ 001111111110000000]
visited_2           (alloca       ) [ 001111111000000000]
stack_1             (alloca       ) [ 001111111000000000]
visited_3           (alloca       ) [ 001111000000000000]
queue               (alloca       ) [ 001111000000000000]
store_ln11          (store        ) [ 000000000000000000]
store_ln12          (store        ) [ 000000000000000000]
store_ln11          (store        ) [ 000000000000000000]
store_ln12          (store        ) [ 000000000000000000]
store_ln11          (store        ) [ 000000000000000000]
store_ln12          (store        ) [ 000000000000000000]
store_ln11          (store        ) [ 000000000000000000]
store_ln11          (store        ) [ 000000000000000000]
store_ln12          (store        ) [ 000000000000000000]
store_ln11          (store        ) [ 000000000000000000]
store_ln11          (store        ) [ 000000000000000000]
store_ln11          (store        ) [ 000000000000000000]
store_ln12          (store        ) [ 000000000000000000]
store_ln11          (store        ) [ 000000000000000000]
store_ln11          (store        ) [ 000000000000000000]
queue_addr          (getelementptr) [ 000000000000000000]
store_ln35          (store        ) [ 000000000000000000]
stack_1_addr        (getelementptr) [ 000000000000000000]
store_ln56          (store        ) [ 000000000000000000]
stack_addr          (getelementptr) [ 000000000000000000]
store_ln77          (store        ) [ 000000000000000000]
nodeQueue_addr      (getelementptr) [ 000000000000000000]
store_ln98          (store        ) [ 000000000000000000]
store_ln12          (store        ) [ 000000000000000000]
store_ln12          (store        ) [ 000000000000000000]
store_ln12          (store        ) [ 000000000000000000]
store_ln12          (store        ) [ 000000000000000000]
store_ln12          (store        ) [ 000000000000000000]
call_ln0            (call         ) [ 000000000000000000]
call_ln0            (call         ) [ 000000000000000000]
call_ln0            (call         ) [ 000000000000000000]
call_ln0            (call         ) [ 000000000000000000]
visited_3_addr      (getelementptr) [ 000000000000000000]
store_ln34          (store        ) [ 000000000000000000]
visited_2_addr      (getelementptr) [ 000000000000000000]
store_ln55          (store        ) [ 000000000000000000]
visited_1_addr      (getelementptr) [ 000000000000000000]
store_ln76          (store        ) [ 000000000000000000]
visited_addr        (getelementptr) [ 000000000000000000]
store_ln97          (store        ) [ 000000000000000000]
call_ln0            (call         ) [ 000000000000000000]
index               (load         ) [ 000000011111111000]
call_ln119          (call         ) [ 000000000000000000]
p_loc_load          (load         ) [ 000000000010000000]
call_ln0            (call         ) [ 000000000000000000]
p_loc29_load        (load         ) [ 000000000000100000]
call_ln0            (call         ) [ 000000000000000000]
zext_ln138          (zext         ) [ 000000000000000000]
allTraversal_addr   (getelementptr) [ 000000000000001000]
spectopmodule_ln113 (spectopmodule) [ 000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000]
p_loc33_load        (load         ) [ 000000000000000110]
write_ln132         (write        ) [ 000000000000000000]
write_ln135         (write        ) [ 000000000000000000]
allTraversal_load   (load         ) [ 000000000000000110]
zext_ln141          (zext         ) [ 000000000000001111]
i                   (add          ) [ 000000000000000110]
icmp_ln141          (icmp         ) [ 000000000000001111]
br_ln141            (br           ) [ 000000000000001111]
call_ln141          (call         ) [ 000000000000000000]
p_loc36_load        (load         ) [ 000000000000000000]
br_ln0              (br           ) [ 000000000000000000]
newListValue_new_0  (phi          ) [ 000000000000000001]
write_ln138         (write        ) [ 000000000000000000]
ret_ln144           (ret          ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="newListValue">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newListValue"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="totalTraversalSize">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="totalTraversalSize"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="signal_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="adjacencyList_18">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjacencyList_18"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="adjacencyList_16">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjacencyList_16"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="adjacencyList_15">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjacencyList_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="adjacencyList_13">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjacencyList_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="adjacencyList_11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjacencyList_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="adjacencyList_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjacencyList_7"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="adjacencyList_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjacencyList_4"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="adjacencyList_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjacencyList_3"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="adjacencyList_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjacencyList_2"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="traversalSize">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="traversalSize"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="allTraversal">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allTraversal"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="adjacencyList_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjacencyList_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_function_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_function_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_function_Pipeline_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_function_Pipeline_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_function_Pipeline_VITIS_LOOP_37_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_function_Pipeline_VITIS_LOOP_58_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_function_Pipeline_VITIS_LOOP_79_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_function_Pipeline_VITIS_LOOP_100_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_function_Pipeline_VITIS_LOOP_141_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="p_loc36_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc36/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_loc33_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc33/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_loc29_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc29/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="visited_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="visited/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="nodeQueue_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nodeQueue/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="visited_1_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="visited_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="stack_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stack/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="visited_2_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="visited_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="stack_1_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stack_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="visited_3_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="visited_3/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="queue_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln132_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln132/14 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln135_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln135/14 "/>
</bind>
</comp>

<comp id="181" class="1004" name="write_ln138_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="0"/>
<pin id="185" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln138/17 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="0"/>
<pin id="193" dir="0" index="4" bw="1" slack="0"/>
<pin id="194" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="195" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="196" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 store_ln12/1 store_ln12/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="0"/>
<pin id="204" dir="0" index="4" bw="1" slack="0"/>
<pin id="205" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="206" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="207" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 store_ln12/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="0" slack="0"/>
<pin id="215" dir="0" index="4" bw="1" slack="0"/>
<pin id="216" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="217" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="218" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 store_ln12/1 store_ln12/2 store_ln12/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="0" slack="0"/>
<pin id="228" dir="0" index="4" bw="1" slack="0"/>
<pin id="229" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="230" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="231" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 store_ln12/1 store_ln12/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="0" slack="0"/>
<pin id="241" dir="0" index="4" bw="1" slack="0"/>
<pin id="242" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="243" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="244" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 store_ln11/1 store_ln12/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln11_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln11_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln11_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln11_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln11_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="queue_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_addr/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln35_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="0" index="1" bw="5" slack="0"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="stack_1_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stack_1_addr/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln56_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="0" index="1" bw="5" slack="0"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="stack_addr_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stack_addr/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln77_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="nodeQueue_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nodeQueue_addr/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln98_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="5" slack="0"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="visited_3_addr_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_3_addr/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln34_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="visited_2_addr_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_2_addr/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln55_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="visited_1_addr_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_1_addr/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln76_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="visited_addr_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="store_ln97_access_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="allTraversal_addr_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="32" slack="0"/>
<pin id="413" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="allTraversal_addr/13 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_access_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="allTraversal_load/13 "/>
</bind>
</comp>

<comp id="422" class="1005" name="newListValue_new_0_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="424" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="newListValue_new_0 (phireg) "/>
</bind>
</comp>

<comp id="425" class="1004" name="newListValue_new_0_phi_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="5" slack="3"/>
<pin id="429" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="newListValue_new_0/17 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_top_function_Pipeline_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="0" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_top_function_Pipeline_3_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="0" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_top_function_Pipeline_5_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="0" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_top_function_Pipeline_7_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="0" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="0" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="459" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="460" dir="0" index="3" bw="1" slack="0"/>
<pin id="461" dir="0" index="4" bw="1" slack="0"/>
<pin id="462" dir="0" index="5" bw="1" slack="0"/>
<pin id="463" dir="0" index="6" bw="1" slack="0"/>
<pin id="464" dir="0" index="7" bw="1" slack="0"/>
<pin id="465" dir="0" index="8" bw="1" slack="0"/>
<pin id="466" dir="0" index="9" bw="1" slack="0"/>
<pin id="467" dir="0" index="10" bw="1" slack="0"/>
<pin id="468" dir="0" index="11" bw="1" slack="0"/>
<pin id="469" dir="0" index="12" bw="32" slack="0"/>
<pin id="470" dir="0" index="13" bw="5" slack="0"/>
<pin id="471" dir="0" index="14" bw="1" slack="0"/>
<pin id="472" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="0" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="2"/>
<pin id="489" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="490" dir="0" index="3" bw="5" slack="2147483647"/>
<pin id="491" dir="0" index="4" bw="32" slack="6"/>
<pin id="492" dir="0" index="5" bw="1" slack="0"/>
<pin id="493" dir="0" index="6" bw="1" slack="0"/>
<pin id="494" dir="0" index="7" bw="1" slack="0"/>
<pin id="495" dir="0" index="8" bw="1" slack="0"/>
<pin id="496" dir="0" index="9" bw="1" slack="0"/>
<pin id="497" dir="0" index="10" bw="1" slack="0"/>
<pin id="498" dir="0" index="11" bw="1" slack="0"/>
<pin id="499" dir="0" index="12" bw="1" slack="0"/>
<pin id="500" dir="0" index="13" bw="1" slack="0"/>
<pin id="501" dir="0" index="14" bw="32" slack="0"/>
<pin id="502" dir="0" index="15" bw="5" slack="0"/>
<pin id="503" dir="0" index="16" bw="1" slack="0"/>
<pin id="504" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln119/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="0" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="522" dir="0" index="3" bw="5" slack="2147483647"/>
<pin id="523" dir="0" index="4" bw="32" slack="8"/>
<pin id="524" dir="0" index="5" bw="1" slack="0"/>
<pin id="525" dir="0" index="6" bw="1" slack="0"/>
<pin id="526" dir="0" index="7" bw="1" slack="0"/>
<pin id="527" dir="0" index="8" bw="1" slack="0"/>
<pin id="528" dir="0" index="9" bw="1" slack="0"/>
<pin id="529" dir="0" index="10" bw="1" slack="0"/>
<pin id="530" dir="0" index="11" bw="1" slack="0"/>
<pin id="531" dir="0" index="12" bw="1" slack="0"/>
<pin id="532" dir="0" index="13" bw="1" slack="0"/>
<pin id="533" dir="0" index="14" bw="32" slack="0"/>
<pin id="534" dir="0" index="15" bw="5" slack="0"/>
<pin id="535" dir="0" index="16" bw="1" slack="0"/>
<pin id="536" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="0" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="554" dir="0" index="3" bw="5" slack="2147483647"/>
<pin id="555" dir="0" index="4" bw="32" slack="10"/>
<pin id="556" dir="0" index="5" bw="1" slack="0"/>
<pin id="557" dir="0" index="6" bw="1" slack="0"/>
<pin id="558" dir="0" index="7" bw="1" slack="0"/>
<pin id="559" dir="0" index="8" bw="1" slack="0"/>
<pin id="560" dir="0" index="9" bw="1" slack="0"/>
<pin id="561" dir="0" index="10" bw="1" slack="0"/>
<pin id="562" dir="0" index="11" bw="1" slack="0"/>
<pin id="563" dir="0" index="12" bw="1" slack="0"/>
<pin id="564" dir="0" index="13" bw="1" slack="0"/>
<pin id="565" dir="0" index="14" bw="32" slack="0"/>
<pin id="566" dir="0" index="15" bw="5" slack="0"/>
<pin id="567" dir="0" index="16" bw="1" slack="0"/>
<pin id="568" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="0" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="1"/>
<pin id="585" dir="0" index="2" bw="5" slack="1"/>
<pin id="586" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="587" dir="0" index="4" bw="32" slack="14"/>
<pin id="588" dir="0" index="5" bw="5" slack="0"/>
<pin id="589" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln141/15 "/>
</bind>
</comp>

<comp id="592" class="1004" name="index_load_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="index/6 "/>
</bind>
</comp>

<comp id="596" class="1004" name="p_loc_load_load_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="8"/>
<pin id="598" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/9 "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_loc29_load_load_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="10"/>
<pin id="602" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc29_load/11 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln138_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="7"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/13 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_loc33_load_load_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="13"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc33_load/14 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln141_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="5" slack="0"/>
<pin id="614" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/14 "/>
</bind>
</comp>

<comp id="616" class="1004" name="i_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="8"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/14 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln141_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/14 "/>
</bind>
</comp>

<comp id="627" class="1004" name="p_loc36_load_load_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="16"/>
<pin id="629" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc36_load/17 "/>
</bind>
</comp>

<comp id="631" class="1005" name="p_loc36_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="14"/>
<pin id="633" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="p_loc36 "/>
</bind>
</comp>

<comp id="637" class="1005" name="p_loc33_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="10"/>
<pin id="639" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="p_loc33 "/>
</bind>
</comp>

<comp id="643" class="1005" name="p_loc29_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="8"/>
<pin id="645" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_loc29 "/>
</bind>
</comp>

<comp id="649" class="1005" name="p_loc_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="6"/>
<pin id="651" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="655" class="1005" name="index_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="2"/>
<pin id="657" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="668" class="1005" name="allTraversal_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="5" slack="1"/>
<pin id="670" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="allTraversal_addr "/>
</bind>
</comp>

<comp id="676" class="1005" name="allTraversal_load_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="5" slack="1"/>
<pin id="678" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="allTraversal_load "/>
</bind>
</comp>

<comp id="681" class="1005" name="zext_ln141_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="3"/>
<pin id="683" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln141 "/>
</bind>
</comp>

<comp id="686" class="1005" name="i_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="691" class="1005" name="icmp_ln141_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="3"/>
<pin id="693" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln141 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="110" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="112" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="110" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="110" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="188" pin=4"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="199" pin=4"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="210" pin=4"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="223" pin=4"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="236" pin=4"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="250"><net_src comp="50" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="32" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="60" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="62" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="162" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="66" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="66" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="68" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="308"><net_src comp="154" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="66" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="66" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="316"><net_src comp="68" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="323"><net_src comp="146" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="66" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="66" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="338"><net_src comp="138" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="66" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="66" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="346"><net_src comp="68" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="347"><net_src comp="333" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="76" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="349"><net_src comp="78" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="350"><net_src comp="80" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="351"><net_src comp="82" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="352"><net_src comp="84" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="358"><net_src comp="66" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="30" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="32" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="353" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="372"><net_src comp="66" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="373"><net_src comp="30" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="32" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="367" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="386"><net_src comp="66" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="387"><net_src comp="30" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="32" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="394"><net_src comp="381" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="400"><net_src comp="66" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="401"><net_src comp="30" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="407"><net_src comp="32" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="395" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="414"><net_src comp="26" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="66" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="409" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="431"><net_src comp="425" pin="4"/><net_sink comp="181" pin=2"/></net>

<net id="436"><net_src comp="64" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="158" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="70" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="150" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="72" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="142" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="74" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="134" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="473"><net_src comp="86" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="474"><net_src comp="6" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="475"><net_src comp="8" pin="0"/><net_sink comp="456" pin=4"/></net>

<net id="476"><net_src comp="10" pin="0"/><net_sink comp="456" pin=5"/></net>

<net id="477"><net_src comp="12" pin="0"/><net_sink comp="456" pin=6"/></net>

<net id="478"><net_src comp="14" pin="0"/><net_sink comp="456" pin=7"/></net>

<net id="479"><net_src comp="16" pin="0"/><net_sink comp="456" pin=8"/></net>

<net id="480"><net_src comp="18" pin="0"/><net_sink comp="456" pin=9"/></net>

<net id="481"><net_src comp="20" pin="0"/><net_sink comp="456" pin=10"/></net>

<net id="482"><net_src comp="22" pin="0"/><net_sink comp="456" pin=11"/></net>

<net id="483"><net_src comp="24" pin="0"/><net_sink comp="456" pin=12"/></net>

<net id="484"><net_src comp="26" pin="0"/><net_sink comp="456" pin=13"/></net>

<net id="485"><net_src comp="28" pin="0"/><net_sink comp="456" pin=14"/></net>

<net id="505"><net_src comp="88" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="506"><net_src comp="28" pin="0"/><net_sink comp="486" pin=5"/></net>

<net id="507"><net_src comp="22" pin="0"/><net_sink comp="486" pin=6"/></net>

<net id="508"><net_src comp="20" pin="0"/><net_sink comp="486" pin=7"/></net>

<net id="509"><net_src comp="18" pin="0"/><net_sink comp="486" pin=8"/></net>

<net id="510"><net_src comp="16" pin="0"/><net_sink comp="486" pin=9"/></net>

<net id="511"><net_src comp="14" pin="0"/><net_sink comp="486" pin=10"/></net>

<net id="512"><net_src comp="12" pin="0"/><net_sink comp="486" pin=11"/></net>

<net id="513"><net_src comp="10" pin="0"/><net_sink comp="486" pin=12"/></net>

<net id="514"><net_src comp="8" pin="0"/><net_sink comp="486" pin=13"/></net>

<net id="515"><net_src comp="24" pin="0"/><net_sink comp="486" pin=14"/></net>

<net id="516"><net_src comp="26" pin="0"/><net_sink comp="486" pin=15"/></net>

<net id="517"><net_src comp="6" pin="0"/><net_sink comp="486" pin=16"/></net>

<net id="537"><net_src comp="90" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="538"><net_src comp="28" pin="0"/><net_sink comp="518" pin=5"/></net>

<net id="539"><net_src comp="22" pin="0"/><net_sink comp="518" pin=6"/></net>

<net id="540"><net_src comp="20" pin="0"/><net_sink comp="518" pin=7"/></net>

<net id="541"><net_src comp="18" pin="0"/><net_sink comp="518" pin=8"/></net>

<net id="542"><net_src comp="16" pin="0"/><net_sink comp="518" pin=9"/></net>

<net id="543"><net_src comp="14" pin="0"/><net_sink comp="518" pin=10"/></net>

<net id="544"><net_src comp="12" pin="0"/><net_sink comp="518" pin=11"/></net>

<net id="545"><net_src comp="10" pin="0"/><net_sink comp="518" pin=12"/></net>

<net id="546"><net_src comp="8" pin="0"/><net_sink comp="518" pin=13"/></net>

<net id="547"><net_src comp="24" pin="0"/><net_sink comp="518" pin=14"/></net>

<net id="548"><net_src comp="26" pin="0"/><net_sink comp="518" pin=15"/></net>

<net id="549"><net_src comp="6" pin="0"/><net_sink comp="518" pin=16"/></net>

<net id="569"><net_src comp="92" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="570"><net_src comp="6" pin="0"/><net_sink comp="550" pin=5"/></net>

<net id="571"><net_src comp="8" pin="0"/><net_sink comp="550" pin=6"/></net>

<net id="572"><net_src comp="10" pin="0"/><net_sink comp="550" pin=7"/></net>

<net id="573"><net_src comp="12" pin="0"/><net_sink comp="550" pin=8"/></net>

<net id="574"><net_src comp="14" pin="0"/><net_sink comp="550" pin=9"/></net>

<net id="575"><net_src comp="16" pin="0"/><net_sink comp="550" pin=10"/></net>

<net id="576"><net_src comp="18" pin="0"/><net_sink comp="550" pin=11"/></net>

<net id="577"><net_src comp="20" pin="0"/><net_sink comp="550" pin=12"/></net>

<net id="578"><net_src comp="22" pin="0"/><net_sink comp="550" pin=13"/></net>

<net id="579"><net_src comp="24" pin="0"/><net_sink comp="550" pin=14"/></net>

<net id="580"><net_src comp="26" pin="0"/><net_sink comp="550" pin=15"/></net>

<net id="581"><net_src comp="28" pin="0"/><net_sink comp="550" pin=16"/></net>

<net id="590"><net_src comp="116" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="26" pin="0"/><net_sink comp="582" pin=5"/></net>

<net id="595"><net_src comp="24" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="596" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="603"><net_src comp="600" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="607"><net_src comp="604" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="611"><net_src comp="608" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="615"><net_src comp="416" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="114" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="616" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="608" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="627" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="634"><net_src comp="118" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="582" pin=4"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="640"><net_src comp="122" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="550" pin=4"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="646"><net_src comp="126" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="518" pin=4"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="652"><net_src comp="130" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="486" pin=4"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="658"><net_src comp="592" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="671"><net_src comp="409" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="679"><net_src comp="416" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="684"><net_src comp="612" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="689"><net_src comp="616" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="694"><net_src comp="621" pin="2"/><net_sink comp="691" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: newListValue | {17 }
	Port: totalTraversalSize | {14 }
	Port: signal_r | {14 }
	Port: adjacencyList_18 | {1 }
	Port: adjacencyList_16 | {1 }
	Port: adjacencyList_15 | {1 }
	Port: adjacencyList_13 | {1 }
	Port: adjacencyList_11 | {1 }
	Port: adjacencyList_7 | {1 2 }
	Port: adjacencyList_4 | {1 2 }
	Port: adjacencyList_3 | {1 2 }
	Port: adjacencyList_2 | {1 2 }
	Port: traversalSize | {4 5 7 8 9 10 11 12 }
	Port: allTraversal | {4 5 7 8 9 10 11 12 }
	Port: adjacencyList_1 | {1 }
 - Input state : 
	Port: top_function : adjacencyList_18 | {4 5 7 8 9 10 11 12 }
	Port: top_function : adjacencyList_16 | {4 5 7 8 9 10 11 12 }
	Port: top_function : adjacencyList_15 | {4 5 7 8 9 10 11 12 }
	Port: top_function : adjacencyList_13 | {4 5 7 8 9 10 11 12 }
	Port: top_function : adjacencyList_11 | {4 5 7 8 9 10 11 12 }
	Port: top_function : adjacencyList_7 | {4 5 7 8 9 10 11 12 }
	Port: top_function : adjacencyList_4 | {4 5 7 8 9 10 11 12 }
	Port: top_function : adjacencyList_3 | {4 5 7 8 9 10 11 12 }
	Port: top_function : adjacencyList_2 | {4 5 7 8 9 10 11 12 }
	Port: top_function : traversalSize | {4 5 6 7 8 9 10 11 12 }
	Port: top_function : allTraversal | {13 14 15 16 }
	Port: top_function : adjacencyList_1 | {4 5 7 8 9 10 11 12 }
  - Chain level:
	State 1
		call_ln0 : 1
		queue_addr : 1
		store_ln35 : 2
		call_ln0 : 1
		stack_1_addr : 1
		store_ln56 : 2
		call_ln0 : 1
		stack_addr : 1
		store_ln77 : 2
		call_ln0 : 1
		nodeQueue_addr : 1
		store_ln98 : 2
	State 2
	State 3
		store_ln34 : 1
		store_ln55 : 1
		store_ln76 : 1
		store_ln97 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		call_ln0 : 1
	State 10
	State 11
		call_ln0 : 1
	State 12
	State 13
		allTraversal_addr : 1
		allTraversal_load : 2
	State 14
		write_ln135 : 1
		zext_ln141 : 1
		icmp_ln141 : 1
		br_ln141 : 2
	State 15
	State 16
	State 17
		newListValue_new_0 : 1
		write_ln138 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |         grp_top_function_Pipeline_1_fu_432        |    0    |    5    |    24   |
|          |         grp_top_function_Pipeline_3_fu_438        |    0    |    5    |    24   |
|          |         grp_top_function_Pipeline_5_fu_444        |    0    |    5    |    24   |
|          |         grp_top_function_Pipeline_7_fu_450        |    0    |    5    |    24   |
|   call   |  grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456 | 10.1006 |   862   |   756   |
|          |  grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486 | 10.1171 |   862   |   683   |
|          |  grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518 | 10.1171 |   862   |   683   |
|          | grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550 | 10.1006 |   958   |   756   |
|          | grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582 |  0.636  |   103   |   128   |
|----------|---------------------------------------------------|---------|---------|---------|
|    add   |                      i_fu_616                     |    0    |    0    |    39   |
|----------|---------------------------------------------------|---------|---------|---------|
|   icmp   |                 icmp_ln141_fu_621                 |    0    |    0    |    39   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |              write_ln132_write_fu_166             |    0    |    0    |    0    |
|   write  |              write_ln135_write_fu_174             |    0    |    0    |    0    |
|          |              write_ln138_write_fu_181             |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   zext   |                 zext_ln138_fu_604                 |    0    |    0    |    0    |
|          |                 zext_ln141_fu_612                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   | 41.0714 |   3667  |   3180  |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
| adjacencyList_1|    0   |    2   |    1   |    0   |
|adjacencyList_11|    0   |    1   |    1   |    0   |
|adjacencyList_13|    0   |    1   |    1   |    0   |
|adjacencyList_15|    0   |    1   |    1   |    0   |
|adjacencyList_16|    0   |    1   |    1   |    0   |
|adjacencyList_18|    0   |    1   |    1   |    0   |
| adjacencyList_2|    0   |    2   |    1   |    0   |
| adjacencyList_3|    0   |    2   |    1   |    0   |
| adjacencyList_4|    0   |    2   |    1   |    0   |
| adjacencyList_7|    0   |    2   |    1   |    0   |
|  allTraversal  |    0   |    5   |    2   |    0   |
|    nodeQueue   |    0   |    5   |    2   |    0   |
|      queue     |    0   |    5   |    2   |    0   |
|      stack     |    0   |    5   |    2   |    0   |
|     stack_1    |    0   |    5   |    2   |    0   |
|     visited    |    0   |    2   |    1   |    0   |
|    visited_1   |    0   |    2   |    1   |    0   |
|    visited_2   |    0   |    2   |    1   |    0   |
|    visited_3   |    0   |    2   |    1   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    0   |   48   |   24   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| allTraversal_addr_reg_668|    5   |
| allTraversal_load_reg_676|    5   |
|         i_reg_686        |   32   |
|    icmp_ln141_reg_691    |    1   |
|       index_reg_655      |   32   |
|newListValue_new_0_reg_422|   32   |
|      p_loc29_reg_643     |   32   |
|      p_loc33_reg_637     |   32   |
|      p_loc36_reg_631     |   32   |
|       p_loc_reg_649      |   32   |
|    zext_ln141_reg_681    |   32   |
+--------------------------+--------+
|           Total          |   267  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_188 |  p0  |   2  |   1  |    2   |
| grp_access_fu_210 |  p0  |   2  |   1  |    2   |
| grp_access_fu_210 |  p2  |   2  |   0  |    0   |
| grp_access_fu_223 |  p0  |   2  |   1  |    2   |
| grp_access_fu_236 |  p0  |   2  |   1  |    2   |
| grp_access_fu_416 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   ||  3.816  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   41   |  3667  |  3180  |    -   |
|   Memory  |    0   |    -   |   48   |   24   |    0   |
|Multiplexer|    -   |    3   |    -   |    9   |    -   |
|  Register |    -   |    -   |   267  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   44   |  3982  |  3213  |    0   |
+-----------+--------+--------+--------+--------+--------+
