# 10.27. Special Registers: %envreg<32>

## 10.27. [Special Registers: `%envreg<32>`](https://docs.nvidia.com/cuda/parallel-thread-execution/#special-registers-envreg-32)[ÔÉÅ](https://docs.nvidia.com/cuda/parallel-thread-execution/#special-registers-envreg-32 "Permalink to this headline")

`%envreg<32>`

Driver-defined read-only registers.

Syntax (predefined)

```
.sreg .b32 %envreg<32>;
```

Copy to clipboard

Description

A set of 32 pre-defined read-only registers used to capture execution environment of PTX program
outside of PTX virtual machine. These registers are initialized by the driver prior to kernel launch
and can contain cta-wide or grid-wide values.

Precise semantics of these registers is defined in the driver documentation.

PTX ISA Notes

Introduced in PTX ISA version 2.1.

Target ISA Notes

Supported on all target architectures.

Examples

```
mov.b32      %r1,%envreg0;  // move envreg0 to %r1
```

Copy to clipboard