// Seed: 1044244116
module module_0 ();
  initial begin : LABEL_0
    id_1 = id_1;
    id_2.id_3();
    force id_2 = id_3;
    assert (1);
    id_2 <= #1 1;
    #1 begin : LABEL_0
      id_1 <= 1'h0 < id_2 >> 1;
    end
    id_2 = 1;
  end
  supply1 id_4;
  wire id_5;
  assign id_5 = id_4++;
  wire id_6;
endmodule
module module_1 (
    output tri  id_0,
    input  wire id_1
);
  wire id_3;
  integer id_4 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    output wire id_1,
    input tri id_2
);
  assign id_0 = id_2;
  assign id_1 = id_2 - id_2;
  module_0 modCall_1 ();
  wire id_4;
  buf primCall (id_0, id_2);
endmodule
