# minuteCore
A simple in order, 5 stage pipelined RISC-V core written in Verilog that supports RV32I. This is work in progress.