From 7b404e3f9f8371d77ed68889e5d5405b00f1be1c Mon Sep 17 00:00:00 2001
From: Pengguang Zhu <pengguang.zhu@amlogic.com>
Date: Thu, 2 Jul 2015 13:52:40 +0800
Subject: [PATCH 5697/5965] PD#109291: eth_phy: update PMU4 phy parameters to
 improve performance.

Add config to support SMI read.

Change-Id: Ia5fa755f2f358b4b4e6f1c5fb96bdfe1b2599e97
---
 drivers/amlogic/ethernet/am_mdio.c         | 4 ++--
 drivers/amlogic/ethernet/am_net8218.c      | 4 +++-
 drivers/amlogic/ethernet/phy/Kconfig       | 7 +++++++
 drivers/amlogic/ethernet/phy/am_internal.c | 2 +-
 4 files changed, 13 insertions(+), 4 deletions(-)

diff --git a/drivers/amlogic/ethernet/am_mdio.c b/drivers/amlogic/ethernet/am_mdio.c
index 13bff7ab4196..02ec98006c58 100755
--- a/drivers/amlogic/ethernet/am_mdio.c
+++ b/drivers/amlogic/ethernet/am_mdio.c
@@ -18,7 +18,7 @@ static int mdio_read(struct mii_bus *bus, int phyaddr, int phyreg)
 	unsigned int mii_address;
 	unsigned int mii_data;
 	unsigned regValue;
-#ifdef CONFIG_AML1220
+#if defined(CONFIG_AML1220) && !defined(CONFIG_PMU4_V2)
 	int data1;
 	uint8_t data_lo;
 	uint8_t data_hi;
@@ -41,7 +41,7 @@ static int mdio_read(struct mii_bus *bus, int phyaddr, int phyreg)
         do {} while (((readl((void*)(priv->base_addr + mii_address))) & MII_BUSY) == 1);
         /* Read the data from the MII data register */
         data = (int)readl((void*)(priv->base_addr + mii_data));
-#ifdef CONFIG_AML1220
+#if defined(CONFIG_AML1220) && !defined(CONFIG_PMU4_V2)
         return data1;
 #else
 	return data;
diff --git a/drivers/amlogic/ethernet/am_net8218.c b/drivers/amlogic/ethernet/am_net8218.c
index 30c9ef497037..9752211e3f64 100755
--- a/drivers/amlogic/ethernet/am_net8218.c
+++ b/drivers/amlogic/ethernet/am_net8218.c
@@ -2998,7 +2998,7 @@ void pmu4_phy_conifg(void){
 		/*cfg4- --- cfg 45*/
 		aml1220_write(0x88,0x0);
 		aml1220_write(0x89,0x0);
-		aml1220_write(0x8A,0x33);
+		aml1220_write(0x8A,0x22);
 		aml1220_write(0x8B,0x01);
 		aml1220_write(0x8C,0xd0);
 
@@ -3007,6 +3007,8 @@ void pmu4_phy_conifg(void){
 		//aml1220_write(0x8D,0xc0);
 		aml1220_write(0x8E,0x00);
 
+		aml1220_write(0x93,0x81);
+
 /* pmu4 phyid = 20142014*/
 		aml1220_write(0x94,0x14);
 		aml1220_write(0x95,0x20);
diff --git a/drivers/amlogic/ethernet/phy/Kconfig b/drivers/amlogic/ethernet/phy/Kconfig
index 4a7c2d87a0b5..d954e32fb369 100755
--- a/drivers/amlogic/ethernet/phy/Kconfig
+++ b/drivers/amlogic/ethernet/phy/Kconfig
@@ -17,6 +17,13 @@ config AML_PHY
 	---help---
 	  Currently has a driver for the AMLOGIC INTERNAL PHY
 
+config PMU4_V2
+	tristate "AMLOGIC is PHY PMU4_V2"
+	depends on AML_PHY
+	default n
+	---help---
+	  Currently has a driver for the AMLOGIC INTERNAL PHY
+
 config AML_LAN8720
 	tristate "Drivers for SMSC LAN8720 PHYs"
 	---help---
diff --git a/drivers/amlogic/ethernet/phy/am_internal.c b/drivers/amlogic/ethernet/phy/am_internal.c
index 9e1f76218f43..bab74847d965 100755
--- a/drivers/amlogic/ethernet/phy/am_internal.c
+++ b/drivers/amlogic/ethernet/phy/am_internal.c
@@ -272,7 +272,7 @@ void init_pmu4_phy_100B(struct phy_device *phydev)
 	phy_write(phydev,SMI_ADDR_TSTWRITE,0x0c00);//write val
 	phy_write(phydev,SMI_ADDR_TSTCNTL,TSTCNTL_WR|WR_ADDR_A1CFG);//write addr 0x12
 	*/
-	phy_write(phydev,SMI_ADDR_TSTWRITE,0x3000);//write val
+	phy_write(phydev,SMI_ADDR_TSTWRITE,0x3400);//write val
 	phy_write(phydev,SMI_ADDR_TSTCNTL,TSTCNTL_WR|WR_ADDR_A2CFG);//write addr 0x13
 	phy_write(phydev,SMI_ADDR_TSTWRITE,0xb902);//write val
 	phy_write(phydev,SMI_ADDR_TSTCNTL,TSTCNTL_WR|WR_ADDR_A3CFG);//write addr 0x14
-- 
2.19.0

