Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Aug 15 20:17:37 2024
| Host         : hakam-MS-7D46 running 64-bit Ubuntu 24.04 LTS
| Command      : report_utilization -file utilization_synth.rpt -hierarchical -hierarchical_depth 10 -hierarchical_percentage
| Design       : SOC
| Device       : xczu3eg-sbva484-1-i
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------+----------------------------+------------+------------+----------+----------+-----------+----------+----------+----------+------------+
|             Instance            |           Module           | Total LUTs | Logic LUTs |  LUTRAMs |   SRLs   |    FFs    |  RAMB36  |  RAMB18  |   URAM   | DSP Blocks |
+---------------------------------+----------------------------+------------+------------+----------+----------+-----------+----------+----------+----------+------------+
| SOC                             |                      (top) | 116(0.16%) | 112(0.16%) | 4(0.01%) | 0(0.00%) | 94(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   (SOC)                         |                      (top) |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |  0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   ChaosCore_tile                |             ChaosCore_tile |  80(0.11%) |  76(0.11%) | 4(0.01%) | 0(0.00%) | 68(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (ChaosCore_tile)            |             ChaosCore_tile |   1(0.01%) |   1(0.01%) | 0(0.00%) | 0(0.00%) |  0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     data_cache                  |              L1_data_cache |  79(0.11%) |  75(0.11%) | 4(0.01%) | 0(0.00%) | 68(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (data_cache)              |              L1_data_cache |  61(0.09%) |  61(0.09%) | 0(0.00%) | 0(0.00%) | 60(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       AXI_request_Q             | Queue4_AXI_request_Q_entry |  17(0.02%) |  13(0.02%) | 4(0.01%) | 0(0.00%) |  7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (AXI_request_Q)         | Queue4_AXI_request_Q_entry |   2(0.01%) |   2(0.01%) | 0(0.00%) | 0(0.00%) |  5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ram_ext                 |                  ram_4x336 |  15(0.02%) |  11(0.02%) | 4(0.01%) | 0(0.00%) |  2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cacheable_response_Q      |           Queue1_UInt256_2 |   1(0.01%) |   1(0.01%) | 0(0.00%) | 0(0.00%) |  1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   axi_interconnect              |       axi_interconnect_2x2 |  36(0.05%) |  36(0.05%) | 0(0.00%) | 0(0.00%) | 26(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     NOC                         |  axi_interconnect_wrap_2x2 |  36(0.05%) |  36(0.05%) | 0(0.00%) | 0(0.00%) | 26(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       axi_interconnect_inst     |           axi_interconnect |  36(0.05%) |  36(0.05%) | 0(0.00%) | 0(0.00%) | 26(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (axi_interconnect_inst) |           axi_interconnect |  18(0.03%) |  18(0.03%) | 0(0.00%) | 0(0.00%) | 25(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         arb_inst                |                    arbiter |  18(0.03%) |  18(0.03%) | 0(0.00%) | 0(0.00%) |  1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
+---------------------------------+----------------------------+------------+------------+----------+----------+-----------+----------+----------+----------+------------+


