<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p378" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_378{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_378{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_378{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_378{left:69px;bottom:706px;letter-spacing:0.17px;}
#t5_378{left:150px;bottom:706px;letter-spacing:0.2px;word-spacing:-0.03px;}
#t6_378{left:69px;bottom:683px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_378{left:69px;bottom:666px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t8_378{left:69px;bottom:649px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t9_378{left:69px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#ta_378{left:69px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#tb_378{left:69px;bottom:593px;letter-spacing:-0.14px;word-spacing:0.23px;}
#tc_378{left:69px;bottom:576px;letter-spacing:-0.11px;}
#td_378{left:69px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#te_378{left:69px;bottom:539px;letter-spacing:-0.17px;word-spacing:0.04px;}
#tf_378{left:69px;bottom:519px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tg_378{left:69px;bottom:496px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#th_378{left:69px;bottom:480px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_378{left:69px;bottom:463px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tj_378{left:69px;bottom:446px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#tk_378{left:441px;bottom:453px;}
#tl_378{left:456px;bottom:446px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tm_378{left:69px;bottom:429px;letter-spacing:-0.24px;word-spacing:-0.33px;}
#tn_378{left:69px;bottom:361px;letter-spacing:0.17px;}
#to_378{left:150px;bottom:361px;letter-spacing:0.23px;}
#tp_378{left:69px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#tq_378{left:69px;bottom:321px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_378{left:69px;bottom:298px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#ts_378{left:69px;bottom:281px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tt_378{left:69px;bottom:264px;letter-spacing:-0.13px;}
#tu_378{left:69px;bottom:196px;letter-spacing:0.19px;}
#tv_378{left:150px;bottom:196px;letter-spacing:0.2px;word-spacing:-0.01px;}
#tw_378{left:69px;bottom:173px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#tx_378{left:69px;bottom:156px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ty_378{left:69px;bottom:139px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tz_378{left:228px;bottom:1069px;letter-spacing:0.12px;word-spacing:0.02px;}
#t10_378{left:324px;bottom:1069px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t11_378{left:389px;bottom:1046px;letter-spacing:-0.14px;}
#t12_378{left:386px;bottom:1022px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t13_378{left:390px;bottom:998px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t14_378{left:390px;bottom:973px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t15_378{left:390px;bottom:949px;letter-spacing:-0.14px;}
#t16_378{left:390px;bottom:924px;letter-spacing:-0.15px;}
#t17_378{left:393px;bottom:900px;letter-spacing:-0.15px;}
#t18_378{left:393px;bottom:875px;letter-spacing:-0.15px;}
#t19_378{left:394px;bottom:851px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1a_378{left:394px;bottom:826px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1b_378{left:394px;bottom:802px;letter-spacing:-0.15px;}
#t1c_378{left:394px;bottom:778px;letter-spacing:-0.15px;word-spacing:0.01px;}

.s1_378{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_378{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_378{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_378{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_378{font-size:11px;font-family:Verdana_13-;color:#000;}
.s6_378{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_378{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts378" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg378Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg378" style="-webkit-user-select: none;"><object width="935" height="1210" data="378/378.svg" type="image/svg+xml" id="pdf378" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_378" class="t s1_378">14-34 </span><span id="t2_378" class="t s1_378">Vol. 1 </span>
<span id="t3_378" class="t s2_378">PROGRAMMING WITH INTEL® AVX, FMA, AND INTEL® AVX2 </span>
<span id="t4_378" class="t s3_378">14.10 </span><span id="t5_378" class="t s3_378">SIMD FLOATING-POINT EXCEPTIONS </span>
<span id="t6_378" class="t s4_378">Intel AVX instructions can generate SIMD floating-point exceptions (#XM) and respond to exception masks in the </span>
<span id="t7_378" class="t s4_378">same way as Legacy SSE instructions. When CR4.OSXMMEXCPT=0 any unmasked FP exceptions generate an </span>
<span id="t8_378" class="t s4_378">Undefined Opcode exception (#UD). </span>
<span id="t9_378" class="t s4_378">Intel AVX FP exceptions are created in a similar fashion (differing only in number of elements) to Legacy SSE and </span>
<span id="ta_378" class="t s4_378">SSE2 instructions capable of generating SIMD floating-point exceptions. </span>
<span id="tb_378" class="t s4_378">AVX introduces no new arithmetic operations (AVX floating-point are analogues of existing Legacy SSE instruc- </span>
<span id="tc_378" class="t s4_378">tions). </span>
<span id="td_378" class="t s4_378">F16C, FMA instructions can generate SIMD floating-point exceptions (#XM). The requirements that apply to Intel </span>
<span id="te_378" class="t s4_378">AVX also apply to F16C and FMA. </span>
<span id="tf_378" class="t s4_378">The subset of Intel AVX2 instructions that operate on floating-point data do not generate #XM. </span>
<span id="tg_378" class="t s4_378">The detailed exception conditions for Intel AVX instructions and legacy SIMD instructions (excluding instructions </span>
<span id="th_378" class="t s4_378">that operates on MMX registers) are described in a number of exception class types, depending on the operand </span>
<span id="ti_378" class="t s4_378">syntax and memory operation characteristics. The complete list of SIMD instruction exception class types are </span>
<span id="tj_378" class="t s4_378">defined in Chapter 2, “Instruction Format,” of the Intel </span>
<span id="tk_378" class="t s5_378">® </span>
<span id="tl_378" class="t s4_378">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="tm_378" class="t s4_378">Volume 2A. </span>
<span id="tn_378" class="t s3_378">14.11 </span><span id="to_378" class="t s3_378">EMULATION </span>
<span id="tp_378" class="t s4_378">Setting the CR0.EMbit to 1 provides a technique to emulate Legacy SSE floating-point instruction sets in software. </span>
<span id="tq_378" class="t s4_378">This technique is not supported with AVX instructions. </span>
<span id="tr_378" class="t s4_378">If an operating system wishes to emulate AVX instructions, set XCR0[2:1] to zero. This will cause AVX instructions </span>
<span id="ts_378" class="t s4_378">to #UD. Emulation of F16C, AVX2, and FMA by operating system can be done similarly as with emulating AVX </span>
<span id="tt_378" class="t s4_378">instructions. </span>
<span id="tu_378" class="t s3_378">14.12 </span><span id="tv_378" class="t s3_378">WRITING INTEL® AVX FLOATING-POINT EXCEPTION HANDLERS </span>
<span id="tw_378" class="t s4_378">Intel AVX and FMA floating-point exceptions are handled in an entirely analogous way to Legacy SSE floating-point </span>
<span id="tx_378" class="t s4_378">exceptions. To handle unmasked SIMD floating-point exceptions, the operating system or executive must provide </span>
<span id="ty_378" class="t s4_378">an exception handler. The section titled “SSE and SSE2 SIMD Floating-Point Exceptions” in Chapter 11, “Program- </span>
<span id="tz_378" class="t s6_378">Table 14-23. </span><span id="t10_378" class="t s6_378">Instructions Not Requiring Explicit Memory Alignment </span>
<span id="t11_378" class="t s7_378">(V)MOVDQU xmm, m128 </span>
<span id="t12_378" class="t s7_378">(V)MOVDQU m128, m128 </span>
<span id="t13_378" class="t s7_378">(V)MOVUPS xmm, m128 </span>
<span id="t14_378" class="t s7_378">(V)MOVUPS m128, xmm </span>
<span id="t15_378" class="t s7_378">(V)MOVUPD xmm, m128 </span>
<span id="t16_378" class="t s7_378">(V)MOVUPD m128, xmm </span>
<span id="t17_378" class="t s7_378">VMOVDQU ymm, m256 </span>
<span id="t18_378" class="t s7_378">VMOVDQU m256, ymm </span>
<span id="t19_378" class="t s7_378">VMOVUPS ymm, m256 </span>
<span id="t1a_378" class="t s7_378">VMOVUPS m256, ymm </span>
<span id="t1b_378" class="t s7_378">VMOVUPD ymm, m256 </span>
<span id="t1c_378" class="t s7_378">VMOVUPD m256, ymm </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
