<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<meta content=
"HTML Tidy for Linux/x86 (vers 1st February 2003), see www.w3.org"
name="generator">
<title>PReSto test results</title>
<style type="text/css">
 dt.c3 {font-weight: bold}
 td.c2 {font-size: 144%}
 div.c1 {text-align: center}
</style>
</head>
<body>
<h2>PRS for PRODUCER_SRAM_CTRL</h2>
<pre>
  prs {
    /* Generated on Feb 16, 2003 11:15 AM by ppelleti with PReSto of 02/09/03.
     * If you manually edit this PRS block, please add a comment here
     * saying what you changed-- otherwise, we will assume the PRS block
     * can be regenerated by running PReSto again. */
    node _INDEXv,_OVERFLOWv,lv,W_FILTER_CTRLv,RWA_FILTER_CTRLv,_rv,_lv,_le;
    node le,en,_en;
    _1of2 _RWA_FILTER_CTRL;
    _1of3 _W_FILTER_CTRL;
    
    /*** input ***/
    INDEX.0 | INDEX.1 =&gt; _INDEXv-
    OVERFLOW.0 | OVERFLOW.1 =&gt; _OVERFLOWv-
    ~_INDEXv &amp; ~_OVERFLOWv #&gt; lv+
    
    /*** logic ***/
    en &amp; RWA_FILTER_CTRL.e &amp; INDEX.0 &amp; OVERFLOW.1 -&gt; _RWA_FILTER_CTRL.0-
    en &amp; RWA_FILTER_CTRL.e &amp; (OVERFLOW.0 | INDEX.1) -&gt; _RWA_FILTER_CTRL.1-
        &lt;i:2: ~en &amp; ~RWA_FILTER_CTRL.e -&gt; _RWA_FILTER_CTRL.d[i]+ &gt;
    
    en &amp; W_FILTER_CTRL.e &amp; INDEX.0 &amp; OVERFLOW.1 -&gt; _W_FILTER_CTRL.0-
    en &amp; W_FILTER_CTRL.e &amp; INDEX.0 &amp; OVERFLOW.0 -&gt; _W_FILTER_CTRL.1-
    en &amp; INDEX.1 -&gt; _W_FILTER_CTRL.2-
        &lt;i:2: ~en &amp; ~W_FILTER_CTRL.e -&gt; _W_FILTER_CTRL.d[i]+ &gt;
        ~en -&gt; _W_FILTER_CTRL.d[2]+
    
    /*** output ***/
    &lt;i:2: ~_RWA_FILTER_CTRL.d[i] =&gt; RWA_FILTER_CTRL.d[i]+ &gt;
    &lt;i:2: ~_W_FILTER_CTRL.d[i] =&gt; W_FILTER_CTRL.d[i]+ &gt;
    
    ~_W_FILTER_CTRL.0 | ~_W_FILTER_CTRL.1 | ~_W_FILTER_CTRL.2 =&gt; W_FILTER_CTRLv+
    ~_RWA_FILTER_CTRL.0 | ~_RWA_FILTER_CTRL.1 =&gt; RWA_FILTER_CTRLv+
    W_FILTER_CTRLv &amp; RWA_FILTER_CTRLv #&gt; _rv-
    
    /*** ack ***/
    ~lv =&gt; _lv+
    ~_Reset | ~_rv &amp; ~_lv #&gt; _le+
    _le =&gt; le-
    le=INDEX.e=OVERFLOW.e;
    
    /*** enable ***/
    ~le =&gt; _en+
    _en =&gt; en-
  }
</pre>
<div class="c1">
<h2>Simulation Results for PRODUCER_SRAM_CTRL</h2></div>
<pre>
standard.null.NULL
        |
        +--standard.base.CELL
                |
                +--standard.base.LEAF
                        |
                        +--test.PRODUCER_SRAM_CTRL
</pre>
<table border="1" width="100%" cellpadding="1" cellspacing="1">
<tr bgcolor="#CCCCFF">
<td class="c2" colspan="2"><b>Cell Summary</b></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>INDEX: in standard.channel.e1of2</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>OVERFLOW: in
standard.channel.e1of2</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>RWA_FILTER_CTRL: out
standard.channel.e1of2</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>W_FILTER_CTRL: out
standard.channel.e1of2</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>Vdd: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>GND: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>_RESET: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>#Rules</code></td>
<td><code><b>44</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>Dsim
Seed</code></td>
<td><code><b>1045422956740</b></code></td></tr></table>
<dl>
<dt class="c3">Unimplemented Cells:</dt>
<dd>None.</dd></dl>
<hr>
<div class="c1">simulating with <code>digital</code>
environment</div>
<p>[INFO] Performing reset stress test...<br>
[INFO] Running 10 test(s) for 1000 cycle(s) on
__rte_.RWA_FILTER_CTRL.e<br>
[PASS] No interference, glitch, or instability detected.<br>
<br>
[INFO] Measuring NTPC on specified nodes<br>
[INFO] DSim Random on.<br>
[INFO] Done with Reset<br>
[INFO] __rte_.RWA_FILTER_CTRL.e: 14.044995t (13[0.0092000365%]
14[99.8116%] 15[0.17920072%])<br>
<br>
[INFO] DSim Random on.<br>
[INFO] Done with Reset<br>
[INFO] cycling on __rte_.RWA_FILTER_CTRL.e:0for 500000
transitions<br>
[PASS] No interference, glitch, or instability detected.<br>
[PASS] No data conflicts detected<br>
[INFO] coverage: 100%</p>
<p>&lt;&lt; PASSED&gt;&gt;</p>
<hr>
<div class="c1">Diagnostics</div>
<br>
[INFO] TOTAL COVERAGE: 100% <br>
 
<p>[INFO] Processors Available: 1<br>
[INFO] Total Memory: 4136Kb<br>
[INFO] Free Memory: 3361Kb<br>
[INFO] Used Memory: 775Kb<br>
[INFO] Max Available Memory: 4136Kb</p>
<p>Simulation started at: Sun Feb 16 11:15:56 PST 2003<br>
Simulation ended at: Sun Feb 16 11:19:54 PST 2003</p>
<hr>
<i>Fulcrum Microsystems.</i>&copy; copyright 2003. All Rights
Reserved. 
<hr>
<h2>PRS for BUG_1909</h2>
<pre>
  prs {
    /* Generated on Feb 16, 2003 11:19 AM by ppelleti with PReSto of 02/09/03.
     * If you manually edit this PRS block, please add a comment here
     * saying what you changed-- otherwise, we will assume the PRS block
     * can be regenerated by running PReSto again. */
    node _Lv,Rv,_Rv,_le,le,en;
    _1of2 _R;
    
    /*** input ***/
    L.0 | L.1 =&gt; _Lv-
    
    /*** logic ***/
    en &amp; R.e &amp; L.1 -&gt; _R.0-
    en &amp; L.0 -&gt; _R.1-
        &lt;i:1: ~en &amp; ~R.e -&gt; _R.d[i]+ &gt;
        ~en -&gt; _R.d[1]+
    
    /*** output ***/
    ~_R.0 =&gt; R.d+
    
    ~_R.0 | ~_R.1 =&gt; Rv+
    
    /*** ack ***/
    ~Rv =&gt; _Rv+
    ~_Reset | ~_Rv &amp; ~_Lv #&gt; _le+
    _le =&gt; le-
    en=le=L.e;
  }
</pre>
<div class="c1">
<h2>Simulation Results for BUG_1909</h2></div>
<pre>
standard.null.NULL
        |
        +--standard.base.CELL
                |
                +--standard.base.LEAF
                        |
                        +--test.BUG_1909
</pre>
<table border="1" width="100%" cellpadding="1" cellspacing="1">
<tr bgcolor="#CCCCFF">
<td class="c2" colspan="2"><b>Cell Summary</b></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>L: in standard.channel.e1of2</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>R: out standard.channel.e1of1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>Vdd: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>GND: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>_RESET: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>#Rules</code></td>
<td><code><b>20</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>Dsim
Seed</code></td>
<td><code><b>1045423201327</b></code></td></tr></table>
<dl>
<dt class="c3">Unimplemented Cells:</dt>
<dd>None.</dd></dl>
<hr>
<div class="c1">simulating with <code>digital</code>
environment</div>
<p>[INFO] Performing reset stress test...<br>
[INFO] Running 10 test(s) for 1000 cycle(s) on __rte_.L.e<br>
[PASS] No interference, glitch, or instability detected.<br>
<br>
[INFO] Measuring NTPC on specified nodes<br>
[INFO] DSim Random on.<br>
[INFO] Done with Reset<br>
[INFO] __rte_.en: 11.969937t (12[99.9992%] 13[2])<br>
<br>
[INFO] DSim Random on.<br>
[INFO] Done with Reset<br>
[INFO] cycling on __rte_.L.e:1for 500000 transitions<br>
[PASS] No interference, glitch, or instability detected.<br>
[PASS] No data conflicts detected<br>
[INFO] coverage: 100%</p>
<p>&lt;&lt; PASSED&gt;&gt;</p>
<hr>
<div class="c1">Diagnostics</div>
<br>
[INFO] TOTAL COVERAGE: 100% <br>
 
<p>[INFO] Processors Available: 1<br>
[INFO] Total Memory: 3888Kb<br>
[INFO] Free Memory: 3200Kb<br>
[INFO] Used Memory: 688Kb<br>
[INFO] Max Available Memory: 3888Kb</p>
<p>Simulation started at: Sun Feb 16 11:20:01 PST 2003<br>
Simulation ended at: Sun Feb 16 11:21:44 PST 2003</p>
<hr>
<i>Fulcrum Microsystems.</i>&copy; copyright 2003. All Rights
Reserved. 
<hr>
<h2>PRS for BUG_1930</h2>
<pre>
  prs {
    /* Generated on Feb 16, 2003 11:21 AM by ppelleti with PReSto of 02/09/03.
     * If you manually edit this PRS block, please add a comment here
     * saying what you changed-- otherwise, we will assume the PRS block
     * can be regenerated by running PReSto again. */
    node _Lv,Rv,_Rv,_le,le,en;
    _1of3 _R;
    
    /*** input ***/
    L.0 | L.1 =&gt; _Lv-
    
    /*** logic ***/
    en &amp; R.e &amp; L.1 -&gt; _R.0-
    en &amp; R.e &amp; L.0 -&gt; _R.2-
        &lt;i:3: ~en &amp; ~R.e -&gt; _R.d[i]+ &gt;
    
    /*** output ***/
    &lt;i:3: ~_R.d[i] =&gt; R.d[i]+ &gt;
    
    ~_R.0 | ~_R.1 | ~_R.2 =&gt; Rv+
    
    /*** ack ***/
    ~Rv =&gt; _Rv+
    ~_Reset | ~_Rv &amp; ~_Lv #&gt; _le+
    _le =&gt; le-
    en=le=L.e;
  }
</pre>
<div class="c1">
<h2>Simulation Results for BUG_1930</h2></div>
<pre>
standard.null.NULL
        |
        +--standard.base.CELL
                |
                +--standard.base.LEAF
                        |
                        +--test.BUG_1930
</pre>
<table border="1" width="100%" cellpadding="1" cellspacing="1">
<tr bgcolor="#CCCCFF">
<td class="c2" colspan="2"><b>Cell Summary</b></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>L: in standard.channel.e1of2</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>R: out standard.channel.e1of3</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>Vdd: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>GND: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>_RESET: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>#Rules</code></td>
<td><code><b>25</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>Dsim
Seed</code></td>
<td><code><b>1045423310709</b></code></td></tr></table>
<dl>
<dt class="c3">Unimplemented Cells:</dt>
<dd>None.</dd></dl>
<hr>
<div class="c1">simulating with <code>digital</code>
environment</div>
<p>[INFO] Performing reset stress test...<br>
[INFO] Running 10 test(s) for 1000 cycle(s) on __rte_.R.e<br>
[PASS] No interference, glitch, or instability detected.<br>
<br>
[INFO] Measuring NTPC on specified nodes<br>
[INFO] DSim Random on.<br>
[INFO] Done with Reset<br>
[INFO] __rte_.R.e: 11.990164t (12[99.9936%] 13[0.0064000254%])<br>
<br>
[INFO] DSim Random on.<br>
[INFO] Done with Reset<br>
[INFO] cycling on __rte_.R.e:0for 500000 transitions<br>
[PASS] No interference, glitch, or instability detected.<br>
[PASS] No data conflicts detected<br>
[INFO] coverage: 88.89%</p>
<p>&lt;&lt; PASSED&gt;&gt;</p>
<hr>
<div class="c1">Diagnostics</div>
<br>
[INFO] TOTAL COVERAGE: 88.89% <br>
 
<p>[INFO] Processors Available: 1<br>
[INFO] Total Memory: 3964Kb<br>
[INFO] Free Memory: 3250Kb<br>
[INFO] Used Memory: 714Kb<br>
[INFO] Max Available Memory: 3964Kb</p>
<p>Simulation started at: Sun Feb 16 11:21:50 PST 2003<br>
Simulation ended at: Sun Feb 16 11:24:05 PST 2003</p>
<hr>
<i>Fulcrum Microsystems.</i>&copy; copyright 2003. All Rights
Reserved. 
<hr>
<h2>PRS for FOO</h2>
<pre>
  prs {
    /* Generated on Feb 16, 2003 11:24 AM by ppelleti with PReSto of 02/09/03.
     * If you manually edit this PRS block, please add a comment here
     * saying what you changed-- otherwise, we will assume the PRS block
     * can be regenerated by running PReSto again. */
    node _Lv,Rv,_Rv,_le,le,en;
    _1of2 _R;
    
    /*** input ***/
    L.0 | L.1 =&gt; _Lv-
    
    /*** logic ***/
    en &amp; R.e -&gt; _R.0-
        &lt;i:2: ~en &amp; ~R.e -&gt; _R.d[i]+ &gt;
    
    /*** output ***/
    &lt;i:2: ~_R.d[i] =&gt; R.d[i]+ &gt;
    
    ~_R.0 | ~_R.1 =&gt; Rv+
    
    /*** ack ***/
    ~Rv =&gt; _Rv+
    ~_Reset | ~_Rv &amp; ~_Lv #&gt; _le+
    _le =&gt; le-
    en=le=L.e;
  }
</pre>
<div class="c1">
<h2>Simulation Results for FOO</h2></div>
<pre>
standard.null.NULL
        |
        +--standard.base.CELL
                |
                +--standard.base.LEAF
                        |
                        +--test.FOO
</pre>
<table border="1" width="100%" cellpadding="1" cellspacing="1">
<tr bgcolor="#CCCCFF">
<td class="c2" colspan="2"><b>Cell Summary</b></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>L: in standard.channel.e1of2</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>R: out standard.channel.e1of2</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>Vdd: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>GND: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>_RESET: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>#Rules</code></td>
<td><code><b>21</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>Dsim
Seed</code></td>
<td><code><b>1045423452307</b></code></td></tr></table>
<dl>
<dt class="c3">Unimplemented Cells:</dt>
<dd>None.</dd></dl>
<hr>
<div class="c1">simulating with <code>digital</code>
environment</div>
<p>[INFO] Performing reset stress test...<br>
[INFO] Running 10 test(s) for 1000 cycle(s) on __rte_.R.e<br>
[PASS] No interference, glitch, or instability detected.<br>
<br>
[INFO] Measuring NTPC on specified nodes<br>
[INFO] DSim Random on.<br>
[INFO] Done with Reset<br>
[INFO] __rte_.R.e: 10.064415t (10[99.9388%] 11[0.061200246%])<br>
<br>
[INFO] DSim Random on.<br>
[INFO] Done with Reset<br>
[INFO] cycling on __rte_.R.e:0for 500000 transitions<br>
[PASS] No interference, glitch, or instability detected.<br>
[PASS] No data conflicts detected<br>
[INFO] coverage: 86.67%</p>
<p>&lt;&lt; PASSED&gt;&gt;</p>
<hr>
<div class="c1">Diagnostics</div>
<br>
[INFO] TOTAL COVERAGE: 86.67% <br>
 
<p>[INFO] Processors Available: 1<br>
[INFO] Total Memory: 3888Kb<br>
[INFO] Free Memory: 3198Kb<br>
[INFO] Used Memory: 690Kb<br>
[INFO] Max Available Memory: 3888Kb</p>
<p>Simulation started at: Sun Feb 16 11:24:12 PST 2003<br>
Simulation ended at: Sun Feb 16 11:26:20 PST 2003</p>
<hr>
<i>Fulcrum Microsystems.</i>&copy; copyright 2003. All Rights
Reserved. 
<hr>
<h2>PRS for JTAG_SHIFT_CELL_PRESTO</h2>
<pre>
  prs {
    /* Generated on Feb 16, 2003 11:26 AM by ppelleti with PReSto of 02/09/03.
     * If you manually edit this PRS block, please add a comment here
     * saying what you changed-- otherwise, we will assume the PRS block
     * can be regenerated by running PReSto again. */
    node _LSv,_LCv,_PLv,_STATEINv,x0,x1,_lv,RSv,RCv,POv,STATEOUTv,_x2,_x3,rv;
    node _rv,_le,le,en,_en;
    _1of3 _RS;
    _1of3 _RC;
    _1of3 _PO;
    _1of2 _STATEOUT;
    
    /*** input ***/
    LS.0 | LS.1 =&gt; _LSv-
    LC.0 | LC.1 | LC.2 =&gt; _LCv-
    PL.0 | PL.1 =&gt; _PLv-
    STATEIN.0 | STATEIN.1 =&gt; _STATEINv-
    ~_LSv &amp; ~_LCv #&gt; x0+
    ~_PLv &amp; ~_STATEINv #&gt; x1+
    x0 &amp; x1 #&gt; _lv-
    
    /*** logic ***/
    en &amp; RS.e &amp; LC.0 &amp; STATEIN.0 -&gt; _RS.0-
    en &amp; RS.e &amp; LC.0 &amp; STATEIN.1 -&gt; _RS.1-
    en &amp; (LC.1 | LC.2) -&gt; _RS.2-
        &lt;i:2: ~en &amp; ~RS.e -&gt; _RS.d[i]+ &gt;
        ~en -&gt; _RS.d[2]+
    
    en &amp; RC.e &amp; LC.0 -&gt; _RC.0-
    en &amp; RC.e &amp; LC.1 -&gt; _RC.1-
    en &amp; RC.e &amp; LC.2 -&gt; _RC.2-
        &lt;i:3: ~en &amp; ~RC.e -&gt; _RC.d[i]+ &gt;
    
    en &amp; PO.e &amp; LC.2 &amp; STATEIN.0 -&gt; _PO.0-
    en &amp; PO.e &amp; LC.2 &amp; STATEIN.1 -&gt; _PO.1-
    en &amp; (LC.0 | LC.1) -&gt; _PO.2-
        &lt;i:2: ~en &amp; ~PO.e -&gt; _PO.d[i]+ &gt;
        ~en -&gt; _PO.d[2]+
    
    en &amp; STATEOUT.e &amp; ((LS.0 &amp; LC.0) |
                       (LC.1 &amp; PL.0) |
                       (LC.2 &amp; STATEIN.0)) -&gt; _STATEOUT.0-
    en &amp; STATEOUT.e &amp; ((LS.1 &amp; LC.0) |
                       (LC.1 &amp; PL.1) |
                       (LC.2 &amp; STATEIN.1)) -&gt; _STATEOUT.1-
        &lt;i:2: ~en &amp; ~STATEOUT.e -&gt; _STATEOUT.d[i]+ &gt;
    
    /*** output ***/
    &lt;i:2: ~_RS.d[i] =&gt; RS.d[i]+ &gt;
    &lt;i:3: ~_RC.d[i] =&gt; RC.d[i]+ &gt;
    &lt;i:2: ~_PO.d[i] =&gt; PO.d[i]+ &gt;
    &lt;i:2: ~_STATEOUT.d[i] =&gt; STATEOUT.d[i]+ &gt;
    
    ~_RS.0 | ~_RS.1 | ~_RS.2 =&gt; RSv+
    ~_RC.0 | ~_RC.1 | ~_RC.2 =&gt; RCv+
    ~_PO.0 | ~_PO.1 | ~_PO.2 =&gt; POv+
    ~_STATEOUT.0 | ~_STATEOUT.1 =&gt; STATEOUTv+
    RSv &amp; RCv #&gt; _x2-
    POv &amp; STATEOUTv #&gt; _x3-
    ~_x2 &amp; ~_x3 #&gt; rv+
    
    /*** ack ***/
    ~rv =&gt; _rv+
    ~_Reset | ~_rv &amp; ~_lv #&gt; _le+
    _le =&gt; le-
    le=LS.e=LC.e=PL.e=STATEIN.e;
    
    /*** enable ***/
    ~le =&gt; _en+
    _en =&gt; en-
  }
</pre>
<div class="c1">
<h2>Simulation Results for JTAG_SHIFT_CELL_PRESTO</h2></div>
<pre>
standard.null.NULL
        |
        +--standard.base.CELL
                |
                +--standard.base.LEAF
                        |
                        +--test.JTAG_SHIFT_CELL_PRESTO
</pre>
<table border="1" width="100%" cellpadding="1" cellspacing="1">
<tr bgcolor="#CCCCFF">
<td class="c2" colspan="2"><b>Cell Summary</b></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>LS: in standard.channel.e1of2</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>LC: in standard.channel.e1of3</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>PL: in standard.channel.e1of2</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>STATEIN: in
standard.channel.e1of2</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>RS: out standard.channel.e1of2</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>RC: out standard.channel.e1of3</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>PO: out standard.channel.e1of2</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>STATEOUT: out
standard.channel.e1of2</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>Vdd: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>GND: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>_RESET: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>#Rules</code></td>
<td><code><b>82</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>Dsim
Seed</code></td>
<td><code><b>1045423587453</b></code></td></tr></table>
<dl>
<dt class="c3">Unimplemented Cells:</dt>
<dd>None.</dd></dl>
<hr>
<div class="c1">simulating with <code>digital</code>
environment</div>
<p>[INFO] Performing reset stress test...<br>
[INFO] Running 10 test(s) for 1000 cycle(s) on
__rte_.STATEOUT.e<br>
[PASS] No interference, glitch, or instability detected.<br>
<br>
[INFO] Measuring NTPC on specified nodes<br>
[INFO] DSim Random on.<br>
[INFO] Done with Reset<br>
[INFO] __rte_.STATEOUT.e: 18.023108t (17[0.058800235%] 18[99.7084%]
19[0.23280093%])<br>
<br>
[INFO] DSim Random on.<br>
[INFO] Done with Reset<br>
[INFO] cycling on __rte_.STATEOUT.e:0for 500000 transitions<br>
[PASS] No interference, glitch, or instability detected.<br>
[PASS] No data conflicts detected<br>
[INFO] coverage: 100%</p>
<p>&lt;&lt; PASSED&gt;&gt;</p>
<hr>
<div class="c1">Diagnostics</div>
<br>
[INFO] TOTAL COVERAGE: 100% <br>
 
<p>[INFO] Processors Available: 1<br>
[INFO] Total Memory: 4764Kb<br>
[INFO] Free Memory: 3758Kb<br>
[INFO] Used Memory: 1006Kb<br>
[INFO] Max Available Memory: 4628Kb</p>
<p>Simulation started at: Sun Feb 16 11:26:27 PST 2003<br>
Simulation ended at: Sun Feb 16 11:33:57 PST 2003</p>
<hr>
<i>Fulcrum Microsystems.</i>&copy; copyright 2003. All Rights
Reserved. 
<hr>
<h2>PRS for MODIFY_VALID</h2>
<pre>
  prs {
    /* Generated on Feb 16, 2003 11:34 AM by ppelleti with PReSto of 02/09/03.
     * If you manually edit this PRS block, please add a comment here
     * saying what you changed-- otherwise, we will assume the PRS block
     * can be regenerated by running PReSto again. */
    node _LA012,_LA345,_LVv,lv,RA012,RA345,RVv,_RAv,_x0,rv,__le,_le,le,en;
    node _en;
    _1of6 _RA;
    _1of2 _RV;
    
    /*** input ***/
    LA.0 | LA.1 | LA.2 =&gt; _LA012-
    LA.3 | LA.4 | LA.5 =&gt; _LA345-
    LV.0 | LV.1 =&gt; _LVv-
    (~_LA012 | ~_LA345) &amp; ~_LVv #&gt; lv+
    
    /*** logic ***/
    en &amp; RA.e &amp; ((LA.0 &amp; LV.0) | (LA.4 &amp; LV.0)) -&gt; _RA.0-
    en &amp; RA.e &amp; ((LA.1 &amp; LV.1) | (LA.5 &amp; LV.1)) -&gt; _RA.1-
    en &amp; RA.e &amp; (LA.2 | (LA.5 &amp; LV.0) | (LA.4 &amp; LV.1)) -&gt; _RA.2-
    en &amp; RA.e &amp; LA.3 -&gt; _RA.3-
    en &amp; RA.e &amp; LA.0 &amp; LV.1 -&gt; _RA.4-
    en &amp; RA.e &amp; LA.1 &amp; LV.0 -&gt; _RA.5-
        &lt;i:6: ~en &amp; ~RA.e -&gt; _RA.d[i]+ &gt;
    
    en &amp; RV.e &amp; (LA.1 | LA.5 | (LA.2 &amp; LV.0) | (LA.3 &amp; LV.0)) -&gt; _RV.0-
    en &amp; RV.e &amp; (LA.0 | LA.4 | (LA.2 &amp; LV.1) | (LA.3 &amp; LV.1)) -&gt; _RV.1-
        &lt;i:2: ~en &amp; ~RV.e -&gt; _RV.d[i]+ &gt;
    
    /*** output ***/
    &lt;i:6: ~_RA.d[i] =&gt; RA.d[i]+ &gt;
    &lt;i:2: ~_RV.d[i] =&gt; RV.d[i]+ &gt;
    
    ~_RA.0 | ~_RA.1 | ~_RA.2 =&gt; RA012+
    ~_RA.3 | ~_RA.4 | ~_RA.5 =&gt; RA345+
    ~_RV.0 | ~_RV.1 =&gt; RVv+
    RA012 | RA345 =&gt; _RAv-
    RVv =&gt; _x0-
    ~_RAv &amp; ~_x0 #&gt; rv+
    
    /*** ack ***/
    rv &amp; lv #&gt; __le-
    _Reset &amp; __le =&gt; _le-
    _le =&gt; le-
    le=LA.e=LV.e;
    
    /*** enable ***/
    ~le =&gt; _en+
    _en =&gt; en-
  }
</pre>
<div class="c1">
<h2>Simulation Results for MODIFY_VALID</h2></div>
<pre>
standard.null.NULL
        |
        +--standard.base.CELL
                |
                +--standard.base.LEAF
                        |
                        +--test.MODIFY_VALID
</pre>
<table border="1" width="100%" cellpadding="1" cellspacing="1">
<tr bgcolor="#CCCCFF">
<td class="c2" colspan="2"><b>Cell Summary</b></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>LA: in standard.channel.e1of6</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>LV: in standard.channel.e1of2</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>RA: out standard.channel.e1of6</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>RV: out standard.channel.e1of2</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>Vdd: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>GND: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>_RESET: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>#Rules</code></td>
<td><code><b>66</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>Dsim
Seed</code></td>
<td><code><b>1045424044479</b></code></td></tr></table>
<dl>
<dt class="c3">Unimplemented Cells:</dt>
<dd>None.</dd></dl>
<hr>
<div class="c1">simulating with <code>digital</code>
environment</div>
<p>[INFO] Performing reset stress test...<br>
[INFO] Running 10 test(s) for 1000 cycle(s) on __rte_.RA.e<br>
[PASS] No interference, glitch, or instability detected.<br>
<br>
[INFO] Measuring NTPC on specified nodes<br>
[INFO] DSim Random on.<br>
[INFO] Done with Reset<br>
[INFO] __rte_.RA.e: 17.981096t (17[0.17880072%] 18[99.71%]
19[0.111200444%])<br>
<br>
[INFO] DSim Random on.<br>
[INFO] Done with Reset<br>
[INFO] cycling on __rte_.RA.e:0for 500000 transitions<br>
[PASS] No interference, glitch, or instability detected.<br>
[PASS] No data conflicts detected<br>
[INFO] coverage: 100%</p>
<p>&lt;&lt; PASSED&gt;&gt;</p>
<hr>
<div class="c1">Diagnostics</div>
<br>
[INFO] TOTAL COVERAGE: 100% <br>
 
<p>[INFO] Processors Available: 1<br>
[INFO] Total Memory: 4720Kb<br>
[INFO] Free Memory: 3722Kb<br>
[INFO] Used Memory: 998Kb<br>
[INFO] Max Available Memory: 4592Kb</p>
<p>Simulation started at: Sun Feb 16 11:34:04 PST 2003<br>
Simulation ended at: Sun Feb 16 11:39:40 PST 2003</p>
<hr>
<i>Fulcrum Microsystems.</i>&copy; copyright 2003. All Rights
Reserved. 
<hr>
<h2>PRS for ADP_IN_CTRL1</h2>
<pre>
  prs {
    /* Generated on Feb 16, 2003 11:39 AM by ppelleti with PReSto of 02/09/03.
     * If you manually edit this PRS block, please add a comment here
     * saying what you changed-- otherwise, we will assume the PRS block
     * can be regenerated by running PReSto again. */
    node _L01,_L23,Lv,Gv,Bv,Rv,_x0,_x1,rv,__le,_le,le,en,_en;
    _1of2 _R;
    _1of3 _G;
    _1of3 _B;
    
    /*** input ***/
    L.0 | L.1 =&gt; _L01-
    L.2 | L.3 =&gt; _L23-
    ~_L01 | ~_L23 =&gt; Lv+
    
    /*** logic ***/
    en &amp; R.e &amp; (L.0 | L.1) -&gt; _R.0-
    en &amp; R.e &amp; (L.2 | L.3) -&gt; _R.1-
        &lt;i:2: ~en &amp; ~R.e -&gt; _R.d[i]+ &gt;
    
    en &amp; G.e &amp; L.0 -&gt; _G.0-
    en &amp; G.e &amp; (L.2 | L.3) -&gt; _G.1-
    en &amp; G.e &amp; L.1 -&gt; _G.2-
        &lt;i:3: ~en &amp; ~G.e -&gt; _G.d[i]+ &gt;
    
    en &amp; B.e &amp; L.1 -&gt; _B.0-
    en &amp; B.e &amp; (L.2 | L.3) -&gt; _B.1-
    en &amp; L.0 -&gt; _B.2-
        &lt;i:2: ~en &amp; ~B.e -&gt; _B.d[i]+ &gt;
        ~en -&gt; _B.d[2]+
    
    /*** output ***/
    &lt;i:2: ~_R.d[i] =&gt; R.d[i]+ &gt;
    &lt;i:3: ~_G.d[i] =&gt; G.d[i]+ &gt;
    &lt;i:2: ~_B.d[i] =&gt; B.d[i]+ &gt;
    
    ~_G.0 | ~_G.1 | ~_G.2 =&gt; Gv+
    ~_B.0 | ~_B.1 | ~_B.2 =&gt; Bv+
    ~_R.0 | ~_R.1 =&gt; Rv+
    Gv &amp; Bv #&gt; _x0-
    Rv =&gt; _x1-
    ~_x0 &amp; ~_x1 #&gt; rv+
    
    /*** ack ***/
    rv &amp; Lv #&gt; __le-
    _Reset &amp; __le =&gt; _le-
    _le =&gt; le-
    le=L.e;
    
    /*** enable ***/
    ~le =&gt; _en+
    _en =&gt; en-
  }
</pre>
<div class="c1">
<h2>Simulation Results for ADP_IN_CTRL1</h2></div>
<pre>
standard.null.NULL
        |
        +--standard.base.CELL
                |
                +--standard.base.LEAF
                        |
                        +--test.ADP_IN_CTRL1
</pre>
<table border="1" width="100%" cellpadding="1" cellspacing="1">
<tr bgcolor="#CCCCFF">
<td class="c2" colspan="2"><b>Cell Summary</b></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>L: in standard.channel.e1of4</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>R: out standard.channel.e1of2</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>G: out standard.channel.e1of3</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>B: out standard.channel.e1of2</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>Vdd: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>GND: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>port</code></td>
<td><code><b>_RESET: in node of width 1</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>#Rules</code></td>
<td><code><b>62</b></code></td></tr>
<tr bgcolor="white" class="TableRowColor">
<td align="right" valign="top" width="1%"><code>Dsim
Seed</code></td>
<td><code><b>1045424387206</b></code></td></tr></table>
<dl>
<dt class="c3">Unimplemented Cells:</dt>
<dd>None.</dd></dl>
<hr>
<div class="c1">simulating with <code>digital</code>
environment</div>
<p>[INFO] Performing reset stress test...<br>
[INFO] Running 10 test(s) for 1000 cycle(s) on __rte_.R.e<br>
[PASS] No interference, glitch, or instability detected.<br>
<br>
[INFO] Measuring NTPC on specified nodes<br>
[INFO] DSim Random on.<br>
[INFO] Done with Reset<br>
[INFO] __rte_.R.e: 17.99921t (17[0.10720043%] 18[99.752%]
19[0.14080057%])<br>
<br>
[INFO] DSim Random on.<br>
[INFO] Done with Reset<br>
[INFO] cycling on __rte_.R.e:0for 500000 transitions<br>
[PASS] No interference, glitch, or instability detected.<br>
[PASS] No data conflicts detected<br>
[INFO] coverage: 100%</p>
<p>&lt;&lt; PASSED&gt;&gt;</p>
<hr>
<div class="c1">Diagnostics</div>
<br>
[INFO] TOTAL COVERAGE: 100% <br>
 
<p>[INFO] Processors Available: 1<br>
[INFO] Total Memory: 4456Kb<br>
[INFO] Free Memory: 3545Kb<br>
[INFO] Used Memory: 911Kb<br>
[INFO] Max Available Memory: 4456Kb</p>
<p>Simulation started at: Sun Feb 16 11:39:47 PST 2003<br>
Simulation ended at: Sun Feb 16 11:44:25 PST 2003</p>
<hr>
<i>Fulcrum Microsystems.</i>&copy; copyright 2003. All Rights
Reserved.
</body>
</html>
