// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Loop_1_proc_HH_
#define _Loop_1_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "hls_target_mul_34fYi.h"

namespace ap_rtl {

struct Loop_1_proc : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<288> > p_hw_input_stencil_stream_V_value_V_dout;
    sc_in< sc_logic > p_hw_input_stencil_stream_V_value_V_empty_n;
    sc_out< sc_logic > p_hw_input_stencil_stream_V_value_V_read;
    sc_out< sc_lv<32> > hw_output_V_value_V;
    sc_out< sc_logic > hw_output_V_value_V_ap_vld;
    sc_in< sc_logic > hw_output_V_value_V_ap_ack;
    sc_out< sc_lv<1> > hw_output_V_last_V;
    sc_out< sc_logic > hw_output_V_last_V_ap_vld;
    sc_in< sc_logic > hw_output_V_last_V_ap_ack;


    // Module declarations
    Loop_1_proc(sc_module_name name);
    SC_HAS_PROCESS(Loop_1_proc);

    ~Loop_1_proc();

    sc_trace_file* mVcdFile;

    hls_target_mul_34fYi<1,5,34,32,65>* hls_target_mul_34fYi_U18;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > p_hw_input_stencil_stream_V_value_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_519;
    sc_signal< sc_logic > hw_output_V_value_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter13_exitcond_flatten_reg_519;
    sc_signal< sc_logic > hw_output_V_last_V_blk_n;
    sc_signal< sc_lv<21> > indvar_flatten_reg_138;
    sc_signal< sc_lv<11> > p_hw_output_y_scan_1_reg_149;
    sc_signal< sc_lv<11> > p_hw_output_x_scan_2_reg_161;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_172_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< sc_logic > ap_sig_ioackin_hw_output_V_value_V_ap_ack;
    sc_signal< bool > ap_block_state16_io;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond_flatten_reg_519;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_exitcond_flatten_reg_519;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_exitcond_flatten_reg_519;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_exitcond_flatten_reg_519;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_exitcond_flatten_reg_519;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_exitcond_flatten_reg_519;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_exitcond_flatten_reg_519;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_exitcond_flatten_reg_519;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_exitcond_flatten_reg_519;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_exitcond_flatten_reg_519;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter11_exitcond_flatten_reg_519;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter12_exitcond_flatten_reg_519;
    sc_signal< sc_lv<21> > indvar_flatten_next_fu_178_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond8_fu_184_p2;
    sc_signal< sc_lv<1> > exitcond8_reg_528;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond8_reg_528;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_exitcond8_reg_528;
    sc_signal< sc_lv<11> > p_hw_output_x_scan_s_fu_190_p3;
    sc_signal< sc_lv<11> > p_hw_output_x_scan_s_reg_534;
    sc_signal< sc_lv<11> > p_hw_output_x_scan_1_fu_198_p2;
    sc_signal< sc_lv<11> > p_hw_output_y_scan_2_fu_204_p2;
    sc_signal< sc_lv<11> > p_hw_output_y_scan_2_reg_544;
    sc_signal< sc_lv<1> > tmp5_fu_210_p2;
    sc_signal< sc_lv<1> > tmp5_reg_549;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp5_reg_549;
    sc_signal< sc_lv<11> > p_hw_output_y_scan_s_fu_216_p3;
    sc_signal< sc_lv<11> > p_hw_output_y_scan_s_reg_554;
    sc_signal< sc_lv<32> > p_345_fu_223_p1;
    sc_signal< sc_lv<32> > p_345_reg_559;
    sc_signal< sc_lv<32> > p_357_reg_564;
    sc_signal< sc_lv<32> > p_381_reg_569;
    sc_signal< sc_lv<32> > p_393_reg_574;
    sc_signal< sc_lv<31> > tmp_3_reg_579;
    sc_signal< sc_lv<31> > tmp_5_reg_584;
    sc_signal< sc_lv<30> > tmp_6_reg_589;
    sc_signal< sc_lv<30> > ap_reg_pp0_iter2_tmp_6_reg_589;
    sc_signal< sc_lv<31> > tmp_7_reg_594;
    sc_signal< sc_lv<31> > ap_reg_pp0_iter2_tmp_7_reg_594;
    sc_signal< sc_lv<31> > tmp_8_reg_599;
    sc_signal< sc_lv<1> > tmp_1_fu_307_p2;
    sc_signal< sc_lv<1> > tmp_1_reg_604;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_1_reg_604;
    sc_signal< sc_lv<1> > tmp_mid1_fu_312_p2;
    sc_signal< sc_lv<1> > tmp_mid1_reg_609;
    sc_signal< sc_lv<32> > tmp8_fu_338_p2;
    sc_signal< sc_lv<32> > tmp8_reg_614;
    sc_signal< sc_lv<32> > tmp1_fu_343_p2;
    sc_signal< sc_lv<32> > tmp1_reg_619;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter3_tmp1_reg_619;
    sc_signal< sc_lv<32> > tmp3_fu_352_p2;
    sc_signal< sc_lv<32> > tmp3_reg_624;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter3_tmp3_reg_624;
    sc_signal< sc_lv<32> > tmp7_fu_383_p2;
    sc_signal< sc_lv<32> > tmp7_reg_629;
    sc_signal< sc_lv<1> > tmp_last_V_fu_388_p2;
    sc_signal< sc_lv<1> > tmp_last_V_reg_634;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_tmp_last_V_reg_634;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_tmp_last_V_reg_634;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_tmp_last_V_reg_634;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_tmp_last_V_reg_634;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_tmp_last_V_reg_634;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_tmp_last_V_reg_634;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_tmp_last_V_reg_634;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter11_tmp_last_V_reg_634;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter12_tmp_last_V_reg_634;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter13_tmp_last_V_reg_634;
    sc_signal< sc_lv<32> > p_397_fu_397_p2;
    sc_signal< sc_lv<32> > p_397_reg_639;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter5_p_397_reg_639;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter6_p_397_reg_639;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter7_p_397_reg_639;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter8_p_397_reg_639;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter9_p_397_reg_639;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter10_p_397_reg_639;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter11_p_397_reg_639;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter12_p_397_reg_639;
    sc_signal< sc_lv<1> > tmp_reg_645;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_tmp_reg_645;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_tmp_reg_645;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_tmp_reg_645;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_tmp_reg_645;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_tmp_reg_645;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_tmp_reg_645;
    sc_signal< sc_lv<65> > grp_fu_413_p2;
    sc_signal< sc_lv<65> > mul_reg_656;
    sc_signal< sc_lv<28> > tmp_13_reg_661;
    sc_signal< sc_lv<28> > ap_reg_pp0_iter10_tmp_13_reg_661;
    sc_signal< sc_lv<65> > neg_mul_fu_429_p2;
    sc_signal< sc_lv<65> > neg_mul_reg_666;
    sc_signal< sc_lv<32> > p_399_fu_463_p3;
    sc_signal< sc_lv<32> > p_399_reg_671;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter12_p_399_reg_671;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter13_p_399_reg_671;
    sc_signal< sc_lv<32> > p_neg_fu_475_p2;
    sc_signal< sc_lv<32> > p_neg_reg_678;
    sc_signal< sc_lv<32> > p_401_fu_485_p2;
    sc_signal< sc_lv<32> > p_401_reg_683;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_lv<11> > p_hw_output_y_scan_1_phi_fu_153_p4;
    sc_signal< bool > ap_block_pp0_stage0_flag00001001;
    sc_signal< sc_logic > ap_reg_ioackin_hw_output_V_value_V_ap_ack;
    sc_signal< sc_logic > ap_reg_ioackin_hw_output_V_last_V_ap_ack;
    sc_signal< sc_lv<32> > p_389_fu_331_p3;
    sc_signal< sc_lv<32> > p_353_fu_317_p3;
    sc_signal< sc_lv<32> > p_365_fu_324_p3;
    sc_signal< sc_lv<32> > tmp2_fu_348_p2;
    sc_signal< sc_lv<32> > p_371_fu_363_p3;
    sc_signal< sc_lv<32> > p_377_fu_370_p3;
    sc_signal< sc_lv<32> > tmp9_fu_377_p2;
    sc_signal< sc_lv<1> > tmp_mid2_fu_358_p3;
    sc_signal< sc_lv<32> > tmp4_fu_393_p2;
    sc_signal< sc_lv<34> > grp_fu_413_p0;
    sc_signal< sc_lv<28> > tmp_12_fu_434_p4;
    sc_signal< sc_lv<32> > tmp_9_fu_443_p1;
    sc_signal< sc_lv<32> > tmp_4_fu_447_p1;
    sc_signal< sc_lv<32> > tmp_10_fu_450_p3;
    sc_signal< sc_lv<32> > neg_ti_fu_457_p2;
    sc_signal< sc_lv<32> > tmp_15_fu_470_p2;
    sc_signal< sc_lv<32> > tmp_s_fu_481_p2;
    sc_signal< sc_lv<1> > tmp_16_fu_493_p3;
    sc_signal< sc_lv<28> > p_402_cast_fu_500_p3;
    sc_signal< sc_lv<28> > tmp_14_fu_490_p1;
    sc_signal< sc_lv<28> > p_408_fu_508_p2;
    sc_signal< sc_logic > grp_fu_413_ce;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state17;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<21> ap_const_lv21_1F8C94;
    static const sc_lv<21> ap_const_lv21_1;
    static const sc_lv<11> ap_const_lv11_77E;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_435;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_11F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_7E;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_9D;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_BE;
    static const sc_lv<32> ap_const_lv32_E0;
    static const sc_lv<32> ap_const_lv32_FE;
    static const sc_lv<11> ap_const_lv11_77D;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<65> ap_const_lv65_1E1E1E1E2;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<65> ap_const_lv65_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<28> ap_const_lv28_FFFFFFF;
    static const sc_lv<28> ap_const_lv28_0;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state17();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00001001();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_io();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_sig_ioackin_hw_output_V_value_V_ap_ack();
    void thread_exitcond8_fu_184_p2();
    void thread_exitcond_flatten_fu_172_p2();
    void thread_grp_fu_413_ce();
    void thread_grp_fu_413_p0();
    void thread_hw_output_V_last_V();
    void thread_hw_output_V_last_V_ap_vld();
    void thread_hw_output_V_last_V_blk_n();
    void thread_hw_output_V_value_V();
    void thread_hw_output_V_value_V_ap_vld();
    void thread_hw_output_V_value_V_blk_n();
    void thread_indvar_flatten_next_fu_178_p2();
    void thread_neg_mul_fu_429_p2();
    void thread_neg_ti_fu_457_p2();
    void thread_p_345_fu_223_p1();
    void thread_p_353_fu_317_p3();
    void thread_p_365_fu_324_p3();
    void thread_p_371_fu_363_p3();
    void thread_p_377_fu_370_p3();
    void thread_p_389_fu_331_p3();
    void thread_p_397_fu_397_p2();
    void thread_p_399_fu_463_p3();
    void thread_p_401_fu_485_p2();
    void thread_p_402_cast_fu_500_p3();
    void thread_p_408_fu_508_p2();
    void thread_p_hw_input_stencil_stream_V_value_V_blk_n();
    void thread_p_hw_input_stencil_stream_V_value_V_read();
    void thread_p_hw_output_x_scan_1_fu_198_p2();
    void thread_p_hw_output_x_scan_s_fu_190_p3();
    void thread_p_hw_output_y_scan_1_phi_fu_153_p4();
    void thread_p_hw_output_y_scan_2_fu_204_p2();
    void thread_p_hw_output_y_scan_s_fu_216_p3();
    void thread_p_neg_fu_475_p2();
    void thread_tmp1_fu_343_p2();
    void thread_tmp2_fu_348_p2();
    void thread_tmp3_fu_352_p2();
    void thread_tmp4_fu_393_p2();
    void thread_tmp5_fu_210_p2();
    void thread_tmp7_fu_383_p2();
    void thread_tmp8_fu_338_p2();
    void thread_tmp9_fu_377_p2();
    void thread_tmp_10_fu_450_p3();
    void thread_tmp_12_fu_434_p4();
    void thread_tmp_14_fu_490_p1();
    void thread_tmp_15_fu_470_p2();
    void thread_tmp_16_fu_493_p3();
    void thread_tmp_1_fu_307_p2();
    void thread_tmp_4_fu_447_p1();
    void thread_tmp_9_fu_443_p1();
    void thread_tmp_last_V_fu_388_p2();
    void thread_tmp_mid1_fu_312_p2();
    void thread_tmp_mid2_fu_358_p3();
    void thread_tmp_s_fu_481_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
