CONTEXT1_IDENTITY_ACCESS_MODE,FUNC_0
EFFECTIVE_L2_QUEUE_SIZE,FUNC_1
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE,VAR_0
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE,VAR_1
L2_CACHE_BIGK_ASSOCIATIVITY,VAR_2
L2_CACHE_BIGK_FRAGMENT_SIZE,FUNC_2
MC_VM_MX_L1_TLB_CNTL,VAR_3
RREG32,FUNC_3
SYSTEM_ACCESS_MODE_NOT_IN_SYS,VAR_4
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU,VAR_5
VM_CONTEXT0_CNTL,VAR_6
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR,VAR_7
VM_CONTEXT1_CNTL,VAR_8
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR,VAR_9
VM_L2_CNTL,VAR_10
VM_L2_CNTL2,VAR_11
VM_L2_CNTL3,VAR_12
WREG32,FUNC_4
radeon_gart_table_vram_unpin,FUNC_5
si_pcie_gart_disable,FUNC_6
rdev,VAR_13
i,VAR_14
reg,VAR_15
