Classic Timing Analyzer report for hardware
Sun Apr 15 17:44:53 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                             ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.890 ns                         ; reset                            ; controlador:ctrl|state[4]   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 38.196 ns                        ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30]                     ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.881 ns                        ; reset                            ; controlador:ctrl|state[2]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 34.43 MHz ( period = 29.047 ns ) ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                  ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 34.43 MHz ( period = 29.047 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.815 ns               ;
; N/A                                     ; 34.46 MHz ( period = 29.023 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.792 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.008 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.781 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.008 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.781 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.008 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.781 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.008 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.781 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.004 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.751 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.004 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.751 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.997 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.761 ns               ;
; N/A                                     ; 34.50 MHz ( period = 28.989 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.750 ns               ;
; N/A                                     ; 34.50 MHz ( period = 28.989 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.728 ns               ;
; N/A                                     ; 34.50 MHz ( period = 28.989 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.728 ns               ;
; N/A                                     ; 34.50 MHz ( period = 28.984 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.758 ns               ;
; N/A                                     ; 34.50 MHz ( period = 28.984 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.758 ns               ;
; N/A                                     ; 34.50 MHz ( period = 28.984 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.758 ns               ;
; N/A                                     ; 34.50 MHz ( period = 28.984 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.758 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.980 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.728 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.980 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.728 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.973 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.738 ns               ;
; N/A                                     ; 34.52 MHz ( period = 28.965 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.727 ns               ;
; N/A                                     ; 34.52 MHz ( period = 28.965 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.705 ns               ;
; N/A                                     ; 34.52 MHz ( period = 28.965 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.705 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.942 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.710 ns               ;
; N/A                                     ; 34.60 MHz ( period = 28.903 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.676 ns               ;
; N/A                                     ; 34.60 MHz ( period = 28.903 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.676 ns               ;
; N/A                                     ; 34.60 MHz ( period = 28.903 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.676 ns               ;
; N/A                                     ; 34.60 MHz ( period = 28.903 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.676 ns               ;
; N/A                                     ; 34.60 MHz ( period = 28.899 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.646 ns               ;
; N/A                                     ; 34.60 MHz ( period = 28.899 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.646 ns               ;
; N/A                                     ; 34.61 MHz ( period = 28.892 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.656 ns               ;
; N/A                                     ; 34.62 MHz ( period = 28.884 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.645 ns               ;
; N/A                                     ; 34.62 MHz ( period = 28.884 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.623 ns               ;
; N/A                                     ; 34.62 MHz ( period = 28.884 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.623 ns               ;
; N/A                                     ; 34.68 MHz ( period = 28.838 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.603 ns               ;
; N/A                                     ; 34.71 MHz ( period = 28.813 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.581 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.799 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.569 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.799 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.569 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.799 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.569 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.799 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.569 ns               ;
; N/A                                     ; 34.73 MHz ( period = 28.795 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.539 ns               ;
; N/A                                     ; 34.73 MHz ( period = 28.795 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.539 ns               ;
; N/A                                     ; 34.74 MHz ( period = 28.788 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.549 ns               ;
; N/A                                     ; 34.75 MHz ( period = 28.780 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.538 ns               ;
; N/A                                     ; 34.75 MHz ( period = 28.780 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.516 ns               ;
; N/A                                     ; 34.75 MHz ( period = 28.780 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.516 ns               ;
; N/A                                     ; 34.75 MHz ( period = 28.774 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.547 ns               ;
; N/A                                     ; 34.75 MHz ( period = 28.774 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.547 ns               ;
; N/A                                     ; 34.75 MHz ( period = 28.774 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.547 ns               ;
; N/A                                     ; 34.75 MHz ( period = 28.774 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.547 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.770 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.517 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.770 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.517 ns               ;
; N/A                                     ; 34.77 MHz ( period = 28.763 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.527 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.755 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.516 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.755 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.494 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.755 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.494 ns               ;
; N/A                                     ; 34.79 MHz ( period = 28.747 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.512 ns               ;
; N/A                                     ; 34.82 MHz ( period = 28.718 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.450 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.714 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 28.479 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.713 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.447 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.712 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.480 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.708 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.478 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.708 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.478 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.708 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.478 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.708 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.478 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.705 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.471 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.705 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.448 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.705 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.448 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.705 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.448 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.704 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.471 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.704 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.448 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.704 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.448 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.703 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.472 ns               ;
; N/A                                     ; 34.85 MHz ( period = 28.697 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.439 ns               ;
; N/A                                     ; 34.85 MHz ( period = 28.697 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.439 ns               ;
; N/A                                     ; 34.85 MHz ( period = 28.697 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.458 ns               ;
; N/A                                     ; 34.85 MHz ( period = 28.694 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.427 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.690 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 28.456 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.690 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.446 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.689 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.447 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.689 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.425 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.689 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.425 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.689 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.424 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.688 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.457 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.688 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.442 ns               ;
; N/A                                     ; 34.87 MHz ( period = 28.681 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.448 ns               ;
; N/A                                     ; 34.87 MHz ( period = 28.681 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.425 ns               ;
; N/A                                     ; 34.87 MHz ( period = 28.681 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.425 ns               ;
; N/A                                     ; 34.87 MHz ( period = 28.681 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.425 ns               ;
; N/A                                     ; 34.87 MHz ( period = 28.680 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.448 ns               ;
; N/A                                     ; 34.88 MHz ( period = 28.673 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.416 ns               ;
; N/A                                     ; 34.88 MHz ( period = 28.673 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.416 ns               ;
; N/A                                     ; 34.88 MHz ( period = 28.671 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.415 ns               ;
; N/A                                     ; 34.88 MHz ( period = 28.666 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.423 ns               ;
; N/A                                     ; 34.89 MHz ( period = 28.664 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.438 ns               ;
; N/A                                     ; 34.89 MHz ( period = 28.664 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.438 ns               ;
; N/A                                     ; 34.89 MHz ( period = 28.664 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.419 ns               ;
; N/A                                     ; 34.89 MHz ( period = 28.664 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.438 ns               ;
; N/A                                     ; 34.89 MHz ( period = 28.664 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.438 ns               ;
; N/A                                     ; 34.89 MHz ( period = 28.660 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.408 ns               ;
; N/A                                     ; 34.89 MHz ( period = 28.660 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.408 ns               ;
; N/A                                     ; 34.89 MHz ( period = 28.658 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.426 ns               ;
; N/A                                     ; 34.90 MHz ( period = 28.653 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.418 ns               ;
; N/A                                     ; 34.91 MHz ( period = 28.647 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.392 ns               ;
; N/A                                     ; 34.91 MHz ( period = 28.645 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.407 ns               ;
; N/A                                     ; 34.91 MHz ( period = 28.645 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.385 ns               ;
; N/A                                     ; 34.91 MHz ( period = 28.645 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.385 ns               ;
; N/A                                     ; 34.91 MHz ( period = 28.643 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.397 ns               ;
; N/A                                     ; 34.92 MHz ( period = 28.636 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.379 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.625 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.393 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.620 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.366 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.619 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.392 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.619 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.392 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.619 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.392 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.619 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.392 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.619 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.374 ns               ;
; N/A                                     ; 34.95 MHz ( period = 28.615 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.362 ns               ;
; N/A                                     ; 34.95 MHz ( period = 28.615 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.362 ns               ;
; N/A                                     ; 34.95 MHz ( period = 28.613 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.345 ns               ;
; N/A                                     ; 34.95 MHz ( period = 28.612 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.356 ns               ;
; N/A                                     ; 34.95 MHz ( period = 28.609 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 28.374 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.608 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.372 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.608 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.342 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.607 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.375 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.600 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.366 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.600 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.361 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.600 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.343 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.600 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.343 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.600 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.343 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.600 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.339 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.600 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.339 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.599 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.366 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.596 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.343 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.592 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.334 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.592 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.334 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.586 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.359 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.586 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.359 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.586 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.359 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.586 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.359 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.585 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.341 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.583 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.337 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.582 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.329 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.582 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.329 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.575 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.339 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.567 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.328 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.567 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.306 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.567 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.306 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.566 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.310 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.538 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.292 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.531 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.274 ns               ;
; N/A                                     ; 35.07 MHz ( period = 28.515 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.261 ns               ;
; N/A                                     ; 35.08 MHz ( period = 28.509 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.238 ns               ;
; N/A                                     ; 35.08 MHz ( period = 28.505 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 28.267 ns               ;
; N/A                                     ; 35.08 MHz ( period = 28.504 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.235 ns               ;
; N/A                                     ; 35.08 MHz ( period = 28.503 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.268 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.496 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.259 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.496 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.236 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.496 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.236 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.496 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.236 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.495 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.259 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.488 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.227 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.488 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.227 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.484 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.216 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.481 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.234 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.480 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 28.245 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.479 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.230 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.479 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.213 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.478 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.246 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.471 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.237 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.471 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.214 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.471 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.214 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.471 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.214 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.470 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.237 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.463 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.205 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.463 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.205 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.462 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.203 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.456 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.212 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.454 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.208 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.437 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.181 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.434 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.185 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.427 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.167 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.418 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.147 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.414 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 28.176 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.413 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.144 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.412 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.177 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.411 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.154 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.409 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.163 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.405 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.168 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.405 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.145 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.405 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.145 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.405 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.145 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.404 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.168 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.402 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.145 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.397 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.136 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.397 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.136 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.390 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.143 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.388 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.139 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.386 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.132 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.374 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.107 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.371 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.112 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 28.136 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 2.890 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 2.366 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 1.250 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 1.129 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 1.129 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 38.196 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 38.172 ns  ; controlador:ctrl|state[3]        ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 38.091 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 37.987 ns  ; controlador:ctrl|state[2]        ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 37.962 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 37.896 ns  ; controlador:ctrl|state[1]        ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 37.852 ns  ; controlador:ctrl|state[0]        ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 37.807 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 37.774 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 37.491 ns  ; controlador:ctrl|state[4]        ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 37.137 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 36.854 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 36.740 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 36.700 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 36.690 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 36.666 ns  ; controlador:ctrl|state[3]        ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 36.649 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 36.585 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 36.572 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 36.481 ns  ; controlador:ctrl|state[2]        ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 36.456 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 36.399 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 36.390 ns  ; controlador:ctrl|state[1]        ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 36.375 ns  ; controlador:ctrl|state[3]        ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 36.346 ns  ; controlador:ctrl|state[0]        ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 36.301 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 36.294 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 36.268 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 36.220 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 36.196 ns  ; controlador:ctrl|state[3]        ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 36.190 ns  ; controlador:ctrl|state[2]        ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 36.175 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 36.165 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 36.115 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 36.099 ns  ; controlador:ctrl|state[1]        ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 36.055 ns  ; controlador:ctrl|state[0]        ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 36.011 ns  ; controlador:ctrl|state[2]        ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 36.010 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 35.986 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 35.985 ns  ; controlador:ctrl|state[4]        ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 35.977 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 35.920 ns  ; controlador:ctrl|state[1]        ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 35.876 ns  ; controlador:ctrl|state[0]        ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 35.831 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 35.798 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 35.694 ns  ; controlador:ctrl|state[4]        ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 35.631 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 35.515 ns  ; controlador:ctrl|state[4]        ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 35.379 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 35.355 ns  ; controlador:ctrl|state[3]        ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 35.348 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 35.340 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 35.274 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 35.234 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 35.194 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 35.170 ns  ; controlador:ctrl|state[2]        ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 35.161 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 35.145 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 35.143 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 35.079 ns  ; controlador:ctrl|state[1]        ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 35.066 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 35.057 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 35.035 ns  ; controlador:ctrl|state[0]        ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 35.034 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 35.010 ns  ; controlador:ctrl|state[3]        ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 34.990 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 34.957 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 34.943 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 34.929 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 34.927 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 34.916 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 34.903 ns  ; controlador:ctrl|state[3]        ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 34.903 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 34.902 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 34.892 ns  ; controlador:ctrl|state[3]        ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 34.878 ns  ; controlador:ctrl|state[3]        ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 34.878 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 34.852 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 34.825 ns  ; controlador:ctrl|state[2]        ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 34.822 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 34.818 ns  ; Registrador:B|Saida[1]           ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 34.811 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 34.800 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 34.797 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 34.775 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 34.764 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 34.734 ns  ; controlador:ctrl|state[1]        ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 34.724 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 34.718 ns  ; controlador:ctrl|state[2]        ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 34.707 ns  ; controlador:ctrl|state[2]        ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 34.693 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 34.693 ns  ; controlador:ctrl|state[2]        ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 34.690 ns  ; controlador:ctrl|state[0]        ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 34.682 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 34.674 ns  ; controlador:ctrl|state[4]        ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 34.673 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 34.669 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 34.668 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 34.645 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 34.627 ns  ; controlador:ctrl|state[1]        ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 34.616 ns  ; Registrador:B|Saida[0]           ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 34.616 ns  ; controlador:ctrl|state[1]        ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 34.612 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 34.602 ns  ; controlador:ctrl|state[1]        ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 34.596 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 34.583 ns  ; controlador:ctrl|state[0]        ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 34.572 ns  ; controlador:ctrl|state[0]        ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 34.558 ns  ; controlador:ctrl|state[0]        ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 34.553 ns  ; Registrador:A|Saida[0]           ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 34.538 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 34.527 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 34.513 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 34.505 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 34.502 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 34.494 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 34.480 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 34.478 ns  ; controlador:ctrl|state[3]        ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 34.397 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 34.393 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 34.378 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 34.369 ns  ; controlador:ctrl|state[3]        ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 34.342 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; EntradaPC[25] ; clock      ;
; N/A                                     ; None                                                ; 34.329 ns  ; controlador:ctrl|state[4]        ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 34.320 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 34.318 ns  ; controlador:ctrl|state[3]        ; EntradaPC[25] ; clock      ;
; N/A                                     ; None                                                ; 34.293 ns  ; controlador:ctrl|state[2]        ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 34.288 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 34.287 ns  ; Registrador:PCreg|Saida[0]       ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 34.268 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 34.237 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; EntradaPC[25] ; clock      ;
; N/A                                     ; None                                                ; 34.222 ns  ; controlador:ctrl|state[4]        ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 34.211 ns  ; controlador:ctrl|state[4]        ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 34.202 ns  ; controlador:ctrl|state[1]        ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 34.199 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 34.197 ns  ; controlador:ctrl|state[4]        ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 34.184 ns  ; controlador:ctrl|state[2]        ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 34.159 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 34.158 ns  ; controlador:ctrl|state[0]        ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 34.133 ns  ; controlador:ctrl|state[2]        ; EntradaPC[25] ; clock      ;
; N/A                                     ; None                                                ; 34.113 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 34.108 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; EntradaPC[25] ; clock      ;
; N/A                                     ; None                                                ; 34.093 ns  ; controlador:ctrl|state[1]        ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 34.080 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 34.049 ns  ; controlador:ctrl|state[0]        ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 34.042 ns  ; controlador:ctrl|state[1]        ; EntradaPC[25] ; clock      ;
; N/A                                     ; None                                                ; 34.037 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 34.004 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 33.998 ns  ; controlador:ctrl|state[0]        ; EntradaPC[25] ; clock      ;
; N/A                                     ; None                                                ; 33.975 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 33.971 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 33.953 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; EntradaPC[25] ; clock      ;
; N/A                                     ; None                                                ; 33.923 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 33.920 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; EntradaPC[25] ; clock      ;
; N/A                                     ; None                                                ; 33.883 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 33.868 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 33.857 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 33.843 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 33.832 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 33.800 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; EntradaPC[24] ; clock      ;
; N/A                                     ; None                                                ; 33.797 ns  ; controlador:ctrl|state[4]        ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 33.776 ns  ; controlador:ctrl|state[3]        ; EntradaPC[24] ; clock      ;
; N/A                                     ; None                                                ; 33.764 ns  ; Registrador:B|Saida[4]           ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 33.755 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 33.746 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[26]       ; clock      ;
; N/A                                     ; None                                                ; 33.722 ns  ; controlador:ctrl|state[3]        ; Alu[26]       ; clock      ;
; N/A                                     ; None                                                ; 33.695 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; EntradaPC[24] ; clock      ;
; N/A                                     ; None                                                ; 33.692 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 33.688 ns  ; controlador:ctrl|state[4]        ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 33.684 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; EntradaPC[19] ; clock      ;
; N/A                                     ; None                                                ; 33.660 ns  ; Registrador:PCreg|Saida[1]       ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 33.660 ns  ; controlador:ctrl|state[3]        ; EntradaPC[19] ; clock      ;
; N/A                                     ; None                                                ; 33.641 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[26]       ; clock      ;
; N/A                                     ; None                                                ; 33.637 ns  ; controlador:ctrl|state[4]        ; EntradaPC[25] ; clock      ;
; N/A                                     ; None                                                ; 33.636 ns  ; Registrador:PCreg|Saida[2]       ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 33.591 ns  ; controlador:ctrl|state[2]        ; EntradaPC[24] ; clock      ;
; N/A                                     ; None                                                ; 33.585 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 33.579 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; EntradaPC[19] ; clock      ;
; N/A                                     ; None                                                ; 33.578 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 33.574 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 33.566 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; EntradaPC[24] ; clock      ;
; N/A                                     ; None                                                ; 33.560 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 33.538 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 33.537 ns  ; controlador:ctrl|state[2]        ; Alu[26]       ; clock      ;
; N/A                                     ; None                                                ; 33.512 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[26]       ; clock      ;
; N/A                                     ; None                                                ; 33.512 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[25]       ; clock      ;
; N/A                                     ; None                                                ; 33.509 ns  ; Registrador:B|Saida[2]           ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 33.500 ns  ; controlador:ctrl|state[1]        ; EntradaPC[24] ; clock      ;
; N/A                                     ; None                                                ; 33.488 ns  ; controlador:ctrl|state[3]        ; Alu[25]       ; clock      ;
; N/A                                     ; None                                                ; 33.487 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 33.475 ns  ; controlador:ctrl|state[2]        ; EntradaPC[19] ; clock      ;
; N/A                                     ; None                                                ; 33.471 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 33.460 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 33.456 ns  ; controlador:ctrl|state[0]        ; EntradaPC[24] ; clock      ;
; N/A                                     ; None                                                ; 33.450 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; EntradaPC[19] ; clock      ;
; N/A                                     ; None                                                ; 33.446 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 33.446 ns  ; controlador:ctrl|state[1]        ; Alu[26]       ; clock      ;
; N/A                                     ; None                                                ; 33.443 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 33.431 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 33.420 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 33.411 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; EntradaPC[24] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.881 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -0.881 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -1.002 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -2.017 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -2.152 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 15 17:44:52 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 34.43 MHz between source register "Instr_Reg:inst_reg|Instr31_26[1]" and destination register "Registrador:PCreg|Saida[20]" (period= 29.047 ns)
    Info: + Longest register to register delay is 28.815 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y30_N1; Fanout = 15; REG Node = 'Instr_Reg:inst_reg|Instr31_26[1]'
        Info: 2: + IC(0.629 ns) + CELL(0.512 ns) = 1.141 ns; Loc. = LCCOMB_X63_Y30_N24; Fanout = 1; COMB Node = 'controlador:ctrl|Selector8~1'
        Info: 3: + IC(0.313 ns) + CELL(0.322 ns) = 1.776 ns; Loc. = LCCOMB_X63_Y30_N18; Fanout = 3; COMB Node = 'controlador:ctrl|Selector8~2'
        Info: 4: + IC(0.304 ns) + CELL(0.178 ns) = 2.258 ns; Loc. = LCCOMB_X63_Y30_N12; Fanout = 48; COMB Node = 'controlador:ctrl|Selector8~3'
        Info: 5: + IC(0.951 ns) + CELL(0.521 ns) = 3.730 ns; Loc. = LCCOMB_X62_Y31_N8; Fanout = 4; COMB Node = 'Ula32:ULA|Mux62~0'
        Info: 6: + IC(1.809 ns) + CELL(0.507 ns) = 6.046 ns; Loc. = LCCOMB_X62_Y29_N4; Fanout = 3; COMB Node = 'Ula32:ULA|Mux62~1'
        Info: 7: + IC(0.565 ns) + CELL(0.545 ns) = 7.156 ns; Loc. = LCCOMB_X62_Y29_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~26'
        Info: 8: + IC(0.547 ns) + CELL(0.178 ns) = 7.881 ns; Loc. = LCCOMB_X61_Y29_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[2]~27'
        Info: 9: + IC(0.311 ns) + CELL(0.322 ns) = 8.514 ns; Loc. = LCCOMB_X61_Y29_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~32'
        Info: 10: + IC(0.311 ns) + CELL(0.319 ns) = 9.144 ns; Loc. = LCCOMB_X61_Y29_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~33'
        Info: 11: + IC(0.302 ns) + CELL(0.178 ns) = 9.624 ns; Loc. = LCCOMB_X61_Y29_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~36'
        Info: 12: + IC(0.301 ns) + CELL(0.178 ns) = 10.103 ns; Loc. = LCCOMB_X61_Y29_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[6]~37'
        Info: 13: + IC(0.317 ns) + CELL(0.322 ns) = 10.742 ns; Loc. = LCCOMB_X61_Y29_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~40'
        Info: 14: + IC(0.547 ns) + CELL(0.319 ns) = 11.608 ns; Loc. = LCCOMB_X60_Y29_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[10]~81'
        Info: 15: + IC(0.318 ns) + CELL(0.178 ns) = 12.104 ns; Loc. = LCCOMB_X60_Y29_N2; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[10]~43'
        Info: 16: + IC(0.300 ns) + CELL(0.521 ns) = 12.925 ns; Loc. = LCCOMB_X60_Y29_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[12]~82'
        Info: 17: + IC(0.867 ns) + CELL(0.178 ns) = 13.970 ns; Loc. = LCCOMB_X61_Y31_N24; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[12]~47'
        Info: 18: + IC(0.547 ns) + CELL(0.178 ns) = 14.695 ns; Loc. = LCCOMB_X61_Y31_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[14]~83'
        Info: 19: + IC(0.313 ns) + CELL(0.178 ns) = 15.186 ns; Loc. = LCCOMB_X61_Y31_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[14]~51'
        Info: 20: + IC(0.319 ns) + CELL(0.178 ns) = 15.683 ns; Loc. = LCCOMB_X61_Y31_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[16]~84'
        Info: 21: + IC(0.312 ns) + CELL(0.178 ns) = 16.173 ns; Loc. = LCCOMB_X61_Y31_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[16]~55'
        Info: 22: + IC(0.910 ns) + CELL(0.322 ns) = 17.405 ns; Loc. = LCCOMB_X60_Y33_N2; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~60'
        Info: 23: + IC(0.301 ns) + CELL(0.178 ns) = 17.884 ns; Loc. = LCCOMB_X60_Y33_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[18]~61'
        Info: 24: + IC(0.537 ns) + CELL(0.322 ns) = 18.743 ns; Loc. = LCCOMB_X61_Y33_N26; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[20]~64'
        Info: 25: + IC(0.298 ns) + CELL(0.178 ns) = 19.219 ns; Loc. = LCCOMB_X61_Y33_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~65'
        Info: 26: + IC(0.306 ns) + CELL(0.322 ns) = 19.847 ns; Loc. = LCCOMB_X61_Y33_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~66'
        Info: 27: + IC(0.310 ns) + CELL(0.178 ns) = 20.335 ns; Loc. = LCCOMB_X61_Y33_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~67'
        Info: 28: + IC(0.305 ns) + CELL(0.322 ns) = 20.962 ns; Loc. = LCCOMB_X61_Y33_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~69'
        Info: 29: + IC(0.316 ns) + CELL(0.178 ns) = 21.456 ns; Loc. = LCCOMB_X61_Y33_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~71'
        Info: 30: + IC(0.308 ns) + CELL(0.322 ns) = 22.086 ns; Loc. = LCCOMB_X61_Y33_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~72'
        Info: 31: + IC(0.313 ns) + CELL(0.178 ns) = 22.577 ns; Loc. = LCCOMB_X61_Y33_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~74'
        Info: 32: + IC(0.305 ns) + CELL(0.322 ns) = 23.204 ns; Loc. = LCCOMB_X61_Y33_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~75'
        Info: 33: + IC(0.296 ns) + CELL(0.178 ns) = 23.678 ns; Loc. = LCCOMB_X61_Y33_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~76'
        Info: 34: + IC(0.293 ns) + CELL(0.178 ns) = 24.149 ns; Loc. = LCCOMB_X61_Y33_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~77'
        Info: 35: + IC(0.892 ns) + CELL(0.178 ns) = 25.219 ns; Loc. = LCCOMB_X62_Y32_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[30]~78'
        Info: 36: + IC(0.290 ns) + CELL(0.178 ns) = 25.687 ns; Loc. = LCCOMB_X62_Y32_N24; Fanout = 4; COMB Node = 'Ula32:ULA|Mux0~2'
        Info: 37: + IC(0.313 ns) + CELL(0.322 ns) = 26.322 ns; Loc. = LCCOMB_X62_Y32_N28; Fanout = 2; COMB Node = 'Ula32:ULA|Equal0~11'
        Info: 38: + IC(0.301 ns) + CELL(0.178 ns) = 26.801 ns; Loc. = LCCOMB_X62_Y32_N22; Fanout = 32; COMB Node = 'comb~0'
        Info: 39: + IC(1.256 ns) + CELL(0.758 ns) = 28.815 ns; Loc. = LCFF_X61_Y27_N1; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[20]'
        Info: Total cell delay = 10.782 ns ( 37.42 % )
        Info: Total interconnect delay = 18.033 ns ( 62.58 % )
    Info: - Smallest clock skew is 0.007 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.103 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.351 ns) + CELL(0.602 ns) = 3.103 ns; Loc. = LCFF_X61_Y27_N1; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[20]'
            Info: Total cell delay = 1.628 ns ( 52.47 % )
            Info: Total interconnect delay = 1.475 ns ( 47.53 % )
        Info: - Longest clock path from clock "clock" to source register is 3.096 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.344 ns) + CELL(0.602 ns) = 3.096 ns; Loc. = LCFF_X63_Y30_N1; Fanout = 15; REG Node = 'Instr_Reg:inst_reg|Instr31_26[1]'
            Info: Total cell delay = 1.628 ns ( 52.58 % )
            Info: Total interconnect delay = 1.468 ns ( 47.42 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[4]" (data pin = "reset", clock pin = "clock") is 2.890 ns
    Info: + Longest pin to register delay is 6.022 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 7; PIN Node = 'reset'
        Info: 2: + IC(2.787 ns) + CELL(0.178 ns) = 3.991 ns; Loc. = LCCOMB_X65_Y30_N6; Fanout = 2; COMB Node = 'controlador:ctrl|state[0]~8'
        Info: 3: + IC(0.320 ns) + CELL(0.513 ns) = 4.824 ns; Loc. = LCCOMB_X65_Y30_N8; Fanout = 1; COMB Node = 'controlador:ctrl|state~15'
        Info: 4: + IC(0.785 ns) + CELL(0.413 ns) = 6.022 ns; Loc. = LCFF_X61_Y30_N17; Fanout = 60; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 2.130 ns ( 35.37 % )
        Info: Total interconnect delay = 3.892 ns ( 64.63 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.094 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.342 ns) + CELL(0.602 ns) = 3.094 ns; Loc. = LCFF_X61_Y30_N17; Fanout = 60; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 1.628 ns ( 52.62 % )
        Info: Total interconnect delay = 1.466 ns ( 47.38 % )
Info: tco from clock "clock" to destination pin "Alu[30]" through register "Instr_Reg:inst_reg|Instr31_26[1]" is 38.196 ns
    Info: + Longest clock path from clock "clock" to source register is 3.096 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.344 ns) + CELL(0.602 ns) = 3.096 ns; Loc. = LCFF_X63_Y30_N1; Fanout = 15; REG Node = 'Instr_Reg:inst_reg|Instr31_26[1]'
        Info: Total cell delay = 1.628 ns ( 52.58 % )
        Info: Total interconnect delay = 1.468 ns ( 47.42 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 34.823 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y30_N1; Fanout = 15; REG Node = 'Instr_Reg:inst_reg|Instr31_26[1]'
        Info: 2: + IC(0.629 ns) + CELL(0.512 ns) = 1.141 ns; Loc. = LCCOMB_X63_Y30_N24; Fanout = 1; COMB Node = 'controlador:ctrl|Selector8~1'
        Info: 3: + IC(0.313 ns) + CELL(0.322 ns) = 1.776 ns; Loc. = LCCOMB_X63_Y30_N18; Fanout = 3; COMB Node = 'controlador:ctrl|Selector8~2'
        Info: 4: + IC(0.304 ns) + CELL(0.178 ns) = 2.258 ns; Loc. = LCCOMB_X63_Y30_N12; Fanout = 48; COMB Node = 'controlador:ctrl|Selector8~3'
        Info: 5: + IC(0.951 ns) + CELL(0.521 ns) = 3.730 ns; Loc. = LCCOMB_X62_Y31_N8; Fanout = 4; COMB Node = 'Ula32:ULA|Mux62~0'
        Info: 6: + IC(1.809 ns) + CELL(0.507 ns) = 6.046 ns; Loc. = LCCOMB_X62_Y29_N4; Fanout = 3; COMB Node = 'Ula32:ULA|Mux62~1'
        Info: 7: + IC(0.565 ns) + CELL(0.545 ns) = 7.156 ns; Loc. = LCCOMB_X62_Y29_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~26'
        Info: 8: + IC(0.547 ns) + CELL(0.178 ns) = 7.881 ns; Loc. = LCCOMB_X61_Y29_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[2]~27'
        Info: 9: + IC(0.311 ns) + CELL(0.322 ns) = 8.514 ns; Loc. = LCCOMB_X61_Y29_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~32'
        Info: 10: + IC(0.311 ns) + CELL(0.319 ns) = 9.144 ns; Loc. = LCCOMB_X61_Y29_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~33'
        Info: 11: + IC(0.302 ns) + CELL(0.178 ns) = 9.624 ns; Loc. = LCCOMB_X61_Y29_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~36'
        Info: 12: + IC(0.301 ns) + CELL(0.178 ns) = 10.103 ns; Loc. = LCCOMB_X61_Y29_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[6]~37'
        Info: 13: + IC(0.317 ns) + CELL(0.322 ns) = 10.742 ns; Loc. = LCCOMB_X61_Y29_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~40'
        Info: 14: + IC(0.547 ns) + CELL(0.319 ns) = 11.608 ns; Loc. = LCCOMB_X60_Y29_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[10]~81'
        Info: 15: + IC(0.318 ns) + CELL(0.178 ns) = 12.104 ns; Loc. = LCCOMB_X60_Y29_N2; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[10]~43'
        Info: 16: + IC(0.300 ns) + CELL(0.521 ns) = 12.925 ns; Loc. = LCCOMB_X60_Y29_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[12]~82'
        Info: 17: + IC(0.867 ns) + CELL(0.178 ns) = 13.970 ns; Loc. = LCCOMB_X61_Y31_N24; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[12]~47'
        Info: 18: + IC(0.547 ns) + CELL(0.178 ns) = 14.695 ns; Loc. = LCCOMB_X61_Y31_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[14]~83'
        Info: 19: + IC(0.313 ns) + CELL(0.178 ns) = 15.186 ns; Loc. = LCCOMB_X61_Y31_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[14]~51'
        Info: 20: + IC(0.319 ns) + CELL(0.178 ns) = 15.683 ns; Loc. = LCCOMB_X61_Y31_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[16]~84'
        Info: 21: + IC(0.312 ns) + CELL(0.178 ns) = 16.173 ns; Loc. = LCCOMB_X61_Y31_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[16]~55'
        Info: 22: + IC(0.910 ns) + CELL(0.322 ns) = 17.405 ns; Loc. = LCCOMB_X60_Y33_N2; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~60'
        Info: 23: + IC(0.301 ns) + CELL(0.178 ns) = 17.884 ns; Loc. = LCCOMB_X60_Y33_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[18]~61'
        Info: 24: + IC(0.537 ns) + CELL(0.322 ns) = 18.743 ns; Loc. = LCCOMB_X61_Y33_N26; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[20]~64'
        Info: 25: + IC(0.298 ns) + CELL(0.178 ns) = 19.219 ns; Loc. = LCCOMB_X61_Y33_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~65'
        Info: 26: + IC(0.306 ns) + CELL(0.322 ns) = 19.847 ns; Loc. = LCCOMB_X61_Y33_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~66'
        Info: 27: + IC(0.310 ns) + CELL(0.178 ns) = 20.335 ns; Loc. = LCCOMB_X61_Y33_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~67'
        Info: 28: + IC(0.305 ns) + CELL(0.322 ns) = 20.962 ns; Loc. = LCCOMB_X61_Y33_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~69'
        Info: 29: + IC(0.316 ns) + CELL(0.178 ns) = 21.456 ns; Loc. = LCCOMB_X61_Y33_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~71'
        Info: 30: + IC(0.308 ns) + CELL(0.322 ns) = 22.086 ns; Loc. = LCCOMB_X61_Y33_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~72'
        Info: 31: + IC(0.313 ns) + CELL(0.178 ns) = 22.577 ns; Loc. = LCCOMB_X61_Y33_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~74'
        Info: 32: + IC(0.305 ns) + CELL(0.322 ns) = 23.204 ns; Loc. = LCCOMB_X61_Y33_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~75'
        Info: 33: + IC(0.296 ns) + CELL(0.178 ns) = 23.678 ns; Loc. = LCCOMB_X61_Y33_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~76'
        Info: 34: + IC(0.293 ns) + CELL(0.178 ns) = 24.149 ns; Loc. = LCCOMB_X61_Y33_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~77'
        Info: 35: + IC(0.891 ns) + CELL(0.178 ns) = 25.218 ns; Loc. = LCCOMB_X62_Y32_N10; Fanout = 3; COMB Node = 'Ula32:ULA|Mux1~2'
        Info: 36: + IC(0.551 ns) + CELL(0.178 ns) = 25.947 ns; Loc. = LCCOMB_X63_Y32_N4; Fanout = 2; COMB Node = 'Ula32:ULA|Mux1~5'
        Info: 37: + IC(6.036 ns) + CELL(2.840 ns) = 34.823 ns; Loc. = PIN_H4; Fanout = 0; PIN Node = 'Alu[30]'
        Info: Total cell delay = 12.364 ns ( 35.51 % )
        Info: Total interconnect delay = 22.459 ns ( 64.49 % )
Info: th for register "controlador:ctrl|state[1]" (data pin = "reset", clock pin = "clock") is -0.881 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.099 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.347 ns) + CELL(0.602 ns) = 3.099 ns; Loc. = LCFF_X62_Y29_N9; Fanout = 34; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.628 ns ( 52.53 % )
        Info: Total interconnect delay = 1.471 ns ( 47.47 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.266 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 7; PIN Node = 'reset'
        Info: 2: + IC(2.660 ns) + CELL(0.580 ns) = 4.266 ns; Loc. = LCFF_X62_Y29_N9; Fanout = 34; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.606 ns ( 37.65 % )
        Info: Total interconnect delay = 2.660 ns ( 62.35 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 204 megabytes
    Info: Processing ended: Sun Apr 15 17:44:53 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


