/* SPDX-License-Identifier: GPL-2.0 */
/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 2023 Kalray Inc.
 */

#ifndef KVX_PHY_REGS_CV2_H
#define KVX_PHY_REGS_CV2_H



/* misc. */
#define KVX_PHY_CR_PARA_CTRL_OFFSET                0x0
#define KVX_PHY_RESET_OFFSET                       0x8
#define KVX_PHY_RESET_RESET_SHIFT                  0x0
#define KVX_PHY_RESET_RESET_MASK                   0x1UL
#define KVX_PHY_RESET_SERDES_RX_RESET_SHIFT        0x1
#define KVX_PHY_RESET_SERDES_RX_RESET_MASK         0x1EUL
#define KVX_PHY_RESET_SERDES_TX_RESET_SHIFT        0x5
#define KVX_PHY_RESET_SERDES_TX_RESET_MASK         0x1E0UL
#define KVX_PHY_REF_SEL_OFFSET                     0xC
#define KVX_PHY_REF_SEL_ELEM_SIZE                  0x4
#define KVX_PHY_REF_SEL_ELEM_NB                    0x2
#define KVX_PHY_REF_SEL_REF_RANGE_SHIFT            0x0
#define KVX_PHY_REF_SEL_REF_RANGE_MASK             0xFUL
#define KVX_PHY_REF_SEL_REF_CLK_SEL_SHIFT          0x4
#define KVX_PHY_REF_SEL_REF_CLK_SEL_MASK           0x30UL
#define KVX_PHY_REF_SEL_REF_CLK_DIV2_EN_SHIFT      0x6
#define KVX_PHY_REF_SEL_REF_CLK_DIV2_EN_MASK       0x40UL
#define KVX_PHY_REF_SEL_REF_RAW_CLK_DIV2_EN_SHIFT  0x7
#define KVX_PHY_REF_SEL_REF_RAW_CLK_DIV2_EN_MASK   0x80UL
#define KVX_PHY_REF_SEL_REF_LANE_CLK_EN_SHIFT      0x8
#define KVX_PHY_REF_SEL_REF_LANE_CLK_EN_MASK       0x100UL
#define KVX_PHY_REF_SEL_REF_CLK_DET_EN_SHIFT       0x9
#define KVX_PHY_REF_SEL_REF_CLK_DET_EN_MASK        0x200UL
#define KVX_PHY_REF_SEL_REF_CLK_EN_SHIFT           0xa
#define KVX_PHY_REF_SEL_REF_CLK_EN_MASK            0x400UL
#define KVX_PHY_REF_SEL_REF_CLK_MPLL_DIV_SHIFT     0xb
#define KVX_PHY_REF_SEL_REF_CLK_MPLL_DIV_MASK      0x3800UL
#define KVX_PHY_REF_STATUS_OFFSET                  0x14
#define KVX_PHY_REF_STATUS_ELEM_SIZE               0x4
#define KVX_PHY_REF_STATUS_ELEM_NB                 0x2
#define KVX_PHY_PLL_CTRL_OFFSET                    0x1C
#define KVX_PHY_PLL_CTRL_ELEM_SIZE                 0x4
#define KVX_PHY_PLL_CTRL_ELEM_NB                   0x2
#define KVX_PHY_PLL_CTRL_PLL_RATE_SHIFT            0x0
#define KVX_PHY_PLL_CTRL_PLL_RATE_MASK             0x3UL
#define KVX_PHY_PLL_CTRL_PLL_FORCE_EN_SHIFT        0x2
#define KVX_PHY_PLL_CTRL_PLL_FORCE_EN_MASK         0x4UL
#define KVX_PHY_PLL_CTRL_PLL_RECAL_BANK_SEL_SHIFT  0x3
#define KVX_PHY_PLL_CTRL_PLL_RECAL_BANK_SEL_MASK   0x18UL
#define KVX_PHY_PLL_CTRL_PLL_RECAL_FORCE_EN_SHIFT  0x5
#define KVX_PHY_PLL_CTRL_PLL_RECAL_FORCE_EN_MASK   0x20UL
#define KVX_PHY_PLL_CTRL_PLL_RECAL_SKIP_EN_SHIFT   0x6
#define KVX_PHY_PLL_CTRL_PLL_RECAL_SKIP_EN_MASK    0x40UL
#define KVX_PHY_PLL_STATUS_OFFSET                  0x24
#define KVX_PHY_PLL_STATUS_ELEM_SIZE               0x4
#define KVX_PHY_PLL_STATUS_ELEM_NB                 0x2
#define KVX_PHY_SERDES_CTRL_OFFSET                 0x8C
#define KVX_PHY_SERDES_CTRL_RX_REQ_SHIFT           0x0
#define KVX_PHY_SERDES_CTRL_RX_REQ_MASK            0xFUL
#define KVX_PHY_SERDES_CTRL_TX_REQ_SHIFT           0x4
#define KVX_PHY_SERDES_CTRL_TX_REQ_MASK            0xF0UL
#define KVX_PHY_SERDES_CTRL_FORCE_SIGNAL_DET_SHIFT 0x8
#define KVX_PHY_SERDES_CTRL_FORCE_SIGNAL_DET_MASK  0xF00UL
#define KVX_PHY_SERDES_CTRL_RX2TX_LOOPBACK_SHIFT   0xc
#define KVX_PHY_SERDES_CTRL_RX2TX_LOOPBACK_MASK    0xF000UL
#define KVX_PHY_SERDES_CTRL_TX2RX_LOOPBACK_SHIFT   0x10
#define KVX_PHY_SERDES_CTRL_TX2RX_LOOPBACK_MASK    0xF0000UL
#define KVX_PHY_SERDES_CTRL_TX_CLK_RDY_SHIFT       0x14
#define KVX_PHY_SERDES_CTRL_TX_CLK_RDY_MASK        0xF00000UL
#define KVX_PHY_SERDES_STATUS_OFFSET               0x90
#define KVX_PHY_SERDES_STATUS_RX_ACK_SHIFT         0x0
#define KVX_PHY_SERDES_STATUS_RX_ACK_MASK          0xFUL
#define KVX_PHY_SERDES_STATUS_TX_ACK_SHIFT         0x4
#define KVX_PHY_SERDES_STATUS_TX_ACK_MASK          0xF0UL
#define KVX_PHY_SERDES_STATUS_RX_SIGDET_LF_SHIFT   0x8
#define KVX_PHY_SERDES_STATUS_RX_SIGDET_LF_MASK    0xF00UL
#define KVX_PHY_SERDES_STATUS_RX_SIGDET_HF_SHIFT   0xc
#define KVX_PHY_SERDES_STATUS_RX_SIGDET_HF_MASK    0xF000UL
#define KVX_PHY_SERDES_STATUS_RX_VALID_SHIFT       0x10
#define KVX_PHY_SERDES_STATUS_RX_VALID_MASK        0xF0000UL
#define KVX_PHY_PWR_CFG_OFFSET                     0x164
#define KVX_PHY_PWR_CFG_NOMINAL_VP_SEL_SHIFT       0x0
#define KVX_PHY_PWR_CFG_NOMINAL_VP_SEL_MASK        0x3UL
#define KVX_PHY_PWR_CFG_NOMINAL_VPH_SEL_SHIFT      0x2
#define KVX_PHY_PWR_CFG_NOMINAL_VPH_SEL_MASK       0xCUL
#define KVX_PHY_SRAM_CTRL_OFFSET                   0x168
#define KVX_PHY_SRAM_CTRL_SRAM_BYPASS_SHIFT        0x0
#define KVX_PHY_SRAM_CTRL_SRAM_BYPASS_MASK         0x1UL
#define KVX_PHY_SRAM_CTRL_SRAM_LD_DONE_SHIFT       0x1
#define KVX_PHY_SRAM_CTRL_SRAM_LD_DONE_MASK        0x2UL
#define KVX_PHY_SRAM_CTRL_SRAM_BOOT_BYPASS_SHIFT   0x2
#define KVX_PHY_SRAM_CTRL_SRAM_BOOT_BYPASS_MASK    0x4UL
#define KVX_PHY_SRAM_CTRL_SRAM_ECC_EN_SHIFT        0x3
#define KVX_PHY_SRAM_CTRL_SRAM_ECC_EN_MASK         0x8UL
#define KVX_PHY_SRAM_STATUS_OFFSET                 0x16C
#define KVX_PHY_TEST_CTRL_OFFSET                   0x170
#define KVX_PHY_TEST_CTRL_TEST_BURNIN_SHIFT        0x0
#define KVX_PHY_TEST_CTRL_TEST_BURNIN_MASK         0x1UL
#define KVX_PHY_TEST_CTRL_TEST_FLYOVER_EN_SHIFT    0x1
#define KVX_PHY_TEST_CTRL_TEST_FLYOVER_EN_MASK     0x2UL
#define KVX_PHY_TEST_CTRL_TEST_POWERDOWN_SHIFT     0x2
#define KVX_PHY_TEST_CTRL_TEST_POWERDOWN_MASK      0x4UL
#define KVX_PHY_TEST_CTRL_TEST_STOP_CLK_EN_SHIFT   0x3
#define KVX_PHY_TEST_CTRL_TEST_STOP_CLK_EN_MASK    0x8UL
#define KVX_PHY_TEST_CTRL_TEST_TX_REF_CLK_EN_SHIFT 0x4
#define KVX_PHY_TEST_CTRL_TEST_TX_REF_CLK_EN_MASK  0x10UL
#define KVX_PHY_TERM_CTRL_OFFSET                   0x174
#define KVX_PHY_TERM_CTRL_TXDN_TERM_OFFSET_SHIFT   0x0
#define KVX_PHY_TERM_CTRL_TXDN_TERM_OFFSET_MASK    0x1FFUL
#define KVX_PHY_TERM_CTRL_TXUP_TERM_OFFSET_SHIFT   0x9
#define KVX_PHY_TERM_CTRL_TXUP_TERM_OFFSET_MASK    0x3FE00UL
#define KVX_PHY_TERM_CTRL_RX_TERM_OFFSET_SHIFT     0x12
#define KVX_PHY_TERM_CTRL_RX_TERM_OFFSET_MASK      0x7C0000UL
#define KVX_PHY_TERM_CTRL_RX_VREF_CTRL_SHIFT       0x17
#define KVX_PHY_TERM_CTRL_RX_VREF_CTRL_MASK        0xF800000UL
#define KVX_PHY_TERM_CTRL_RTUNE_REQ_SHIFT          0x1c
#define KVX_PHY_TERM_CTRL_RTUNE_REQ_MASK           0x10000000UL
#define KVX_PHY_TERM_STATUS_OFFSET                 0x178
#define KVX_PHY_TEST_TX_FLYOVER_OFFSET             0x17C
#define KVX_PHY_TEST_RX_FLYOVER_OFFSET             0x180

/* group MPPA_ETH_PHY_CTRL_DEBUG_REGS */
#define KVX_PHY_DEBUG_REGS_GRP_OFFSET              0xF9C
#define KVX_PHY_DEBUG_REGS_ADDR_31_0_OFFSET        0x0
#define KVX_PHY_DEBUG_REGS_ADDR_63_32_OFFSET       0x4
#define KVX_PHY_DEBUG_REGS_ERR_STATUS_OFFSET       0x8
#define KVX_PHY_DEBUG_REGS_ERR_STATUS_ERROR_SHIFT  0x0
#define KVX_PHY_DEBUG_REGS_ERR_STATUS_ERROR_MASK   0x1UL
#define KVX_PHY_DEBUG_REGS_ERR_STATUS_ERROR_TYPE_SHIFT 0x1
#define KVX_PHY_DEBUG_REGS_ERR_STATUS_ERROR_TYPE_MASK 0x3FFEUL
#define KVX_PHY_DEBUG_REGS_ERR_STATUS_RING_LEVEL_SHIFT 0x10
#define KVX_PHY_DEBUG_REGS_ERR_STATUS_RING_LEVEL_MASK 0x30000UL
#define KVX_PHY_DEBUG_REGS_ERR_STATUS_WRITE_SHIFT  0x12
#define KVX_PHY_DEBUG_REGS_ERR_STATUS_WRITE_MASK   0x40000UL
#define KVX_PHY_DEBUG_REGS_ERR_STATUS_SIZE_SHIFT   0x13
#define KVX_PHY_DEBUG_REGS_ERR_STATUS_SIZE_MASK    0x380000UL
#define KVX_PHY_DEBUG_REGS_ERR_STATUS_INITIATOR_SHIFT 0x16
#define KVX_PHY_DEBUG_REGS_ERR_STATUS_INITIATOR_MASK 0x7C00000UL
#define KVX_PHY_DEBUG_REGS_ERROR_INJECTION_OFFSET  0xC
#define KVX_PHY_DEBUG_REGS_ERROR_INJECTION_ENABLE_SHIFT 0x0
#define KVX_PHY_DEBUG_REGS_ERROR_INJECTION_ENABLE_MASK 0x1UL
#define KVX_PHY_DEBUG_REGS_ERROR_INJECTION_ERROR_TYPE_SHIFT 0x1
#define KVX_PHY_DEBUG_REGS_ERROR_INJECTION_ERROR_TYPE_MASK 0x1EUL
#define KVX_PHY_DEBUG_REGS_DBG_RING_LEVEL_CONFIG_OFFSET 0x10
#define KVX_PHY_DEBUG_REGS_DBG_RING_LEVEL_CONFIG_RING_LEVEL_SHIFT 0x0
#define KVX_PHY_DEBUG_REGS_DBG_RING_LEVEL_CONFIG_RING_LEVEL_MASK 0x3UL
#define KVX_PHY_DEBUG_REGS_DBG_RING_LEVEL_CONFIG_DATA_LOCK_SHIFT 0x2
#define KVX_PHY_DEBUG_REGS_DBG_RING_LEVEL_CONFIG_DATA_LOCK_MASK 0x4UL
#define KVX_PHY_DEBUG_REGS_DBG_RING_LEVEL_CONFIG_LOCK_SHIFT 0x3
#define KVX_PHY_DEBUG_REGS_DBG_RING_LEVEL_CONFIG_LOCK_MASK 0x8UL
#define KVX_PHY_DEBUG_REGS_DBG_RING_LEVEL_ABS_VAL_OFFSET 0x14

/* group MPPA_ETH_PHY_CTRL_INITIATOR_PROTECT */
#define KVX_PHY_INITIATOR_PROTECT_GRP_OFFSET       0xF80
#define KVX_PHY_INITIATOR_PROTECT_CONFIG_OFFSET    0x0
#define KVX_PHY_INITIATOR_PROTECT_CONFIG_TWO_STEPS_AUTH_SHIFT 0x0
#define KVX_PHY_INITIATOR_PROTECT_CONFIG_TWO_STEPS_AUTH_MASK 0x1UL
#define KVX_PHY_INITIATOR_PROTECT_CONFIG_WR_DIS_SHIFT 0x1
#define KVX_PHY_INITIATOR_PROTECT_CONFIG_WR_DIS_MASK 0x2UL
#define KVX_PHY_INITIATOR_PROTECT_CONFIG_LOCK_SHIFT 0x2
#define KVX_PHY_INITIATOR_PROTECT_CONFIG_LOCK_MASK 0x4UL
#define KVX_PHY_INITIATOR_PROTECT_READ_MASK_ENABLE_OFFSET 0x4
#define KVX_PHY_INITIATOR_PROTECT_WRITE_MASK_ENABLE_OFFSET 0x8
#define KVX_PHY_INITIATOR_PROTECT_WRITE_MASK_SUBSCRIBERS_OFFSET 0xC
#define KVX_PHY_INITIATOR_PROTECT_SUBSCRIBE_WRITE_OFFSET 0x10
#define KVX_PHY_INITIATOR_PROTECT_RING_LEVEL_CONFIG_OFFSET 0x14
#define KVX_PHY_INITIATOR_PROTECT_RING_LEVEL_CONFIG_RING_LEVEL_SHIFT 0x0
#define KVX_PHY_INITIATOR_PROTECT_RING_LEVEL_CONFIG_RING_LEVEL_MASK 0x3UL
#define KVX_PHY_INITIATOR_PROTECT_RING_LEVEL_CONFIG_DATA_LOCK_SHIFT 0x2
#define KVX_PHY_INITIATOR_PROTECT_RING_LEVEL_CONFIG_DATA_LOCK_MASK 0x4UL
#define KVX_PHY_INITIATOR_PROTECT_RING_LEVEL_CONFIG_LOCK_SHIFT 0x3
#define KVX_PHY_INITIATOR_PROTECT_RING_LEVEL_CONFIG_LOCK_MASK 0x8UL
#define KVX_PHY_INITIATOR_PROTECT_RING_LEVEL_ABS_VALUE_OFFSET 0x18

/* group MPPA_ETH_PHY_CTRL_PLL_PRESET */
#define KVX_PHY_PLL_PRESET_GRP_OFFSET              0x2C
#define KVX_PHY_PLL_PRESET_GRP_ELEM_SIZE           0x20
#define KVX_PHY_PLL_PRESET_GRP_ELEM_NB             0x3
#define KVX_PHY_PLL_PRESET_ETH_PLL_CONFIG_OFFSET   0x0
#define KVX_PHY_PLL_PRESET_ETH_PLL_CONFIG_CTL_BUF_BYPASS_SHIFT 0x0
#define KVX_PHY_PLL_PRESET_ETH_PLL_CONFIG_CTL_BUF_BYPASS_MASK 0x1UL
#define KVX_PHY_PLL_PRESET_ETH_PLL_CONFIG_FB_CLK_DIV4_EN_SHIFT 0x1
#define KVX_PHY_PLL_PRESET_ETH_PLL_CONFIG_FB_CLK_DIV4_EN_MASK 0x2UL
#define KVX_PHY_PLL_PRESET_ETH_PLL_CONFIG_MULTIPLIER_SHIFT 0x2
#define KVX_PHY_PLL_PRESET_ETH_PLL_CONFIG_MULTIPLIER_MASK 0x3FFCUL
#define KVX_PHY_PLL_PRESET_ETH_PLL_CONFIG_INIT_CAL_DISABLE_SHIFT 0xe
#define KVX_PHY_PLL_PRESET_ETH_PLL_CONFIG_INIT_CAL_DISABLE_MASK 0x4000UL
#define KVX_PHY_PLL_PRESET_ETH_PLL_CONFIG_SHORT_LOCK_EN_SHIFT 0xf
#define KVX_PHY_PLL_PRESET_ETH_PLL_CONFIG_SHORT_LOCK_EN_MASK 0x8000UL
#define KVX_PHY_PLL_PRESET_ETH_PLL_CONFIG_TX_CLK_DIV_SHIFT 0x10
#define KVX_PHY_PLL_PRESET_ETH_PLL_CONFIG_TX_CLK_DIV_MASK 0xF0000UL
#define KVX_PHY_PLL_PRESET_ETH_PLL_CONFIG_WORD_CLK_DIV_SHIFT 0x14
#define KVX_PHY_PLL_PRESET_ETH_PLL_CONFIG_WORD_CLK_DIV_MASK 0x300000UL
#define KVX_PHY_PLL_PRESET_ETH_PLL_BW_CONFIG_OFFSET 0x4
#define KVX_PHY_PLL_PRESET_ETH_PLL_BW_CONFIG_BW_HIGH_SHIFT 0x0
#define KVX_PHY_PLL_PRESET_ETH_PLL_BW_CONFIG_BW_HIGH_MASK 0xFFFFUL
#define KVX_PHY_PLL_PRESET_ETH_PLL_BW_CONFIG_BW_LOW_SHIFT 0x10
#define KVX_PHY_PLL_PRESET_ETH_PLL_BW_CONFIG_BW_LOW_MASK 0xFFFF0000UL
#define KVX_PHY_PLL_PRESET_ETH_PLL_BW_THRESHOLD_OFFSET 0x8
#define KVX_PHY_PLL_PRESET_ETH_PLL_SUP_MISC_OFFSET 0xC
#define KVX_PHY_PLL_PRESET_ETH_PLL_SSC_LO_OFFSET   0x10
#define KVX_PHY_PLL_PRESET_ETH_PLL_SSC_LO_SSC_EN_SHIFT 0x0
#define KVX_PHY_PLL_PRESET_ETH_PLL_SSC_LO_SSC_EN_MASK 0x1UL
#define KVX_PHY_PLL_PRESET_ETH_PLL_SSC_LO_SSC_UP_SPREAD_SHIFT 0x1
#define KVX_PHY_PLL_PRESET_ETH_PLL_SSC_LO_SSC_UP_SPREAD_MASK 0x2UL
#define KVX_PHY_PLL_PRESET_ETH_PLL_SSC_LO_SSC_PEAK_SHIFT 0x2
#define KVX_PHY_PLL_PRESET_ETH_PLL_SSC_LO_SSC_PEAK_MASK 0x3FFFFCUL
#define KVX_PHY_PLL_PRESET_ETH_PLL_SSC_HI_OFFSET   0x14
#define KVX_PHY_PLL_PRESET_ETH_PLL_FRAC_LO_OFFSET  0x18
#define KVX_PHY_PLL_PRESET_ETH_PLL_FRAC_LO_FRAC_EN_SHIFT 0x0
#define KVX_PHY_PLL_PRESET_ETH_PLL_FRAC_LO_FRAC_EN_MASK 0x1UL
#define KVX_PHY_PLL_PRESET_ETH_PLL_FRAC_LO_FRAC_QUOT_SHIFT 0x1
#define KVX_PHY_PLL_PRESET_ETH_PLL_FRAC_LO_FRAC_QUOT_MASK 0x1FFFEUL
#define KVX_PHY_PLL_PRESET_ETH_PLL_FRAC_HI_OFFSET  0x1C
#define KVX_PHY_PLL_PRESET_ETH_PLL_FRAC_HI_FRAC_DEN_SHIFT 0x0
#define KVX_PHY_PLL_PRESET_ETH_PLL_FRAC_HI_FRAC_DEN_MASK 0xFFFFUL
#define KVX_PHY_PLL_PRESET_ETH_PLL_FRAC_HI_FRAC_REM_SHIFT 0x10
#define KVX_PHY_PLL_PRESET_ETH_PLL_FRAC_HI_FRAC_REM_MASK 0xFFFF0000UL

/* group MPPA_ETH_PHY_CTRL_SERDES_CONTROL */
#define KVX_PHY_SERDES_CONTROL_GRP_OFFSET          0x94
#define KVX_PHY_SERDES_CONTROL_GRP_ELEM_SIZE       0x1C
#define KVX_PHY_SERDES_CONTROL_GRP_ELEM_NB         0x4
#define KVX_PHY_SERDES_CONTROL_SERDES_CLK_SEL_OFFSET 0x0
#define KVX_PHY_SERDES_CONTROL_SERDES_CLK_SEL_SERDES_TX_PLL_EN_SHIFT 0x0
#define KVX_PHY_SERDES_CONTROL_SERDES_CLK_SEL_SERDES_TX_PLL_EN_MASK 0x1UL
#define KVX_PHY_SERDES_CONTROL_SERDES_CLK_SEL_SERDES_TX_CLK_SEL_SHIFT 0x1
#define KVX_PHY_SERDES_CONTROL_SERDES_CLK_SEL_SERDES_TX_CLK_SEL_MASK 0xEUL
#define KVX_PHY_SERDES_CONTROL_SERDES_CLK_SEL_SERDES_TX_LANE_SEL_SHIFT 0x4
#define KVX_PHY_SERDES_CONTROL_SERDES_CLK_SEL_SERDES_TX_LANE_SEL_MASK 0x30UL
#define KVX_PHY_SERDES_CONTROL_SERDES_CLK_SEL_SERDES_RATE_SHIFT 0x6
#define KVX_PHY_SERDES_CONTROL_SERDES_CLK_SEL_SERDES_RATE_MASK 0xC0UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_OFFSET 0x4
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_PSTATE_SHIFT 0x0
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_PSTATE_MASK 0x3UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_LPD_SHIFT 0x2
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_LPD_MASK 0x4UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_TERM_EN_SHIFT 0x3
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_TERM_EN_MASK 0x8UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_INVERT_SHIFT 0x4
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_INVERT_MASK 0x10UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_DISABLE_SHIFT 0x5
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_DISABLE_MASK 0x20UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_OFFCAN_CONT_SHIFT 0x6
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_OFFCAN_CONT_MASK 0x40UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_ADAPT_CONT_SHIFT 0x7
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_ADAPT_CONT_MASK 0x80UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_ADAPT_REQ_SHIFT 0x8
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_ADAPT_REQ_MASK 0x100UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_ADAPT_IN_PROG_SHIFT 0x9
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_ADAPT_IN_PROG_MASK 0x200UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_RX_DATA_EN_SHIFT 0xa
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_RX_DATA_EN_MASK 0x400UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_RECAL_FORCE_EN_SHIFT 0xb
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_RECAL_FORCE_EN_MASK 0x800UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_RECAL_SKIP_EN_SHIFT 0xc
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_RECAL_SKIP_EN_MASK 0x1000UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_RECAL_BANK_SEL_SHIFT 0xd
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_RECAL_BANK_SEL_MASK 0x6000UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_COARSE_ADPT_FORCE_EN_SHIFT 0xf
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_COARSE_ADPT_FORCE_EN_MASK 0x8000UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_COARSE_ADPT_SKIP_EN_SHIFT 0x10
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_COARSE_ADPT_SKIP_EN_MASK 0x10000UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_WIDTH_SHIFT 0x11
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_CFG_WIDTH_MASK 0xE0000UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_MARGIN_OFFSET 0x8
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_MARGIN_MARGIN_IQ_SHIFT 0x0
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_MARGIN_MARGIN_IQ_MASK 0x7FUL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_MARGIN_MARGIN_ERROR_CLEAR_SHIFT 0x7
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_MARGIN_MARGIN_ERROR_CLEAR_MASK 0x80UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_MARGIN_MARGIN_IN_PROG_SHIFT 0x8
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_MARGIN_MARGIN_IN_PROG_MASK 0x100UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_MARGIN_MARGIN_VDAC_SHIFT 0x9
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_MARGIN_MARGIN_VDAC_MASK 0x3FE00UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_STATUS_OFFSET 0xC
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_STATUS_ADAPT_ACK_SHIFT 0x0
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_STATUS_ADAPT_ACK_MASK 0x1UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_STATUS_ADAPT_FOM_SHIFT 0x1
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_STATUS_ADAPT_FOM_MASK 0x1FEUL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_STATUS_TXMAIN_DIR_SHIFT 0x9
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_STATUS_TXMAIN_DIR_MASK 0x600UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_STATUS_TXPOST_DIR_SHIFT 0xb
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_STATUS_TXPOST_DIR_MASK 0x1800UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_STATUS_TXPRE_DIR_SHIFT 0xd
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_STATUS_TXPRE_DIR_MASK 0x6000UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_STATUS_PPM_DRIFT_SHIFT 0xf
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_STATUS_PPM_DRIFT_MASK 0x1F8000UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_STATUS_PPM_DRIFT_VLD_SHIFT 0x15
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_STATUS_PPM_DRIFT_VLD_MASK 0x200000UL
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_STATUS_MARGIN_ERROR_SHIFT 0x16
#define KVX_PHY_SERDES_CONTROL_RX_SERDES_STATUS_MARGIN_ERROR_MASK 0xFC00000UL
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_OFFSET 0x10
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_PSTATE_SHIFT 0x0
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_PSTATE_MASK 0x3UL
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_DISABLE_SHIFT 0x2
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_DISABLE_MASK 0x4UL
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_BEACON_EN_SHIFT 0x3
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_BEACON_EN_MASK 0x8UL
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_INVERT_SHIFT 0x4
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_INVERT_MASK 0x10UL
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_DETRX_REQ_SHIFT 0x5
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_DETRX_REQ_MASK 0x20UL
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_LPD_SHIFT 0x6
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_LPD_MASK 0x40UL
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_RECAL_FORCE_EN_SHIFT 0x7
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_RECAL_FORCE_EN_MASK 0x80UL
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_RECAL_SKIP_EN_SHIFT 0x8
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_RECAL_SKIP_EN_MASK 0x100UL
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_RECAL_BANK_SEL_SHIFT 0x9
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_RECAL_BANK_SEL_MASK 0x600UL
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_WIDTH_SHIFT 0xb
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_CFG_WIDTH_MASK 0x3800UL
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_STATUS_OFFSET 0x14
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_EQ_OFFSET 0x18
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_EQ_EQ_MAIN_SHIFT 0x0
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_EQ_EQ_MAIN_MASK 0x3FUL
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_EQ_EQ_POST_SHIFT 0x6
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_EQ_EQ_POST_MASK 0xFC0UL
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_EQ_EQ_PRE_SHIFT 0xc
#define KVX_PHY_SERDES_CONTROL_TX_SERDES_EQ_EQ_PRE_MASK 0x3F000UL

/* group MPPA_ETH_PHY_CTRL_SERDES_PRESET */
#define KVX_PHY_SERDES_PRESET_GRP_OFFSET           0x104
#define KVX_PHY_SERDES_PRESET_GRP_ELEM_SIZE        0x20
#define KVX_PHY_SERDES_PRESET_GRP_ELEM_NB          0x3
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_1_OFFSET 0x0
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_1_EQ_ATT_LVL_SHIFT 0x0
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_1_EQ_ATT_LVL_MASK 0x7UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_1_EQ_CTLE_BOOST_SHIFT 0x3
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_1_EQ_CTLE_BOOST_MASK 0xF8UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_1_EQ_CTLE_POLE_SHIFT 0x8
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_1_EQ_CTLE_POLE_MASK 0x300UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_1_EQ_AFE_RATE_SHIFT 0xa
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_1_EQ_AFE_RATE_MASK 0x1C00UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_1_EQ_VGA_GAIN_SHIFT 0xd
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_1_EQ_VGA_GAIN_MASK 0x3E000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_1_EQ_AFE_CONFIG_SHIFT 0x12
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_1_EQ_AFE_CONFIG_MASK 0x3FFC0000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_2_OFFSET 0x4
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_2_EQ_DFE_TAP1_SHIFT 0x0
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_2_EQ_DFE_TAP1_MASK 0x1FFUL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_2_EQ_DFE_TAP2_SHIFT 0x9
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_2_EQ_DFE_TAP2_MASK 0x1FE00UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_2_EQ_DFE_FLOAT_EN_SHIFT 0x11
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_EQ_2_EQ_DFE_FLOAT_EN_MASK 0x20000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_1_OFFSET 0x8
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_1_CP_CTL_INTG_SHIFT 0x0
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_1_CP_CTL_INTG_MASK 0x7FUL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_1_CP_CTL_PROP_SHIFT 0x7
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_1_CP_CTL_PROP_MASK 0x3F80UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_1_RC_FILTER_SHIFT 0xe
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_1_RC_FILTER_MASK 0x1C000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_1_V2I_MODE_SHIFT 0x11
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_1_V2I_MODE_MASK 0x60000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_1_VCO_LOW_FREQ_SHIFT 0x13
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_1_VCO_LOW_FREQ_MASK 0x180000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_1_POSTDIV_SHIFT 0x15
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_1_POSTDIV_MASK 0xE00000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_1_DIG_DIV_CLK_SEL_SHIFT 0x18
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_1_DIG_DIV_CLK_SEL_MASK 0xF000000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_1_PLL_WORD_CLK_FREQ_SHIFT 0x1c
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_1_PLL_WORD_CLK_FREQ_MASK 0xF0000000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_OFFSET 0xC
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_BYPASS_SHIFT 0x0
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_BYPASS_MASK 0x1UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_REFDIV_SHIFT 0x1
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_REFDIV_MASK 0x1EUL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_REFSEL_SHIFT 0x5
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_REFSEL_MASK 0x60UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_FBDIV_SHIFT 0x7
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_FBDIV_MASK 0x3F80UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_WORD_CLK_EN_SHIFT 0xe
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_WORD_CLK_EN_MASK 0x4000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_DIV_CLK_EN_SHIFT 0xf
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_DIV_CLK_EN_MASK 0x8000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_OUT_DIV_SHIFT 0x10
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_OUT_DIV_MASK 0xFF0000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_WORD_CLK_DIV_SEL_SHIFT 0x18
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_WORD_CLK_DIV_SEL_MASK 0x3000000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_WORD_CLK_DIV_SEL_UPCS_LTE_1_39_SHIFT 0x1a
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_WORD_CLK_DIV_SEL_UPCS_LTE_1_39_MASK 0xC000000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_DIV16P5_CLK_EN_SHIFT 0x1c
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_DIV16P5_CLK_EN_MASK 0x10000000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_ROPLL_125MHZ_CLK_EN_SHIFT 0x1d
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_ROPLL_CONFIG_2_ROPLL_125MHZ_CLK_EN_MASK 0x20000000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_OFFSET 0x10
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_MISC_SHIFT 0x0
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_MISC_MASK 0xFFUL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_DCC_CTRL_RANGE_DIFF_SHIFT 0x8
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_DCC_CTRL_RANGE_DIFF_MASK 0xF00UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_DCC_CTRL_RANGE_CM_SHIFT 0xc
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_DCC_CTRL_RANGE_CM_MASK 0xF000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_RATE_SHIFT 0x10
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_RATE_MASK 0x70000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_TERM_CTRL_SHIFT 0x13
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_TERM_CTRL_MASK 0x380000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_DLY_CAL_EN_SHIFT 0x16
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_DLY_CAL_EN_MASK 0x400000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_DUAL_CNTX_EN_SHIFT 0x17
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_DUAL_CNTX_EN_MASK 0x800000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_FASTEDGE_EN_SHIFT 0x18
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_FASTEDGE_EN_MASK 0x1000000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_ALIGN_WIDE_XFER_EN_SHIFT 0x19
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_TX_CONFIG_ALIGN_WIDE_XFER_EN_MASK 0x2000000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_OFFSET 0x14
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_CDR_VCO_CONFIG_SHIFT 0x0
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_CDR_VCO_CONFIG_MASK 0xFFFUL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_DCC_CTRL_RANGE_DIFF_SHIFT 0xc
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_DCC_CTRL_RANGE_DIFF_MASK 0xF000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_DCC_CTRL_RANGE_CM_SHIFT 0x10
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_DCC_CTRL_RANGE_CM_MASK 0xF0000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_SIGDET_LF_THRESHOLD_SHIFT 0x14
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_SIGDET_LF_THRESHOLD_MASK 0x700000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_SIGDET_HF_THRESHOLD_SHIFT 0x17
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_SIGDET_HF_THRESHOLD_MASK 0x3800000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_CDR_SSC_EN_SHIFT 0x1a
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_CDR_SSC_EN_MASK 0x4000000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_SIGDET_HF_EN_SHIFT 0x1b
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_SIGDET_HF_EN_MASK 0x8000000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_SIGDET_LFPS_FILTER_EN_SHIFT 0x1c
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_SIGDET_LFPS_FILTER_EN_MASK 0x10000000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_DFE_BYPASS_SHIFT 0x1d
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_1_DFE_BYPASS_MASK 0x20000000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_2_OFFSET 0x18
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_2_TERM_ACDC_SHIFT 0x0
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_2_TERM_ACDC_MASK 0x1UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_2_REF_LD_VAL_SHIFT 0x1
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_2_REF_LD_VAL_MASK 0xFEUL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_2_CDR_PPM_MAX_SHIFT 0x8
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_2_CDR_PPM_MAX_MASK 0x1F00UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_2_VCO_LD_VAL_SHIFT 0xd
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_2_VCO_LD_VAL_MASK 0x3FFE000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_2_TERM_CTRL_SHIFT 0x1a
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_2_TERM_CTRL_MASK 0x1C000000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_3_OFFSET 0x1C
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_3_MISC_SHIFT 0x0
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_3_MISC_MASK 0xFFUL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_3_RATE_SHIFT 0x8
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_3_RATE_MASK 0x700UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_3_DIV16P5_CLK_EN_SHIFT 0xb
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_3_DIV16P5_CLK_EN_MASK 0x800UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_3_RX_125MHZ_CLK_EN_SHIFT 0xc
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_3_RX_125MHZ_CLK_EN_MASK 0x1000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_3_ADAPT_SEL_SHIFT 0xd
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_3_ADAPT_SEL_MASK 0x6000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_3_ADAPT_MODE_SHIFT 0xf
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_3_ADAPT_MODE_MASK 0x38000UL
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_3_DELTA_IQ_SHIFT 0x12
#define KVX_PHY_SERDES_PRESET_ETH_SERDES_RX_CONFIG_3_DELTA_IQ_MASK 0x3C0000UL

#endif /* KVX_PHY_REGS_CV2_H */
