#ifndef _ALTERA_SOC_SYSTEM_H_
#define _ALTERA_SOC_SYSTEM_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 * 
 * Created from SOPC Builder system 'soc_system' in
 * file 'soc_system.sopcinfo'.
 */

/*
 * This file contains macros for all modules with masters in the system and
 * all the devices connected to those masters.
 * Macro names have unique prefixes to prevent duplicate names.
 */

/*
 * Macros for device 'hps_0_bridges', class 'hps_bridge_avalon'
 * Path to the device is from the master group 'f2sdram_only_master'.
 * The macros are prefixed with 'F2SDRAM_ONLY_MASTER_HPS_0_BRIDGES_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2SDRAM_ONLY_MASTER_HPS_0_BRIDGES_COMPONENT_TYPE hps_bridge_avalon
#define F2SDRAM_ONLY_MASTER_HPS_0_BRIDGES_COMPONENT_NAME hps_0_bridges
#define F2SDRAM_ONLY_MASTER_HPS_0_BRIDGES_BASE 0x0
#define F2SDRAM_ONLY_MASTER_HPS_0_BRIDGES_SPAN 0xffffffff
#define F2SDRAM_ONLY_MASTER_HPS_0_BRIDGES_END 0xfffffffe

/*
 * Macros for device 'sysid_qsys', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_SYSID_QSYS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_SYSID_QSYS_COMPONENT_TYPE altera_avalon_sysid_qsys
#define FPGA_ONLY_MASTER_SYSID_QSYS_COMPONENT_NAME sysid_qsys
#define FPGA_ONLY_MASTER_SYSID_QSYS_BASE 0x1000
#define FPGA_ONLY_MASTER_SYSID_QSYS_SPAN 8
#define FPGA_ONLY_MASTER_SYSID_QSYS_END 0x1007
#define FPGA_ONLY_MASTER_SYSID_QSYS_ID 4294906626
#define FPGA_ONLY_MASTER_SYSID_QSYS_TIMESTAMP 1553717928

/*
 * Macros for device 'jtag_uart', class 'altera_avalon_jtag_uart'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_JTAG_UART_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_JTAG_UART_COMPONENT_TYPE altera_avalon_jtag_uart
#define FPGA_ONLY_MASTER_JTAG_UART_COMPONENT_NAME jtag_uart
#define FPGA_ONLY_MASTER_JTAG_UART_BASE 0x2000
#define FPGA_ONLY_MASTER_JTAG_UART_SPAN 8
#define FPGA_ONLY_MASTER_JTAG_UART_END 0x2007
#define FPGA_ONLY_MASTER_JTAG_UART_READ_DEPTH 64
#define FPGA_ONLY_MASTER_JTAG_UART_READ_THRESHOLD 8
#define FPGA_ONLY_MASTER_JTAG_UART_WRITE_DEPTH 64
#define FPGA_ONLY_MASTER_JTAG_UART_WRITE_THRESHOLD 8

/*
 * Macros for device 'button_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_BUTTON_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_BUTTON_PIO_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_BUTTON_PIO_COMPONENT_NAME button_pio
#define FPGA_ONLY_MASTER_BUTTON_PIO_BASE 0x3000
#define FPGA_ONLY_MASTER_BUTTON_PIO_SPAN 16
#define FPGA_ONLY_MASTER_BUTTON_PIO_END 0x300f
#define FPGA_ONLY_MASTER_BUTTON_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define FPGA_ONLY_MASTER_BUTTON_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_BUTTON_PIO_CAPTURE 1
#define FPGA_ONLY_MASTER_BUTTON_PIO_DATA_WIDTH 2
#define FPGA_ONLY_MASTER_BUTTON_PIO_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_BUTTON_PIO_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_BUTTON_PIO_EDGE_TYPE FALLING
#define FPGA_ONLY_MASTER_BUTTON_PIO_FREQ 50000000
#define FPGA_ONLY_MASTER_BUTTON_PIO_HAS_IN 1
#define FPGA_ONLY_MASTER_BUTTON_PIO_HAS_OUT 0
#define FPGA_ONLY_MASTER_BUTTON_PIO_HAS_TRI 0
#define FPGA_ONLY_MASTER_BUTTON_PIO_IRQ_TYPE EDGE
#define FPGA_ONLY_MASTER_BUTTON_PIO_RESET_VALUE 0

/*
 * Macros for device 'led_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_LED_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_LED_PIO_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_LED_PIO_COMPONENT_NAME led_pio
#define FPGA_ONLY_MASTER_LED_PIO_BASE 0x3020
#define FPGA_ONLY_MASTER_LED_PIO_SPAN 16
#define FPGA_ONLY_MASTER_LED_PIO_END 0x302f
#define FPGA_ONLY_MASTER_LED_PIO_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_LED_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_LED_PIO_CAPTURE 0
#define FPGA_ONLY_MASTER_LED_PIO_DATA_WIDTH 7
#define FPGA_ONLY_MASTER_LED_PIO_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_LED_PIO_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_LED_PIO_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_LED_PIO_FREQ 50000000
#define FPGA_ONLY_MASTER_LED_PIO_HAS_IN 0
#define FPGA_ONLY_MASTER_LED_PIO_HAS_OUT 1
#define FPGA_ONLY_MASTER_LED_PIO_HAS_TRI 0
#define FPGA_ONLY_MASTER_LED_PIO_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_LED_PIO_RESET_VALUE 127

/*
 * Macros for device 'dipsw_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_DIPSW_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_DIPSW_PIO_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_DIPSW_PIO_COMPONENT_NAME dipsw_pio
#define FPGA_ONLY_MASTER_DIPSW_PIO_BASE 0x3040
#define FPGA_ONLY_MASTER_DIPSW_PIO_SPAN 16
#define FPGA_ONLY_MASTER_DIPSW_PIO_END 0x304f
#define FPGA_ONLY_MASTER_DIPSW_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define FPGA_ONLY_MASTER_DIPSW_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_DIPSW_PIO_CAPTURE 1
#define FPGA_ONLY_MASTER_DIPSW_PIO_DATA_WIDTH 4
#define FPGA_ONLY_MASTER_DIPSW_PIO_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_DIPSW_PIO_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_DIPSW_PIO_EDGE_TYPE ANY
#define FPGA_ONLY_MASTER_DIPSW_PIO_FREQ 50000000
#define FPGA_ONLY_MASTER_DIPSW_PIO_HAS_IN 1
#define FPGA_ONLY_MASTER_DIPSW_PIO_HAS_OUT 0
#define FPGA_ONLY_MASTER_DIPSW_PIO_HAS_TRI 0
#define FPGA_ONLY_MASTER_DIPSW_PIO_IRQ_TYPE EDGE
#define FPGA_ONLY_MASTER_DIPSW_PIO_RESET_VALUE 0

/*
 * Macros for device 'flags_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_FLAGS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_FLAGS_IN_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_FLAGS_IN_COMPONENT_NAME flags_in
#define FPGA_ONLY_MASTER_FLAGS_IN_BASE 0x4000
#define FPGA_ONLY_MASTER_FLAGS_IN_SPAN 16
#define FPGA_ONLY_MASTER_FLAGS_IN_END 0x400f
#define FPGA_ONLY_MASTER_FLAGS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_FLAGS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_FLAGS_IN_CAPTURE 0
#define FPGA_ONLY_MASTER_FLAGS_IN_DATA_WIDTH 32
#define FPGA_ONLY_MASTER_FLAGS_IN_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_FLAGS_IN_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_FLAGS_IN_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_FLAGS_IN_FREQ 50000000
#define FPGA_ONLY_MASTER_FLAGS_IN_HAS_IN 1
#define FPGA_ONLY_MASTER_FLAGS_IN_HAS_OUT 0
#define FPGA_ONLY_MASTER_FLAGS_IN_HAS_TRI 0
#define FPGA_ONLY_MASTER_FLAGS_IN_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_FLAGS_IN_RESET_VALUE 0

/*
 * Macros for device 'flags_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_FLAGS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_FLAGS_OUT_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_FLAGS_OUT_COMPONENT_NAME flags_out
#define FPGA_ONLY_MASTER_FLAGS_OUT_BASE 0x4020
#define FPGA_ONLY_MASTER_FLAGS_OUT_SPAN 16
#define FPGA_ONLY_MASTER_FLAGS_OUT_END 0x402f
#define FPGA_ONLY_MASTER_FLAGS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_FLAGS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_FLAGS_OUT_CAPTURE 0
#define FPGA_ONLY_MASTER_FLAGS_OUT_DATA_WIDTH 32
#define FPGA_ONLY_MASTER_FLAGS_OUT_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_FLAGS_OUT_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_FLAGS_OUT_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_FLAGS_OUT_FREQ 50000000
#define FPGA_ONLY_MASTER_FLAGS_OUT_HAS_IN 0
#define FPGA_ONLY_MASTER_FLAGS_OUT_HAS_OUT 1
#define FPGA_ONLY_MASTER_FLAGS_OUT_HAS_TRI 0
#define FPGA_ONLY_MASTER_FLAGS_OUT_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_FLAGS_OUT_RESET_VALUE 0

/*
 * Macros for device 'configuration_1', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_CONFIGURATION_1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_CONFIGURATION_1_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_CONFIGURATION_1_COMPONENT_NAME configuration_1
#define FPGA_ONLY_MASTER_CONFIGURATION_1_BASE 0x4040
#define FPGA_ONLY_MASTER_CONFIGURATION_1_SPAN 16
#define FPGA_ONLY_MASTER_CONFIGURATION_1_END 0x404f
#define FPGA_ONLY_MASTER_CONFIGURATION_1_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_CONFIGURATION_1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_CONFIGURATION_1_CAPTURE 0
#define FPGA_ONLY_MASTER_CONFIGURATION_1_DATA_WIDTH 32
#define FPGA_ONLY_MASTER_CONFIGURATION_1_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_CONFIGURATION_1_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_CONFIGURATION_1_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_CONFIGURATION_1_FREQ 50000000
#define FPGA_ONLY_MASTER_CONFIGURATION_1_HAS_IN 0
#define FPGA_ONLY_MASTER_CONFIGURATION_1_HAS_OUT 1
#define FPGA_ONLY_MASTER_CONFIGURATION_1_HAS_TRI 0
#define FPGA_ONLY_MASTER_CONFIGURATION_1_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_CONFIGURATION_1_RESET_VALUE 0

/*
 * Macros for device 'fans', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_FANS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_FANS_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_FANS_COMPONENT_NAME fans
#define FPGA_ONLY_MASTER_FANS_BASE 0x40a0
#define FPGA_ONLY_MASTER_FANS_SPAN 16
#define FPGA_ONLY_MASTER_FANS_END 0x40af
#define FPGA_ONLY_MASTER_FANS_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_FANS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_FANS_CAPTURE 0
#define FPGA_ONLY_MASTER_FANS_DATA_WIDTH 2
#define FPGA_ONLY_MASTER_FANS_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_FANS_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_FANS_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_FANS_FREQ 50000000
#define FPGA_ONLY_MASTER_FANS_HAS_IN 0
#define FPGA_ONLY_MASTER_FANS_HAS_OUT 1
#define FPGA_ONLY_MASTER_FANS_HAS_TRI 0
#define FPGA_ONLY_MASTER_FANS_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_FANS_RESET_VALUE 0

/*
 * Macros for device 'stepper_1_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_STEPPER_1_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_STEPPER_1_SPEED_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_STEPPER_1_SPEED_COMPONENT_NAME stepper_1_speed
#define FPGA_ONLY_MASTER_STEPPER_1_SPEED_BASE 0x5000
#define FPGA_ONLY_MASTER_STEPPER_1_SPEED_SPAN 16
#define FPGA_ONLY_MASTER_STEPPER_1_SPEED_END 0x500f
#define FPGA_ONLY_MASTER_STEPPER_1_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_1_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_1_SPEED_CAPTURE 0
#define FPGA_ONLY_MASTER_STEPPER_1_SPEED_DATA_WIDTH 32
#define FPGA_ONLY_MASTER_STEPPER_1_SPEED_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_STEPPER_1_SPEED_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_STEPPER_1_SPEED_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_1_SPEED_FREQ 50000000
#define FPGA_ONLY_MASTER_STEPPER_1_SPEED_HAS_IN 0
#define FPGA_ONLY_MASTER_STEPPER_1_SPEED_HAS_OUT 1
#define FPGA_ONLY_MASTER_STEPPER_1_SPEED_HAS_TRI 0
#define FPGA_ONLY_MASTER_STEPPER_1_SPEED_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_1_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_1_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_COMPONENT_NAME stepper_1_steps_in
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_BASE 0x5020
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_SPAN 16
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_END 0x502f
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_CAPTURE 0
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_DATA_WIDTH 32
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_FREQ 50000000
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_HAS_IN 1
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_HAS_OUT 0
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_HAS_TRI 0
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_2_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_STEPPER_2_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_STEPPER_2_SPEED_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_STEPPER_2_SPEED_COMPONENT_NAME stepper_2_speed
#define FPGA_ONLY_MASTER_STEPPER_2_SPEED_BASE 0x5040
#define FPGA_ONLY_MASTER_STEPPER_2_SPEED_SPAN 16
#define FPGA_ONLY_MASTER_STEPPER_2_SPEED_END 0x504f
#define FPGA_ONLY_MASTER_STEPPER_2_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_2_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_2_SPEED_CAPTURE 0
#define FPGA_ONLY_MASTER_STEPPER_2_SPEED_DATA_WIDTH 32
#define FPGA_ONLY_MASTER_STEPPER_2_SPEED_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_STEPPER_2_SPEED_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_STEPPER_2_SPEED_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_2_SPEED_FREQ 50000000
#define FPGA_ONLY_MASTER_STEPPER_2_SPEED_HAS_IN 0
#define FPGA_ONLY_MASTER_STEPPER_2_SPEED_HAS_OUT 1
#define FPGA_ONLY_MASTER_STEPPER_2_SPEED_HAS_TRI 0
#define FPGA_ONLY_MASTER_STEPPER_2_SPEED_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_2_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_2_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_COMPONENT_NAME stepper_2_steps_in
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_BASE 0x5060
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_SPAN 16
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_END 0x506f
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_CAPTURE 0
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_DATA_WIDTH 32
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_FREQ 50000000
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_HAS_IN 1
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_HAS_OUT 0
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_HAS_TRI 0
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_3_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_STEPPER_3_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_STEPPER_3_SPEED_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_STEPPER_3_SPEED_COMPONENT_NAME stepper_3_speed
#define FPGA_ONLY_MASTER_STEPPER_3_SPEED_BASE 0x5080
#define FPGA_ONLY_MASTER_STEPPER_3_SPEED_SPAN 16
#define FPGA_ONLY_MASTER_STEPPER_3_SPEED_END 0x508f
#define FPGA_ONLY_MASTER_STEPPER_3_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_3_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_3_SPEED_CAPTURE 0
#define FPGA_ONLY_MASTER_STEPPER_3_SPEED_DATA_WIDTH 32
#define FPGA_ONLY_MASTER_STEPPER_3_SPEED_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_STEPPER_3_SPEED_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_STEPPER_3_SPEED_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_3_SPEED_FREQ 50000000
#define FPGA_ONLY_MASTER_STEPPER_3_SPEED_HAS_IN 0
#define FPGA_ONLY_MASTER_STEPPER_3_SPEED_HAS_OUT 1
#define FPGA_ONLY_MASTER_STEPPER_3_SPEED_HAS_TRI 0
#define FPGA_ONLY_MASTER_STEPPER_3_SPEED_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_3_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_3_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_COMPONENT_NAME stepper_3_steps_in
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_BASE 0x50a0
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_SPAN 16
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_END 0x50af
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_CAPTURE 0
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_DATA_WIDTH 32
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_FREQ 50000000
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_HAS_IN 1
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_HAS_OUT 0
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_HAS_TRI 0
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_4_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_STEPPER_4_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_STEPPER_4_SPEED_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_STEPPER_4_SPEED_COMPONENT_NAME stepper_4_speed
#define FPGA_ONLY_MASTER_STEPPER_4_SPEED_BASE 0x50c0
#define FPGA_ONLY_MASTER_STEPPER_4_SPEED_SPAN 16
#define FPGA_ONLY_MASTER_STEPPER_4_SPEED_END 0x50cf
#define FPGA_ONLY_MASTER_STEPPER_4_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_4_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_4_SPEED_CAPTURE 0
#define FPGA_ONLY_MASTER_STEPPER_4_SPEED_DATA_WIDTH 32
#define FPGA_ONLY_MASTER_STEPPER_4_SPEED_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_STEPPER_4_SPEED_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_STEPPER_4_SPEED_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_4_SPEED_FREQ 50000000
#define FPGA_ONLY_MASTER_STEPPER_4_SPEED_HAS_IN 0
#define FPGA_ONLY_MASTER_STEPPER_4_SPEED_HAS_OUT 1
#define FPGA_ONLY_MASTER_STEPPER_4_SPEED_HAS_TRI 0
#define FPGA_ONLY_MASTER_STEPPER_4_SPEED_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_4_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_4_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_COMPONENT_NAME stepper_4_steps_in
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_BASE 0x50e0
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_SPAN 16
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_END 0x50ef
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_CAPTURE 0
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_DATA_WIDTH 32
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_FREQ 50000000
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_HAS_IN 1
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_HAS_OUT 0
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_HAS_TRI 0
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_1_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_COMPONENT_NAME stepper_1_steps_out
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_BASE 0x5100
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_SPAN 16
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_END 0x510f
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_CAPTURE 0
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_DATA_WIDTH 32
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_FREQ 50000000
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_HAS_IN 0
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_HAS_OUT 1
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_HAS_TRI 0
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_1_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'stepper_2_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_COMPONENT_NAME stepper_2_steps_out
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_BASE 0x5120
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_SPAN 16
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_END 0x512f
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_CAPTURE 0
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_DATA_WIDTH 32
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_FREQ 50000000
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_HAS_IN 0
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_HAS_OUT 1
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_HAS_TRI 0
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_2_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'stepper_3_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_COMPONENT_NAME stepper_3_steps_out
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_BASE 0x5140
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_SPAN 16
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_END 0x514f
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_CAPTURE 0
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_DATA_WIDTH 32
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_FREQ 50000000
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_HAS_IN 0
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_HAS_OUT 1
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_HAS_TRI 0
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_3_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'stepper_4_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_COMPONENT_NAME stepper_4_steps_out
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_BASE 0x5160
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_SPAN 16
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_END 0x516f
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_CAPTURE 0
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_DATA_WIDTH 32
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_FREQ 50000000
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_HAS_IN 0
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_HAS_OUT 1
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_HAS_TRI 0
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_STEPPER_4_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'endstops', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_ENDSTOPS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_ENDSTOPS_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_ENDSTOPS_COMPONENT_NAME endstops
#define FPGA_ONLY_MASTER_ENDSTOPS_BASE 0x5200
#define FPGA_ONLY_MASTER_ENDSTOPS_SPAN 16
#define FPGA_ONLY_MASTER_ENDSTOPS_END 0x520f
#define FPGA_ONLY_MASTER_ENDSTOPS_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_ENDSTOPS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_ENDSTOPS_CAPTURE 0
#define FPGA_ONLY_MASTER_ENDSTOPS_DATA_WIDTH 6
#define FPGA_ONLY_MASTER_ENDSTOPS_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_ENDSTOPS_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_ENDSTOPS_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_ENDSTOPS_FREQ 50000000
#define FPGA_ONLY_MASTER_ENDSTOPS_HAS_IN 1
#define FPGA_ONLY_MASTER_ENDSTOPS_HAS_OUT 0
#define FPGA_ONLY_MASTER_ENDSTOPS_HAS_TRI 0
#define FPGA_ONLY_MASTER_ENDSTOPS_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_ENDSTOPS_RESET_VALUE 0

/*
 * Macros for device 'temp_bed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_TEMP_BED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_TEMP_BED_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_TEMP_BED_COMPONENT_NAME temp_bed
#define FPGA_ONLY_MASTER_TEMP_BED_BASE 0x6000
#define FPGA_ONLY_MASTER_TEMP_BED_SPAN 16
#define FPGA_ONLY_MASTER_TEMP_BED_END 0x600f
#define FPGA_ONLY_MASTER_TEMP_BED_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_TEMP_BED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_TEMP_BED_CAPTURE 0
#define FPGA_ONLY_MASTER_TEMP_BED_DATA_WIDTH 12
#define FPGA_ONLY_MASTER_TEMP_BED_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_TEMP_BED_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_TEMP_BED_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_TEMP_BED_FREQ 50000000
#define FPGA_ONLY_MASTER_TEMP_BED_HAS_IN 1
#define FPGA_ONLY_MASTER_TEMP_BED_HAS_OUT 0
#define FPGA_ONLY_MASTER_TEMP_BED_HAS_TRI 0
#define FPGA_ONLY_MASTER_TEMP_BED_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_TEMP_BED_RESET_VALUE 0

/*
 * Macros for device 'temp0', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_TEMP0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_TEMP0_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_TEMP0_COMPONENT_NAME temp0
#define FPGA_ONLY_MASTER_TEMP0_BASE 0x6020
#define FPGA_ONLY_MASTER_TEMP0_SPAN 16
#define FPGA_ONLY_MASTER_TEMP0_END 0x602f
#define FPGA_ONLY_MASTER_TEMP0_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_TEMP0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_TEMP0_CAPTURE 0
#define FPGA_ONLY_MASTER_TEMP0_DATA_WIDTH 12
#define FPGA_ONLY_MASTER_TEMP0_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_TEMP0_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_TEMP0_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_TEMP0_FREQ 50000000
#define FPGA_ONLY_MASTER_TEMP0_HAS_IN 1
#define FPGA_ONLY_MASTER_TEMP0_HAS_OUT 0
#define FPGA_ONLY_MASTER_TEMP0_HAS_TRI 0
#define FPGA_ONLY_MASTER_TEMP0_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_TEMP0_RESET_VALUE 0

/*
 * Macros for device 'temp1', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_TEMP1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_TEMP1_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_TEMP1_COMPONENT_NAME temp1
#define FPGA_ONLY_MASTER_TEMP1_BASE 0x6040
#define FPGA_ONLY_MASTER_TEMP1_SPAN 16
#define FPGA_ONLY_MASTER_TEMP1_END 0x604f
#define FPGA_ONLY_MASTER_TEMP1_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_TEMP1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_TEMP1_CAPTURE 0
#define FPGA_ONLY_MASTER_TEMP1_DATA_WIDTH 12
#define FPGA_ONLY_MASTER_TEMP1_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_TEMP1_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_TEMP1_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_TEMP1_FREQ 50000000
#define FPGA_ONLY_MASTER_TEMP1_HAS_IN 1
#define FPGA_ONLY_MASTER_TEMP1_HAS_OUT 0
#define FPGA_ONLY_MASTER_TEMP1_HAS_TRI 0
#define FPGA_ONLY_MASTER_TEMP1_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_TEMP1_RESET_VALUE 0

/*
 * Macros for device 'temp_bed_bottom', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_COMPONENT_NAME temp_bed_bottom
#define FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_BASE 0x6060
#define FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_SPAN 16
#define FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_END 0x606f
#define FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_CAPTURE 0
#define FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_DATA_WIDTH 12
#define FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_FREQ 50000000
#define FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_HAS_IN 0
#define FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_HAS_OUT 1
#define FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_HAS_TRI 0
#define FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_TEMP_BED_BOTTOM_RESET_VALUE 0

/*
 * Macros for device 'temp_bed_upper', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_TEMP_BED_UPPER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_TEMP_BED_UPPER_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_TEMP_BED_UPPER_COMPONENT_NAME temp_bed_upper
#define FPGA_ONLY_MASTER_TEMP_BED_UPPER_BASE 0x6080
#define FPGA_ONLY_MASTER_TEMP_BED_UPPER_SPAN 16
#define FPGA_ONLY_MASTER_TEMP_BED_UPPER_END 0x608f
#define FPGA_ONLY_MASTER_TEMP_BED_UPPER_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_TEMP_BED_UPPER_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_TEMP_BED_UPPER_CAPTURE 0
#define FPGA_ONLY_MASTER_TEMP_BED_UPPER_DATA_WIDTH 12
#define FPGA_ONLY_MASTER_TEMP_BED_UPPER_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_TEMP_BED_UPPER_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_TEMP_BED_UPPER_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_TEMP_BED_UPPER_FREQ 50000000
#define FPGA_ONLY_MASTER_TEMP_BED_UPPER_HAS_IN 0
#define FPGA_ONLY_MASTER_TEMP_BED_UPPER_HAS_OUT 1
#define FPGA_ONLY_MASTER_TEMP_BED_UPPER_HAS_TRI 0
#define FPGA_ONLY_MASTER_TEMP_BED_UPPER_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_TEMP_BED_UPPER_RESET_VALUE 0

/*
 * Macros for device 'temp_e1_bottom', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_COMPONENT_NAME temp_e1_bottom
#define FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_BASE 0x60a0
#define FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_SPAN 16
#define FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_END 0x60af
#define FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_CAPTURE 0
#define FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_DATA_WIDTH 12
#define FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_FREQ 50000000
#define FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_HAS_IN 0
#define FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_HAS_OUT 1
#define FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_HAS_TRI 0
#define FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_TEMP_E1_BOTTOM_RESET_VALUE 0

/*
 * Macros for device 'temp_e1_upper', class 'altera_avalon_pio'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_TEMP_E1_UPPER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_TEMP_E1_UPPER_COMPONENT_TYPE altera_avalon_pio
#define FPGA_ONLY_MASTER_TEMP_E1_UPPER_COMPONENT_NAME temp_e1_upper
#define FPGA_ONLY_MASTER_TEMP_E1_UPPER_BASE 0x60c0
#define FPGA_ONLY_MASTER_TEMP_E1_UPPER_SPAN 16
#define FPGA_ONLY_MASTER_TEMP_E1_UPPER_END 0x60cf
#define FPGA_ONLY_MASTER_TEMP_E1_UPPER_BIT_CLEARING_EDGE_REGISTER 0
#define FPGA_ONLY_MASTER_TEMP_E1_UPPER_BIT_MODIFYING_OUTPUT_REGISTER 0
#define FPGA_ONLY_MASTER_TEMP_E1_UPPER_CAPTURE 0
#define FPGA_ONLY_MASTER_TEMP_E1_UPPER_DATA_WIDTH 12
#define FPGA_ONLY_MASTER_TEMP_E1_UPPER_DO_TEST_BENCH_WIRING 0
#define FPGA_ONLY_MASTER_TEMP_E1_UPPER_DRIVEN_SIM_VALUE 0
#define FPGA_ONLY_MASTER_TEMP_E1_UPPER_EDGE_TYPE NONE
#define FPGA_ONLY_MASTER_TEMP_E1_UPPER_FREQ 50000000
#define FPGA_ONLY_MASTER_TEMP_E1_UPPER_HAS_IN 0
#define FPGA_ONLY_MASTER_TEMP_E1_UPPER_HAS_OUT 1
#define FPGA_ONLY_MASTER_TEMP_E1_UPPER_HAS_TRI 0
#define FPGA_ONLY_MASTER_TEMP_E1_UPPER_IRQ_TYPE NONE
#define FPGA_ONLY_MASTER_TEMP_E1_UPPER_RESET_VALUE 0

/*
 * Macros for device 'ILC', class 'interrupt_latency_counter'
 * Path to the device is from the master group 'fpga_only_master'.
 * The macros are prefixed with 'FPGA_ONLY_MASTER_ILC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define FPGA_ONLY_MASTER_ILC_COMPONENT_TYPE interrupt_latency_counter
#define FPGA_ONLY_MASTER_ILC_COMPONENT_NAME ILC
#define FPGA_ONLY_MASTER_ILC_BASE 0x30000
#define FPGA_ONLY_MASTER_ILC_SPAN 256
#define FPGA_ONLY_MASTER_ILC_END 0x300ff

/*
 * Macros for device 'sysid_qsys', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_SYSID_QSYS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_SYSID_QSYS_COMPONENT_TYPE altera_avalon_sysid_qsys
#define HPS_0_SYSID_QSYS_COMPONENT_NAME sysid_qsys
#define HPS_0_SYSID_QSYS_BASE 0x1000
#define HPS_0_SYSID_QSYS_SPAN 8
#define HPS_0_SYSID_QSYS_END 0x1007
#define HPS_0_SYSID_QSYS_ID 4294906626
#define HPS_0_SYSID_QSYS_TIMESTAMP 1553717928

/*
 * Macros for device 'jtag_uart', class 'altera_avalon_jtag_uart'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_JTAG_UART_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_JTAG_UART_COMPONENT_TYPE altera_avalon_jtag_uart
#define HPS_0_JTAG_UART_COMPONENT_NAME jtag_uart
#define HPS_0_JTAG_UART_BASE 0x2000
#define HPS_0_JTAG_UART_SPAN 8
#define HPS_0_JTAG_UART_END 0x2007
#define HPS_0_JTAG_UART_IRQ 2
#define HPS_0_JTAG_UART_READ_DEPTH 64
#define HPS_0_JTAG_UART_READ_THRESHOLD 8
#define HPS_0_JTAG_UART_WRITE_DEPTH 64
#define HPS_0_JTAG_UART_WRITE_THRESHOLD 8

/*
 * Macros for device 'button_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_BUTTON_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BUTTON_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BUTTON_PIO_COMPONENT_NAME button_pio
#define HPS_0_BUTTON_PIO_BASE 0x3000
#define HPS_0_BUTTON_PIO_SPAN 16
#define HPS_0_BUTTON_PIO_END 0x300f
#define HPS_0_BUTTON_PIO_IRQ 1
#define HPS_0_BUTTON_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define HPS_0_BUTTON_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BUTTON_PIO_CAPTURE 1
#define HPS_0_BUTTON_PIO_DATA_WIDTH 2
#define HPS_0_BUTTON_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_BUTTON_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_BUTTON_PIO_EDGE_TYPE FALLING
#define HPS_0_BUTTON_PIO_FREQ 50000000
#define HPS_0_BUTTON_PIO_HAS_IN 1
#define HPS_0_BUTTON_PIO_HAS_OUT 0
#define HPS_0_BUTTON_PIO_HAS_TRI 0
#define HPS_0_BUTTON_PIO_IRQ_TYPE EDGE
#define HPS_0_BUTTON_PIO_RESET_VALUE 0

/*
 * Macros for device 'led_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_LED_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_LED_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_LED_PIO_COMPONENT_NAME led_pio
#define HPS_0_LED_PIO_BASE 0x3020
#define HPS_0_LED_PIO_SPAN 16
#define HPS_0_LED_PIO_END 0x302f
#define HPS_0_LED_PIO_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_LED_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_LED_PIO_CAPTURE 0
#define HPS_0_LED_PIO_DATA_WIDTH 7
#define HPS_0_LED_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_LED_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_LED_PIO_EDGE_TYPE NONE
#define HPS_0_LED_PIO_FREQ 50000000
#define HPS_0_LED_PIO_HAS_IN 0
#define HPS_0_LED_PIO_HAS_OUT 1
#define HPS_0_LED_PIO_HAS_TRI 0
#define HPS_0_LED_PIO_IRQ_TYPE NONE
#define HPS_0_LED_PIO_RESET_VALUE 127

/*
 * Macros for device 'dipsw_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_DIPSW_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_DIPSW_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_DIPSW_PIO_COMPONENT_NAME dipsw_pio
#define HPS_0_DIPSW_PIO_BASE 0x3040
#define HPS_0_DIPSW_PIO_SPAN 16
#define HPS_0_DIPSW_PIO_END 0x304f
#define HPS_0_DIPSW_PIO_IRQ 0
#define HPS_0_DIPSW_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define HPS_0_DIPSW_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_DIPSW_PIO_CAPTURE 1
#define HPS_0_DIPSW_PIO_DATA_WIDTH 4
#define HPS_0_DIPSW_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_DIPSW_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_DIPSW_PIO_EDGE_TYPE ANY
#define HPS_0_DIPSW_PIO_FREQ 50000000
#define HPS_0_DIPSW_PIO_HAS_IN 1
#define HPS_0_DIPSW_PIO_HAS_OUT 0
#define HPS_0_DIPSW_PIO_HAS_TRI 0
#define HPS_0_DIPSW_PIO_IRQ_TYPE EDGE
#define HPS_0_DIPSW_PIO_RESET_VALUE 0

/*
 * Macros for device 'flags_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_FLAGS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_FLAGS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_FLAGS_IN_COMPONENT_NAME flags_in
#define HPS_0_FLAGS_IN_BASE 0x4000
#define HPS_0_FLAGS_IN_SPAN 16
#define HPS_0_FLAGS_IN_END 0x400f
#define HPS_0_FLAGS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_FLAGS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_FLAGS_IN_CAPTURE 0
#define HPS_0_FLAGS_IN_DATA_WIDTH 32
#define HPS_0_FLAGS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_FLAGS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_FLAGS_IN_EDGE_TYPE NONE
#define HPS_0_FLAGS_IN_FREQ 50000000
#define HPS_0_FLAGS_IN_HAS_IN 1
#define HPS_0_FLAGS_IN_HAS_OUT 0
#define HPS_0_FLAGS_IN_HAS_TRI 0
#define HPS_0_FLAGS_IN_IRQ_TYPE NONE
#define HPS_0_FLAGS_IN_RESET_VALUE 0

/*
 * Macros for device 'flags_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_FLAGS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_FLAGS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_FLAGS_OUT_COMPONENT_NAME flags_out
#define HPS_0_FLAGS_OUT_BASE 0x4020
#define HPS_0_FLAGS_OUT_SPAN 16
#define HPS_0_FLAGS_OUT_END 0x402f
#define HPS_0_FLAGS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_FLAGS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_FLAGS_OUT_CAPTURE 0
#define HPS_0_FLAGS_OUT_DATA_WIDTH 32
#define HPS_0_FLAGS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_FLAGS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_FLAGS_OUT_EDGE_TYPE NONE
#define HPS_0_FLAGS_OUT_FREQ 50000000
#define HPS_0_FLAGS_OUT_HAS_IN 0
#define HPS_0_FLAGS_OUT_HAS_OUT 1
#define HPS_0_FLAGS_OUT_HAS_TRI 0
#define HPS_0_FLAGS_OUT_IRQ_TYPE NONE
#define HPS_0_FLAGS_OUT_RESET_VALUE 0

/*
 * Macros for device 'configuration_1', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_CONFIGURATION_1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_CONFIGURATION_1_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_CONFIGURATION_1_COMPONENT_NAME configuration_1
#define HPS_0_CONFIGURATION_1_BASE 0x4040
#define HPS_0_CONFIGURATION_1_SPAN 16
#define HPS_0_CONFIGURATION_1_END 0x404f
#define HPS_0_CONFIGURATION_1_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_CONFIGURATION_1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_CONFIGURATION_1_CAPTURE 0
#define HPS_0_CONFIGURATION_1_DATA_WIDTH 32
#define HPS_0_CONFIGURATION_1_DO_TEST_BENCH_WIRING 0
#define HPS_0_CONFIGURATION_1_DRIVEN_SIM_VALUE 0
#define HPS_0_CONFIGURATION_1_EDGE_TYPE NONE
#define HPS_0_CONFIGURATION_1_FREQ 50000000
#define HPS_0_CONFIGURATION_1_HAS_IN 0
#define HPS_0_CONFIGURATION_1_HAS_OUT 1
#define HPS_0_CONFIGURATION_1_HAS_TRI 0
#define HPS_0_CONFIGURATION_1_IRQ_TYPE NONE
#define HPS_0_CONFIGURATION_1_RESET_VALUE 0

/*
 * Macros for device 'fans', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_FANS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_FANS_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_FANS_COMPONENT_NAME fans
#define HPS_0_FANS_BASE 0x40a0
#define HPS_0_FANS_SPAN 16
#define HPS_0_FANS_END 0x40af
#define HPS_0_FANS_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_FANS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_FANS_CAPTURE 0
#define HPS_0_FANS_DATA_WIDTH 2
#define HPS_0_FANS_DO_TEST_BENCH_WIRING 0
#define HPS_0_FANS_DRIVEN_SIM_VALUE 0
#define HPS_0_FANS_EDGE_TYPE NONE
#define HPS_0_FANS_FREQ 50000000
#define HPS_0_FANS_HAS_IN 0
#define HPS_0_FANS_HAS_OUT 1
#define HPS_0_FANS_HAS_TRI 0
#define HPS_0_FANS_IRQ_TYPE NONE
#define HPS_0_FANS_RESET_VALUE 0

/*
 * Macros for device 'stepper_1_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_STEPPER_1_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_STEPPER_1_SPEED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_STEPPER_1_SPEED_COMPONENT_NAME stepper_1_speed
#define HPS_0_STEPPER_1_SPEED_BASE 0x5000
#define HPS_0_STEPPER_1_SPEED_SPAN 16
#define HPS_0_STEPPER_1_SPEED_END 0x500f
#define HPS_0_STEPPER_1_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_STEPPER_1_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_STEPPER_1_SPEED_CAPTURE 0
#define HPS_0_STEPPER_1_SPEED_DATA_WIDTH 32
#define HPS_0_STEPPER_1_SPEED_DO_TEST_BENCH_WIRING 0
#define HPS_0_STEPPER_1_SPEED_DRIVEN_SIM_VALUE 0
#define HPS_0_STEPPER_1_SPEED_EDGE_TYPE NONE
#define HPS_0_STEPPER_1_SPEED_FREQ 50000000
#define HPS_0_STEPPER_1_SPEED_HAS_IN 0
#define HPS_0_STEPPER_1_SPEED_HAS_OUT 1
#define HPS_0_STEPPER_1_SPEED_HAS_TRI 0
#define HPS_0_STEPPER_1_SPEED_IRQ_TYPE NONE
#define HPS_0_STEPPER_1_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_1_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_STEPPER_1_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_STEPPER_1_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_STEPPER_1_STEPS_IN_COMPONENT_NAME stepper_1_steps_in
#define HPS_0_STEPPER_1_STEPS_IN_BASE 0x5020
#define HPS_0_STEPPER_1_STEPS_IN_SPAN 16
#define HPS_0_STEPPER_1_STEPS_IN_END 0x502f
#define HPS_0_STEPPER_1_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_STEPPER_1_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_STEPPER_1_STEPS_IN_CAPTURE 0
#define HPS_0_STEPPER_1_STEPS_IN_DATA_WIDTH 32
#define HPS_0_STEPPER_1_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_STEPPER_1_STEPS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_STEPPER_1_STEPS_IN_EDGE_TYPE NONE
#define HPS_0_STEPPER_1_STEPS_IN_FREQ 50000000
#define HPS_0_STEPPER_1_STEPS_IN_HAS_IN 1
#define HPS_0_STEPPER_1_STEPS_IN_HAS_OUT 0
#define HPS_0_STEPPER_1_STEPS_IN_HAS_TRI 0
#define HPS_0_STEPPER_1_STEPS_IN_IRQ_TYPE NONE
#define HPS_0_STEPPER_1_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_2_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_STEPPER_2_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_STEPPER_2_SPEED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_STEPPER_2_SPEED_COMPONENT_NAME stepper_2_speed
#define HPS_0_STEPPER_2_SPEED_BASE 0x5040
#define HPS_0_STEPPER_2_SPEED_SPAN 16
#define HPS_0_STEPPER_2_SPEED_END 0x504f
#define HPS_0_STEPPER_2_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_STEPPER_2_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_STEPPER_2_SPEED_CAPTURE 0
#define HPS_0_STEPPER_2_SPEED_DATA_WIDTH 32
#define HPS_0_STEPPER_2_SPEED_DO_TEST_BENCH_WIRING 0
#define HPS_0_STEPPER_2_SPEED_DRIVEN_SIM_VALUE 0
#define HPS_0_STEPPER_2_SPEED_EDGE_TYPE NONE
#define HPS_0_STEPPER_2_SPEED_FREQ 50000000
#define HPS_0_STEPPER_2_SPEED_HAS_IN 0
#define HPS_0_STEPPER_2_SPEED_HAS_OUT 1
#define HPS_0_STEPPER_2_SPEED_HAS_TRI 0
#define HPS_0_STEPPER_2_SPEED_IRQ_TYPE NONE
#define HPS_0_STEPPER_2_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_2_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_STEPPER_2_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_STEPPER_2_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_STEPPER_2_STEPS_IN_COMPONENT_NAME stepper_2_steps_in
#define HPS_0_STEPPER_2_STEPS_IN_BASE 0x5060
#define HPS_0_STEPPER_2_STEPS_IN_SPAN 16
#define HPS_0_STEPPER_2_STEPS_IN_END 0x506f
#define HPS_0_STEPPER_2_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_STEPPER_2_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_STEPPER_2_STEPS_IN_CAPTURE 0
#define HPS_0_STEPPER_2_STEPS_IN_DATA_WIDTH 32
#define HPS_0_STEPPER_2_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_STEPPER_2_STEPS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_STEPPER_2_STEPS_IN_EDGE_TYPE NONE
#define HPS_0_STEPPER_2_STEPS_IN_FREQ 50000000
#define HPS_0_STEPPER_2_STEPS_IN_HAS_IN 1
#define HPS_0_STEPPER_2_STEPS_IN_HAS_OUT 0
#define HPS_0_STEPPER_2_STEPS_IN_HAS_TRI 0
#define HPS_0_STEPPER_2_STEPS_IN_IRQ_TYPE NONE
#define HPS_0_STEPPER_2_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_3_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_STEPPER_3_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_STEPPER_3_SPEED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_STEPPER_3_SPEED_COMPONENT_NAME stepper_3_speed
#define HPS_0_STEPPER_3_SPEED_BASE 0x5080
#define HPS_0_STEPPER_3_SPEED_SPAN 16
#define HPS_0_STEPPER_3_SPEED_END 0x508f
#define HPS_0_STEPPER_3_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_STEPPER_3_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_STEPPER_3_SPEED_CAPTURE 0
#define HPS_0_STEPPER_3_SPEED_DATA_WIDTH 32
#define HPS_0_STEPPER_3_SPEED_DO_TEST_BENCH_WIRING 0
#define HPS_0_STEPPER_3_SPEED_DRIVEN_SIM_VALUE 0
#define HPS_0_STEPPER_3_SPEED_EDGE_TYPE NONE
#define HPS_0_STEPPER_3_SPEED_FREQ 50000000
#define HPS_0_STEPPER_3_SPEED_HAS_IN 0
#define HPS_0_STEPPER_3_SPEED_HAS_OUT 1
#define HPS_0_STEPPER_3_SPEED_HAS_TRI 0
#define HPS_0_STEPPER_3_SPEED_IRQ_TYPE NONE
#define HPS_0_STEPPER_3_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_3_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_STEPPER_3_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_STEPPER_3_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_STEPPER_3_STEPS_IN_COMPONENT_NAME stepper_3_steps_in
#define HPS_0_STEPPER_3_STEPS_IN_BASE 0x50a0
#define HPS_0_STEPPER_3_STEPS_IN_SPAN 16
#define HPS_0_STEPPER_3_STEPS_IN_END 0x50af
#define HPS_0_STEPPER_3_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_STEPPER_3_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_STEPPER_3_STEPS_IN_CAPTURE 0
#define HPS_0_STEPPER_3_STEPS_IN_DATA_WIDTH 32
#define HPS_0_STEPPER_3_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_STEPPER_3_STEPS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_STEPPER_3_STEPS_IN_EDGE_TYPE NONE
#define HPS_0_STEPPER_3_STEPS_IN_FREQ 50000000
#define HPS_0_STEPPER_3_STEPS_IN_HAS_IN 1
#define HPS_0_STEPPER_3_STEPS_IN_HAS_OUT 0
#define HPS_0_STEPPER_3_STEPS_IN_HAS_TRI 0
#define HPS_0_STEPPER_3_STEPS_IN_IRQ_TYPE NONE
#define HPS_0_STEPPER_3_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_4_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_STEPPER_4_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_STEPPER_4_SPEED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_STEPPER_4_SPEED_COMPONENT_NAME stepper_4_speed
#define HPS_0_STEPPER_4_SPEED_BASE 0x50c0
#define HPS_0_STEPPER_4_SPEED_SPAN 16
#define HPS_0_STEPPER_4_SPEED_END 0x50cf
#define HPS_0_STEPPER_4_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_STEPPER_4_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_STEPPER_4_SPEED_CAPTURE 0
#define HPS_0_STEPPER_4_SPEED_DATA_WIDTH 32
#define HPS_0_STEPPER_4_SPEED_DO_TEST_BENCH_WIRING 0
#define HPS_0_STEPPER_4_SPEED_DRIVEN_SIM_VALUE 0
#define HPS_0_STEPPER_4_SPEED_EDGE_TYPE NONE
#define HPS_0_STEPPER_4_SPEED_FREQ 50000000
#define HPS_0_STEPPER_4_SPEED_HAS_IN 0
#define HPS_0_STEPPER_4_SPEED_HAS_OUT 1
#define HPS_0_STEPPER_4_SPEED_HAS_TRI 0
#define HPS_0_STEPPER_4_SPEED_IRQ_TYPE NONE
#define HPS_0_STEPPER_4_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_4_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_STEPPER_4_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_STEPPER_4_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_STEPPER_4_STEPS_IN_COMPONENT_NAME stepper_4_steps_in
#define HPS_0_STEPPER_4_STEPS_IN_BASE 0x50e0
#define HPS_0_STEPPER_4_STEPS_IN_SPAN 16
#define HPS_0_STEPPER_4_STEPS_IN_END 0x50ef
#define HPS_0_STEPPER_4_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_STEPPER_4_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_STEPPER_4_STEPS_IN_CAPTURE 0
#define HPS_0_STEPPER_4_STEPS_IN_DATA_WIDTH 32
#define HPS_0_STEPPER_4_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_STEPPER_4_STEPS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_STEPPER_4_STEPS_IN_EDGE_TYPE NONE
#define HPS_0_STEPPER_4_STEPS_IN_FREQ 50000000
#define HPS_0_STEPPER_4_STEPS_IN_HAS_IN 1
#define HPS_0_STEPPER_4_STEPS_IN_HAS_OUT 0
#define HPS_0_STEPPER_4_STEPS_IN_HAS_TRI 0
#define HPS_0_STEPPER_4_STEPS_IN_IRQ_TYPE NONE
#define HPS_0_STEPPER_4_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_1_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_STEPPER_1_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_STEPPER_1_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_STEPPER_1_STEPS_OUT_COMPONENT_NAME stepper_1_steps_out
#define HPS_0_STEPPER_1_STEPS_OUT_BASE 0x5100
#define HPS_0_STEPPER_1_STEPS_OUT_SPAN 16
#define HPS_0_STEPPER_1_STEPS_OUT_END 0x510f
#define HPS_0_STEPPER_1_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_STEPPER_1_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_STEPPER_1_STEPS_OUT_CAPTURE 0
#define HPS_0_STEPPER_1_STEPS_OUT_DATA_WIDTH 32
#define HPS_0_STEPPER_1_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_STEPPER_1_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_STEPPER_1_STEPS_OUT_EDGE_TYPE NONE
#define HPS_0_STEPPER_1_STEPS_OUT_FREQ 50000000
#define HPS_0_STEPPER_1_STEPS_OUT_HAS_IN 0
#define HPS_0_STEPPER_1_STEPS_OUT_HAS_OUT 1
#define HPS_0_STEPPER_1_STEPS_OUT_HAS_TRI 0
#define HPS_0_STEPPER_1_STEPS_OUT_IRQ_TYPE NONE
#define HPS_0_STEPPER_1_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'stepper_2_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_STEPPER_2_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_STEPPER_2_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_STEPPER_2_STEPS_OUT_COMPONENT_NAME stepper_2_steps_out
#define HPS_0_STEPPER_2_STEPS_OUT_BASE 0x5120
#define HPS_0_STEPPER_2_STEPS_OUT_SPAN 16
#define HPS_0_STEPPER_2_STEPS_OUT_END 0x512f
#define HPS_0_STEPPER_2_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_STEPPER_2_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_STEPPER_2_STEPS_OUT_CAPTURE 0
#define HPS_0_STEPPER_2_STEPS_OUT_DATA_WIDTH 32
#define HPS_0_STEPPER_2_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_STEPPER_2_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_STEPPER_2_STEPS_OUT_EDGE_TYPE NONE
#define HPS_0_STEPPER_2_STEPS_OUT_FREQ 50000000
#define HPS_0_STEPPER_2_STEPS_OUT_HAS_IN 0
#define HPS_0_STEPPER_2_STEPS_OUT_HAS_OUT 1
#define HPS_0_STEPPER_2_STEPS_OUT_HAS_TRI 0
#define HPS_0_STEPPER_2_STEPS_OUT_IRQ_TYPE NONE
#define HPS_0_STEPPER_2_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'stepper_3_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_STEPPER_3_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_STEPPER_3_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_STEPPER_3_STEPS_OUT_COMPONENT_NAME stepper_3_steps_out
#define HPS_0_STEPPER_3_STEPS_OUT_BASE 0x5140
#define HPS_0_STEPPER_3_STEPS_OUT_SPAN 16
#define HPS_0_STEPPER_3_STEPS_OUT_END 0x514f
#define HPS_0_STEPPER_3_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_STEPPER_3_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_STEPPER_3_STEPS_OUT_CAPTURE 0
#define HPS_0_STEPPER_3_STEPS_OUT_DATA_WIDTH 32
#define HPS_0_STEPPER_3_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_STEPPER_3_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_STEPPER_3_STEPS_OUT_EDGE_TYPE NONE
#define HPS_0_STEPPER_3_STEPS_OUT_FREQ 50000000
#define HPS_0_STEPPER_3_STEPS_OUT_HAS_IN 0
#define HPS_0_STEPPER_3_STEPS_OUT_HAS_OUT 1
#define HPS_0_STEPPER_3_STEPS_OUT_HAS_TRI 0
#define HPS_0_STEPPER_3_STEPS_OUT_IRQ_TYPE NONE
#define HPS_0_STEPPER_3_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'stepper_4_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_STEPPER_4_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_STEPPER_4_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_STEPPER_4_STEPS_OUT_COMPONENT_NAME stepper_4_steps_out
#define HPS_0_STEPPER_4_STEPS_OUT_BASE 0x5160
#define HPS_0_STEPPER_4_STEPS_OUT_SPAN 16
#define HPS_0_STEPPER_4_STEPS_OUT_END 0x516f
#define HPS_0_STEPPER_4_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_STEPPER_4_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_STEPPER_4_STEPS_OUT_CAPTURE 0
#define HPS_0_STEPPER_4_STEPS_OUT_DATA_WIDTH 32
#define HPS_0_STEPPER_4_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_STEPPER_4_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_STEPPER_4_STEPS_OUT_EDGE_TYPE NONE
#define HPS_0_STEPPER_4_STEPS_OUT_FREQ 50000000
#define HPS_0_STEPPER_4_STEPS_OUT_HAS_IN 0
#define HPS_0_STEPPER_4_STEPS_OUT_HAS_OUT 1
#define HPS_0_STEPPER_4_STEPS_OUT_HAS_TRI 0
#define HPS_0_STEPPER_4_STEPS_OUT_IRQ_TYPE NONE
#define HPS_0_STEPPER_4_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'endstops', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_ENDSTOPS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ENDSTOPS_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ENDSTOPS_COMPONENT_NAME endstops
#define HPS_0_ENDSTOPS_BASE 0x5200
#define HPS_0_ENDSTOPS_SPAN 16
#define HPS_0_ENDSTOPS_END 0x520f
#define HPS_0_ENDSTOPS_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ENDSTOPS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ENDSTOPS_CAPTURE 0
#define HPS_0_ENDSTOPS_DATA_WIDTH 6
#define HPS_0_ENDSTOPS_DO_TEST_BENCH_WIRING 0
#define HPS_0_ENDSTOPS_DRIVEN_SIM_VALUE 0
#define HPS_0_ENDSTOPS_EDGE_TYPE NONE
#define HPS_0_ENDSTOPS_FREQ 50000000
#define HPS_0_ENDSTOPS_HAS_IN 1
#define HPS_0_ENDSTOPS_HAS_OUT 0
#define HPS_0_ENDSTOPS_HAS_TRI 0
#define HPS_0_ENDSTOPS_IRQ_TYPE NONE
#define HPS_0_ENDSTOPS_RESET_VALUE 0

/*
 * Macros for device 'temp_bed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_TEMP_BED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_TEMP_BED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_TEMP_BED_COMPONENT_NAME temp_bed
#define HPS_0_TEMP_BED_BASE 0x6000
#define HPS_0_TEMP_BED_SPAN 16
#define HPS_0_TEMP_BED_END 0x600f
#define HPS_0_TEMP_BED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_TEMP_BED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_TEMP_BED_CAPTURE 0
#define HPS_0_TEMP_BED_DATA_WIDTH 12
#define HPS_0_TEMP_BED_DO_TEST_BENCH_WIRING 0
#define HPS_0_TEMP_BED_DRIVEN_SIM_VALUE 0
#define HPS_0_TEMP_BED_EDGE_TYPE NONE
#define HPS_0_TEMP_BED_FREQ 50000000
#define HPS_0_TEMP_BED_HAS_IN 1
#define HPS_0_TEMP_BED_HAS_OUT 0
#define HPS_0_TEMP_BED_HAS_TRI 0
#define HPS_0_TEMP_BED_IRQ_TYPE NONE
#define HPS_0_TEMP_BED_RESET_VALUE 0

/*
 * Macros for device 'temp0', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_TEMP0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_TEMP0_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_TEMP0_COMPONENT_NAME temp0
#define HPS_0_TEMP0_BASE 0x6020
#define HPS_0_TEMP0_SPAN 16
#define HPS_0_TEMP0_END 0x602f
#define HPS_0_TEMP0_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_TEMP0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_TEMP0_CAPTURE 0
#define HPS_0_TEMP0_DATA_WIDTH 12
#define HPS_0_TEMP0_DO_TEST_BENCH_WIRING 0
#define HPS_0_TEMP0_DRIVEN_SIM_VALUE 0
#define HPS_0_TEMP0_EDGE_TYPE NONE
#define HPS_0_TEMP0_FREQ 50000000
#define HPS_0_TEMP0_HAS_IN 1
#define HPS_0_TEMP0_HAS_OUT 0
#define HPS_0_TEMP0_HAS_TRI 0
#define HPS_0_TEMP0_IRQ_TYPE NONE
#define HPS_0_TEMP0_RESET_VALUE 0

/*
 * Macros for device 'temp1', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_TEMP1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_TEMP1_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_TEMP1_COMPONENT_NAME temp1
#define HPS_0_TEMP1_BASE 0x6040
#define HPS_0_TEMP1_SPAN 16
#define HPS_0_TEMP1_END 0x604f
#define HPS_0_TEMP1_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_TEMP1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_TEMP1_CAPTURE 0
#define HPS_0_TEMP1_DATA_WIDTH 12
#define HPS_0_TEMP1_DO_TEST_BENCH_WIRING 0
#define HPS_0_TEMP1_DRIVEN_SIM_VALUE 0
#define HPS_0_TEMP1_EDGE_TYPE NONE
#define HPS_0_TEMP1_FREQ 50000000
#define HPS_0_TEMP1_HAS_IN 1
#define HPS_0_TEMP1_HAS_OUT 0
#define HPS_0_TEMP1_HAS_TRI 0
#define HPS_0_TEMP1_IRQ_TYPE NONE
#define HPS_0_TEMP1_RESET_VALUE 0

/*
 * Macros for device 'temp_bed_bottom', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_TEMP_BED_BOTTOM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_TEMP_BED_BOTTOM_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_TEMP_BED_BOTTOM_COMPONENT_NAME temp_bed_bottom
#define HPS_0_TEMP_BED_BOTTOM_BASE 0x6060
#define HPS_0_TEMP_BED_BOTTOM_SPAN 16
#define HPS_0_TEMP_BED_BOTTOM_END 0x606f
#define HPS_0_TEMP_BED_BOTTOM_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_TEMP_BED_BOTTOM_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_TEMP_BED_BOTTOM_CAPTURE 0
#define HPS_0_TEMP_BED_BOTTOM_DATA_WIDTH 12
#define HPS_0_TEMP_BED_BOTTOM_DO_TEST_BENCH_WIRING 0
#define HPS_0_TEMP_BED_BOTTOM_DRIVEN_SIM_VALUE 0
#define HPS_0_TEMP_BED_BOTTOM_EDGE_TYPE NONE
#define HPS_0_TEMP_BED_BOTTOM_FREQ 50000000
#define HPS_0_TEMP_BED_BOTTOM_HAS_IN 0
#define HPS_0_TEMP_BED_BOTTOM_HAS_OUT 1
#define HPS_0_TEMP_BED_BOTTOM_HAS_TRI 0
#define HPS_0_TEMP_BED_BOTTOM_IRQ_TYPE NONE
#define HPS_0_TEMP_BED_BOTTOM_RESET_VALUE 0

/*
 * Macros for device 'temp_bed_upper', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_TEMP_BED_UPPER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_TEMP_BED_UPPER_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_TEMP_BED_UPPER_COMPONENT_NAME temp_bed_upper
#define HPS_0_TEMP_BED_UPPER_BASE 0x6080
#define HPS_0_TEMP_BED_UPPER_SPAN 16
#define HPS_0_TEMP_BED_UPPER_END 0x608f
#define HPS_0_TEMP_BED_UPPER_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_TEMP_BED_UPPER_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_TEMP_BED_UPPER_CAPTURE 0
#define HPS_0_TEMP_BED_UPPER_DATA_WIDTH 12
#define HPS_0_TEMP_BED_UPPER_DO_TEST_BENCH_WIRING 0
#define HPS_0_TEMP_BED_UPPER_DRIVEN_SIM_VALUE 0
#define HPS_0_TEMP_BED_UPPER_EDGE_TYPE NONE
#define HPS_0_TEMP_BED_UPPER_FREQ 50000000
#define HPS_0_TEMP_BED_UPPER_HAS_IN 0
#define HPS_0_TEMP_BED_UPPER_HAS_OUT 1
#define HPS_0_TEMP_BED_UPPER_HAS_TRI 0
#define HPS_0_TEMP_BED_UPPER_IRQ_TYPE NONE
#define HPS_0_TEMP_BED_UPPER_RESET_VALUE 0

/*
 * Macros for device 'temp_e1_bottom', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_TEMP_E1_BOTTOM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_TEMP_E1_BOTTOM_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_TEMP_E1_BOTTOM_COMPONENT_NAME temp_e1_bottom
#define HPS_0_TEMP_E1_BOTTOM_BASE 0x60a0
#define HPS_0_TEMP_E1_BOTTOM_SPAN 16
#define HPS_0_TEMP_E1_BOTTOM_END 0x60af
#define HPS_0_TEMP_E1_BOTTOM_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_TEMP_E1_BOTTOM_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_TEMP_E1_BOTTOM_CAPTURE 0
#define HPS_0_TEMP_E1_BOTTOM_DATA_WIDTH 12
#define HPS_0_TEMP_E1_BOTTOM_DO_TEST_BENCH_WIRING 0
#define HPS_0_TEMP_E1_BOTTOM_DRIVEN_SIM_VALUE 0
#define HPS_0_TEMP_E1_BOTTOM_EDGE_TYPE NONE
#define HPS_0_TEMP_E1_BOTTOM_FREQ 50000000
#define HPS_0_TEMP_E1_BOTTOM_HAS_IN 0
#define HPS_0_TEMP_E1_BOTTOM_HAS_OUT 1
#define HPS_0_TEMP_E1_BOTTOM_HAS_TRI 0
#define HPS_0_TEMP_E1_BOTTOM_IRQ_TYPE NONE
#define HPS_0_TEMP_E1_BOTTOM_RESET_VALUE 0

/*
 * Macros for device 'temp_e1_upper', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_TEMP_E1_UPPER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_TEMP_E1_UPPER_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_TEMP_E1_UPPER_COMPONENT_NAME temp_e1_upper
#define HPS_0_TEMP_E1_UPPER_BASE 0x60c0
#define HPS_0_TEMP_E1_UPPER_SPAN 16
#define HPS_0_TEMP_E1_UPPER_END 0x60cf
#define HPS_0_TEMP_E1_UPPER_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_TEMP_E1_UPPER_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_TEMP_E1_UPPER_CAPTURE 0
#define HPS_0_TEMP_E1_UPPER_DATA_WIDTH 12
#define HPS_0_TEMP_E1_UPPER_DO_TEST_BENCH_WIRING 0
#define HPS_0_TEMP_E1_UPPER_DRIVEN_SIM_VALUE 0
#define HPS_0_TEMP_E1_UPPER_EDGE_TYPE NONE
#define HPS_0_TEMP_E1_UPPER_FREQ 50000000
#define HPS_0_TEMP_E1_UPPER_HAS_IN 0
#define HPS_0_TEMP_E1_UPPER_HAS_OUT 1
#define HPS_0_TEMP_E1_UPPER_HAS_TRI 0
#define HPS_0_TEMP_E1_UPPER_IRQ_TYPE NONE
#define HPS_0_TEMP_E1_UPPER_RESET_VALUE 0

/*
 * Macros for device 'ILC', class 'interrupt_latency_counter'
 * Path to the device is from the master group 'hps_0'.
 * The macros are prefixed with 'HPS_0_ILC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ILC_COMPONENT_TYPE interrupt_latency_counter
#define HPS_0_ILC_COMPONENT_NAME ILC
#define HPS_0_ILC_BASE 0x30000
#define HPS_0_ILC_SPAN 256
#define HPS_0_ILC_END 0x300ff

/*
 * Macros for device 'hps_0_axi_sdram', class 'axi_sdram'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_AXI_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_COMPONENT_TYPE axi_sdram
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_COMPONENT_NAME hps_0_axi_sdram
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_BASE 0x0
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_SPAN 0x80000000
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_END 0x7fffffff
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_SIZE_MULTIPLE 1
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_SIZE_VALUE 1<<31
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_WRITABLE 1
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_HEX 0
#define HPS_0_BRIDGES_HPS_0_AXI_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 31

/*
 * Macros for device 'sysid_qsys', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_SYSID_QSYS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_SYSID_QSYS_COMPONENT_TYPE altera_avalon_sysid_qsys
#define HPS_0_BRIDGES_SYSID_QSYS_COMPONENT_NAME sysid_qsys
#define HPS_0_BRIDGES_SYSID_QSYS_BASE 0x1000
#define HPS_0_BRIDGES_SYSID_QSYS_SPAN 8
#define HPS_0_BRIDGES_SYSID_QSYS_END 0x1007
#define HPS_0_BRIDGES_SYSID_QSYS_ID 4294906626
#define HPS_0_BRIDGES_SYSID_QSYS_TIMESTAMP 1553717928

/*
 * Macros for device 'jtag_uart', class 'altera_avalon_jtag_uart'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_JTAG_UART_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_JTAG_UART_COMPONENT_TYPE altera_avalon_jtag_uart
#define HPS_0_BRIDGES_JTAG_UART_COMPONENT_NAME jtag_uart
#define HPS_0_BRIDGES_JTAG_UART_BASE 0x2000
#define HPS_0_BRIDGES_JTAG_UART_SPAN 8
#define HPS_0_BRIDGES_JTAG_UART_END 0x2007
#define HPS_0_BRIDGES_JTAG_UART_READ_DEPTH 64
#define HPS_0_BRIDGES_JTAG_UART_READ_THRESHOLD 8
#define HPS_0_BRIDGES_JTAG_UART_WRITE_DEPTH 64
#define HPS_0_BRIDGES_JTAG_UART_WRITE_THRESHOLD 8

/*
 * Macros for device 'button_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_BUTTON_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_BUTTON_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_BUTTON_PIO_COMPONENT_NAME button_pio
#define HPS_0_BRIDGES_BUTTON_PIO_BASE 0x3000
#define HPS_0_BRIDGES_BUTTON_PIO_SPAN 16
#define HPS_0_BRIDGES_BUTTON_PIO_END 0x300f
#define HPS_0_BRIDGES_BUTTON_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define HPS_0_BRIDGES_BUTTON_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_BUTTON_PIO_CAPTURE 1
#define HPS_0_BRIDGES_BUTTON_PIO_DATA_WIDTH 2
#define HPS_0_BRIDGES_BUTTON_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_BUTTON_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_BUTTON_PIO_EDGE_TYPE FALLING
#define HPS_0_BRIDGES_BUTTON_PIO_FREQ 50000000
#define HPS_0_BRIDGES_BUTTON_PIO_HAS_IN 1
#define HPS_0_BRIDGES_BUTTON_PIO_HAS_OUT 0
#define HPS_0_BRIDGES_BUTTON_PIO_HAS_TRI 0
#define HPS_0_BRIDGES_BUTTON_PIO_IRQ_TYPE EDGE
#define HPS_0_BRIDGES_BUTTON_PIO_RESET_VALUE 0

/*
 * Macros for device 'led_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_LED_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_LED_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_LED_PIO_COMPONENT_NAME led_pio
#define HPS_0_BRIDGES_LED_PIO_BASE 0x3020
#define HPS_0_BRIDGES_LED_PIO_SPAN 16
#define HPS_0_BRIDGES_LED_PIO_END 0x302f
#define HPS_0_BRIDGES_LED_PIO_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_LED_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_LED_PIO_CAPTURE 0
#define HPS_0_BRIDGES_LED_PIO_DATA_WIDTH 7
#define HPS_0_BRIDGES_LED_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_LED_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_LED_PIO_EDGE_TYPE NONE
#define HPS_0_BRIDGES_LED_PIO_FREQ 50000000
#define HPS_0_BRIDGES_LED_PIO_HAS_IN 0
#define HPS_0_BRIDGES_LED_PIO_HAS_OUT 1
#define HPS_0_BRIDGES_LED_PIO_HAS_TRI 0
#define HPS_0_BRIDGES_LED_PIO_IRQ_TYPE NONE
#define HPS_0_BRIDGES_LED_PIO_RESET_VALUE 127

/*
 * Macros for device 'dipsw_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_DIPSW_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_DIPSW_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_DIPSW_PIO_COMPONENT_NAME dipsw_pio
#define HPS_0_BRIDGES_DIPSW_PIO_BASE 0x3040
#define HPS_0_BRIDGES_DIPSW_PIO_SPAN 16
#define HPS_0_BRIDGES_DIPSW_PIO_END 0x304f
#define HPS_0_BRIDGES_DIPSW_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define HPS_0_BRIDGES_DIPSW_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_DIPSW_PIO_CAPTURE 1
#define HPS_0_BRIDGES_DIPSW_PIO_DATA_WIDTH 4
#define HPS_0_BRIDGES_DIPSW_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_DIPSW_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_DIPSW_PIO_EDGE_TYPE ANY
#define HPS_0_BRIDGES_DIPSW_PIO_FREQ 50000000
#define HPS_0_BRIDGES_DIPSW_PIO_HAS_IN 1
#define HPS_0_BRIDGES_DIPSW_PIO_HAS_OUT 0
#define HPS_0_BRIDGES_DIPSW_PIO_HAS_TRI 0
#define HPS_0_BRIDGES_DIPSW_PIO_IRQ_TYPE EDGE
#define HPS_0_BRIDGES_DIPSW_PIO_RESET_VALUE 0

/*
 * Macros for device 'flags_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_FLAGS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_FLAGS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_FLAGS_IN_COMPONENT_NAME flags_in
#define HPS_0_BRIDGES_FLAGS_IN_BASE 0x4000
#define HPS_0_BRIDGES_FLAGS_IN_SPAN 16
#define HPS_0_BRIDGES_FLAGS_IN_END 0x400f
#define HPS_0_BRIDGES_FLAGS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_FLAGS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_FLAGS_IN_CAPTURE 0
#define HPS_0_BRIDGES_FLAGS_IN_DATA_WIDTH 32
#define HPS_0_BRIDGES_FLAGS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_FLAGS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_FLAGS_IN_EDGE_TYPE NONE
#define HPS_0_BRIDGES_FLAGS_IN_FREQ 50000000
#define HPS_0_BRIDGES_FLAGS_IN_HAS_IN 1
#define HPS_0_BRIDGES_FLAGS_IN_HAS_OUT 0
#define HPS_0_BRIDGES_FLAGS_IN_HAS_TRI 0
#define HPS_0_BRIDGES_FLAGS_IN_IRQ_TYPE NONE
#define HPS_0_BRIDGES_FLAGS_IN_RESET_VALUE 0

/*
 * Macros for device 'flags_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_FLAGS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_FLAGS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_FLAGS_OUT_COMPONENT_NAME flags_out
#define HPS_0_BRIDGES_FLAGS_OUT_BASE 0x4020
#define HPS_0_BRIDGES_FLAGS_OUT_SPAN 16
#define HPS_0_BRIDGES_FLAGS_OUT_END 0x402f
#define HPS_0_BRIDGES_FLAGS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_FLAGS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_FLAGS_OUT_CAPTURE 0
#define HPS_0_BRIDGES_FLAGS_OUT_DATA_WIDTH 32
#define HPS_0_BRIDGES_FLAGS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_FLAGS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_FLAGS_OUT_EDGE_TYPE NONE
#define HPS_0_BRIDGES_FLAGS_OUT_FREQ 50000000
#define HPS_0_BRIDGES_FLAGS_OUT_HAS_IN 0
#define HPS_0_BRIDGES_FLAGS_OUT_HAS_OUT 1
#define HPS_0_BRIDGES_FLAGS_OUT_HAS_TRI 0
#define HPS_0_BRIDGES_FLAGS_OUT_IRQ_TYPE NONE
#define HPS_0_BRIDGES_FLAGS_OUT_RESET_VALUE 0

/*
 * Macros for device 'configuration_1', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_CONFIGURATION_1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_CONFIGURATION_1_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_CONFIGURATION_1_COMPONENT_NAME configuration_1
#define HPS_0_BRIDGES_CONFIGURATION_1_BASE 0x4040
#define HPS_0_BRIDGES_CONFIGURATION_1_SPAN 16
#define HPS_0_BRIDGES_CONFIGURATION_1_END 0x404f
#define HPS_0_BRIDGES_CONFIGURATION_1_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_CONFIGURATION_1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_CONFIGURATION_1_CAPTURE 0
#define HPS_0_BRIDGES_CONFIGURATION_1_DATA_WIDTH 32
#define HPS_0_BRIDGES_CONFIGURATION_1_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_CONFIGURATION_1_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_CONFIGURATION_1_EDGE_TYPE NONE
#define HPS_0_BRIDGES_CONFIGURATION_1_FREQ 50000000
#define HPS_0_BRIDGES_CONFIGURATION_1_HAS_IN 0
#define HPS_0_BRIDGES_CONFIGURATION_1_HAS_OUT 1
#define HPS_0_BRIDGES_CONFIGURATION_1_HAS_TRI 0
#define HPS_0_BRIDGES_CONFIGURATION_1_IRQ_TYPE NONE
#define HPS_0_BRIDGES_CONFIGURATION_1_RESET_VALUE 0

/*
 * Macros for device 'fans', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_FANS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_FANS_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_FANS_COMPONENT_NAME fans
#define HPS_0_BRIDGES_FANS_BASE 0x40a0
#define HPS_0_BRIDGES_FANS_SPAN 16
#define HPS_0_BRIDGES_FANS_END 0x40af
#define HPS_0_BRIDGES_FANS_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_FANS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_FANS_CAPTURE 0
#define HPS_0_BRIDGES_FANS_DATA_WIDTH 2
#define HPS_0_BRIDGES_FANS_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_FANS_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_FANS_EDGE_TYPE NONE
#define HPS_0_BRIDGES_FANS_FREQ 50000000
#define HPS_0_BRIDGES_FANS_HAS_IN 0
#define HPS_0_BRIDGES_FANS_HAS_OUT 1
#define HPS_0_BRIDGES_FANS_HAS_TRI 0
#define HPS_0_BRIDGES_FANS_IRQ_TYPE NONE
#define HPS_0_BRIDGES_FANS_RESET_VALUE 0

/*
 * Macros for device 'stepper_1_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_STEPPER_1_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_STEPPER_1_SPEED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_STEPPER_1_SPEED_COMPONENT_NAME stepper_1_speed
#define HPS_0_BRIDGES_STEPPER_1_SPEED_BASE 0x5000
#define HPS_0_BRIDGES_STEPPER_1_SPEED_SPAN 16
#define HPS_0_BRIDGES_STEPPER_1_SPEED_END 0x500f
#define HPS_0_BRIDGES_STEPPER_1_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_1_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_1_SPEED_CAPTURE 0
#define HPS_0_BRIDGES_STEPPER_1_SPEED_DATA_WIDTH 32
#define HPS_0_BRIDGES_STEPPER_1_SPEED_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_STEPPER_1_SPEED_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_STEPPER_1_SPEED_EDGE_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_1_SPEED_FREQ 50000000
#define HPS_0_BRIDGES_STEPPER_1_SPEED_HAS_IN 0
#define HPS_0_BRIDGES_STEPPER_1_SPEED_HAS_OUT 1
#define HPS_0_BRIDGES_STEPPER_1_SPEED_HAS_TRI 0
#define HPS_0_BRIDGES_STEPPER_1_SPEED_IRQ_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_1_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_1_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_STEPPER_1_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_STEPPER_1_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_STEPPER_1_STEPS_IN_COMPONENT_NAME stepper_1_steps_in
#define HPS_0_BRIDGES_STEPPER_1_STEPS_IN_BASE 0x5020
#define HPS_0_BRIDGES_STEPPER_1_STEPS_IN_SPAN 16
#define HPS_0_BRIDGES_STEPPER_1_STEPS_IN_END 0x502f
#define HPS_0_BRIDGES_STEPPER_1_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_1_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_1_STEPS_IN_CAPTURE 0
#define HPS_0_BRIDGES_STEPPER_1_STEPS_IN_DATA_WIDTH 32
#define HPS_0_BRIDGES_STEPPER_1_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_STEPPER_1_STEPS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_STEPPER_1_STEPS_IN_EDGE_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_1_STEPS_IN_FREQ 50000000
#define HPS_0_BRIDGES_STEPPER_1_STEPS_IN_HAS_IN 1
#define HPS_0_BRIDGES_STEPPER_1_STEPS_IN_HAS_OUT 0
#define HPS_0_BRIDGES_STEPPER_1_STEPS_IN_HAS_TRI 0
#define HPS_0_BRIDGES_STEPPER_1_STEPS_IN_IRQ_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_1_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_2_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_STEPPER_2_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_STEPPER_2_SPEED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_STEPPER_2_SPEED_COMPONENT_NAME stepper_2_speed
#define HPS_0_BRIDGES_STEPPER_2_SPEED_BASE 0x5040
#define HPS_0_BRIDGES_STEPPER_2_SPEED_SPAN 16
#define HPS_0_BRIDGES_STEPPER_2_SPEED_END 0x504f
#define HPS_0_BRIDGES_STEPPER_2_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_2_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_2_SPEED_CAPTURE 0
#define HPS_0_BRIDGES_STEPPER_2_SPEED_DATA_WIDTH 32
#define HPS_0_BRIDGES_STEPPER_2_SPEED_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_STEPPER_2_SPEED_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_STEPPER_2_SPEED_EDGE_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_2_SPEED_FREQ 50000000
#define HPS_0_BRIDGES_STEPPER_2_SPEED_HAS_IN 0
#define HPS_0_BRIDGES_STEPPER_2_SPEED_HAS_OUT 1
#define HPS_0_BRIDGES_STEPPER_2_SPEED_HAS_TRI 0
#define HPS_0_BRIDGES_STEPPER_2_SPEED_IRQ_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_2_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_2_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_STEPPER_2_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_STEPPER_2_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_STEPPER_2_STEPS_IN_COMPONENT_NAME stepper_2_steps_in
#define HPS_0_BRIDGES_STEPPER_2_STEPS_IN_BASE 0x5060
#define HPS_0_BRIDGES_STEPPER_2_STEPS_IN_SPAN 16
#define HPS_0_BRIDGES_STEPPER_2_STEPS_IN_END 0x506f
#define HPS_0_BRIDGES_STEPPER_2_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_2_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_2_STEPS_IN_CAPTURE 0
#define HPS_0_BRIDGES_STEPPER_2_STEPS_IN_DATA_WIDTH 32
#define HPS_0_BRIDGES_STEPPER_2_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_STEPPER_2_STEPS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_STEPPER_2_STEPS_IN_EDGE_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_2_STEPS_IN_FREQ 50000000
#define HPS_0_BRIDGES_STEPPER_2_STEPS_IN_HAS_IN 1
#define HPS_0_BRIDGES_STEPPER_2_STEPS_IN_HAS_OUT 0
#define HPS_0_BRIDGES_STEPPER_2_STEPS_IN_HAS_TRI 0
#define HPS_0_BRIDGES_STEPPER_2_STEPS_IN_IRQ_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_2_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_3_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_STEPPER_3_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_STEPPER_3_SPEED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_STEPPER_3_SPEED_COMPONENT_NAME stepper_3_speed
#define HPS_0_BRIDGES_STEPPER_3_SPEED_BASE 0x5080
#define HPS_0_BRIDGES_STEPPER_3_SPEED_SPAN 16
#define HPS_0_BRIDGES_STEPPER_3_SPEED_END 0x508f
#define HPS_0_BRIDGES_STEPPER_3_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_3_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_3_SPEED_CAPTURE 0
#define HPS_0_BRIDGES_STEPPER_3_SPEED_DATA_WIDTH 32
#define HPS_0_BRIDGES_STEPPER_3_SPEED_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_STEPPER_3_SPEED_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_STEPPER_3_SPEED_EDGE_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_3_SPEED_FREQ 50000000
#define HPS_0_BRIDGES_STEPPER_3_SPEED_HAS_IN 0
#define HPS_0_BRIDGES_STEPPER_3_SPEED_HAS_OUT 1
#define HPS_0_BRIDGES_STEPPER_3_SPEED_HAS_TRI 0
#define HPS_0_BRIDGES_STEPPER_3_SPEED_IRQ_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_3_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_3_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_STEPPER_3_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_STEPPER_3_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_STEPPER_3_STEPS_IN_COMPONENT_NAME stepper_3_steps_in
#define HPS_0_BRIDGES_STEPPER_3_STEPS_IN_BASE 0x50a0
#define HPS_0_BRIDGES_STEPPER_3_STEPS_IN_SPAN 16
#define HPS_0_BRIDGES_STEPPER_3_STEPS_IN_END 0x50af
#define HPS_0_BRIDGES_STEPPER_3_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_3_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_3_STEPS_IN_CAPTURE 0
#define HPS_0_BRIDGES_STEPPER_3_STEPS_IN_DATA_WIDTH 32
#define HPS_0_BRIDGES_STEPPER_3_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_STEPPER_3_STEPS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_STEPPER_3_STEPS_IN_EDGE_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_3_STEPS_IN_FREQ 50000000
#define HPS_0_BRIDGES_STEPPER_3_STEPS_IN_HAS_IN 1
#define HPS_0_BRIDGES_STEPPER_3_STEPS_IN_HAS_OUT 0
#define HPS_0_BRIDGES_STEPPER_3_STEPS_IN_HAS_TRI 0
#define HPS_0_BRIDGES_STEPPER_3_STEPS_IN_IRQ_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_3_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_4_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_STEPPER_4_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_STEPPER_4_SPEED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_STEPPER_4_SPEED_COMPONENT_NAME stepper_4_speed
#define HPS_0_BRIDGES_STEPPER_4_SPEED_BASE 0x50c0
#define HPS_0_BRIDGES_STEPPER_4_SPEED_SPAN 16
#define HPS_0_BRIDGES_STEPPER_4_SPEED_END 0x50cf
#define HPS_0_BRIDGES_STEPPER_4_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_4_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_4_SPEED_CAPTURE 0
#define HPS_0_BRIDGES_STEPPER_4_SPEED_DATA_WIDTH 32
#define HPS_0_BRIDGES_STEPPER_4_SPEED_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_STEPPER_4_SPEED_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_STEPPER_4_SPEED_EDGE_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_4_SPEED_FREQ 50000000
#define HPS_0_BRIDGES_STEPPER_4_SPEED_HAS_IN 0
#define HPS_0_BRIDGES_STEPPER_4_SPEED_HAS_OUT 1
#define HPS_0_BRIDGES_STEPPER_4_SPEED_HAS_TRI 0
#define HPS_0_BRIDGES_STEPPER_4_SPEED_IRQ_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_4_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_4_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_STEPPER_4_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_STEPPER_4_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_STEPPER_4_STEPS_IN_COMPONENT_NAME stepper_4_steps_in
#define HPS_0_BRIDGES_STEPPER_4_STEPS_IN_BASE 0x50e0
#define HPS_0_BRIDGES_STEPPER_4_STEPS_IN_SPAN 16
#define HPS_0_BRIDGES_STEPPER_4_STEPS_IN_END 0x50ef
#define HPS_0_BRIDGES_STEPPER_4_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_4_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_4_STEPS_IN_CAPTURE 0
#define HPS_0_BRIDGES_STEPPER_4_STEPS_IN_DATA_WIDTH 32
#define HPS_0_BRIDGES_STEPPER_4_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_STEPPER_4_STEPS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_STEPPER_4_STEPS_IN_EDGE_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_4_STEPS_IN_FREQ 50000000
#define HPS_0_BRIDGES_STEPPER_4_STEPS_IN_HAS_IN 1
#define HPS_0_BRIDGES_STEPPER_4_STEPS_IN_HAS_OUT 0
#define HPS_0_BRIDGES_STEPPER_4_STEPS_IN_HAS_TRI 0
#define HPS_0_BRIDGES_STEPPER_4_STEPS_IN_IRQ_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_4_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_1_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_COMPONENT_NAME stepper_1_steps_out
#define HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_BASE 0x5100
#define HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_SPAN 16
#define HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_END 0x510f
#define HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_CAPTURE 0
#define HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_DATA_WIDTH 32
#define HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_EDGE_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_FREQ 50000000
#define HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_HAS_IN 0
#define HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_HAS_OUT 1
#define HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_HAS_TRI 0
#define HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_IRQ_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_1_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'stepper_2_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_COMPONENT_NAME stepper_2_steps_out
#define HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_BASE 0x5120
#define HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_SPAN 16
#define HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_END 0x512f
#define HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_CAPTURE 0
#define HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_DATA_WIDTH 32
#define HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_EDGE_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_FREQ 50000000
#define HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_HAS_IN 0
#define HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_HAS_OUT 1
#define HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_HAS_TRI 0
#define HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_IRQ_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_2_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'stepper_3_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_COMPONENT_NAME stepper_3_steps_out
#define HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_BASE 0x5140
#define HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_SPAN 16
#define HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_END 0x514f
#define HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_CAPTURE 0
#define HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_DATA_WIDTH 32
#define HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_EDGE_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_FREQ 50000000
#define HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_HAS_IN 0
#define HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_HAS_OUT 1
#define HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_HAS_TRI 0
#define HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_IRQ_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_3_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'stepper_4_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_COMPONENT_NAME stepper_4_steps_out
#define HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_BASE 0x5160
#define HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_SPAN 16
#define HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_END 0x516f
#define HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_CAPTURE 0
#define HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_DATA_WIDTH 32
#define HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_EDGE_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_FREQ 50000000
#define HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_HAS_IN 0
#define HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_HAS_OUT 1
#define HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_HAS_TRI 0
#define HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_IRQ_TYPE NONE
#define HPS_0_BRIDGES_STEPPER_4_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'endstops', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_ENDSTOPS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_ENDSTOPS_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_ENDSTOPS_COMPONENT_NAME endstops
#define HPS_0_BRIDGES_ENDSTOPS_BASE 0x5200
#define HPS_0_BRIDGES_ENDSTOPS_SPAN 16
#define HPS_0_BRIDGES_ENDSTOPS_END 0x520f
#define HPS_0_BRIDGES_ENDSTOPS_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_ENDSTOPS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_ENDSTOPS_CAPTURE 0
#define HPS_0_BRIDGES_ENDSTOPS_DATA_WIDTH 6
#define HPS_0_BRIDGES_ENDSTOPS_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_ENDSTOPS_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_ENDSTOPS_EDGE_TYPE NONE
#define HPS_0_BRIDGES_ENDSTOPS_FREQ 50000000
#define HPS_0_BRIDGES_ENDSTOPS_HAS_IN 1
#define HPS_0_BRIDGES_ENDSTOPS_HAS_OUT 0
#define HPS_0_BRIDGES_ENDSTOPS_HAS_TRI 0
#define HPS_0_BRIDGES_ENDSTOPS_IRQ_TYPE NONE
#define HPS_0_BRIDGES_ENDSTOPS_RESET_VALUE 0

/*
 * Macros for device 'temp_bed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_TEMP_BED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_TEMP_BED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_TEMP_BED_COMPONENT_NAME temp_bed
#define HPS_0_BRIDGES_TEMP_BED_BASE 0x6000
#define HPS_0_BRIDGES_TEMP_BED_SPAN 16
#define HPS_0_BRIDGES_TEMP_BED_END 0x600f
#define HPS_0_BRIDGES_TEMP_BED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_TEMP_BED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_TEMP_BED_CAPTURE 0
#define HPS_0_BRIDGES_TEMP_BED_DATA_WIDTH 12
#define HPS_0_BRIDGES_TEMP_BED_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_TEMP_BED_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_TEMP_BED_EDGE_TYPE NONE
#define HPS_0_BRIDGES_TEMP_BED_FREQ 50000000
#define HPS_0_BRIDGES_TEMP_BED_HAS_IN 1
#define HPS_0_BRIDGES_TEMP_BED_HAS_OUT 0
#define HPS_0_BRIDGES_TEMP_BED_HAS_TRI 0
#define HPS_0_BRIDGES_TEMP_BED_IRQ_TYPE NONE
#define HPS_0_BRIDGES_TEMP_BED_RESET_VALUE 0

/*
 * Macros for device 'temp0', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_TEMP0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_TEMP0_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_TEMP0_COMPONENT_NAME temp0
#define HPS_0_BRIDGES_TEMP0_BASE 0x6020
#define HPS_0_BRIDGES_TEMP0_SPAN 16
#define HPS_0_BRIDGES_TEMP0_END 0x602f
#define HPS_0_BRIDGES_TEMP0_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_TEMP0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_TEMP0_CAPTURE 0
#define HPS_0_BRIDGES_TEMP0_DATA_WIDTH 12
#define HPS_0_BRIDGES_TEMP0_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_TEMP0_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_TEMP0_EDGE_TYPE NONE
#define HPS_0_BRIDGES_TEMP0_FREQ 50000000
#define HPS_0_BRIDGES_TEMP0_HAS_IN 1
#define HPS_0_BRIDGES_TEMP0_HAS_OUT 0
#define HPS_0_BRIDGES_TEMP0_HAS_TRI 0
#define HPS_0_BRIDGES_TEMP0_IRQ_TYPE NONE
#define HPS_0_BRIDGES_TEMP0_RESET_VALUE 0

/*
 * Macros for device 'temp1', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_TEMP1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_TEMP1_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_TEMP1_COMPONENT_NAME temp1
#define HPS_0_BRIDGES_TEMP1_BASE 0x6040
#define HPS_0_BRIDGES_TEMP1_SPAN 16
#define HPS_0_BRIDGES_TEMP1_END 0x604f
#define HPS_0_BRIDGES_TEMP1_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_TEMP1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_TEMP1_CAPTURE 0
#define HPS_0_BRIDGES_TEMP1_DATA_WIDTH 12
#define HPS_0_BRIDGES_TEMP1_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_TEMP1_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_TEMP1_EDGE_TYPE NONE
#define HPS_0_BRIDGES_TEMP1_FREQ 50000000
#define HPS_0_BRIDGES_TEMP1_HAS_IN 1
#define HPS_0_BRIDGES_TEMP1_HAS_OUT 0
#define HPS_0_BRIDGES_TEMP1_HAS_TRI 0
#define HPS_0_BRIDGES_TEMP1_IRQ_TYPE NONE
#define HPS_0_BRIDGES_TEMP1_RESET_VALUE 0

/*
 * Macros for device 'temp_bed_bottom', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_TEMP_BED_BOTTOM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_TEMP_BED_BOTTOM_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_TEMP_BED_BOTTOM_COMPONENT_NAME temp_bed_bottom
#define HPS_0_BRIDGES_TEMP_BED_BOTTOM_BASE 0x6060
#define HPS_0_BRIDGES_TEMP_BED_BOTTOM_SPAN 16
#define HPS_0_BRIDGES_TEMP_BED_BOTTOM_END 0x606f
#define HPS_0_BRIDGES_TEMP_BED_BOTTOM_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_TEMP_BED_BOTTOM_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_TEMP_BED_BOTTOM_CAPTURE 0
#define HPS_0_BRIDGES_TEMP_BED_BOTTOM_DATA_WIDTH 12
#define HPS_0_BRIDGES_TEMP_BED_BOTTOM_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_TEMP_BED_BOTTOM_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_TEMP_BED_BOTTOM_EDGE_TYPE NONE
#define HPS_0_BRIDGES_TEMP_BED_BOTTOM_FREQ 50000000
#define HPS_0_BRIDGES_TEMP_BED_BOTTOM_HAS_IN 0
#define HPS_0_BRIDGES_TEMP_BED_BOTTOM_HAS_OUT 1
#define HPS_0_BRIDGES_TEMP_BED_BOTTOM_HAS_TRI 0
#define HPS_0_BRIDGES_TEMP_BED_BOTTOM_IRQ_TYPE NONE
#define HPS_0_BRIDGES_TEMP_BED_BOTTOM_RESET_VALUE 0

/*
 * Macros for device 'temp_bed_upper', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_TEMP_BED_UPPER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_TEMP_BED_UPPER_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_TEMP_BED_UPPER_COMPONENT_NAME temp_bed_upper
#define HPS_0_BRIDGES_TEMP_BED_UPPER_BASE 0x6080
#define HPS_0_BRIDGES_TEMP_BED_UPPER_SPAN 16
#define HPS_0_BRIDGES_TEMP_BED_UPPER_END 0x608f
#define HPS_0_BRIDGES_TEMP_BED_UPPER_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_TEMP_BED_UPPER_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_TEMP_BED_UPPER_CAPTURE 0
#define HPS_0_BRIDGES_TEMP_BED_UPPER_DATA_WIDTH 12
#define HPS_0_BRIDGES_TEMP_BED_UPPER_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_TEMP_BED_UPPER_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_TEMP_BED_UPPER_EDGE_TYPE NONE
#define HPS_0_BRIDGES_TEMP_BED_UPPER_FREQ 50000000
#define HPS_0_BRIDGES_TEMP_BED_UPPER_HAS_IN 0
#define HPS_0_BRIDGES_TEMP_BED_UPPER_HAS_OUT 1
#define HPS_0_BRIDGES_TEMP_BED_UPPER_HAS_TRI 0
#define HPS_0_BRIDGES_TEMP_BED_UPPER_IRQ_TYPE NONE
#define HPS_0_BRIDGES_TEMP_BED_UPPER_RESET_VALUE 0

/*
 * Macros for device 'temp_e1_bottom', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_TEMP_E1_BOTTOM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_TEMP_E1_BOTTOM_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_TEMP_E1_BOTTOM_COMPONENT_NAME temp_e1_bottom
#define HPS_0_BRIDGES_TEMP_E1_BOTTOM_BASE 0x60a0
#define HPS_0_BRIDGES_TEMP_E1_BOTTOM_SPAN 16
#define HPS_0_BRIDGES_TEMP_E1_BOTTOM_END 0x60af
#define HPS_0_BRIDGES_TEMP_E1_BOTTOM_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_TEMP_E1_BOTTOM_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_TEMP_E1_BOTTOM_CAPTURE 0
#define HPS_0_BRIDGES_TEMP_E1_BOTTOM_DATA_WIDTH 12
#define HPS_0_BRIDGES_TEMP_E1_BOTTOM_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_TEMP_E1_BOTTOM_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_TEMP_E1_BOTTOM_EDGE_TYPE NONE
#define HPS_0_BRIDGES_TEMP_E1_BOTTOM_FREQ 50000000
#define HPS_0_BRIDGES_TEMP_E1_BOTTOM_HAS_IN 0
#define HPS_0_BRIDGES_TEMP_E1_BOTTOM_HAS_OUT 1
#define HPS_0_BRIDGES_TEMP_E1_BOTTOM_HAS_TRI 0
#define HPS_0_BRIDGES_TEMP_E1_BOTTOM_IRQ_TYPE NONE
#define HPS_0_BRIDGES_TEMP_E1_BOTTOM_RESET_VALUE 0

/*
 * Macros for device 'temp_e1_upper', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_TEMP_E1_UPPER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_TEMP_E1_UPPER_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_BRIDGES_TEMP_E1_UPPER_COMPONENT_NAME temp_e1_upper
#define HPS_0_BRIDGES_TEMP_E1_UPPER_BASE 0x60c0
#define HPS_0_BRIDGES_TEMP_E1_UPPER_SPAN 16
#define HPS_0_BRIDGES_TEMP_E1_UPPER_END 0x60cf
#define HPS_0_BRIDGES_TEMP_E1_UPPER_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_BRIDGES_TEMP_E1_UPPER_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_BRIDGES_TEMP_E1_UPPER_CAPTURE 0
#define HPS_0_BRIDGES_TEMP_E1_UPPER_DATA_WIDTH 12
#define HPS_0_BRIDGES_TEMP_E1_UPPER_DO_TEST_BENCH_WIRING 0
#define HPS_0_BRIDGES_TEMP_E1_UPPER_DRIVEN_SIM_VALUE 0
#define HPS_0_BRIDGES_TEMP_E1_UPPER_EDGE_TYPE NONE
#define HPS_0_BRIDGES_TEMP_E1_UPPER_FREQ 50000000
#define HPS_0_BRIDGES_TEMP_E1_UPPER_HAS_IN 0
#define HPS_0_BRIDGES_TEMP_E1_UPPER_HAS_OUT 1
#define HPS_0_BRIDGES_TEMP_E1_UPPER_HAS_TRI 0
#define HPS_0_BRIDGES_TEMP_E1_UPPER_IRQ_TYPE NONE
#define HPS_0_BRIDGES_TEMP_E1_UPPER_RESET_VALUE 0

/*
 * Macros for device 'ILC', class 'interrupt_latency_counter'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_ILC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_ILC_COMPONENT_TYPE interrupt_latency_counter
#define HPS_0_BRIDGES_ILC_COMPONENT_NAME ILC
#define HPS_0_BRIDGES_ILC_BASE 0x30000
#define HPS_0_BRIDGES_ILC_SPAN 256
#define HPS_0_BRIDGES_ILC_END 0x300ff

/*
 * Macros for device 'hps_0_gmac0', class 'stmmac'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_GMAC0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_GMAC0_COMPONENT_TYPE stmmac
#define HPS_0_BRIDGES_HPS_0_GMAC0_COMPONENT_NAME hps_0_gmac0
#define HPS_0_BRIDGES_HPS_0_GMAC0_BASE 0xff700000
#define HPS_0_BRIDGES_HPS_0_GMAC0_SPAN 8192
#define HPS_0_BRIDGES_HPS_0_GMAC0_END 0xff701fff

/*
 * Macros for device 'hps_0_gmac1', class 'stmmac'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_GMAC1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_GMAC1_COMPONENT_TYPE stmmac
#define HPS_0_BRIDGES_HPS_0_GMAC1_COMPONENT_NAME hps_0_gmac1
#define HPS_0_BRIDGES_HPS_0_GMAC1_BASE 0xff702000
#define HPS_0_BRIDGES_HPS_0_GMAC1_SPAN 8192
#define HPS_0_BRIDGES_HPS_0_GMAC1_END 0xff703fff

/*
 * Macros for device 'hps_0_sdmmc', class 'sdmmc'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_SDMMC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_SDMMC_COMPONENT_TYPE sdmmc
#define HPS_0_BRIDGES_HPS_0_SDMMC_COMPONENT_NAME hps_0_sdmmc
#define HPS_0_BRIDGES_HPS_0_SDMMC_BASE 0xff704000
#define HPS_0_BRIDGES_HPS_0_SDMMC_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_SDMMC_END 0xff704fff

/*
 * Macros for device 'hps_0_qspi', class 'cadence_qspi'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_QSPI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_QSPI_COMPONENT_TYPE cadence_qspi
#define HPS_0_BRIDGES_HPS_0_QSPI_COMPONENT_NAME hps_0_qspi
#define HPS_0_BRIDGES_HPS_0_QSPI_BASE 0xff705000
#define HPS_0_BRIDGES_HPS_0_QSPI_SPAN 256
#define HPS_0_BRIDGES_HPS_0_QSPI_END 0xff7050ff

/*
 * Macros for device 'hps_0_fpgamgr', class 'altera_fpgamgr'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_FPGAMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_FPGAMGR_COMPONENT_TYPE altera_fpgamgr
#define HPS_0_BRIDGES_HPS_0_FPGAMGR_COMPONENT_NAME hps_0_fpgamgr
#define HPS_0_BRIDGES_HPS_0_FPGAMGR_BASE 0xff706000
#define HPS_0_BRIDGES_HPS_0_FPGAMGR_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_FPGAMGR_END 0xff706fff

/*
 * Macros for device 'hps_0_gpio0', class 'dw_gpio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_GPIO0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_GPIO0_COMPONENT_TYPE dw_gpio
#define HPS_0_BRIDGES_HPS_0_GPIO0_COMPONENT_NAME hps_0_gpio0
#define HPS_0_BRIDGES_HPS_0_GPIO0_BASE 0xff708000
#define HPS_0_BRIDGES_HPS_0_GPIO0_SPAN 256
#define HPS_0_BRIDGES_HPS_0_GPIO0_END 0xff7080ff

/*
 * Macros for device 'hps_0_gpio1', class 'dw_gpio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_GPIO1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_GPIO1_COMPONENT_TYPE dw_gpio
#define HPS_0_BRIDGES_HPS_0_GPIO1_COMPONENT_NAME hps_0_gpio1
#define HPS_0_BRIDGES_HPS_0_GPIO1_BASE 0xff709000
#define HPS_0_BRIDGES_HPS_0_GPIO1_SPAN 256
#define HPS_0_BRIDGES_HPS_0_GPIO1_END 0xff7090ff

/*
 * Macros for device 'hps_0_gpio2', class 'dw_gpio'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_GPIO2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_GPIO2_COMPONENT_TYPE dw_gpio
#define HPS_0_BRIDGES_HPS_0_GPIO2_COMPONENT_NAME hps_0_gpio2
#define HPS_0_BRIDGES_HPS_0_GPIO2_BASE 0xff70a000
#define HPS_0_BRIDGES_HPS_0_GPIO2_SPAN 256
#define HPS_0_BRIDGES_HPS_0_GPIO2_END 0xff70a0ff

/*
 * Macros for device 'hps_0_l3regs', class 'altera_l3regs'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_L3REGS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_L3REGS_COMPONENT_TYPE altera_l3regs
#define HPS_0_BRIDGES_HPS_0_L3REGS_COMPONENT_NAME hps_0_l3regs
#define HPS_0_BRIDGES_HPS_0_L3REGS_BASE 0xff800000
#define HPS_0_BRIDGES_HPS_0_L3REGS_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_L3REGS_END 0xff800fff

/*
 * Macros for device 'hps_0_nand0', class 'denali_nand'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_NAND0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_NAND0_COMPONENT_TYPE denali_nand
#define HPS_0_BRIDGES_HPS_0_NAND0_COMPONENT_NAME hps_0_nand0
#define HPS_0_BRIDGES_HPS_0_NAND0_BASE 0xff900000
#define HPS_0_BRIDGES_HPS_0_NAND0_SPAN 65536
#define HPS_0_BRIDGES_HPS_0_NAND0_END 0xff90ffff

/*
 * Macros for device 'hps_0_usb0', class 'usb'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_USB0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_USB0_COMPONENT_TYPE usb
#define HPS_0_BRIDGES_HPS_0_USB0_COMPONENT_NAME hps_0_usb0
#define HPS_0_BRIDGES_HPS_0_USB0_BASE 0xffb00000
#define HPS_0_BRIDGES_HPS_0_USB0_SPAN 262144
#define HPS_0_BRIDGES_HPS_0_USB0_END 0xffb3ffff

/*
 * Macros for device 'hps_0_usb1', class 'usb'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_USB1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_USB1_COMPONENT_TYPE usb
#define HPS_0_BRIDGES_HPS_0_USB1_COMPONENT_NAME hps_0_usb1
#define HPS_0_BRIDGES_HPS_0_USB1_BASE 0xffb40000
#define HPS_0_BRIDGES_HPS_0_USB1_SPAN 262144
#define HPS_0_BRIDGES_HPS_0_USB1_END 0xffb7ffff

/*
 * Macros for device 'hps_0_dcan0', class 'bosch_dcan'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_DCAN0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_DCAN0_COMPONENT_TYPE bosch_dcan
#define HPS_0_BRIDGES_HPS_0_DCAN0_COMPONENT_NAME hps_0_dcan0
#define HPS_0_BRIDGES_HPS_0_DCAN0_BASE 0xffc00000
#define HPS_0_BRIDGES_HPS_0_DCAN0_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_DCAN0_END 0xffc00fff

/*
 * Macros for device 'hps_0_dcan1', class 'bosch_dcan'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_DCAN1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_DCAN1_COMPONENT_TYPE bosch_dcan
#define HPS_0_BRIDGES_HPS_0_DCAN1_COMPONENT_NAME hps_0_dcan1
#define HPS_0_BRIDGES_HPS_0_DCAN1_BASE 0xffc01000
#define HPS_0_BRIDGES_HPS_0_DCAN1_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_DCAN1_END 0xffc01fff

/*
 * Macros for device 'hps_0_uart0', class 'snps_uart'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_UART0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_UART0_COMPONENT_TYPE snps_uart
#define HPS_0_BRIDGES_HPS_0_UART0_COMPONENT_NAME hps_0_uart0
#define HPS_0_BRIDGES_HPS_0_UART0_BASE 0xffc02000
#define HPS_0_BRIDGES_HPS_0_UART0_SPAN 256
#define HPS_0_BRIDGES_HPS_0_UART0_END 0xffc020ff
#define HPS_0_BRIDGES_HPS_0_UART0_FIFO_DEPTH 128
#define HPS_0_BRIDGES_HPS_0_UART0_FIFO_HWFC 0
#define HPS_0_BRIDGES_HPS_0_UART0_FIFO_MODE 1
#define HPS_0_BRIDGES_HPS_0_UART0_FIFO_SWFC 0
#define HPS_0_BRIDGES_HPS_0_UART0_FREQ 100000000

/*
 * Macros for device 'hps_0_uart1', class 'snps_uart'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_UART1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_UART1_COMPONENT_TYPE snps_uart
#define HPS_0_BRIDGES_HPS_0_UART1_COMPONENT_NAME hps_0_uart1
#define HPS_0_BRIDGES_HPS_0_UART1_BASE 0xffc03000
#define HPS_0_BRIDGES_HPS_0_UART1_SPAN 256
#define HPS_0_BRIDGES_HPS_0_UART1_END 0xffc030ff
#define HPS_0_BRIDGES_HPS_0_UART1_FIFO_DEPTH 128
#define HPS_0_BRIDGES_HPS_0_UART1_FIFO_HWFC 0
#define HPS_0_BRIDGES_HPS_0_UART1_FIFO_MODE 1
#define HPS_0_BRIDGES_HPS_0_UART1_FIFO_SWFC 0
#define HPS_0_BRIDGES_HPS_0_UART1_FREQ 100000000

/*
 * Macros for device 'hps_0_i2c0', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_I2C0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_I2C0_COMPONENT_TYPE designware_i2c
#define HPS_0_BRIDGES_HPS_0_I2C0_COMPONENT_NAME hps_0_i2c0
#define HPS_0_BRIDGES_HPS_0_I2C0_BASE 0xffc04000
#define HPS_0_BRIDGES_HPS_0_I2C0_SPAN 256
#define HPS_0_BRIDGES_HPS_0_I2C0_END 0xffc040ff

/*
 * Macros for device 'hps_0_i2c1', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_I2C1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_I2C1_COMPONENT_TYPE designware_i2c
#define HPS_0_BRIDGES_HPS_0_I2C1_COMPONENT_NAME hps_0_i2c1
#define HPS_0_BRIDGES_HPS_0_I2C1_BASE 0xffc05000
#define HPS_0_BRIDGES_HPS_0_I2C1_SPAN 256
#define HPS_0_BRIDGES_HPS_0_I2C1_END 0xffc050ff

/*
 * Macros for device 'hps_0_i2c2', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_I2C2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_I2C2_COMPONENT_TYPE designware_i2c
#define HPS_0_BRIDGES_HPS_0_I2C2_COMPONENT_NAME hps_0_i2c2
#define HPS_0_BRIDGES_HPS_0_I2C2_BASE 0xffc06000
#define HPS_0_BRIDGES_HPS_0_I2C2_SPAN 256
#define HPS_0_BRIDGES_HPS_0_I2C2_END 0xffc060ff

/*
 * Macros for device 'hps_0_i2c3', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_I2C3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_I2C3_COMPONENT_TYPE designware_i2c
#define HPS_0_BRIDGES_HPS_0_I2C3_COMPONENT_NAME hps_0_i2c3
#define HPS_0_BRIDGES_HPS_0_I2C3_BASE 0xffc07000
#define HPS_0_BRIDGES_HPS_0_I2C3_SPAN 256
#define HPS_0_BRIDGES_HPS_0_I2C3_END 0xffc070ff

/*
 * Macros for device 'hps_0_timer0', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_TIMER0_COMPONENT_TYPE dw_apb_timer_sp
#define HPS_0_BRIDGES_HPS_0_TIMER0_COMPONENT_NAME hps_0_timer0
#define HPS_0_BRIDGES_HPS_0_TIMER0_BASE 0xffc08000
#define HPS_0_BRIDGES_HPS_0_TIMER0_SPAN 256
#define HPS_0_BRIDGES_HPS_0_TIMER0_END 0xffc080ff

/*
 * Macros for device 'hps_0_timer1', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_TIMER1_COMPONENT_TYPE dw_apb_timer_sp
#define HPS_0_BRIDGES_HPS_0_TIMER1_COMPONENT_NAME hps_0_timer1
#define HPS_0_BRIDGES_HPS_0_TIMER1_BASE 0xffc09000
#define HPS_0_BRIDGES_HPS_0_TIMER1_SPAN 256
#define HPS_0_BRIDGES_HPS_0_TIMER1_END 0xffc090ff

/*
 * Macros for device 'hps_0_sdrctl', class 'altera_sdrctl'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_SDRCTL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_SDRCTL_COMPONENT_TYPE altera_sdrctl
#define HPS_0_BRIDGES_HPS_0_SDRCTL_COMPONENT_NAME hps_0_sdrctl
#define HPS_0_BRIDGES_HPS_0_SDRCTL_BASE 0xffc25000
#define HPS_0_BRIDGES_HPS_0_SDRCTL_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_SDRCTL_END 0xffc25fff

/*
 * Macros for device 'hps_0_timer2', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_TIMER2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_TIMER2_COMPONENT_TYPE dw_apb_timer_osc
#define HPS_0_BRIDGES_HPS_0_TIMER2_COMPONENT_NAME hps_0_timer2
#define HPS_0_BRIDGES_HPS_0_TIMER2_BASE 0xffd00000
#define HPS_0_BRIDGES_HPS_0_TIMER2_SPAN 256
#define HPS_0_BRIDGES_HPS_0_TIMER2_END 0xffd000ff

/*
 * Macros for device 'hps_0_timer3', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_TIMER3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_TIMER3_COMPONENT_TYPE dw_apb_timer_osc
#define HPS_0_BRIDGES_HPS_0_TIMER3_COMPONENT_NAME hps_0_timer3
#define HPS_0_BRIDGES_HPS_0_TIMER3_BASE 0xffd01000
#define HPS_0_BRIDGES_HPS_0_TIMER3_SPAN 256
#define HPS_0_BRIDGES_HPS_0_TIMER3_END 0xffd010ff

/*
 * Macros for device 'hps_0_clkmgr', class 'asimov_clkmgr'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_CLKMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_CLKMGR_COMPONENT_TYPE asimov_clkmgr
#define HPS_0_BRIDGES_HPS_0_CLKMGR_COMPONENT_NAME hps_0_clkmgr
#define HPS_0_BRIDGES_HPS_0_CLKMGR_BASE 0xffd04000
#define HPS_0_BRIDGES_HPS_0_CLKMGR_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_CLKMGR_END 0xffd04fff

/*
 * Macros for device 'hps_0_rstmgr', class 'altera_rstmgr'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_RSTMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_RSTMGR_COMPONENT_TYPE altera_rstmgr
#define HPS_0_BRIDGES_HPS_0_RSTMGR_COMPONENT_NAME hps_0_rstmgr
#define HPS_0_BRIDGES_HPS_0_RSTMGR_BASE 0xffd05000
#define HPS_0_BRIDGES_HPS_0_RSTMGR_SPAN 256
#define HPS_0_BRIDGES_HPS_0_RSTMGR_END 0xffd050ff

/*
 * Macros for device 'hps_0_sysmgr', class 'altera_sysmgr'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_SYSMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_SYSMGR_COMPONENT_TYPE altera_sysmgr
#define HPS_0_BRIDGES_HPS_0_SYSMGR_COMPONENT_NAME hps_0_sysmgr
#define HPS_0_BRIDGES_HPS_0_SYSMGR_BASE 0xffd08000
#define HPS_0_BRIDGES_HPS_0_SYSMGR_SPAN 1024
#define HPS_0_BRIDGES_HPS_0_SYSMGR_END 0xffd083ff

/*
 * Macros for device 'hps_0_dma', class 'arm_pl330_dma'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_DMA_COMPONENT_TYPE arm_pl330_dma
#define HPS_0_BRIDGES_HPS_0_DMA_COMPONENT_NAME hps_0_dma
#define HPS_0_BRIDGES_HPS_0_DMA_BASE 0xffe01000
#define HPS_0_BRIDGES_HPS_0_DMA_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_DMA_END 0xffe01fff

/*
 * Macros for device 'hps_0_spim0', class 'spi'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_SPIM0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_SPIM0_COMPONENT_TYPE spi
#define HPS_0_BRIDGES_HPS_0_SPIM0_COMPONENT_NAME hps_0_spim0
#define HPS_0_BRIDGES_HPS_0_SPIM0_BASE 0xfff00000
#define HPS_0_BRIDGES_HPS_0_SPIM0_SPAN 256
#define HPS_0_BRIDGES_HPS_0_SPIM0_END 0xfff000ff

/*
 * Macros for device 'hps_0_spim1', class 'spi'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_SPIM1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_SPIM1_COMPONENT_TYPE spi
#define HPS_0_BRIDGES_HPS_0_SPIM1_COMPONENT_NAME hps_0_spim1
#define HPS_0_BRIDGES_HPS_0_SPIM1_BASE 0xfff01000
#define HPS_0_BRIDGES_HPS_0_SPIM1_SPAN 256
#define HPS_0_BRIDGES_HPS_0_SPIM1_END 0xfff010ff

/*
 * Macros for device 'hps_0_timer', class 'arm_internal_timer'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_TIMER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_TIMER_COMPONENT_TYPE arm_internal_timer
#define HPS_0_BRIDGES_HPS_0_TIMER_COMPONENT_NAME hps_0_timer
#define HPS_0_BRIDGES_HPS_0_TIMER_BASE 0xfffec600
#define HPS_0_BRIDGES_HPS_0_TIMER_SPAN 256
#define HPS_0_BRIDGES_HPS_0_TIMER_END 0xfffec6ff

/*
 * Macros for device 'hps_0_arm_gic_0', class 'arm_gic'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_ARM_GIC_0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_ARM_GIC_0_COMPONENT_TYPE arm_gic
#define HPS_0_BRIDGES_HPS_0_ARM_GIC_0_COMPONENT_NAME hps_0_arm_gic_0
#define HPS_0_BRIDGES_HPS_0_ARM_GIC_0_BASE 0xfffed000
#define HPS_0_BRIDGES_HPS_0_ARM_GIC_0_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_ARM_GIC_0_END 0xfffedfff

/*
 * Macros for device 'hps_0_L2', class 'arm_pl310_L2'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_L2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_L2_COMPONENT_TYPE arm_pl310_L2
#define HPS_0_BRIDGES_HPS_0_L2_COMPONENT_NAME hps_0_L2
#define HPS_0_BRIDGES_HPS_0_L2_BASE 0xfffef000
#define HPS_0_BRIDGES_HPS_0_L2_SPAN 4096
#define HPS_0_BRIDGES_HPS_0_L2_END 0xfffeffff

/*
 * Macros for device 'hps_0_axi_ocram', class 'axi_ocram'
 * Path to the device is from the master group 'hps_0_bridges'.
 * The macros are prefixed with 'HPS_0_BRIDGES_HPS_0_AXI_OCRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_COMPONENT_TYPE axi_ocram
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_COMPONENT_NAME hps_0_axi_ocram
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_BASE 0xffff0000
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_SPAN 65536
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_END 0xffffffff
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_SIZE_MULTIPLE 1
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_SIZE_VALUE 1<<16
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_WRITABLE 1
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_HEX 0
#define HPS_0_BRIDGES_HPS_0_AXI_OCRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'hps_0_axi_sdram', class 'axi_sdram'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_COMPONENT_TYPE axi_sdram
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_COMPONENT_NAME hps_0_axi_sdram
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_BASE 0x0
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_SPAN 0x80000000
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_END 0x7fffffff
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_SIZE_MULTIPLE 1
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_SIZE_VALUE 1<<31
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_WRITABLE 1
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_HEX 0
#define HPS_0_ARM_A9_0_HPS_0_AXI_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 31

/*
 * Macros for device 'sysid_qsys', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_SYSID_QSYS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_SYSID_QSYS_COMPONENT_TYPE altera_avalon_sysid_qsys
#define HPS_0_ARM_A9_0_SYSID_QSYS_COMPONENT_NAME sysid_qsys
#define HPS_0_ARM_A9_0_SYSID_QSYS_BASE 0xff201000
#define HPS_0_ARM_A9_0_SYSID_QSYS_SPAN 8
#define HPS_0_ARM_A9_0_SYSID_QSYS_END 0xff201007
#define HPS_0_ARM_A9_0_SYSID_QSYS_ID 4294906626
#define HPS_0_ARM_A9_0_SYSID_QSYS_TIMESTAMP 1553717928

/*
 * Macros for device 'jtag_uart', class 'altera_avalon_jtag_uart'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_JTAG_UART_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_JTAG_UART_COMPONENT_TYPE altera_avalon_jtag_uart
#define HPS_0_ARM_A9_0_JTAG_UART_COMPONENT_NAME jtag_uart
#define HPS_0_ARM_A9_0_JTAG_UART_BASE 0xff202000
#define HPS_0_ARM_A9_0_JTAG_UART_SPAN 8
#define HPS_0_ARM_A9_0_JTAG_UART_END 0xff202007
#define HPS_0_ARM_A9_0_JTAG_UART_READ_DEPTH 64
#define HPS_0_ARM_A9_0_JTAG_UART_READ_THRESHOLD 8
#define HPS_0_ARM_A9_0_JTAG_UART_WRITE_DEPTH 64
#define HPS_0_ARM_A9_0_JTAG_UART_WRITE_THRESHOLD 8

/*
 * Macros for device 'button_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_BUTTON_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_BUTTON_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_BUTTON_PIO_COMPONENT_NAME button_pio
#define HPS_0_ARM_A9_0_BUTTON_PIO_BASE 0xff203000
#define HPS_0_ARM_A9_0_BUTTON_PIO_SPAN 16
#define HPS_0_ARM_A9_0_BUTTON_PIO_END 0xff20300f
#define HPS_0_ARM_A9_0_BUTTON_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define HPS_0_ARM_A9_0_BUTTON_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_BUTTON_PIO_CAPTURE 1
#define HPS_0_ARM_A9_0_BUTTON_PIO_DATA_WIDTH 2
#define HPS_0_ARM_A9_0_BUTTON_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_BUTTON_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_BUTTON_PIO_EDGE_TYPE FALLING
#define HPS_0_ARM_A9_0_BUTTON_PIO_FREQ 50000000
#define HPS_0_ARM_A9_0_BUTTON_PIO_HAS_IN 1
#define HPS_0_ARM_A9_0_BUTTON_PIO_HAS_OUT 0
#define HPS_0_ARM_A9_0_BUTTON_PIO_HAS_TRI 0
#define HPS_0_ARM_A9_0_BUTTON_PIO_IRQ_TYPE EDGE
#define HPS_0_ARM_A9_0_BUTTON_PIO_RESET_VALUE 0

/*
 * Macros for device 'led_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_LED_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_LED_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_LED_PIO_COMPONENT_NAME led_pio
#define HPS_0_ARM_A9_0_LED_PIO_BASE 0xff203020
#define HPS_0_ARM_A9_0_LED_PIO_SPAN 16
#define HPS_0_ARM_A9_0_LED_PIO_END 0xff20302f
#define HPS_0_ARM_A9_0_LED_PIO_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_LED_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_LED_PIO_CAPTURE 0
#define HPS_0_ARM_A9_0_LED_PIO_DATA_WIDTH 7
#define HPS_0_ARM_A9_0_LED_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_LED_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_LED_PIO_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_LED_PIO_FREQ 50000000
#define HPS_0_ARM_A9_0_LED_PIO_HAS_IN 0
#define HPS_0_ARM_A9_0_LED_PIO_HAS_OUT 1
#define HPS_0_ARM_A9_0_LED_PIO_HAS_TRI 0
#define HPS_0_ARM_A9_0_LED_PIO_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_LED_PIO_RESET_VALUE 127

/*
 * Macros for device 'dipsw_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_DIPSW_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_DIPSW_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_DIPSW_PIO_COMPONENT_NAME dipsw_pio
#define HPS_0_ARM_A9_0_DIPSW_PIO_BASE 0xff203040
#define HPS_0_ARM_A9_0_DIPSW_PIO_SPAN 16
#define HPS_0_ARM_A9_0_DIPSW_PIO_END 0xff20304f
#define HPS_0_ARM_A9_0_DIPSW_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define HPS_0_ARM_A9_0_DIPSW_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_DIPSW_PIO_CAPTURE 1
#define HPS_0_ARM_A9_0_DIPSW_PIO_DATA_WIDTH 4
#define HPS_0_ARM_A9_0_DIPSW_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_DIPSW_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_DIPSW_PIO_EDGE_TYPE ANY
#define HPS_0_ARM_A9_0_DIPSW_PIO_FREQ 50000000
#define HPS_0_ARM_A9_0_DIPSW_PIO_HAS_IN 1
#define HPS_0_ARM_A9_0_DIPSW_PIO_HAS_OUT 0
#define HPS_0_ARM_A9_0_DIPSW_PIO_HAS_TRI 0
#define HPS_0_ARM_A9_0_DIPSW_PIO_IRQ_TYPE EDGE
#define HPS_0_ARM_A9_0_DIPSW_PIO_RESET_VALUE 0

/*
 * Macros for device 'flags_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_FLAGS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_FLAGS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_FLAGS_IN_COMPONENT_NAME flags_in
#define HPS_0_ARM_A9_0_FLAGS_IN_BASE 0xff204000
#define HPS_0_ARM_A9_0_FLAGS_IN_SPAN 16
#define HPS_0_ARM_A9_0_FLAGS_IN_END 0xff20400f
#define HPS_0_ARM_A9_0_FLAGS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_FLAGS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_FLAGS_IN_CAPTURE 0
#define HPS_0_ARM_A9_0_FLAGS_IN_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_FLAGS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_FLAGS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_FLAGS_IN_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_FLAGS_IN_FREQ 50000000
#define HPS_0_ARM_A9_0_FLAGS_IN_HAS_IN 1
#define HPS_0_ARM_A9_0_FLAGS_IN_HAS_OUT 0
#define HPS_0_ARM_A9_0_FLAGS_IN_HAS_TRI 0
#define HPS_0_ARM_A9_0_FLAGS_IN_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_FLAGS_IN_RESET_VALUE 0

/*
 * Macros for device 'flags_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_FLAGS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_FLAGS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_FLAGS_OUT_COMPONENT_NAME flags_out
#define HPS_0_ARM_A9_0_FLAGS_OUT_BASE 0xff204020
#define HPS_0_ARM_A9_0_FLAGS_OUT_SPAN 16
#define HPS_0_ARM_A9_0_FLAGS_OUT_END 0xff20402f
#define HPS_0_ARM_A9_0_FLAGS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_FLAGS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_FLAGS_OUT_CAPTURE 0
#define HPS_0_ARM_A9_0_FLAGS_OUT_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_FLAGS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_FLAGS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_FLAGS_OUT_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_FLAGS_OUT_FREQ 50000000
#define HPS_0_ARM_A9_0_FLAGS_OUT_HAS_IN 0
#define HPS_0_ARM_A9_0_FLAGS_OUT_HAS_OUT 1
#define HPS_0_ARM_A9_0_FLAGS_OUT_HAS_TRI 0
#define HPS_0_ARM_A9_0_FLAGS_OUT_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_FLAGS_OUT_RESET_VALUE 0

/*
 * Macros for device 'configuration_1', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_CONFIGURATION_1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_CONFIGURATION_1_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_CONFIGURATION_1_COMPONENT_NAME configuration_1
#define HPS_0_ARM_A9_0_CONFIGURATION_1_BASE 0xff204040
#define HPS_0_ARM_A9_0_CONFIGURATION_1_SPAN 16
#define HPS_0_ARM_A9_0_CONFIGURATION_1_END 0xff20404f
#define HPS_0_ARM_A9_0_CONFIGURATION_1_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_CONFIGURATION_1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_CONFIGURATION_1_CAPTURE 0
#define HPS_0_ARM_A9_0_CONFIGURATION_1_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_CONFIGURATION_1_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_CONFIGURATION_1_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_CONFIGURATION_1_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_CONFIGURATION_1_FREQ 50000000
#define HPS_0_ARM_A9_0_CONFIGURATION_1_HAS_IN 0
#define HPS_0_ARM_A9_0_CONFIGURATION_1_HAS_OUT 1
#define HPS_0_ARM_A9_0_CONFIGURATION_1_HAS_TRI 0
#define HPS_0_ARM_A9_0_CONFIGURATION_1_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_CONFIGURATION_1_RESET_VALUE 0

/*
 * Macros for device 'fans', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_FANS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_FANS_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_FANS_COMPONENT_NAME fans
#define HPS_0_ARM_A9_0_FANS_BASE 0xff2040a0
#define HPS_0_ARM_A9_0_FANS_SPAN 16
#define HPS_0_ARM_A9_0_FANS_END 0xff2040af
#define HPS_0_ARM_A9_0_FANS_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_FANS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_FANS_CAPTURE 0
#define HPS_0_ARM_A9_0_FANS_DATA_WIDTH 2
#define HPS_0_ARM_A9_0_FANS_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_FANS_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_FANS_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_FANS_FREQ 50000000
#define HPS_0_ARM_A9_0_FANS_HAS_IN 0
#define HPS_0_ARM_A9_0_FANS_HAS_OUT 1
#define HPS_0_ARM_A9_0_FANS_HAS_TRI 0
#define HPS_0_ARM_A9_0_FANS_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_FANS_RESET_VALUE 0

/*
 * Macros for device 'stepper_1_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_STEPPER_1_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_STEPPER_1_SPEED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_STEPPER_1_SPEED_COMPONENT_NAME stepper_1_speed
#define HPS_0_ARM_A9_0_STEPPER_1_SPEED_BASE 0xff205000
#define HPS_0_ARM_A9_0_STEPPER_1_SPEED_SPAN 16
#define HPS_0_ARM_A9_0_STEPPER_1_SPEED_END 0xff20500f
#define HPS_0_ARM_A9_0_STEPPER_1_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_1_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_1_SPEED_CAPTURE 0
#define HPS_0_ARM_A9_0_STEPPER_1_SPEED_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_STEPPER_1_SPEED_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_STEPPER_1_SPEED_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_STEPPER_1_SPEED_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_1_SPEED_FREQ 50000000
#define HPS_0_ARM_A9_0_STEPPER_1_SPEED_HAS_IN 0
#define HPS_0_ARM_A9_0_STEPPER_1_SPEED_HAS_OUT 1
#define HPS_0_ARM_A9_0_STEPPER_1_SPEED_HAS_TRI 0
#define HPS_0_ARM_A9_0_STEPPER_1_SPEED_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_1_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_1_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_COMPONENT_NAME stepper_1_steps_in
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_BASE 0xff205020
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_SPAN 16
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_END 0xff20502f
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_CAPTURE 0
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_FREQ 50000000
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_HAS_IN 1
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_HAS_OUT 0
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_HAS_TRI 0
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_2_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_STEPPER_2_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_STEPPER_2_SPEED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_STEPPER_2_SPEED_COMPONENT_NAME stepper_2_speed
#define HPS_0_ARM_A9_0_STEPPER_2_SPEED_BASE 0xff205040
#define HPS_0_ARM_A9_0_STEPPER_2_SPEED_SPAN 16
#define HPS_0_ARM_A9_0_STEPPER_2_SPEED_END 0xff20504f
#define HPS_0_ARM_A9_0_STEPPER_2_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_2_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_2_SPEED_CAPTURE 0
#define HPS_0_ARM_A9_0_STEPPER_2_SPEED_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_STEPPER_2_SPEED_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_STEPPER_2_SPEED_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_STEPPER_2_SPEED_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_2_SPEED_FREQ 50000000
#define HPS_0_ARM_A9_0_STEPPER_2_SPEED_HAS_IN 0
#define HPS_0_ARM_A9_0_STEPPER_2_SPEED_HAS_OUT 1
#define HPS_0_ARM_A9_0_STEPPER_2_SPEED_HAS_TRI 0
#define HPS_0_ARM_A9_0_STEPPER_2_SPEED_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_2_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_2_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_COMPONENT_NAME stepper_2_steps_in
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_BASE 0xff205060
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_SPAN 16
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_END 0xff20506f
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_CAPTURE 0
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_FREQ 50000000
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_HAS_IN 1
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_HAS_OUT 0
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_HAS_TRI 0
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_3_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_STEPPER_3_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_STEPPER_3_SPEED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_STEPPER_3_SPEED_COMPONENT_NAME stepper_3_speed
#define HPS_0_ARM_A9_0_STEPPER_3_SPEED_BASE 0xff205080
#define HPS_0_ARM_A9_0_STEPPER_3_SPEED_SPAN 16
#define HPS_0_ARM_A9_0_STEPPER_3_SPEED_END 0xff20508f
#define HPS_0_ARM_A9_0_STEPPER_3_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_3_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_3_SPEED_CAPTURE 0
#define HPS_0_ARM_A9_0_STEPPER_3_SPEED_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_STEPPER_3_SPEED_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_STEPPER_3_SPEED_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_STEPPER_3_SPEED_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_3_SPEED_FREQ 50000000
#define HPS_0_ARM_A9_0_STEPPER_3_SPEED_HAS_IN 0
#define HPS_0_ARM_A9_0_STEPPER_3_SPEED_HAS_OUT 1
#define HPS_0_ARM_A9_0_STEPPER_3_SPEED_HAS_TRI 0
#define HPS_0_ARM_A9_0_STEPPER_3_SPEED_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_3_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_3_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_COMPONENT_NAME stepper_3_steps_in
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_BASE 0xff2050a0
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_SPAN 16
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_END 0xff2050af
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_CAPTURE 0
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_FREQ 50000000
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_HAS_IN 1
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_HAS_OUT 0
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_HAS_TRI 0
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_4_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_STEPPER_4_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_STEPPER_4_SPEED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_STEPPER_4_SPEED_COMPONENT_NAME stepper_4_speed
#define HPS_0_ARM_A9_0_STEPPER_4_SPEED_BASE 0xff2050c0
#define HPS_0_ARM_A9_0_STEPPER_4_SPEED_SPAN 16
#define HPS_0_ARM_A9_0_STEPPER_4_SPEED_END 0xff2050cf
#define HPS_0_ARM_A9_0_STEPPER_4_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_4_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_4_SPEED_CAPTURE 0
#define HPS_0_ARM_A9_0_STEPPER_4_SPEED_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_STEPPER_4_SPEED_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_STEPPER_4_SPEED_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_STEPPER_4_SPEED_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_4_SPEED_FREQ 50000000
#define HPS_0_ARM_A9_0_STEPPER_4_SPEED_HAS_IN 0
#define HPS_0_ARM_A9_0_STEPPER_4_SPEED_HAS_OUT 1
#define HPS_0_ARM_A9_0_STEPPER_4_SPEED_HAS_TRI 0
#define HPS_0_ARM_A9_0_STEPPER_4_SPEED_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_4_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_4_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_COMPONENT_NAME stepper_4_steps_in
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_BASE 0xff2050e0
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_SPAN 16
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_END 0xff2050ef
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_CAPTURE 0
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_FREQ 50000000
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_HAS_IN 1
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_HAS_OUT 0
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_HAS_TRI 0
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_1_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_COMPONENT_NAME stepper_1_steps_out
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_BASE 0xff205100
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_SPAN 16
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_END 0xff20510f
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_CAPTURE 0
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_FREQ 50000000
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_HAS_IN 0
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_HAS_OUT 1
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_HAS_TRI 0
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_1_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'stepper_2_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_COMPONENT_NAME stepper_2_steps_out
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_BASE 0xff205120
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_SPAN 16
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_END 0xff20512f
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_CAPTURE 0
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_FREQ 50000000
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_HAS_IN 0
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_HAS_OUT 1
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_HAS_TRI 0
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_2_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'stepper_3_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_COMPONENT_NAME stepper_3_steps_out
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_BASE 0xff205140
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_SPAN 16
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_END 0xff20514f
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_CAPTURE 0
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_FREQ 50000000
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_HAS_IN 0
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_HAS_OUT 1
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_HAS_TRI 0
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_3_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'stepper_4_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_COMPONENT_NAME stepper_4_steps_out
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_BASE 0xff205160
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_SPAN 16
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_END 0xff20516f
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_CAPTURE 0
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_DATA_WIDTH 32
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_FREQ 50000000
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_HAS_IN 0
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_HAS_OUT 1
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_HAS_TRI 0
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_STEPPER_4_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'endstops', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_ENDSTOPS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_ENDSTOPS_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_ENDSTOPS_COMPONENT_NAME endstops
#define HPS_0_ARM_A9_0_ENDSTOPS_BASE 0xff205200
#define HPS_0_ARM_A9_0_ENDSTOPS_SPAN 16
#define HPS_0_ARM_A9_0_ENDSTOPS_END 0xff20520f
#define HPS_0_ARM_A9_0_ENDSTOPS_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_ENDSTOPS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_ENDSTOPS_CAPTURE 0
#define HPS_0_ARM_A9_0_ENDSTOPS_DATA_WIDTH 6
#define HPS_0_ARM_A9_0_ENDSTOPS_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_ENDSTOPS_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_ENDSTOPS_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_ENDSTOPS_FREQ 50000000
#define HPS_0_ARM_A9_0_ENDSTOPS_HAS_IN 1
#define HPS_0_ARM_A9_0_ENDSTOPS_HAS_OUT 0
#define HPS_0_ARM_A9_0_ENDSTOPS_HAS_TRI 0
#define HPS_0_ARM_A9_0_ENDSTOPS_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_ENDSTOPS_RESET_VALUE 0

/*
 * Macros for device 'temp_bed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_TEMP_BED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_TEMP_BED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_TEMP_BED_COMPONENT_NAME temp_bed
#define HPS_0_ARM_A9_0_TEMP_BED_BASE 0xff206000
#define HPS_0_ARM_A9_0_TEMP_BED_SPAN 16
#define HPS_0_ARM_A9_0_TEMP_BED_END 0xff20600f
#define HPS_0_ARM_A9_0_TEMP_BED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_TEMP_BED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_TEMP_BED_CAPTURE 0
#define HPS_0_ARM_A9_0_TEMP_BED_DATA_WIDTH 12
#define HPS_0_ARM_A9_0_TEMP_BED_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_TEMP_BED_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_TEMP_BED_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_TEMP_BED_FREQ 50000000
#define HPS_0_ARM_A9_0_TEMP_BED_HAS_IN 1
#define HPS_0_ARM_A9_0_TEMP_BED_HAS_OUT 0
#define HPS_0_ARM_A9_0_TEMP_BED_HAS_TRI 0
#define HPS_0_ARM_A9_0_TEMP_BED_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_TEMP_BED_RESET_VALUE 0

/*
 * Macros for device 'temp0', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_TEMP0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_TEMP0_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_TEMP0_COMPONENT_NAME temp0
#define HPS_0_ARM_A9_0_TEMP0_BASE 0xff206020
#define HPS_0_ARM_A9_0_TEMP0_SPAN 16
#define HPS_0_ARM_A9_0_TEMP0_END 0xff20602f
#define HPS_0_ARM_A9_0_TEMP0_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_TEMP0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_TEMP0_CAPTURE 0
#define HPS_0_ARM_A9_0_TEMP0_DATA_WIDTH 12
#define HPS_0_ARM_A9_0_TEMP0_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_TEMP0_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_TEMP0_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_TEMP0_FREQ 50000000
#define HPS_0_ARM_A9_0_TEMP0_HAS_IN 1
#define HPS_0_ARM_A9_0_TEMP0_HAS_OUT 0
#define HPS_0_ARM_A9_0_TEMP0_HAS_TRI 0
#define HPS_0_ARM_A9_0_TEMP0_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_TEMP0_RESET_VALUE 0

/*
 * Macros for device 'temp1', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_TEMP1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_TEMP1_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_TEMP1_COMPONENT_NAME temp1
#define HPS_0_ARM_A9_0_TEMP1_BASE 0xff206040
#define HPS_0_ARM_A9_0_TEMP1_SPAN 16
#define HPS_0_ARM_A9_0_TEMP1_END 0xff20604f
#define HPS_0_ARM_A9_0_TEMP1_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_TEMP1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_TEMP1_CAPTURE 0
#define HPS_0_ARM_A9_0_TEMP1_DATA_WIDTH 12
#define HPS_0_ARM_A9_0_TEMP1_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_TEMP1_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_TEMP1_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_TEMP1_FREQ 50000000
#define HPS_0_ARM_A9_0_TEMP1_HAS_IN 1
#define HPS_0_ARM_A9_0_TEMP1_HAS_OUT 0
#define HPS_0_ARM_A9_0_TEMP1_HAS_TRI 0
#define HPS_0_ARM_A9_0_TEMP1_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_TEMP1_RESET_VALUE 0

/*
 * Macros for device 'temp_bed_bottom', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_COMPONENT_NAME temp_bed_bottom
#define HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_BASE 0xff206060
#define HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_SPAN 16
#define HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_END 0xff20606f
#define HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_CAPTURE 0
#define HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_DATA_WIDTH 12
#define HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_FREQ 50000000
#define HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_HAS_IN 0
#define HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_HAS_OUT 1
#define HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_HAS_TRI 0
#define HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_TEMP_BED_BOTTOM_RESET_VALUE 0

/*
 * Macros for device 'temp_bed_upper', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_TEMP_BED_UPPER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_TEMP_BED_UPPER_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_TEMP_BED_UPPER_COMPONENT_NAME temp_bed_upper
#define HPS_0_ARM_A9_0_TEMP_BED_UPPER_BASE 0xff206080
#define HPS_0_ARM_A9_0_TEMP_BED_UPPER_SPAN 16
#define HPS_0_ARM_A9_0_TEMP_BED_UPPER_END 0xff20608f
#define HPS_0_ARM_A9_0_TEMP_BED_UPPER_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_TEMP_BED_UPPER_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_TEMP_BED_UPPER_CAPTURE 0
#define HPS_0_ARM_A9_0_TEMP_BED_UPPER_DATA_WIDTH 12
#define HPS_0_ARM_A9_0_TEMP_BED_UPPER_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_TEMP_BED_UPPER_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_TEMP_BED_UPPER_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_TEMP_BED_UPPER_FREQ 50000000
#define HPS_0_ARM_A9_0_TEMP_BED_UPPER_HAS_IN 0
#define HPS_0_ARM_A9_0_TEMP_BED_UPPER_HAS_OUT 1
#define HPS_0_ARM_A9_0_TEMP_BED_UPPER_HAS_TRI 0
#define HPS_0_ARM_A9_0_TEMP_BED_UPPER_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_TEMP_BED_UPPER_RESET_VALUE 0

/*
 * Macros for device 'temp_e1_bottom', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_COMPONENT_NAME temp_e1_bottom
#define HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_BASE 0xff2060a0
#define HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_SPAN 16
#define HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_END 0xff2060af
#define HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_CAPTURE 0
#define HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_DATA_WIDTH 12
#define HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_FREQ 50000000
#define HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_HAS_IN 0
#define HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_HAS_OUT 1
#define HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_HAS_TRI 0
#define HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_TEMP_E1_BOTTOM_RESET_VALUE 0

/*
 * Macros for device 'temp_e1_upper', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_TEMP_E1_UPPER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_TEMP_E1_UPPER_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_0_TEMP_E1_UPPER_COMPONENT_NAME temp_e1_upper
#define HPS_0_ARM_A9_0_TEMP_E1_UPPER_BASE 0xff2060c0
#define HPS_0_ARM_A9_0_TEMP_E1_UPPER_SPAN 16
#define HPS_0_ARM_A9_0_TEMP_E1_UPPER_END 0xff2060cf
#define HPS_0_ARM_A9_0_TEMP_E1_UPPER_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_0_TEMP_E1_UPPER_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_0_TEMP_E1_UPPER_CAPTURE 0
#define HPS_0_ARM_A9_0_TEMP_E1_UPPER_DATA_WIDTH 12
#define HPS_0_ARM_A9_0_TEMP_E1_UPPER_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_0_TEMP_E1_UPPER_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_0_TEMP_E1_UPPER_EDGE_TYPE NONE
#define HPS_0_ARM_A9_0_TEMP_E1_UPPER_FREQ 50000000
#define HPS_0_ARM_A9_0_TEMP_E1_UPPER_HAS_IN 0
#define HPS_0_ARM_A9_0_TEMP_E1_UPPER_HAS_OUT 1
#define HPS_0_ARM_A9_0_TEMP_E1_UPPER_HAS_TRI 0
#define HPS_0_ARM_A9_0_TEMP_E1_UPPER_IRQ_TYPE NONE
#define HPS_0_ARM_A9_0_TEMP_E1_UPPER_RESET_VALUE 0

/*
 * Macros for device 'ILC', class 'interrupt_latency_counter'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_ILC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_ILC_COMPONENT_TYPE interrupt_latency_counter
#define HPS_0_ARM_A9_0_ILC_COMPONENT_NAME ILC
#define HPS_0_ARM_A9_0_ILC_BASE 0xff230000
#define HPS_0_ARM_A9_0_ILC_SPAN 256
#define HPS_0_ARM_A9_0_ILC_END 0xff2300ff

/*
 * Macros for device 'hps_0_gmac0', class 'stmmac'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_GMAC0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_GMAC0_COMPONENT_TYPE stmmac
#define HPS_0_ARM_A9_0_HPS_0_GMAC0_COMPONENT_NAME hps_0_gmac0
#define HPS_0_ARM_A9_0_HPS_0_GMAC0_BASE 0xff700000
#define HPS_0_ARM_A9_0_HPS_0_GMAC0_SPAN 8192
#define HPS_0_ARM_A9_0_HPS_0_GMAC0_END 0xff701fff

/*
 * Macros for device 'hps_0_gmac1', class 'stmmac'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_GMAC1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_GMAC1_COMPONENT_TYPE stmmac
#define HPS_0_ARM_A9_0_HPS_0_GMAC1_COMPONENT_NAME hps_0_gmac1
#define HPS_0_ARM_A9_0_HPS_0_GMAC1_BASE 0xff702000
#define HPS_0_ARM_A9_0_HPS_0_GMAC1_SPAN 8192
#define HPS_0_ARM_A9_0_HPS_0_GMAC1_END 0xff703fff

/*
 * Macros for device 'hps_0_sdmmc', class 'sdmmc'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_SDMMC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_SDMMC_COMPONENT_TYPE sdmmc
#define HPS_0_ARM_A9_0_HPS_0_SDMMC_COMPONENT_NAME hps_0_sdmmc
#define HPS_0_ARM_A9_0_HPS_0_SDMMC_BASE 0xff704000
#define HPS_0_ARM_A9_0_HPS_0_SDMMC_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_SDMMC_END 0xff704fff

/*
 * Macros for device 'hps_0_qspi', class 'cadence_qspi'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_QSPI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_QSPI_COMPONENT_TYPE cadence_qspi
#define HPS_0_ARM_A9_0_HPS_0_QSPI_COMPONENT_NAME hps_0_qspi
#define HPS_0_ARM_A9_0_HPS_0_QSPI_BASE 0xff705000
#define HPS_0_ARM_A9_0_HPS_0_QSPI_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_QSPI_END 0xff7050ff

/*
 * Macros for device 'hps_0_fpgamgr', class 'altera_fpgamgr'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_FPGAMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_FPGAMGR_COMPONENT_TYPE altera_fpgamgr
#define HPS_0_ARM_A9_0_HPS_0_FPGAMGR_COMPONENT_NAME hps_0_fpgamgr
#define HPS_0_ARM_A9_0_HPS_0_FPGAMGR_BASE 0xff706000
#define HPS_0_ARM_A9_0_HPS_0_FPGAMGR_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_FPGAMGR_END 0xff706fff

/*
 * Macros for device 'hps_0_gpio0', class 'dw_gpio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_GPIO0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_GPIO0_COMPONENT_TYPE dw_gpio
#define HPS_0_ARM_A9_0_HPS_0_GPIO0_COMPONENT_NAME hps_0_gpio0
#define HPS_0_ARM_A9_0_HPS_0_GPIO0_BASE 0xff708000
#define HPS_0_ARM_A9_0_HPS_0_GPIO0_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_GPIO0_END 0xff7080ff

/*
 * Macros for device 'hps_0_gpio1', class 'dw_gpio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_GPIO1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_GPIO1_COMPONENT_TYPE dw_gpio
#define HPS_0_ARM_A9_0_HPS_0_GPIO1_COMPONENT_NAME hps_0_gpio1
#define HPS_0_ARM_A9_0_HPS_0_GPIO1_BASE 0xff709000
#define HPS_0_ARM_A9_0_HPS_0_GPIO1_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_GPIO1_END 0xff7090ff

/*
 * Macros for device 'hps_0_gpio2', class 'dw_gpio'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_GPIO2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_GPIO2_COMPONENT_TYPE dw_gpio
#define HPS_0_ARM_A9_0_HPS_0_GPIO2_COMPONENT_NAME hps_0_gpio2
#define HPS_0_ARM_A9_0_HPS_0_GPIO2_BASE 0xff70a000
#define HPS_0_ARM_A9_0_HPS_0_GPIO2_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_GPIO2_END 0xff70a0ff

/*
 * Macros for device 'hps_0_l3regs', class 'altera_l3regs'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_L3REGS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_L3REGS_COMPONENT_TYPE altera_l3regs
#define HPS_0_ARM_A9_0_HPS_0_L3REGS_COMPONENT_NAME hps_0_l3regs
#define HPS_0_ARM_A9_0_HPS_0_L3REGS_BASE 0xff800000
#define HPS_0_ARM_A9_0_HPS_0_L3REGS_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_L3REGS_END 0xff800fff

/*
 * Macros for device 'hps_0_nand0', class 'denali_nand'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_NAND0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_NAND0_COMPONENT_TYPE denali_nand
#define HPS_0_ARM_A9_0_HPS_0_NAND0_COMPONENT_NAME hps_0_nand0
#define HPS_0_ARM_A9_0_HPS_0_NAND0_BASE 0xff900000
#define HPS_0_ARM_A9_0_HPS_0_NAND0_SPAN 65536
#define HPS_0_ARM_A9_0_HPS_0_NAND0_END 0xff90ffff

/*
 * Macros for device 'hps_0_usb0', class 'usb'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_USB0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_USB0_COMPONENT_TYPE usb
#define HPS_0_ARM_A9_0_HPS_0_USB0_COMPONENT_NAME hps_0_usb0
#define HPS_0_ARM_A9_0_HPS_0_USB0_BASE 0xffb00000
#define HPS_0_ARM_A9_0_HPS_0_USB0_SPAN 262144
#define HPS_0_ARM_A9_0_HPS_0_USB0_END 0xffb3ffff

/*
 * Macros for device 'hps_0_usb1', class 'usb'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_USB1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_USB1_COMPONENT_TYPE usb
#define HPS_0_ARM_A9_0_HPS_0_USB1_COMPONENT_NAME hps_0_usb1
#define HPS_0_ARM_A9_0_HPS_0_USB1_BASE 0xffb40000
#define HPS_0_ARM_A9_0_HPS_0_USB1_SPAN 262144
#define HPS_0_ARM_A9_0_HPS_0_USB1_END 0xffb7ffff

/*
 * Macros for device 'hps_0_dcan0', class 'bosch_dcan'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_DCAN0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_DCAN0_COMPONENT_TYPE bosch_dcan
#define HPS_0_ARM_A9_0_HPS_0_DCAN0_COMPONENT_NAME hps_0_dcan0
#define HPS_0_ARM_A9_0_HPS_0_DCAN0_BASE 0xffc00000
#define HPS_0_ARM_A9_0_HPS_0_DCAN0_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_DCAN0_END 0xffc00fff

/*
 * Macros for device 'hps_0_dcan1', class 'bosch_dcan'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_DCAN1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_DCAN1_COMPONENT_TYPE bosch_dcan
#define HPS_0_ARM_A9_0_HPS_0_DCAN1_COMPONENT_NAME hps_0_dcan1
#define HPS_0_ARM_A9_0_HPS_0_DCAN1_BASE 0xffc01000
#define HPS_0_ARM_A9_0_HPS_0_DCAN1_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_DCAN1_END 0xffc01fff

/*
 * Macros for device 'hps_0_uart0', class 'snps_uart'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_UART0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_UART0_COMPONENT_TYPE snps_uart
#define HPS_0_ARM_A9_0_HPS_0_UART0_COMPONENT_NAME hps_0_uart0
#define HPS_0_ARM_A9_0_HPS_0_UART0_BASE 0xffc02000
#define HPS_0_ARM_A9_0_HPS_0_UART0_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_UART0_END 0xffc020ff
#define HPS_0_ARM_A9_0_HPS_0_UART0_FIFO_DEPTH 128
#define HPS_0_ARM_A9_0_HPS_0_UART0_FIFO_HWFC 0
#define HPS_0_ARM_A9_0_HPS_0_UART0_FIFO_MODE 1
#define HPS_0_ARM_A9_0_HPS_0_UART0_FIFO_SWFC 0
#define HPS_0_ARM_A9_0_HPS_0_UART0_FREQ 100000000

/*
 * Macros for device 'hps_0_uart1', class 'snps_uart'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_UART1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_UART1_COMPONENT_TYPE snps_uart
#define HPS_0_ARM_A9_0_HPS_0_UART1_COMPONENT_NAME hps_0_uart1
#define HPS_0_ARM_A9_0_HPS_0_UART1_BASE 0xffc03000
#define HPS_0_ARM_A9_0_HPS_0_UART1_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_UART1_END 0xffc030ff
#define HPS_0_ARM_A9_0_HPS_0_UART1_FIFO_DEPTH 128
#define HPS_0_ARM_A9_0_HPS_0_UART1_FIFO_HWFC 0
#define HPS_0_ARM_A9_0_HPS_0_UART1_FIFO_MODE 1
#define HPS_0_ARM_A9_0_HPS_0_UART1_FIFO_SWFC 0
#define HPS_0_ARM_A9_0_HPS_0_UART1_FREQ 100000000

/*
 * Macros for device 'hps_0_i2c0', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_I2C0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_I2C0_COMPONENT_TYPE designware_i2c
#define HPS_0_ARM_A9_0_HPS_0_I2C0_COMPONENT_NAME hps_0_i2c0
#define HPS_0_ARM_A9_0_HPS_0_I2C0_BASE 0xffc04000
#define HPS_0_ARM_A9_0_HPS_0_I2C0_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_I2C0_END 0xffc040ff

/*
 * Macros for device 'hps_0_i2c1', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_I2C1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_I2C1_COMPONENT_TYPE designware_i2c
#define HPS_0_ARM_A9_0_HPS_0_I2C1_COMPONENT_NAME hps_0_i2c1
#define HPS_0_ARM_A9_0_HPS_0_I2C1_BASE 0xffc05000
#define HPS_0_ARM_A9_0_HPS_0_I2C1_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_I2C1_END 0xffc050ff

/*
 * Macros for device 'hps_0_i2c2', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_I2C2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_I2C2_COMPONENT_TYPE designware_i2c
#define HPS_0_ARM_A9_0_HPS_0_I2C2_COMPONENT_NAME hps_0_i2c2
#define HPS_0_ARM_A9_0_HPS_0_I2C2_BASE 0xffc06000
#define HPS_0_ARM_A9_0_HPS_0_I2C2_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_I2C2_END 0xffc060ff

/*
 * Macros for device 'hps_0_i2c3', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_I2C3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_I2C3_COMPONENT_TYPE designware_i2c
#define HPS_0_ARM_A9_0_HPS_0_I2C3_COMPONENT_NAME hps_0_i2c3
#define HPS_0_ARM_A9_0_HPS_0_I2C3_BASE 0xffc07000
#define HPS_0_ARM_A9_0_HPS_0_I2C3_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_I2C3_END 0xffc070ff

/*
 * Macros for device 'hps_0_timer0', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_TIMER0_COMPONENT_TYPE dw_apb_timer_sp
#define HPS_0_ARM_A9_0_HPS_0_TIMER0_COMPONENT_NAME hps_0_timer0
#define HPS_0_ARM_A9_0_HPS_0_TIMER0_BASE 0xffc08000
#define HPS_0_ARM_A9_0_HPS_0_TIMER0_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_TIMER0_END 0xffc080ff

/*
 * Macros for device 'hps_0_timer1', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_TIMER1_COMPONENT_TYPE dw_apb_timer_sp
#define HPS_0_ARM_A9_0_HPS_0_TIMER1_COMPONENT_NAME hps_0_timer1
#define HPS_0_ARM_A9_0_HPS_0_TIMER1_BASE 0xffc09000
#define HPS_0_ARM_A9_0_HPS_0_TIMER1_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_TIMER1_END 0xffc090ff

/*
 * Macros for device 'hps_0_sdrctl', class 'altera_sdrctl'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_SDRCTL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_SDRCTL_COMPONENT_TYPE altera_sdrctl
#define HPS_0_ARM_A9_0_HPS_0_SDRCTL_COMPONENT_NAME hps_0_sdrctl
#define HPS_0_ARM_A9_0_HPS_0_SDRCTL_BASE 0xffc25000
#define HPS_0_ARM_A9_0_HPS_0_SDRCTL_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_SDRCTL_END 0xffc25fff

/*
 * Macros for device 'hps_0_timer2', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_TIMER2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_TIMER2_COMPONENT_TYPE dw_apb_timer_osc
#define HPS_0_ARM_A9_0_HPS_0_TIMER2_COMPONENT_NAME hps_0_timer2
#define HPS_0_ARM_A9_0_HPS_0_TIMER2_BASE 0xffd00000
#define HPS_0_ARM_A9_0_HPS_0_TIMER2_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_TIMER2_END 0xffd000ff

/*
 * Macros for device 'hps_0_timer3', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_TIMER3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_TIMER3_COMPONENT_TYPE dw_apb_timer_osc
#define HPS_0_ARM_A9_0_HPS_0_TIMER3_COMPONENT_NAME hps_0_timer3
#define HPS_0_ARM_A9_0_HPS_0_TIMER3_BASE 0xffd01000
#define HPS_0_ARM_A9_0_HPS_0_TIMER3_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_TIMER3_END 0xffd010ff

/*
 * Macros for device 'hps_0_wd_timer0', class 'dw_wd_timer'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_WD_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER0_COMPONENT_TYPE dw_wd_timer
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER0_COMPONENT_NAME hps_0_wd_timer0
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER0_BASE 0xffd02000
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER0_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER0_END 0xffd020ff

/*
 * Macros for device 'hps_0_wd_timer1', class 'dw_wd_timer'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_WD_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER1_COMPONENT_TYPE dw_wd_timer
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER1_COMPONENT_NAME hps_0_wd_timer1
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER1_BASE 0xffd03000
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER1_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_WD_TIMER1_END 0xffd030ff

/*
 * Macros for device 'hps_0_clkmgr', class 'asimov_clkmgr'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_CLKMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_CLKMGR_COMPONENT_TYPE asimov_clkmgr
#define HPS_0_ARM_A9_0_HPS_0_CLKMGR_COMPONENT_NAME hps_0_clkmgr
#define HPS_0_ARM_A9_0_HPS_0_CLKMGR_BASE 0xffd04000
#define HPS_0_ARM_A9_0_HPS_0_CLKMGR_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_CLKMGR_END 0xffd04fff

/*
 * Macros for device 'hps_0_rstmgr', class 'altera_rstmgr'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_RSTMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_RSTMGR_COMPONENT_TYPE altera_rstmgr
#define HPS_0_ARM_A9_0_HPS_0_RSTMGR_COMPONENT_NAME hps_0_rstmgr
#define HPS_0_ARM_A9_0_HPS_0_RSTMGR_BASE 0xffd05000
#define HPS_0_ARM_A9_0_HPS_0_RSTMGR_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_RSTMGR_END 0xffd050ff

/*
 * Macros for device 'hps_0_sysmgr', class 'altera_sysmgr'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_SYSMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_SYSMGR_COMPONENT_TYPE altera_sysmgr
#define HPS_0_ARM_A9_0_HPS_0_SYSMGR_COMPONENT_NAME hps_0_sysmgr
#define HPS_0_ARM_A9_0_HPS_0_SYSMGR_BASE 0xffd08000
#define HPS_0_ARM_A9_0_HPS_0_SYSMGR_SPAN 1024
#define HPS_0_ARM_A9_0_HPS_0_SYSMGR_END 0xffd083ff

/*
 * Macros for device 'hps_0_dma', class 'arm_pl330_dma'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_DMA_COMPONENT_TYPE arm_pl330_dma
#define HPS_0_ARM_A9_0_HPS_0_DMA_COMPONENT_NAME hps_0_dma
#define HPS_0_ARM_A9_0_HPS_0_DMA_BASE 0xffe01000
#define HPS_0_ARM_A9_0_HPS_0_DMA_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_DMA_END 0xffe01fff

/*
 * Macros for device 'hps_0_spim0', class 'spi'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_SPIM0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_SPIM0_COMPONENT_TYPE spi
#define HPS_0_ARM_A9_0_HPS_0_SPIM0_COMPONENT_NAME hps_0_spim0
#define HPS_0_ARM_A9_0_HPS_0_SPIM0_BASE 0xfff00000
#define HPS_0_ARM_A9_0_HPS_0_SPIM0_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_SPIM0_END 0xfff000ff

/*
 * Macros for device 'hps_0_spim1', class 'spi'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_SPIM1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_SPIM1_COMPONENT_TYPE spi
#define HPS_0_ARM_A9_0_HPS_0_SPIM1_COMPONENT_NAME hps_0_spim1
#define HPS_0_ARM_A9_0_HPS_0_SPIM1_BASE 0xfff01000
#define HPS_0_ARM_A9_0_HPS_0_SPIM1_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_SPIM1_END 0xfff010ff

/*
 * Macros for device 'hps_0_scu', class 'scu'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_SCU_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_SCU_COMPONENT_TYPE scu
#define HPS_0_ARM_A9_0_HPS_0_SCU_COMPONENT_NAME hps_0_scu
#define HPS_0_ARM_A9_0_HPS_0_SCU_BASE 0xfffec000
#define HPS_0_ARM_A9_0_HPS_0_SCU_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_SCU_END 0xfffec0ff

/*
 * Macros for device 'hps_0_timer', class 'arm_internal_timer'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_TIMER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_TIMER_COMPONENT_TYPE arm_internal_timer
#define HPS_0_ARM_A9_0_HPS_0_TIMER_COMPONENT_NAME hps_0_timer
#define HPS_0_ARM_A9_0_HPS_0_TIMER_BASE 0xfffec600
#define HPS_0_ARM_A9_0_HPS_0_TIMER_SPAN 256
#define HPS_0_ARM_A9_0_HPS_0_TIMER_END 0xfffec6ff

/*
 * Macros for device 'hps_0_arm_gic_0', class 'arm_gic'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_ARM_GIC_0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_ARM_GIC_0_COMPONENT_TYPE arm_gic
#define HPS_0_ARM_A9_0_HPS_0_ARM_GIC_0_COMPONENT_NAME hps_0_arm_gic_0
#define HPS_0_ARM_A9_0_HPS_0_ARM_GIC_0_BASE 0xfffed000
#define HPS_0_ARM_A9_0_HPS_0_ARM_GIC_0_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_ARM_GIC_0_END 0xfffedfff

/*
 * Macros for device 'hps_0_L2', class 'arm_pl310_L2'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_L2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_L2_COMPONENT_TYPE arm_pl310_L2
#define HPS_0_ARM_A9_0_HPS_0_L2_COMPONENT_NAME hps_0_L2
#define HPS_0_ARM_A9_0_HPS_0_L2_BASE 0xfffef000
#define HPS_0_ARM_A9_0_HPS_0_L2_SPAN 4096
#define HPS_0_ARM_A9_0_HPS_0_L2_END 0xfffeffff

/*
 * Macros for device 'hps_0_axi_ocram', class 'axi_ocram'
 * Path to the device is from the master group 'hps_0_arm_a9_0'.
 * The macros are prefixed with 'HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_COMPONENT_TYPE axi_ocram
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_COMPONENT_NAME hps_0_axi_ocram
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_BASE 0xffff0000
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_SPAN 65536
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_END 0xffffffff
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_SIZE_MULTIPLE 1
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_SIZE_VALUE 1<<16
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_WRITABLE 1
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_HEX 0
#define HPS_0_ARM_A9_0_HPS_0_AXI_OCRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'hps_0_axi_sdram', class 'axi_sdram'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_COMPONENT_TYPE axi_sdram
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_COMPONENT_NAME hps_0_axi_sdram
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_BASE 0x0
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_SPAN 0x80000000
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_END 0x7fffffff
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_SIZE_MULTIPLE 1
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_SIZE_VALUE 1<<31
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_WRITABLE 1
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_HEX 0
#define HPS_0_ARM_A9_1_HPS_0_AXI_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 31

/*
 * Macros for device 'sysid_qsys', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_SYSID_QSYS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_SYSID_QSYS_COMPONENT_TYPE altera_avalon_sysid_qsys
#define HPS_0_ARM_A9_1_SYSID_QSYS_COMPONENT_NAME sysid_qsys
#define HPS_0_ARM_A9_1_SYSID_QSYS_BASE 0xff201000
#define HPS_0_ARM_A9_1_SYSID_QSYS_SPAN 8
#define HPS_0_ARM_A9_1_SYSID_QSYS_END 0xff201007
#define HPS_0_ARM_A9_1_SYSID_QSYS_ID 4294906626
#define HPS_0_ARM_A9_1_SYSID_QSYS_TIMESTAMP 1553717928

/*
 * Macros for device 'jtag_uart', class 'altera_avalon_jtag_uart'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_JTAG_UART_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_JTAG_UART_COMPONENT_TYPE altera_avalon_jtag_uart
#define HPS_0_ARM_A9_1_JTAG_UART_COMPONENT_NAME jtag_uart
#define HPS_0_ARM_A9_1_JTAG_UART_BASE 0xff202000
#define HPS_0_ARM_A9_1_JTAG_UART_SPAN 8
#define HPS_0_ARM_A9_1_JTAG_UART_END 0xff202007
#define HPS_0_ARM_A9_1_JTAG_UART_READ_DEPTH 64
#define HPS_0_ARM_A9_1_JTAG_UART_READ_THRESHOLD 8
#define HPS_0_ARM_A9_1_JTAG_UART_WRITE_DEPTH 64
#define HPS_0_ARM_A9_1_JTAG_UART_WRITE_THRESHOLD 8

/*
 * Macros for device 'button_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_BUTTON_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_BUTTON_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_BUTTON_PIO_COMPONENT_NAME button_pio
#define HPS_0_ARM_A9_1_BUTTON_PIO_BASE 0xff203000
#define HPS_0_ARM_A9_1_BUTTON_PIO_SPAN 16
#define HPS_0_ARM_A9_1_BUTTON_PIO_END 0xff20300f
#define HPS_0_ARM_A9_1_BUTTON_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define HPS_0_ARM_A9_1_BUTTON_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_BUTTON_PIO_CAPTURE 1
#define HPS_0_ARM_A9_1_BUTTON_PIO_DATA_WIDTH 2
#define HPS_0_ARM_A9_1_BUTTON_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_BUTTON_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_BUTTON_PIO_EDGE_TYPE FALLING
#define HPS_0_ARM_A9_1_BUTTON_PIO_FREQ 50000000
#define HPS_0_ARM_A9_1_BUTTON_PIO_HAS_IN 1
#define HPS_0_ARM_A9_1_BUTTON_PIO_HAS_OUT 0
#define HPS_0_ARM_A9_1_BUTTON_PIO_HAS_TRI 0
#define HPS_0_ARM_A9_1_BUTTON_PIO_IRQ_TYPE EDGE
#define HPS_0_ARM_A9_1_BUTTON_PIO_RESET_VALUE 0

/*
 * Macros for device 'led_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_LED_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_LED_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_LED_PIO_COMPONENT_NAME led_pio
#define HPS_0_ARM_A9_1_LED_PIO_BASE 0xff203020
#define HPS_0_ARM_A9_1_LED_PIO_SPAN 16
#define HPS_0_ARM_A9_1_LED_PIO_END 0xff20302f
#define HPS_0_ARM_A9_1_LED_PIO_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_LED_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_LED_PIO_CAPTURE 0
#define HPS_0_ARM_A9_1_LED_PIO_DATA_WIDTH 7
#define HPS_0_ARM_A9_1_LED_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_LED_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_LED_PIO_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_LED_PIO_FREQ 50000000
#define HPS_0_ARM_A9_1_LED_PIO_HAS_IN 0
#define HPS_0_ARM_A9_1_LED_PIO_HAS_OUT 1
#define HPS_0_ARM_A9_1_LED_PIO_HAS_TRI 0
#define HPS_0_ARM_A9_1_LED_PIO_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_LED_PIO_RESET_VALUE 127

/*
 * Macros for device 'dipsw_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_DIPSW_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_DIPSW_PIO_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_DIPSW_PIO_COMPONENT_NAME dipsw_pio
#define HPS_0_ARM_A9_1_DIPSW_PIO_BASE 0xff203040
#define HPS_0_ARM_A9_1_DIPSW_PIO_SPAN 16
#define HPS_0_ARM_A9_1_DIPSW_PIO_END 0xff20304f
#define HPS_0_ARM_A9_1_DIPSW_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define HPS_0_ARM_A9_1_DIPSW_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_DIPSW_PIO_CAPTURE 1
#define HPS_0_ARM_A9_1_DIPSW_PIO_DATA_WIDTH 4
#define HPS_0_ARM_A9_1_DIPSW_PIO_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_DIPSW_PIO_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_DIPSW_PIO_EDGE_TYPE ANY
#define HPS_0_ARM_A9_1_DIPSW_PIO_FREQ 50000000
#define HPS_0_ARM_A9_1_DIPSW_PIO_HAS_IN 1
#define HPS_0_ARM_A9_1_DIPSW_PIO_HAS_OUT 0
#define HPS_0_ARM_A9_1_DIPSW_PIO_HAS_TRI 0
#define HPS_0_ARM_A9_1_DIPSW_PIO_IRQ_TYPE EDGE
#define HPS_0_ARM_A9_1_DIPSW_PIO_RESET_VALUE 0

/*
 * Macros for device 'flags_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_FLAGS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_FLAGS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_FLAGS_IN_COMPONENT_NAME flags_in
#define HPS_0_ARM_A9_1_FLAGS_IN_BASE 0xff204000
#define HPS_0_ARM_A9_1_FLAGS_IN_SPAN 16
#define HPS_0_ARM_A9_1_FLAGS_IN_END 0xff20400f
#define HPS_0_ARM_A9_1_FLAGS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_FLAGS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_FLAGS_IN_CAPTURE 0
#define HPS_0_ARM_A9_1_FLAGS_IN_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_FLAGS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_FLAGS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_FLAGS_IN_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_FLAGS_IN_FREQ 50000000
#define HPS_0_ARM_A9_1_FLAGS_IN_HAS_IN 1
#define HPS_0_ARM_A9_1_FLAGS_IN_HAS_OUT 0
#define HPS_0_ARM_A9_1_FLAGS_IN_HAS_TRI 0
#define HPS_0_ARM_A9_1_FLAGS_IN_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_FLAGS_IN_RESET_VALUE 0

/*
 * Macros for device 'flags_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_FLAGS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_FLAGS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_FLAGS_OUT_COMPONENT_NAME flags_out
#define HPS_0_ARM_A9_1_FLAGS_OUT_BASE 0xff204020
#define HPS_0_ARM_A9_1_FLAGS_OUT_SPAN 16
#define HPS_0_ARM_A9_1_FLAGS_OUT_END 0xff20402f
#define HPS_0_ARM_A9_1_FLAGS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_FLAGS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_FLAGS_OUT_CAPTURE 0
#define HPS_0_ARM_A9_1_FLAGS_OUT_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_FLAGS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_FLAGS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_FLAGS_OUT_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_FLAGS_OUT_FREQ 50000000
#define HPS_0_ARM_A9_1_FLAGS_OUT_HAS_IN 0
#define HPS_0_ARM_A9_1_FLAGS_OUT_HAS_OUT 1
#define HPS_0_ARM_A9_1_FLAGS_OUT_HAS_TRI 0
#define HPS_0_ARM_A9_1_FLAGS_OUT_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_FLAGS_OUT_RESET_VALUE 0

/*
 * Macros for device 'configuration_1', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_CONFIGURATION_1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_CONFIGURATION_1_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_CONFIGURATION_1_COMPONENT_NAME configuration_1
#define HPS_0_ARM_A9_1_CONFIGURATION_1_BASE 0xff204040
#define HPS_0_ARM_A9_1_CONFIGURATION_1_SPAN 16
#define HPS_0_ARM_A9_1_CONFIGURATION_1_END 0xff20404f
#define HPS_0_ARM_A9_1_CONFIGURATION_1_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_CONFIGURATION_1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_CONFIGURATION_1_CAPTURE 0
#define HPS_0_ARM_A9_1_CONFIGURATION_1_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_CONFIGURATION_1_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_CONFIGURATION_1_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_CONFIGURATION_1_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_CONFIGURATION_1_FREQ 50000000
#define HPS_0_ARM_A9_1_CONFIGURATION_1_HAS_IN 0
#define HPS_0_ARM_A9_1_CONFIGURATION_1_HAS_OUT 1
#define HPS_0_ARM_A9_1_CONFIGURATION_1_HAS_TRI 0
#define HPS_0_ARM_A9_1_CONFIGURATION_1_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_CONFIGURATION_1_RESET_VALUE 0

/*
 * Macros for device 'fans', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_FANS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_FANS_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_FANS_COMPONENT_NAME fans
#define HPS_0_ARM_A9_1_FANS_BASE 0xff2040a0
#define HPS_0_ARM_A9_1_FANS_SPAN 16
#define HPS_0_ARM_A9_1_FANS_END 0xff2040af
#define HPS_0_ARM_A9_1_FANS_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_FANS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_FANS_CAPTURE 0
#define HPS_0_ARM_A9_1_FANS_DATA_WIDTH 2
#define HPS_0_ARM_A9_1_FANS_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_FANS_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_FANS_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_FANS_FREQ 50000000
#define HPS_0_ARM_A9_1_FANS_HAS_IN 0
#define HPS_0_ARM_A9_1_FANS_HAS_OUT 1
#define HPS_0_ARM_A9_1_FANS_HAS_TRI 0
#define HPS_0_ARM_A9_1_FANS_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_FANS_RESET_VALUE 0

/*
 * Macros for device 'stepper_1_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_STEPPER_1_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_STEPPER_1_SPEED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_STEPPER_1_SPEED_COMPONENT_NAME stepper_1_speed
#define HPS_0_ARM_A9_1_STEPPER_1_SPEED_BASE 0xff205000
#define HPS_0_ARM_A9_1_STEPPER_1_SPEED_SPAN 16
#define HPS_0_ARM_A9_1_STEPPER_1_SPEED_END 0xff20500f
#define HPS_0_ARM_A9_1_STEPPER_1_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_1_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_1_SPEED_CAPTURE 0
#define HPS_0_ARM_A9_1_STEPPER_1_SPEED_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_STEPPER_1_SPEED_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_STEPPER_1_SPEED_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_STEPPER_1_SPEED_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_1_SPEED_FREQ 50000000
#define HPS_0_ARM_A9_1_STEPPER_1_SPEED_HAS_IN 0
#define HPS_0_ARM_A9_1_STEPPER_1_SPEED_HAS_OUT 1
#define HPS_0_ARM_A9_1_STEPPER_1_SPEED_HAS_TRI 0
#define HPS_0_ARM_A9_1_STEPPER_1_SPEED_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_1_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_1_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_COMPONENT_NAME stepper_1_steps_in
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_BASE 0xff205020
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_SPAN 16
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_END 0xff20502f
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_CAPTURE 0
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_FREQ 50000000
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_HAS_IN 1
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_HAS_OUT 0
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_HAS_TRI 0
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_2_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_STEPPER_2_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_STEPPER_2_SPEED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_STEPPER_2_SPEED_COMPONENT_NAME stepper_2_speed
#define HPS_0_ARM_A9_1_STEPPER_2_SPEED_BASE 0xff205040
#define HPS_0_ARM_A9_1_STEPPER_2_SPEED_SPAN 16
#define HPS_0_ARM_A9_1_STEPPER_2_SPEED_END 0xff20504f
#define HPS_0_ARM_A9_1_STEPPER_2_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_2_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_2_SPEED_CAPTURE 0
#define HPS_0_ARM_A9_1_STEPPER_2_SPEED_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_STEPPER_2_SPEED_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_STEPPER_2_SPEED_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_STEPPER_2_SPEED_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_2_SPEED_FREQ 50000000
#define HPS_0_ARM_A9_1_STEPPER_2_SPEED_HAS_IN 0
#define HPS_0_ARM_A9_1_STEPPER_2_SPEED_HAS_OUT 1
#define HPS_0_ARM_A9_1_STEPPER_2_SPEED_HAS_TRI 0
#define HPS_0_ARM_A9_1_STEPPER_2_SPEED_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_2_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_2_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_COMPONENT_NAME stepper_2_steps_in
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_BASE 0xff205060
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_SPAN 16
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_END 0xff20506f
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_CAPTURE 0
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_FREQ 50000000
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_HAS_IN 1
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_HAS_OUT 0
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_HAS_TRI 0
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_3_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_STEPPER_3_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_STEPPER_3_SPEED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_STEPPER_3_SPEED_COMPONENT_NAME stepper_3_speed
#define HPS_0_ARM_A9_1_STEPPER_3_SPEED_BASE 0xff205080
#define HPS_0_ARM_A9_1_STEPPER_3_SPEED_SPAN 16
#define HPS_0_ARM_A9_1_STEPPER_3_SPEED_END 0xff20508f
#define HPS_0_ARM_A9_1_STEPPER_3_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_3_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_3_SPEED_CAPTURE 0
#define HPS_0_ARM_A9_1_STEPPER_3_SPEED_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_STEPPER_3_SPEED_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_STEPPER_3_SPEED_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_STEPPER_3_SPEED_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_3_SPEED_FREQ 50000000
#define HPS_0_ARM_A9_1_STEPPER_3_SPEED_HAS_IN 0
#define HPS_0_ARM_A9_1_STEPPER_3_SPEED_HAS_OUT 1
#define HPS_0_ARM_A9_1_STEPPER_3_SPEED_HAS_TRI 0
#define HPS_0_ARM_A9_1_STEPPER_3_SPEED_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_3_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_3_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_COMPONENT_NAME stepper_3_steps_in
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_BASE 0xff2050a0
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_SPAN 16
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_END 0xff2050af
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_CAPTURE 0
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_FREQ 50000000
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_HAS_IN 1
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_HAS_OUT 0
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_HAS_TRI 0
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_4_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_STEPPER_4_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_STEPPER_4_SPEED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_STEPPER_4_SPEED_COMPONENT_NAME stepper_4_speed
#define HPS_0_ARM_A9_1_STEPPER_4_SPEED_BASE 0xff2050c0
#define HPS_0_ARM_A9_1_STEPPER_4_SPEED_SPAN 16
#define HPS_0_ARM_A9_1_STEPPER_4_SPEED_END 0xff2050cf
#define HPS_0_ARM_A9_1_STEPPER_4_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_4_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_4_SPEED_CAPTURE 0
#define HPS_0_ARM_A9_1_STEPPER_4_SPEED_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_STEPPER_4_SPEED_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_STEPPER_4_SPEED_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_STEPPER_4_SPEED_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_4_SPEED_FREQ 50000000
#define HPS_0_ARM_A9_1_STEPPER_4_SPEED_HAS_IN 0
#define HPS_0_ARM_A9_1_STEPPER_4_SPEED_HAS_OUT 1
#define HPS_0_ARM_A9_1_STEPPER_4_SPEED_HAS_TRI 0
#define HPS_0_ARM_A9_1_STEPPER_4_SPEED_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_4_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_4_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_COMPONENT_NAME stepper_4_steps_in
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_BASE 0xff2050e0
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_SPAN 16
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_END 0xff2050ef
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_CAPTURE 0
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_FREQ 50000000
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_HAS_IN 1
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_HAS_OUT 0
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_HAS_TRI 0
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_1_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_COMPONENT_NAME stepper_1_steps_out
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_BASE 0xff205100
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_SPAN 16
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_END 0xff20510f
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_CAPTURE 0
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_FREQ 50000000
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_HAS_IN 0
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_HAS_OUT 1
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_HAS_TRI 0
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_1_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'stepper_2_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_COMPONENT_NAME stepper_2_steps_out
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_BASE 0xff205120
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_SPAN 16
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_END 0xff20512f
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_CAPTURE 0
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_FREQ 50000000
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_HAS_IN 0
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_HAS_OUT 1
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_HAS_TRI 0
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_2_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'stepper_3_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_COMPONENT_NAME stepper_3_steps_out
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_BASE 0xff205140
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_SPAN 16
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_END 0xff20514f
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_CAPTURE 0
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_FREQ 50000000
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_HAS_IN 0
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_HAS_OUT 1
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_HAS_TRI 0
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_3_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'stepper_4_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_COMPONENT_NAME stepper_4_steps_out
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_BASE 0xff205160
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_SPAN 16
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_END 0xff20516f
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_CAPTURE 0
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_DATA_WIDTH 32
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_FREQ 50000000
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_HAS_IN 0
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_HAS_OUT 1
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_HAS_TRI 0
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_STEPPER_4_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'endstops', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_ENDSTOPS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_ENDSTOPS_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_ENDSTOPS_COMPONENT_NAME endstops
#define HPS_0_ARM_A9_1_ENDSTOPS_BASE 0xff205200
#define HPS_0_ARM_A9_1_ENDSTOPS_SPAN 16
#define HPS_0_ARM_A9_1_ENDSTOPS_END 0xff20520f
#define HPS_0_ARM_A9_1_ENDSTOPS_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_ENDSTOPS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_ENDSTOPS_CAPTURE 0
#define HPS_0_ARM_A9_1_ENDSTOPS_DATA_WIDTH 6
#define HPS_0_ARM_A9_1_ENDSTOPS_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_ENDSTOPS_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_ENDSTOPS_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_ENDSTOPS_FREQ 50000000
#define HPS_0_ARM_A9_1_ENDSTOPS_HAS_IN 1
#define HPS_0_ARM_A9_1_ENDSTOPS_HAS_OUT 0
#define HPS_0_ARM_A9_1_ENDSTOPS_HAS_TRI 0
#define HPS_0_ARM_A9_1_ENDSTOPS_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_ENDSTOPS_RESET_VALUE 0

/*
 * Macros for device 'temp_bed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_TEMP_BED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_TEMP_BED_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_TEMP_BED_COMPONENT_NAME temp_bed
#define HPS_0_ARM_A9_1_TEMP_BED_BASE 0xff206000
#define HPS_0_ARM_A9_1_TEMP_BED_SPAN 16
#define HPS_0_ARM_A9_1_TEMP_BED_END 0xff20600f
#define HPS_0_ARM_A9_1_TEMP_BED_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_TEMP_BED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_TEMP_BED_CAPTURE 0
#define HPS_0_ARM_A9_1_TEMP_BED_DATA_WIDTH 12
#define HPS_0_ARM_A9_1_TEMP_BED_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_TEMP_BED_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_TEMP_BED_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_TEMP_BED_FREQ 50000000
#define HPS_0_ARM_A9_1_TEMP_BED_HAS_IN 1
#define HPS_0_ARM_A9_1_TEMP_BED_HAS_OUT 0
#define HPS_0_ARM_A9_1_TEMP_BED_HAS_TRI 0
#define HPS_0_ARM_A9_1_TEMP_BED_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_TEMP_BED_RESET_VALUE 0

/*
 * Macros for device 'temp0', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_TEMP0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_TEMP0_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_TEMP0_COMPONENT_NAME temp0
#define HPS_0_ARM_A9_1_TEMP0_BASE 0xff206020
#define HPS_0_ARM_A9_1_TEMP0_SPAN 16
#define HPS_0_ARM_A9_1_TEMP0_END 0xff20602f
#define HPS_0_ARM_A9_1_TEMP0_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_TEMP0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_TEMP0_CAPTURE 0
#define HPS_0_ARM_A9_1_TEMP0_DATA_WIDTH 12
#define HPS_0_ARM_A9_1_TEMP0_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_TEMP0_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_TEMP0_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_TEMP0_FREQ 50000000
#define HPS_0_ARM_A9_1_TEMP0_HAS_IN 1
#define HPS_0_ARM_A9_1_TEMP0_HAS_OUT 0
#define HPS_0_ARM_A9_1_TEMP0_HAS_TRI 0
#define HPS_0_ARM_A9_1_TEMP0_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_TEMP0_RESET_VALUE 0

/*
 * Macros for device 'temp1', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_TEMP1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_TEMP1_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_TEMP1_COMPONENT_NAME temp1
#define HPS_0_ARM_A9_1_TEMP1_BASE 0xff206040
#define HPS_0_ARM_A9_1_TEMP1_SPAN 16
#define HPS_0_ARM_A9_1_TEMP1_END 0xff20604f
#define HPS_0_ARM_A9_1_TEMP1_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_TEMP1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_TEMP1_CAPTURE 0
#define HPS_0_ARM_A9_1_TEMP1_DATA_WIDTH 12
#define HPS_0_ARM_A9_1_TEMP1_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_TEMP1_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_TEMP1_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_TEMP1_FREQ 50000000
#define HPS_0_ARM_A9_1_TEMP1_HAS_IN 1
#define HPS_0_ARM_A9_1_TEMP1_HAS_OUT 0
#define HPS_0_ARM_A9_1_TEMP1_HAS_TRI 0
#define HPS_0_ARM_A9_1_TEMP1_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_TEMP1_RESET_VALUE 0

/*
 * Macros for device 'temp_bed_bottom', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_COMPONENT_NAME temp_bed_bottom
#define HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_BASE 0xff206060
#define HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_SPAN 16
#define HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_END 0xff20606f
#define HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_CAPTURE 0
#define HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_DATA_WIDTH 12
#define HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_FREQ 50000000
#define HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_HAS_IN 0
#define HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_HAS_OUT 1
#define HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_HAS_TRI 0
#define HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_TEMP_BED_BOTTOM_RESET_VALUE 0

/*
 * Macros for device 'temp_bed_upper', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_TEMP_BED_UPPER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_TEMP_BED_UPPER_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_TEMP_BED_UPPER_COMPONENT_NAME temp_bed_upper
#define HPS_0_ARM_A9_1_TEMP_BED_UPPER_BASE 0xff206080
#define HPS_0_ARM_A9_1_TEMP_BED_UPPER_SPAN 16
#define HPS_0_ARM_A9_1_TEMP_BED_UPPER_END 0xff20608f
#define HPS_0_ARM_A9_1_TEMP_BED_UPPER_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_TEMP_BED_UPPER_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_TEMP_BED_UPPER_CAPTURE 0
#define HPS_0_ARM_A9_1_TEMP_BED_UPPER_DATA_WIDTH 12
#define HPS_0_ARM_A9_1_TEMP_BED_UPPER_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_TEMP_BED_UPPER_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_TEMP_BED_UPPER_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_TEMP_BED_UPPER_FREQ 50000000
#define HPS_0_ARM_A9_1_TEMP_BED_UPPER_HAS_IN 0
#define HPS_0_ARM_A9_1_TEMP_BED_UPPER_HAS_OUT 1
#define HPS_0_ARM_A9_1_TEMP_BED_UPPER_HAS_TRI 0
#define HPS_0_ARM_A9_1_TEMP_BED_UPPER_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_TEMP_BED_UPPER_RESET_VALUE 0

/*
 * Macros for device 'temp_e1_bottom', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_COMPONENT_NAME temp_e1_bottom
#define HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_BASE 0xff2060a0
#define HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_SPAN 16
#define HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_END 0xff2060af
#define HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_CAPTURE 0
#define HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_DATA_WIDTH 12
#define HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_FREQ 50000000
#define HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_HAS_IN 0
#define HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_HAS_OUT 1
#define HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_HAS_TRI 0
#define HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_TEMP_E1_BOTTOM_RESET_VALUE 0

/*
 * Macros for device 'temp_e1_upper', class 'altera_avalon_pio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_TEMP_E1_UPPER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_TEMP_E1_UPPER_COMPONENT_TYPE altera_avalon_pio
#define HPS_0_ARM_A9_1_TEMP_E1_UPPER_COMPONENT_NAME temp_e1_upper
#define HPS_0_ARM_A9_1_TEMP_E1_UPPER_BASE 0xff2060c0
#define HPS_0_ARM_A9_1_TEMP_E1_UPPER_SPAN 16
#define HPS_0_ARM_A9_1_TEMP_E1_UPPER_END 0xff2060cf
#define HPS_0_ARM_A9_1_TEMP_E1_UPPER_BIT_CLEARING_EDGE_REGISTER 0
#define HPS_0_ARM_A9_1_TEMP_E1_UPPER_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HPS_0_ARM_A9_1_TEMP_E1_UPPER_CAPTURE 0
#define HPS_0_ARM_A9_1_TEMP_E1_UPPER_DATA_WIDTH 12
#define HPS_0_ARM_A9_1_TEMP_E1_UPPER_DO_TEST_BENCH_WIRING 0
#define HPS_0_ARM_A9_1_TEMP_E1_UPPER_DRIVEN_SIM_VALUE 0
#define HPS_0_ARM_A9_1_TEMP_E1_UPPER_EDGE_TYPE NONE
#define HPS_0_ARM_A9_1_TEMP_E1_UPPER_FREQ 50000000
#define HPS_0_ARM_A9_1_TEMP_E1_UPPER_HAS_IN 0
#define HPS_0_ARM_A9_1_TEMP_E1_UPPER_HAS_OUT 1
#define HPS_0_ARM_A9_1_TEMP_E1_UPPER_HAS_TRI 0
#define HPS_0_ARM_A9_1_TEMP_E1_UPPER_IRQ_TYPE NONE
#define HPS_0_ARM_A9_1_TEMP_E1_UPPER_RESET_VALUE 0

/*
 * Macros for device 'ILC', class 'interrupt_latency_counter'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_ILC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_ILC_COMPONENT_TYPE interrupt_latency_counter
#define HPS_0_ARM_A9_1_ILC_COMPONENT_NAME ILC
#define HPS_0_ARM_A9_1_ILC_BASE 0xff230000
#define HPS_0_ARM_A9_1_ILC_SPAN 256
#define HPS_0_ARM_A9_1_ILC_END 0xff2300ff

/*
 * Macros for device 'hps_0_gmac0', class 'stmmac'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_GMAC0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_GMAC0_COMPONENT_TYPE stmmac
#define HPS_0_ARM_A9_1_HPS_0_GMAC0_COMPONENT_NAME hps_0_gmac0
#define HPS_0_ARM_A9_1_HPS_0_GMAC0_BASE 0xff700000
#define HPS_0_ARM_A9_1_HPS_0_GMAC0_SPAN 8192
#define HPS_0_ARM_A9_1_HPS_0_GMAC0_END 0xff701fff

/*
 * Macros for device 'hps_0_gmac1', class 'stmmac'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_GMAC1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_GMAC1_COMPONENT_TYPE stmmac
#define HPS_0_ARM_A9_1_HPS_0_GMAC1_COMPONENT_NAME hps_0_gmac1
#define HPS_0_ARM_A9_1_HPS_0_GMAC1_BASE 0xff702000
#define HPS_0_ARM_A9_1_HPS_0_GMAC1_SPAN 8192
#define HPS_0_ARM_A9_1_HPS_0_GMAC1_END 0xff703fff

/*
 * Macros for device 'hps_0_sdmmc', class 'sdmmc'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_SDMMC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_SDMMC_COMPONENT_TYPE sdmmc
#define HPS_0_ARM_A9_1_HPS_0_SDMMC_COMPONENT_NAME hps_0_sdmmc
#define HPS_0_ARM_A9_1_HPS_0_SDMMC_BASE 0xff704000
#define HPS_0_ARM_A9_1_HPS_0_SDMMC_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_SDMMC_END 0xff704fff

/*
 * Macros for device 'hps_0_qspi', class 'cadence_qspi'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_QSPI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_QSPI_COMPONENT_TYPE cadence_qspi
#define HPS_0_ARM_A9_1_HPS_0_QSPI_COMPONENT_NAME hps_0_qspi
#define HPS_0_ARM_A9_1_HPS_0_QSPI_BASE 0xff705000
#define HPS_0_ARM_A9_1_HPS_0_QSPI_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_QSPI_END 0xff7050ff

/*
 * Macros for device 'hps_0_fpgamgr', class 'altera_fpgamgr'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_FPGAMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_FPGAMGR_COMPONENT_TYPE altera_fpgamgr
#define HPS_0_ARM_A9_1_HPS_0_FPGAMGR_COMPONENT_NAME hps_0_fpgamgr
#define HPS_0_ARM_A9_1_HPS_0_FPGAMGR_BASE 0xff706000
#define HPS_0_ARM_A9_1_HPS_0_FPGAMGR_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_FPGAMGR_END 0xff706fff

/*
 * Macros for device 'hps_0_gpio0', class 'dw_gpio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_GPIO0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_GPIO0_COMPONENT_TYPE dw_gpio
#define HPS_0_ARM_A9_1_HPS_0_GPIO0_COMPONENT_NAME hps_0_gpio0
#define HPS_0_ARM_A9_1_HPS_0_GPIO0_BASE 0xff708000
#define HPS_0_ARM_A9_1_HPS_0_GPIO0_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_GPIO0_END 0xff7080ff

/*
 * Macros for device 'hps_0_gpio1', class 'dw_gpio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_GPIO1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_GPIO1_COMPONENT_TYPE dw_gpio
#define HPS_0_ARM_A9_1_HPS_0_GPIO1_COMPONENT_NAME hps_0_gpio1
#define HPS_0_ARM_A9_1_HPS_0_GPIO1_BASE 0xff709000
#define HPS_0_ARM_A9_1_HPS_0_GPIO1_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_GPIO1_END 0xff7090ff

/*
 * Macros for device 'hps_0_gpio2', class 'dw_gpio'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_GPIO2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_GPIO2_COMPONENT_TYPE dw_gpio
#define HPS_0_ARM_A9_1_HPS_0_GPIO2_COMPONENT_NAME hps_0_gpio2
#define HPS_0_ARM_A9_1_HPS_0_GPIO2_BASE 0xff70a000
#define HPS_0_ARM_A9_1_HPS_0_GPIO2_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_GPIO2_END 0xff70a0ff

/*
 * Macros for device 'hps_0_l3regs', class 'altera_l3regs'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_L3REGS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_L3REGS_COMPONENT_TYPE altera_l3regs
#define HPS_0_ARM_A9_1_HPS_0_L3REGS_COMPONENT_NAME hps_0_l3regs
#define HPS_0_ARM_A9_1_HPS_0_L3REGS_BASE 0xff800000
#define HPS_0_ARM_A9_1_HPS_0_L3REGS_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_L3REGS_END 0xff800fff

/*
 * Macros for device 'hps_0_nand0', class 'denali_nand'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_NAND0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_NAND0_COMPONENT_TYPE denali_nand
#define HPS_0_ARM_A9_1_HPS_0_NAND0_COMPONENT_NAME hps_0_nand0
#define HPS_0_ARM_A9_1_HPS_0_NAND0_BASE 0xff900000
#define HPS_0_ARM_A9_1_HPS_0_NAND0_SPAN 65536
#define HPS_0_ARM_A9_1_HPS_0_NAND0_END 0xff90ffff

/*
 * Macros for device 'hps_0_usb0', class 'usb'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_USB0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_USB0_COMPONENT_TYPE usb
#define HPS_0_ARM_A9_1_HPS_0_USB0_COMPONENT_NAME hps_0_usb0
#define HPS_0_ARM_A9_1_HPS_0_USB0_BASE 0xffb00000
#define HPS_0_ARM_A9_1_HPS_0_USB0_SPAN 262144
#define HPS_0_ARM_A9_1_HPS_0_USB0_END 0xffb3ffff

/*
 * Macros for device 'hps_0_usb1', class 'usb'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_USB1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_USB1_COMPONENT_TYPE usb
#define HPS_0_ARM_A9_1_HPS_0_USB1_COMPONENT_NAME hps_0_usb1
#define HPS_0_ARM_A9_1_HPS_0_USB1_BASE 0xffb40000
#define HPS_0_ARM_A9_1_HPS_0_USB1_SPAN 262144
#define HPS_0_ARM_A9_1_HPS_0_USB1_END 0xffb7ffff

/*
 * Macros for device 'hps_0_dcan0', class 'bosch_dcan'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_DCAN0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_DCAN0_COMPONENT_TYPE bosch_dcan
#define HPS_0_ARM_A9_1_HPS_0_DCAN0_COMPONENT_NAME hps_0_dcan0
#define HPS_0_ARM_A9_1_HPS_0_DCAN0_BASE 0xffc00000
#define HPS_0_ARM_A9_1_HPS_0_DCAN0_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_DCAN0_END 0xffc00fff

/*
 * Macros for device 'hps_0_dcan1', class 'bosch_dcan'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_DCAN1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_DCAN1_COMPONENT_TYPE bosch_dcan
#define HPS_0_ARM_A9_1_HPS_0_DCAN1_COMPONENT_NAME hps_0_dcan1
#define HPS_0_ARM_A9_1_HPS_0_DCAN1_BASE 0xffc01000
#define HPS_0_ARM_A9_1_HPS_0_DCAN1_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_DCAN1_END 0xffc01fff

/*
 * Macros for device 'hps_0_uart0', class 'snps_uart'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_UART0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_UART0_COMPONENT_TYPE snps_uart
#define HPS_0_ARM_A9_1_HPS_0_UART0_COMPONENT_NAME hps_0_uart0
#define HPS_0_ARM_A9_1_HPS_0_UART0_BASE 0xffc02000
#define HPS_0_ARM_A9_1_HPS_0_UART0_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_UART0_END 0xffc020ff
#define HPS_0_ARM_A9_1_HPS_0_UART0_FIFO_DEPTH 128
#define HPS_0_ARM_A9_1_HPS_0_UART0_FIFO_HWFC 0
#define HPS_0_ARM_A9_1_HPS_0_UART0_FIFO_MODE 1
#define HPS_0_ARM_A9_1_HPS_0_UART0_FIFO_SWFC 0
#define HPS_0_ARM_A9_1_HPS_0_UART0_FREQ 100000000

/*
 * Macros for device 'hps_0_uart1', class 'snps_uart'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_UART1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_UART1_COMPONENT_TYPE snps_uart
#define HPS_0_ARM_A9_1_HPS_0_UART1_COMPONENT_NAME hps_0_uart1
#define HPS_0_ARM_A9_1_HPS_0_UART1_BASE 0xffc03000
#define HPS_0_ARM_A9_1_HPS_0_UART1_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_UART1_END 0xffc030ff
#define HPS_0_ARM_A9_1_HPS_0_UART1_FIFO_DEPTH 128
#define HPS_0_ARM_A9_1_HPS_0_UART1_FIFO_HWFC 0
#define HPS_0_ARM_A9_1_HPS_0_UART1_FIFO_MODE 1
#define HPS_0_ARM_A9_1_HPS_0_UART1_FIFO_SWFC 0
#define HPS_0_ARM_A9_1_HPS_0_UART1_FREQ 100000000

/*
 * Macros for device 'hps_0_i2c0', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_I2C0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_I2C0_COMPONENT_TYPE designware_i2c
#define HPS_0_ARM_A9_1_HPS_0_I2C0_COMPONENT_NAME hps_0_i2c0
#define HPS_0_ARM_A9_1_HPS_0_I2C0_BASE 0xffc04000
#define HPS_0_ARM_A9_1_HPS_0_I2C0_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_I2C0_END 0xffc040ff

/*
 * Macros for device 'hps_0_i2c1', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_I2C1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_I2C1_COMPONENT_TYPE designware_i2c
#define HPS_0_ARM_A9_1_HPS_0_I2C1_COMPONENT_NAME hps_0_i2c1
#define HPS_0_ARM_A9_1_HPS_0_I2C1_BASE 0xffc05000
#define HPS_0_ARM_A9_1_HPS_0_I2C1_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_I2C1_END 0xffc050ff

/*
 * Macros for device 'hps_0_i2c2', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_I2C2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_I2C2_COMPONENT_TYPE designware_i2c
#define HPS_0_ARM_A9_1_HPS_0_I2C2_COMPONENT_NAME hps_0_i2c2
#define HPS_0_ARM_A9_1_HPS_0_I2C2_BASE 0xffc06000
#define HPS_0_ARM_A9_1_HPS_0_I2C2_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_I2C2_END 0xffc060ff

/*
 * Macros for device 'hps_0_i2c3', class 'designware_i2c'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_I2C3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_I2C3_COMPONENT_TYPE designware_i2c
#define HPS_0_ARM_A9_1_HPS_0_I2C3_COMPONENT_NAME hps_0_i2c3
#define HPS_0_ARM_A9_1_HPS_0_I2C3_BASE 0xffc07000
#define HPS_0_ARM_A9_1_HPS_0_I2C3_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_I2C3_END 0xffc070ff

/*
 * Macros for device 'hps_0_timer0', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_TIMER0_COMPONENT_TYPE dw_apb_timer_sp
#define HPS_0_ARM_A9_1_HPS_0_TIMER0_COMPONENT_NAME hps_0_timer0
#define HPS_0_ARM_A9_1_HPS_0_TIMER0_BASE 0xffc08000
#define HPS_0_ARM_A9_1_HPS_0_TIMER0_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_TIMER0_END 0xffc080ff

/*
 * Macros for device 'hps_0_timer1', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_TIMER1_COMPONENT_TYPE dw_apb_timer_sp
#define HPS_0_ARM_A9_1_HPS_0_TIMER1_COMPONENT_NAME hps_0_timer1
#define HPS_0_ARM_A9_1_HPS_0_TIMER1_BASE 0xffc09000
#define HPS_0_ARM_A9_1_HPS_0_TIMER1_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_TIMER1_END 0xffc090ff

/*
 * Macros for device 'hps_0_sdrctl', class 'altera_sdrctl'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_SDRCTL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_SDRCTL_COMPONENT_TYPE altera_sdrctl
#define HPS_0_ARM_A9_1_HPS_0_SDRCTL_COMPONENT_NAME hps_0_sdrctl
#define HPS_0_ARM_A9_1_HPS_0_SDRCTL_BASE 0xffc25000
#define HPS_0_ARM_A9_1_HPS_0_SDRCTL_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_SDRCTL_END 0xffc25fff

/*
 * Macros for device 'hps_0_timer2', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_TIMER2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_TIMER2_COMPONENT_TYPE dw_apb_timer_osc
#define HPS_0_ARM_A9_1_HPS_0_TIMER2_COMPONENT_NAME hps_0_timer2
#define HPS_0_ARM_A9_1_HPS_0_TIMER2_BASE 0xffd00000
#define HPS_0_ARM_A9_1_HPS_0_TIMER2_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_TIMER2_END 0xffd000ff

/*
 * Macros for device 'hps_0_timer3', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_TIMER3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_TIMER3_COMPONENT_TYPE dw_apb_timer_osc
#define HPS_0_ARM_A9_1_HPS_0_TIMER3_COMPONENT_NAME hps_0_timer3
#define HPS_0_ARM_A9_1_HPS_0_TIMER3_BASE 0xffd01000
#define HPS_0_ARM_A9_1_HPS_0_TIMER3_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_TIMER3_END 0xffd010ff

/*
 * Macros for device 'hps_0_wd_timer0', class 'dw_wd_timer'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_WD_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER0_COMPONENT_TYPE dw_wd_timer
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER0_COMPONENT_NAME hps_0_wd_timer0
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER0_BASE 0xffd02000
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER0_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER0_END 0xffd020ff

/*
 * Macros for device 'hps_0_wd_timer1', class 'dw_wd_timer'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_WD_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER1_COMPONENT_TYPE dw_wd_timer
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER1_COMPONENT_NAME hps_0_wd_timer1
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER1_BASE 0xffd03000
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER1_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_WD_TIMER1_END 0xffd030ff

/*
 * Macros for device 'hps_0_clkmgr', class 'asimov_clkmgr'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_CLKMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_CLKMGR_COMPONENT_TYPE asimov_clkmgr
#define HPS_0_ARM_A9_1_HPS_0_CLKMGR_COMPONENT_NAME hps_0_clkmgr
#define HPS_0_ARM_A9_1_HPS_0_CLKMGR_BASE 0xffd04000
#define HPS_0_ARM_A9_1_HPS_0_CLKMGR_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_CLKMGR_END 0xffd04fff

/*
 * Macros for device 'hps_0_rstmgr', class 'altera_rstmgr'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_RSTMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_RSTMGR_COMPONENT_TYPE altera_rstmgr
#define HPS_0_ARM_A9_1_HPS_0_RSTMGR_COMPONENT_NAME hps_0_rstmgr
#define HPS_0_ARM_A9_1_HPS_0_RSTMGR_BASE 0xffd05000
#define HPS_0_ARM_A9_1_HPS_0_RSTMGR_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_RSTMGR_END 0xffd050ff

/*
 * Macros for device 'hps_0_sysmgr', class 'altera_sysmgr'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_SYSMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_SYSMGR_COMPONENT_TYPE altera_sysmgr
#define HPS_0_ARM_A9_1_HPS_0_SYSMGR_COMPONENT_NAME hps_0_sysmgr
#define HPS_0_ARM_A9_1_HPS_0_SYSMGR_BASE 0xffd08000
#define HPS_0_ARM_A9_1_HPS_0_SYSMGR_SPAN 1024
#define HPS_0_ARM_A9_1_HPS_0_SYSMGR_END 0xffd083ff

/*
 * Macros for device 'hps_0_dma', class 'arm_pl330_dma'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_DMA_COMPONENT_TYPE arm_pl330_dma
#define HPS_0_ARM_A9_1_HPS_0_DMA_COMPONENT_NAME hps_0_dma
#define HPS_0_ARM_A9_1_HPS_0_DMA_BASE 0xffe01000
#define HPS_0_ARM_A9_1_HPS_0_DMA_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_DMA_END 0xffe01fff

/*
 * Macros for device 'hps_0_spim0', class 'spi'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_SPIM0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_SPIM0_COMPONENT_TYPE spi
#define HPS_0_ARM_A9_1_HPS_0_SPIM0_COMPONENT_NAME hps_0_spim0
#define HPS_0_ARM_A9_1_HPS_0_SPIM0_BASE 0xfff00000
#define HPS_0_ARM_A9_1_HPS_0_SPIM0_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_SPIM0_END 0xfff000ff

/*
 * Macros for device 'hps_0_spim1', class 'spi'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_SPIM1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_SPIM1_COMPONENT_TYPE spi
#define HPS_0_ARM_A9_1_HPS_0_SPIM1_COMPONENT_NAME hps_0_spim1
#define HPS_0_ARM_A9_1_HPS_0_SPIM1_BASE 0xfff01000
#define HPS_0_ARM_A9_1_HPS_0_SPIM1_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_SPIM1_END 0xfff010ff

/*
 * Macros for device 'hps_0_scu', class 'scu'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_SCU_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_SCU_COMPONENT_TYPE scu
#define HPS_0_ARM_A9_1_HPS_0_SCU_COMPONENT_NAME hps_0_scu
#define HPS_0_ARM_A9_1_HPS_0_SCU_BASE 0xfffec000
#define HPS_0_ARM_A9_1_HPS_0_SCU_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_SCU_END 0xfffec0ff

/*
 * Macros for device 'hps_0_timer', class 'arm_internal_timer'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_TIMER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_TIMER_COMPONENT_TYPE arm_internal_timer
#define HPS_0_ARM_A9_1_HPS_0_TIMER_COMPONENT_NAME hps_0_timer
#define HPS_0_ARM_A9_1_HPS_0_TIMER_BASE 0xfffec600
#define HPS_0_ARM_A9_1_HPS_0_TIMER_SPAN 256
#define HPS_0_ARM_A9_1_HPS_0_TIMER_END 0xfffec6ff

/*
 * Macros for device 'hps_0_arm_gic_0', class 'arm_gic'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_ARM_GIC_0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_ARM_GIC_0_COMPONENT_TYPE arm_gic
#define HPS_0_ARM_A9_1_HPS_0_ARM_GIC_0_COMPONENT_NAME hps_0_arm_gic_0
#define HPS_0_ARM_A9_1_HPS_0_ARM_GIC_0_BASE 0xfffed000
#define HPS_0_ARM_A9_1_HPS_0_ARM_GIC_0_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_ARM_GIC_0_END 0xfffedfff

/*
 * Macros for device 'hps_0_L2', class 'arm_pl310_L2'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_L2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_L2_COMPONENT_TYPE arm_pl310_L2
#define HPS_0_ARM_A9_1_HPS_0_L2_COMPONENT_NAME hps_0_L2
#define HPS_0_ARM_A9_1_HPS_0_L2_BASE 0xfffef000
#define HPS_0_ARM_A9_1_HPS_0_L2_SPAN 4096
#define HPS_0_ARM_A9_1_HPS_0_L2_END 0xfffeffff

/*
 * Macros for device 'hps_0_axi_ocram', class 'axi_ocram'
 * Path to the device is from the master group 'hps_0_arm_a9_1'.
 * The macros are prefixed with 'HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_COMPONENT_TYPE axi_ocram
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_COMPONENT_NAME hps_0_axi_ocram
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_BASE 0xffff0000
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_SPAN 65536
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_END 0xffffffff
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_SIZE_MULTIPLE 1
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_SIZE_VALUE 1<<16
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_WRITABLE 1
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_HEX 0
#define HPS_0_ARM_A9_1_HPS_0_AXI_OCRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'hps_0_axi_sdram', class 'axi_sdram'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_COMPONENT_TYPE axi_sdram
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_COMPONENT_NAME hps_0_axi_sdram
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_BASE 0x0
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_SPAN 0x80000000
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_END 0x7fffffff
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_SIZE_MULTIPLE 1
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_SIZE_VALUE 1<<31
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_WRITABLE 1
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_MEMORY_INFO_GENERATE_HEX 0
#define HPS_ONLY_MASTER_HPS_0_AXI_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 31

/*
 * Macros for device 'hps_0_gmac0', class 'stmmac'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_GMAC0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_GMAC0_COMPONENT_TYPE stmmac
#define HPS_ONLY_MASTER_HPS_0_GMAC0_COMPONENT_NAME hps_0_gmac0
#define HPS_ONLY_MASTER_HPS_0_GMAC0_BASE 0xff700000
#define HPS_ONLY_MASTER_HPS_0_GMAC0_SPAN 8192
#define HPS_ONLY_MASTER_HPS_0_GMAC0_END 0xff701fff

/*
 * Macros for device 'hps_0_gmac1', class 'stmmac'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_GMAC1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_GMAC1_COMPONENT_TYPE stmmac
#define HPS_ONLY_MASTER_HPS_0_GMAC1_COMPONENT_NAME hps_0_gmac1
#define HPS_ONLY_MASTER_HPS_0_GMAC1_BASE 0xff702000
#define HPS_ONLY_MASTER_HPS_0_GMAC1_SPAN 8192
#define HPS_ONLY_MASTER_HPS_0_GMAC1_END 0xff703fff

/*
 * Macros for device 'hps_0_sdmmc', class 'sdmmc'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_SDMMC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_SDMMC_COMPONENT_TYPE sdmmc
#define HPS_ONLY_MASTER_HPS_0_SDMMC_COMPONENT_NAME hps_0_sdmmc
#define HPS_ONLY_MASTER_HPS_0_SDMMC_BASE 0xff704000
#define HPS_ONLY_MASTER_HPS_0_SDMMC_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_SDMMC_END 0xff704fff

/*
 * Macros for device 'hps_0_qspi', class 'cadence_qspi'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_QSPI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_QSPI_COMPONENT_TYPE cadence_qspi
#define HPS_ONLY_MASTER_HPS_0_QSPI_COMPONENT_NAME hps_0_qspi
#define HPS_ONLY_MASTER_HPS_0_QSPI_BASE 0xff705000
#define HPS_ONLY_MASTER_HPS_0_QSPI_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_QSPI_END 0xff7050ff

/*
 * Macros for device 'hps_0_fpgamgr', class 'altera_fpgamgr'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_FPGAMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_FPGAMGR_COMPONENT_TYPE altera_fpgamgr
#define HPS_ONLY_MASTER_HPS_0_FPGAMGR_COMPONENT_NAME hps_0_fpgamgr
#define HPS_ONLY_MASTER_HPS_0_FPGAMGR_BASE 0xff706000
#define HPS_ONLY_MASTER_HPS_0_FPGAMGR_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_FPGAMGR_END 0xff706fff

/*
 * Macros for device 'hps_0_gpio0', class 'dw_gpio'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_GPIO0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_GPIO0_COMPONENT_TYPE dw_gpio
#define HPS_ONLY_MASTER_HPS_0_GPIO0_COMPONENT_NAME hps_0_gpio0
#define HPS_ONLY_MASTER_HPS_0_GPIO0_BASE 0xff708000
#define HPS_ONLY_MASTER_HPS_0_GPIO0_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_GPIO0_END 0xff7080ff

/*
 * Macros for device 'hps_0_gpio1', class 'dw_gpio'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_GPIO1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_GPIO1_COMPONENT_TYPE dw_gpio
#define HPS_ONLY_MASTER_HPS_0_GPIO1_COMPONENT_NAME hps_0_gpio1
#define HPS_ONLY_MASTER_HPS_0_GPIO1_BASE 0xff709000
#define HPS_ONLY_MASTER_HPS_0_GPIO1_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_GPIO1_END 0xff7090ff

/*
 * Macros for device 'hps_0_gpio2', class 'dw_gpio'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_GPIO2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_GPIO2_COMPONENT_TYPE dw_gpio
#define HPS_ONLY_MASTER_HPS_0_GPIO2_COMPONENT_NAME hps_0_gpio2
#define HPS_ONLY_MASTER_HPS_0_GPIO2_BASE 0xff70a000
#define HPS_ONLY_MASTER_HPS_0_GPIO2_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_GPIO2_END 0xff70a0ff

/*
 * Macros for device 'hps_0_l3regs', class 'altera_l3regs'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_L3REGS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_L3REGS_COMPONENT_TYPE altera_l3regs
#define HPS_ONLY_MASTER_HPS_0_L3REGS_COMPONENT_NAME hps_0_l3regs
#define HPS_ONLY_MASTER_HPS_0_L3REGS_BASE 0xff800000
#define HPS_ONLY_MASTER_HPS_0_L3REGS_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_L3REGS_END 0xff800fff

/*
 * Macros for device 'hps_0_nand0', class 'denali_nand'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_NAND0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_NAND0_COMPONENT_TYPE denali_nand
#define HPS_ONLY_MASTER_HPS_0_NAND0_COMPONENT_NAME hps_0_nand0
#define HPS_ONLY_MASTER_HPS_0_NAND0_BASE 0xff900000
#define HPS_ONLY_MASTER_HPS_0_NAND0_SPAN 65536
#define HPS_ONLY_MASTER_HPS_0_NAND0_END 0xff90ffff

/*
 * Macros for device 'hps_0_usb0', class 'usb'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_USB0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_USB0_COMPONENT_TYPE usb
#define HPS_ONLY_MASTER_HPS_0_USB0_COMPONENT_NAME hps_0_usb0
#define HPS_ONLY_MASTER_HPS_0_USB0_BASE 0xffb00000
#define HPS_ONLY_MASTER_HPS_0_USB0_SPAN 262144
#define HPS_ONLY_MASTER_HPS_0_USB0_END 0xffb3ffff

/*
 * Macros for device 'hps_0_usb1', class 'usb'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_USB1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_USB1_COMPONENT_TYPE usb
#define HPS_ONLY_MASTER_HPS_0_USB1_COMPONENT_NAME hps_0_usb1
#define HPS_ONLY_MASTER_HPS_0_USB1_BASE 0xffb40000
#define HPS_ONLY_MASTER_HPS_0_USB1_SPAN 262144
#define HPS_ONLY_MASTER_HPS_0_USB1_END 0xffb7ffff

/*
 * Macros for device 'hps_0_dcan0', class 'bosch_dcan'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_DCAN0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_DCAN0_COMPONENT_TYPE bosch_dcan
#define HPS_ONLY_MASTER_HPS_0_DCAN0_COMPONENT_NAME hps_0_dcan0
#define HPS_ONLY_MASTER_HPS_0_DCAN0_BASE 0xffc00000
#define HPS_ONLY_MASTER_HPS_0_DCAN0_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_DCAN0_END 0xffc00fff

/*
 * Macros for device 'hps_0_dcan1', class 'bosch_dcan'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_DCAN1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_DCAN1_COMPONENT_TYPE bosch_dcan
#define HPS_ONLY_MASTER_HPS_0_DCAN1_COMPONENT_NAME hps_0_dcan1
#define HPS_ONLY_MASTER_HPS_0_DCAN1_BASE 0xffc01000
#define HPS_ONLY_MASTER_HPS_0_DCAN1_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_DCAN1_END 0xffc01fff

/*
 * Macros for device 'hps_0_uart0', class 'snps_uart'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_UART0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_UART0_COMPONENT_TYPE snps_uart
#define HPS_ONLY_MASTER_HPS_0_UART0_COMPONENT_NAME hps_0_uart0
#define HPS_ONLY_MASTER_HPS_0_UART0_BASE 0xffc02000
#define HPS_ONLY_MASTER_HPS_0_UART0_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_UART0_END 0xffc020ff
#define HPS_ONLY_MASTER_HPS_0_UART0_FIFO_DEPTH 128
#define HPS_ONLY_MASTER_HPS_0_UART0_FIFO_HWFC 0
#define HPS_ONLY_MASTER_HPS_0_UART0_FIFO_MODE 1
#define HPS_ONLY_MASTER_HPS_0_UART0_FIFO_SWFC 0
#define HPS_ONLY_MASTER_HPS_0_UART0_FREQ 100000000

/*
 * Macros for device 'hps_0_uart1', class 'snps_uart'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_UART1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_UART1_COMPONENT_TYPE snps_uart
#define HPS_ONLY_MASTER_HPS_0_UART1_COMPONENT_NAME hps_0_uart1
#define HPS_ONLY_MASTER_HPS_0_UART1_BASE 0xffc03000
#define HPS_ONLY_MASTER_HPS_0_UART1_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_UART1_END 0xffc030ff
#define HPS_ONLY_MASTER_HPS_0_UART1_FIFO_DEPTH 128
#define HPS_ONLY_MASTER_HPS_0_UART1_FIFO_HWFC 0
#define HPS_ONLY_MASTER_HPS_0_UART1_FIFO_MODE 1
#define HPS_ONLY_MASTER_HPS_0_UART1_FIFO_SWFC 0
#define HPS_ONLY_MASTER_HPS_0_UART1_FREQ 100000000

/*
 * Macros for device 'hps_0_i2c0', class 'designware_i2c'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_I2C0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_I2C0_COMPONENT_TYPE designware_i2c
#define HPS_ONLY_MASTER_HPS_0_I2C0_COMPONENT_NAME hps_0_i2c0
#define HPS_ONLY_MASTER_HPS_0_I2C0_BASE 0xffc04000
#define HPS_ONLY_MASTER_HPS_0_I2C0_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_I2C0_END 0xffc040ff

/*
 * Macros for device 'hps_0_i2c1', class 'designware_i2c'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_I2C1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_I2C1_COMPONENT_TYPE designware_i2c
#define HPS_ONLY_MASTER_HPS_0_I2C1_COMPONENT_NAME hps_0_i2c1
#define HPS_ONLY_MASTER_HPS_0_I2C1_BASE 0xffc05000
#define HPS_ONLY_MASTER_HPS_0_I2C1_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_I2C1_END 0xffc050ff

/*
 * Macros for device 'hps_0_i2c2', class 'designware_i2c'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_I2C2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_I2C2_COMPONENT_TYPE designware_i2c
#define HPS_ONLY_MASTER_HPS_0_I2C2_COMPONENT_NAME hps_0_i2c2
#define HPS_ONLY_MASTER_HPS_0_I2C2_BASE 0xffc06000
#define HPS_ONLY_MASTER_HPS_0_I2C2_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_I2C2_END 0xffc060ff

/*
 * Macros for device 'hps_0_i2c3', class 'designware_i2c'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_I2C3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_I2C3_COMPONENT_TYPE designware_i2c
#define HPS_ONLY_MASTER_HPS_0_I2C3_COMPONENT_NAME hps_0_i2c3
#define HPS_ONLY_MASTER_HPS_0_I2C3_BASE 0xffc07000
#define HPS_ONLY_MASTER_HPS_0_I2C3_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_I2C3_END 0xffc070ff

/*
 * Macros for device 'hps_0_timer0', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_TIMER0_COMPONENT_TYPE dw_apb_timer_sp
#define HPS_ONLY_MASTER_HPS_0_TIMER0_COMPONENT_NAME hps_0_timer0
#define HPS_ONLY_MASTER_HPS_0_TIMER0_BASE 0xffc08000
#define HPS_ONLY_MASTER_HPS_0_TIMER0_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_TIMER0_END 0xffc080ff

/*
 * Macros for device 'hps_0_timer1', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_TIMER1_COMPONENT_TYPE dw_apb_timer_sp
#define HPS_ONLY_MASTER_HPS_0_TIMER1_COMPONENT_NAME hps_0_timer1
#define HPS_ONLY_MASTER_HPS_0_TIMER1_BASE 0xffc09000
#define HPS_ONLY_MASTER_HPS_0_TIMER1_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_TIMER1_END 0xffc090ff

/*
 * Macros for device 'hps_0_sdrctl', class 'altera_sdrctl'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_SDRCTL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_SDRCTL_COMPONENT_TYPE altera_sdrctl
#define HPS_ONLY_MASTER_HPS_0_SDRCTL_COMPONENT_NAME hps_0_sdrctl
#define HPS_ONLY_MASTER_HPS_0_SDRCTL_BASE 0xffc25000
#define HPS_ONLY_MASTER_HPS_0_SDRCTL_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_SDRCTL_END 0xffc25fff

/*
 * Macros for device 'hps_0_timer2', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_TIMER2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_TIMER2_COMPONENT_TYPE dw_apb_timer_osc
#define HPS_ONLY_MASTER_HPS_0_TIMER2_COMPONENT_NAME hps_0_timer2
#define HPS_ONLY_MASTER_HPS_0_TIMER2_BASE 0xffd00000
#define HPS_ONLY_MASTER_HPS_0_TIMER2_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_TIMER2_END 0xffd000ff

/*
 * Macros for device 'hps_0_timer3', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_TIMER3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_TIMER3_COMPONENT_TYPE dw_apb_timer_osc
#define HPS_ONLY_MASTER_HPS_0_TIMER3_COMPONENT_NAME hps_0_timer3
#define HPS_ONLY_MASTER_HPS_0_TIMER3_BASE 0xffd01000
#define HPS_ONLY_MASTER_HPS_0_TIMER3_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_TIMER3_END 0xffd010ff

/*
 * Macros for device 'hps_0_clkmgr', class 'asimov_clkmgr'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_CLKMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_CLKMGR_COMPONENT_TYPE asimov_clkmgr
#define HPS_ONLY_MASTER_HPS_0_CLKMGR_COMPONENT_NAME hps_0_clkmgr
#define HPS_ONLY_MASTER_HPS_0_CLKMGR_BASE 0xffd04000
#define HPS_ONLY_MASTER_HPS_0_CLKMGR_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_CLKMGR_END 0xffd04fff

/*
 * Macros for device 'hps_0_rstmgr', class 'altera_rstmgr'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_RSTMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_RSTMGR_COMPONENT_TYPE altera_rstmgr
#define HPS_ONLY_MASTER_HPS_0_RSTMGR_COMPONENT_NAME hps_0_rstmgr
#define HPS_ONLY_MASTER_HPS_0_RSTMGR_BASE 0xffd05000
#define HPS_ONLY_MASTER_HPS_0_RSTMGR_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_RSTMGR_END 0xffd050ff

/*
 * Macros for device 'hps_0_sysmgr', class 'altera_sysmgr'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_SYSMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_SYSMGR_COMPONENT_TYPE altera_sysmgr
#define HPS_ONLY_MASTER_HPS_0_SYSMGR_COMPONENT_NAME hps_0_sysmgr
#define HPS_ONLY_MASTER_HPS_0_SYSMGR_BASE 0xffd08000
#define HPS_ONLY_MASTER_HPS_0_SYSMGR_SPAN 1024
#define HPS_ONLY_MASTER_HPS_0_SYSMGR_END 0xffd083ff

/*
 * Macros for device 'hps_0_dma', class 'arm_pl330_dma'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_DMA_COMPONENT_TYPE arm_pl330_dma
#define HPS_ONLY_MASTER_HPS_0_DMA_COMPONENT_NAME hps_0_dma
#define HPS_ONLY_MASTER_HPS_0_DMA_BASE 0xffe01000
#define HPS_ONLY_MASTER_HPS_0_DMA_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_DMA_END 0xffe01fff

/*
 * Macros for device 'hps_0_spim0', class 'spi'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_SPIM0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_SPIM0_COMPONENT_TYPE spi
#define HPS_ONLY_MASTER_HPS_0_SPIM0_COMPONENT_NAME hps_0_spim0
#define HPS_ONLY_MASTER_HPS_0_SPIM0_BASE 0xfff00000
#define HPS_ONLY_MASTER_HPS_0_SPIM0_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_SPIM0_END 0xfff000ff

/*
 * Macros for device 'hps_0_spim1', class 'spi'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_SPIM1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_SPIM1_COMPONENT_TYPE spi
#define HPS_ONLY_MASTER_HPS_0_SPIM1_COMPONENT_NAME hps_0_spim1
#define HPS_ONLY_MASTER_HPS_0_SPIM1_BASE 0xfff01000
#define HPS_ONLY_MASTER_HPS_0_SPIM1_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_SPIM1_END 0xfff010ff

/*
 * Macros for device 'hps_0_timer', class 'arm_internal_timer'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_TIMER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_TIMER_COMPONENT_TYPE arm_internal_timer
#define HPS_ONLY_MASTER_HPS_0_TIMER_COMPONENT_NAME hps_0_timer
#define HPS_ONLY_MASTER_HPS_0_TIMER_BASE 0xfffec600
#define HPS_ONLY_MASTER_HPS_0_TIMER_SPAN 256
#define HPS_ONLY_MASTER_HPS_0_TIMER_END 0xfffec6ff

/*
 * Macros for device 'hps_0_arm_gic_0', class 'arm_gic'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_ARM_GIC_0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_ARM_GIC_0_COMPONENT_TYPE arm_gic
#define HPS_ONLY_MASTER_HPS_0_ARM_GIC_0_COMPONENT_NAME hps_0_arm_gic_0
#define HPS_ONLY_MASTER_HPS_0_ARM_GIC_0_BASE 0xfffed000
#define HPS_ONLY_MASTER_HPS_0_ARM_GIC_0_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_ARM_GIC_0_END 0xfffedfff

/*
 * Macros for device 'hps_0_L2', class 'arm_pl310_L2'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_L2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_L2_COMPONENT_TYPE arm_pl310_L2
#define HPS_ONLY_MASTER_HPS_0_L2_COMPONENT_NAME hps_0_L2
#define HPS_ONLY_MASTER_HPS_0_L2_BASE 0xfffef000
#define HPS_ONLY_MASTER_HPS_0_L2_SPAN 4096
#define HPS_ONLY_MASTER_HPS_0_L2_END 0xfffeffff

/*
 * Macros for device 'hps_0_axi_ocram', class 'axi_ocram'
 * Path to the device is from the master group 'hps_only_master'.
 * The macros are prefixed with 'HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_COMPONENT_TYPE axi_ocram
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_COMPONENT_NAME hps_0_axi_ocram
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_BASE 0xffff0000
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_SPAN 65536
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_END 0xffffffff
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_SIZE_MULTIPLE 1
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_SIZE_VALUE 1<<16
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_WRITABLE 1
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_MEMORY_INFO_GENERATE_HEX 0
#define HPS_ONLY_MASTER_HPS_0_AXI_OCRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'sysid_qsys', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_SYSID_QSYS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_SYSID_QSYS_COMPONENT_TYPE altera_avalon_sysid_qsys
#define MM_BRIDGE_0_SYSID_QSYS_COMPONENT_NAME sysid_qsys
#define MM_BRIDGE_0_SYSID_QSYS_BASE 0x1000
#define MM_BRIDGE_0_SYSID_QSYS_SPAN 8
#define MM_BRIDGE_0_SYSID_QSYS_END 0x1007
#define MM_BRIDGE_0_SYSID_QSYS_ID 4294906626
#define MM_BRIDGE_0_SYSID_QSYS_TIMESTAMP 1553717928

/*
 * Macros for device 'jtag_uart', class 'altera_avalon_jtag_uart'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_JTAG_UART_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_JTAG_UART_COMPONENT_TYPE altera_avalon_jtag_uart
#define MM_BRIDGE_0_JTAG_UART_COMPONENT_NAME jtag_uart
#define MM_BRIDGE_0_JTAG_UART_BASE 0x2000
#define MM_BRIDGE_0_JTAG_UART_SPAN 8
#define MM_BRIDGE_0_JTAG_UART_END 0x2007
#define MM_BRIDGE_0_JTAG_UART_READ_DEPTH 64
#define MM_BRIDGE_0_JTAG_UART_READ_THRESHOLD 8
#define MM_BRIDGE_0_JTAG_UART_WRITE_DEPTH 64
#define MM_BRIDGE_0_JTAG_UART_WRITE_THRESHOLD 8

/*
 * Macros for device 'button_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_BUTTON_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_BUTTON_PIO_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_BUTTON_PIO_COMPONENT_NAME button_pio
#define MM_BRIDGE_0_BUTTON_PIO_BASE 0x3000
#define MM_BRIDGE_0_BUTTON_PIO_SPAN 16
#define MM_BRIDGE_0_BUTTON_PIO_END 0x300f
#define MM_BRIDGE_0_BUTTON_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define MM_BRIDGE_0_BUTTON_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_BUTTON_PIO_CAPTURE 1
#define MM_BRIDGE_0_BUTTON_PIO_DATA_WIDTH 2
#define MM_BRIDGE_0_BUTTON_PIO_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_BUTTON_PIO_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_BUTTON_PIO_EDGE_TYPE FALLING
#define MM_BRIDGE_0_BUTTON_PIO_FREQ 50000000
#define MM_BRIDGE_0_BUTTON_PIO_HAS_IN 1
#define MM_BRIDGE_0_BUTTON_PIO_HAS_OUT 0
#define MM_BRIDGE_0_BUTTON_PIO_HAS_TRI 0
#define MM_BRIDGE_0_BUTTON_PIO_IRQ_TYPE EDGE
#define MM_BRIDGE_0_BUTTON_PIO_RESET_VALUE 0

/*
 * Macros for device 'led_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_LED_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_LED_PIO_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_LED_PIO_COMPONENT_NAME led_pio
#define MM_BRIDGE_0_LED_PIO_BASE 0x3020
#define MM_BRIDGE_0_LED_PIO_SPAN 16
#define MM_BRIDGE_0_LED_PIO_END 0x302f
#define MM_BRIDGE_0_LED_PIO_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_LED_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_LED_PIO_CAPTURE 0
#define MM_BRIDGE_0_LED_PIO_DATA_WIDTH 7
#define MM_BRIDGE_0_LED_PIO_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_LED_PIO_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_LED_PIO_EDGE_TYPE NONE
#define MM_BRIDGE_0_LED_PIO_FREQ 50000000
#define MM_BRIDGE_0_LED_PIO_HAS_IN 0
#define MM_BRIDGE_0_LED_PIO_HAS_OUT 1
#define MM_BRIDGE_0_LED_PIO_HAS_TRI 0
#define MM_BRIDGE_0_LED_PIO_IRQ_TYPE NONE
#define MM_BRIDGE_0_LED_PIO_RESET_VALUE 127

/*
 * Macros for device 'dipsw_pio', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_DIPSW_PIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_DIPSW_PIO_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_DIPSW_PIO_COMPONENT_NAME dipsw_pio
#define MM_BRIDGE_0_DIPSW_PIO_BASE 0x3040
#define MM_BRIDGE_0_DIPSW_PIO_SPAN 16
#define MM_BRIDGE_0_DIPSW_PIO_END 0x304f
#define MM_BRIDGE_0_DIPSW_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define MM_BRIDGE_0_DIPSW_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_DIPSW_PIO_CAPTURE 1
#define MM_BRIDGE_0_DIPSW_PIO_DATA_WIDTH 4
#define MM_BRIDGE_0_DIPSW_PIO_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_DIPSW_PIO_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_DIPSW_PIO_EDGE_TYPE ANY
#define MM_BRIDGE_0_DIPSW_PIO_FREQ 50000000
#define MM_BRIDGE_0_DIPSW_PIO_HAS_IN 1
#define MM_BRIDGE_0_DIPSW_PIO_HAS_OUT 0
#define MM_BRIDGE_0_DIPSW_PIO_HAS_TRI 0
#define MM_BRIDGE_0_DIPSW_PIO_IRQ_TYPE EDGE
#define MM_BRIDGE_0_DIPSW_PIO_RESET_VALUE 0

/*
 * Macros for device 'flags_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_FLAGS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_FLAGS_IN_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_FLAGS_IN_COMPONENT_NAME flags_in
#define MM_BRIDGE_0_FLAGS_IN_BASE 0x4000
#define MM_BRIDGE_0_FLAGS_IN_SPAN 16
#define MM_BRIDGE_0_FLAGS_IN_END 0x400f
#define MM_BRIDGE_0_FLAGS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_FLAGS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_FLAGS_IN_CAPTURE 0
#define MM_BRIDGE_0_FLAGS_IN_DATA_WIDTH 32
#define MM_BRIDGE_0_FLAGS_IN_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_FLAGS_IN_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_FLAGS_IN_EDGE_TYPE NONE
#define MM_BRIDGE_0_FLAGS_IN_FREQ 50000000
#define MM_BRIDGE_0_FLAGS_IN_HAS_IN 1
#define MM_BRIDGE_0_FLAGS_IN_HAS_OUT 0
#define MM_BRIDGE_0_FLAGS_IN_HAS_TRI 0
#define MM_BRIDGE_0_FLAGS_IN_IRQ_TYPE NONE
#define MM_BRIDGE_0_FLAGS_IN_RESET_VALUE 0

/*
 * Macros for device 'flags_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_FLAGS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_FLAGS_OUT_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_FLAGS_OUT_COMPONENT_NAME flags_out
#define MM_BRIDGE_0_FLAGS_OUT_BASE 0x4020
#define MM_BRIDGE_0_FLAGS_OUT_SPAN 16
#define MM_BRIDGE_0_FLAGS_OUT_END 0x402f
#define MM_BRIDGE_0_FLAGS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_FLAGS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_FLAGS_OUT_CAPTURE 0
#define MM_BRIDGE_0_FLAGS_OUT_DATA_WIDTH 32
#define MM_BRIDGE_0_FLAGS_OUT_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_FLAGS_OUT_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_FLAGS_OUT_EDGE_TYPE NONE
#define MM_BRIDGE_0_FLAGS_OUT_FREQ 50000000
#define MM_BRIDGE_0_FLAGS_OUT_HAS_IN 0
#define MM_BRIDGE_0_FLAGS_OUT_HAS_OUT 1
#define MM_BRIDGE_0_FLAGS_OUT_HAS_TRI 0
#define MM_BRIDGE_0_FLAGS_OUT_IRQ_TYPE NONE
#define MM_BRIDGE_0_FLAGS_OUT_RESET_VALUE 0

/*
 * Macros for device 'configuration_1', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_CONFIGURATION_1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_CONFIGURATION_1_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_CONFIGURATION_1_COMPONENT_NAME configuration_1
#define MM_BRIDGE_0_CONFIGURATION_1_BASE 0x4040
#define MM_BRIDGE_0_CONFIGURATION_1_SPAN 16
#define MM_BRIDGE_0_CONFIGURATION_1_END 0x404f
#define MM_BRIDGE_0_CONFIGURATION_1_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_CONFIGURATION_1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_CONFIGURATION_1_CAPTURE 0
#define MM_BRIDGE_0_CONFIGURATION_1_DATA_WIDTH 32
#define MM_BRIDGE_0_CONFIGURATION_1_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_CONFIGURATION_1_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_CONFIGURATION_1_EDGE_TYPE NONE
#define MM_BRIDGE_0_CONFIGURATION_1_FREQ 50000000
#define MM_BRIDGE_0_CONFIGURATION_1_HAS_IN 0
#define MM_BRIDGE_0_CONFIGURATION_1_HAS_OUT 1
#define MM_BRIDGE_0_CONFIGURATION_1_HAS_TRI 0
#define MM_BRIDGE_0_CONFIGURATION_1_IRQ_TYPE NONE
#define MM_BRIDGE_0_CONFIGURATION_1_RESET_VALUE 0

/*
 * Macros for device 'fans', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_FANS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_FANS_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_FANS_COMPONENT_NAME fans
#define MM_BRIDGE_0_FANS_BASE 0x40a0
#define MM_BRIDGE_0_FANS_SPAN 16
#define MM_BRIDGE_0_FANS_END 0x40af
#define MM_BRIDGE_0_FANS_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_FANS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_FANS_CAPTURE 0
#define MM_BRIDGE_0_FANS_DATA_WIDTH 2
#define MM_BRIDGE_0_FANS_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_FANS_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_FANS_EDGE_TYPE NONE
#define MM_BRIDGE_0_FANS_FREQ 50000000
#define MM_BRIDGE_0_FANS_HAS_IN 0
#define MM_BRIDGE_0_FANS_HAS_OUT 1
#define MM_BRIDGE_0_FANS_HAS_TRI 0
#define MM_BRIDGE_0_FANS_IRQ_TYPE NONE
#define MM_BRIDGE_0_FANS_RESET_VALUE 0

/*
 * Macros for device 'stepper_1_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_STEPPER_1_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_STEPPER_1_SPEED_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_STEPPER_1_SPEED_COMPONENT_NAME stepper_1_speed
#define MM_BRIDGE_0_STEPPER_1_SPEED_BASE 0x5000
#define MM_BRIDGE_0_STEPPER_1_SPEED_SPAN 16
#define MM_BRIDGE_0_STEPPER_1_SPEED_END 0x500f
#define MM_BRIDGE_0_STEPPER_1_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_STEPPER_1_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_STEPPER_1_SPEED_CAPTURE 0
#define MM_BRIDGE_0_STEPPER_1_SPEED_DATA_WIDTH 32
#define MM_BRIDGE_0_STEPPER_1_SPEED_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_STEPPER_1_SPEED_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_STEPPER_1_SPEED_EDGE_TYPE NONE
#define MM_BRIDGE_0_STEPPER_1_SPEED_FREQ 50000000
#define MM_BRIDGE_0_STEPPER_1_SPEED_HAS_IN 0
#define MM_BRIDGE_0_STEPPER_1_SPEED_HAS_OUT 1
#define MM_BRIDGE_0_STEPPER_1_SPEED_HAS_TRI 0
#define MM_BRIDGE_0_STEPPER_1_SPEED_IRQ_TYPE NONE
#define MM_BRIDGE_0_STEPPER_1_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_1_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_STEPPER_1_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_STEPPER_1_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_STEPPER_1_STEPS_IN_COMPONENT_NAME stepper_1_steps_in
#define MM_BRIDGE_0_STEPPER_1_STEPS_IN_BASE 0x5020
#define MM_BRIDGE_0_STEPPER_1_STEPS_IN_SPAN 16
#define MM_BRIDGE_0_STEPPER_1_STEPS_IN_END 0x502f
#define MM_BRIDGE_0_STEPPER_1_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_STEPPER_1_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_STEPPER_1_STEPS_IN_CAPTURE 0
#define MM_BRIDGE_0_STEPPER_1_STEPS_IN_DATA_WIDTH 32
#define MM_BRIDGE_0_STEPPER_1_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_STEPPER_1_STEPS_IN_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_STEPPER_1_STEPS_IN_EDGE_TYPE NONE
#define MM_BRIDGE_0_STEPPER_1_STEPS_IN_FREQ 50000000
#define MM_BRIDGE_0_STEPPER_1_STEPS_IN_HAS_IN 1
#define MM_BRIDGE_0_STEPPER_1_STEPS_IN_HAS_OUT 0
#define MM_BRIDGE_0_STEPPER_1_STEPS_IN_HAS_TRI 0
#define MM_BRIDGE_0_STEPPER_1_STEPS_IN_IRQ_TYPE NONE
#define MM_BRIDGE_0_STEPPER_1_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_2_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_STEPPER_2_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_STEPPER_2_SPEED_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_STEPPER_2_SPEED_COMPONENT_NAME stepper_2_speed
#define MM_BRIDGE_0_STEPPER_2_SPEED_BASE 0x5040
#define MM_BRIDGE_0_STEPPER_2_SPEED_SPAN 16
#define MM_BRIDGE_0_STEPPER_2_SPEED_END 0x504f
#define MM_BRIDGE_0_STEPPER_2_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_STEPPER_2_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_STEPPER_2_SPEED_CAPTURE 0
#define MM_BRIDGE_0_STEPPER_2_SPEED_DATA_WIDTH 32
#define MM_BRIDGE_0_STEPPER_2_SPEED_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_STEPPER_2_SPEED_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_STEPPER_2_SPEED_EDGE_TYPE NONE
#define MM_BRIDGE_0_STEPPER_2_SPEED_FREQ 50000000
#define MM_BRIDGE_0_STEPPER_2_SPEED_HAS_IN 0
#define MM_BRIDGE_0_STEPPER_2_SPEED_HAS_OUT 1
#define MM_BRIDGE_0_STEPPER_2_SPEED_HAS_TRI 0
#define MM_BRIDGE_0_STEPPER_2_SPEED_IRQ_TYPE NONE
#define MM_BRIDGE_0_STEPPER_2_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_2_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_STEPPER_2_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_STEPPER_2_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_STEPPER_2_STEPS_IN_COMPONENT_NAME stepper_2_steps_in
#define MM_BRIDGE_0_STEPPER_2_STEPS_IN_BASE 0x5060
#define MM_BRIDGE_0_STEPPER_2_STEPS_IN_SPAN 16
#define MM_BRIDGE_0_STEPPER_2_STEPS_IN_END 0x506f
#define MM_BRIDGE_0_STEPPER_2_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_STEPPER_2_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_STEPPER_2_STEPS_IN_CAPTURE 0
#define MM_BRIDGE_0_STEPPER_2_STEPS_IN_DATA_WIDTH 32
#define MM_BRIDGE_0_STEPPER_2_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_STEPPER_2_STEPS_IN_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_STEPPER_2_STEPS_IN_EDGE_TYPE NONE
#define MM_BRIDGE_0_STEPPER_2_STEPS_IN_FREQ 50000000
#define MM_BRIDGE_0_STEPPER_2_STEPS_IN_HAS_IN 1
#define MM_BRIDGE_0_STEPPER_2_STEPS_IN_HAS_OUT 0
#define MM_BRIDGE_0_STEPPER_2_STEPS_IN_HAS_TRI 0
#define MM_BRIDGE_0_STEPPER_2_STEPS_IN_IRQ_TYPE NONE
#define MM_BRIDGE_0_STEPPER_2_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_3_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_STEPPER_3_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_STEPPER_3_SPEED_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_STEPPER_3_SPEED_COMPONENT_NAME stepper_3_speed
#define MM_BRIDGE_0_STEPPER_3_SPEED_BASE 0x5080
#define MM_BRIDGE_0_STEPPER_3_SPEED_SPAN 16
#define MM_BRIDGE_0_STEPPER_3_SPEED_END 0x508f
#define MM_BRIDGE_0_STEPPER_3_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_STEPPER_3_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_STEPPER_3_SPEED_CAPTURE 0
#define MM_BRIDGE_0_STEPPER_3_SPEED_DATA_WIDTH 32
#define MM_BRIDGE_0_STEPPER_3_SPEED_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_STEPPER_3_SPEED_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_STEPPER_3_SPEED_EDGE_TYPE NONE
#define MM_BRIDGE_0_STEPPER_3_SPEED_FREQ 50000000
#define MM_BRIDGE_0_STEPPER_3_SPEED_HAS_IN 0
#define MM_BRIDGE_0_STEPPER_3_SPEED_HAS_OUT 1
#define MM_BRIDGE_0_STEPPER_3_SPEED_HAS_TRI 0
#define MM_BRIDGE_0_STEPPER_3_SPEED_IRQ_TYPE NONE
#define MM_BRIDGE_0_STEPPER_3_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_3_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_STEPPER_3_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_STEPPER_3_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_STEPPER_3_STEPS_IN_COMPONENT_NAME stepper_3_steps_in
#define MM_BRIDGE_0_STEPPER_3_STEPS_IN_BASE 0x50a0
#define MM_BRIDGE_0_STEPPER_3_STEPS_IN_SPAN 16
#define MM_BRIDGE_0_STEPPER_3_STEPS_IN_END 0x50af
#define MM_BRIDGE_0_STEPPER_3_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_STEPPER_3_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_STEPPER_3_STEPS_IN_CAPTURE 0
#define MM_BRIDGE_0_STEPPER_3_STEPS_IN_DATA_WIDTH 32
#define MM_BRIDGE_0_STEPPER_3_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_STEPPER_3_STEPS_IN_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_STEPPER_3_STEPS_IN_EDGE_TYPE NONE
#define MM_BRIDGE_0_STEPPER_3_STEPS_IN_FREQ 50000000
#define MM_BRIDGE_0_STEPPER_3_STEPS_IN_HAS_IN 1
#define MM_BRIDGE_0_STEPPER_3_STEPS_IN_HAS_OUT 0
#define MM_BRIDGE_0_STEPPER_3_STEPS_IN_HAS_TRI 0
#define MM_BRIDGE_0_STEPPER_3_STEPS_IN_IRQ_TYPE NONE
#define MM_BRIDGE_0_STEPPER_3_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_4_speed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_STEPPER_4_SPEED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_STEPPER_4_SPEED_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_STEPPER_4_SPEED_COMPONENT_NAME stepper_4_speed
#define MM_BRIDGE_0_STEPPER_4_SPEED_BASE 0x50c0
#define MM_BRIDGE_0_STEPPER_4_SPEED_SPAN 16
#define MM_BRIDGE_0_STEPPER_4_SPEED_END 0x50cf
#define MM_BRIDGE_0_STEPPER_4_SPEED_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_STEPPER_4_SPEED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_STEPPER_4_SPEED_CAPTURE 0
#define MM_BRIDGE_0_STEPPER_4_SPEED_DATA_WIDTH 32
#define MM_BRIDGE_0_STEPPER_4_SPEED_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_STEPPER_4_SPEED_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_STEPPER_4_SPEED_EDGE_TYPE NONE
#define MM_BRIDGE_0_STEPPER_4_SPEED_FREQ 50000000
#define MM_BRIDGE_0_STEPPER_4_SPEED_HAS_IN 0
#define MM_BRIDGE_0_STEPPER_4_SPEED_HAS_OUT 1
#define MM_BRIDGE_0_STEPPER_4_SPEED_HAS_TRI 0
#define MM_BRIDGE_0_STEPPER_4_SPEED_IRQ_TYPE NONE
#define MM_BRIDGE_0_STEPPER_4_SPEED_RESET_VALUE 0

/*
 * Macros for device 'stepper_4_steps_in', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_STEPPER_4_STEPS_IN_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_STEPPER_4_STEPS_IN_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_STEPPER_4_STEPS_IN_COMPONENT_NAME stepper_4_steps_in
#define MM_BRIDGE_0_STEPPER_4_STEPS_IN_BASE 0x50e0
#define MM_BRIDGE_0_STEPPER_4_STEPS_IN_SPAN 16
#define MM_BRIDGE_0_STEPPER_4_STEPS_IN_END 0x50ef
#define MM_BRIDGE_0_STEPPER_4_STEPS_IN_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_STEPPER_4_STEPS_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_STEPPER_4_STEPS_IN_CAPTURE 0
#define MM_BRIDGE_0_STEPPER_4_STEPS_IN_DATA_WIDTH 32
#define MM_BRIDGE_0_STEPPER_4_STEPS_IN_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_STEPPER_4_STEPS_IN_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_STEPPER_4_STEPS_IN_EDGE_TYPE NONE
#define MM_BRIDGE_0_STEPPER_4_STEPS_IN_FREQ 50000000
#define MM_BRIDGE_0_STEPPER_4_STEPS_IN_HAS_IN 1
#define MM_BRIDGE_0_STEPPER_4_STEPS_IN_HAS_OUT 0
#define MM_BRIDGE_0_STEPPER_4_STEPS_IN_HAS_TRI 0
#define MM_BRIDGE_0_STEPPER_4_STEPS_IN_IRQ_TYPE NONE
#define MM_BRIDGE_0_STEPPER_4_STEPS_IN_RESET_VALUE 0

/*
 * Macros for device 'stepper_1_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_STEPPER_1_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_STEPPER_1_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_STEPPER_1_STEPS_OUT_COMPONENT_NAME stepper_1_steps_out
#define MM_BRIDGE_0_STEPPER_1_STEPS_OUT_BASE 0x5100
#define MM_BRIDGE_0_STEPPER_1_STEPS_OUT_SPAN 16
#define MM_BRIDGE_0_STEPPER_1_STEPS_OUT_END 0x510f
#define MM_BRIDGE_0_STEPPER_1_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_STEPPER_1_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_STEPPER_1_STEPS_OUT_CAPTURE 0
#define MM_BRIDGE_0_STEPPER_1_STEPS_OUT_DATA_WIDTH 32
#define MM_BRIDGE_0_STEPPER_1_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_STEPPER_1_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_STEPPER_1_STEPS_OUT_EDGE_TYPE NONE
#define MM_BRIDGE_0_STEPPER_1_STEPS_OUT_FREQ 50000000
#define MM_BRIDGE_0_STEPPER_1_STEPS_OUT_HAS_IN 0
#define MM_BRIDGE_0_STEPPER_1_STEPS_OUT_HAS_OUT 1
#define MM_BRIDGE_0_STEPPER_1_STEPS_OUT_HAS_TRI 0
#define MM_BRIDGE_0_STEPPER_1_STEPS_OUT_IRQ_TYPE NONE
#define MM_BRIDGE_0_STEPPER_1_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'stepper_2_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_STEPPER_2_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_STEPPER_2_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_STEPPER_2_STEPS_OUT_COMPONENT_NAME stepper_2_steps_out
#define MM_BRIDGE_0_STEPPER_2_STEPS_OUT_BASE 0x5120
#define MM_BRIDGE_0_STEPPER_2_STEPS_OUT_SPAN 16
#define MM_BRIDGE_0_STEPPER_2_STEPS_OUT_END 0x512f
#define MM_BRIDGE_0_STEPPER_2_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_STEPPER_2_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_STEPPER_2_STEPS_OUT_CAPTURE 0
#define MM_BRIDGE_0_STEPPER_2_STEPS_OUT_DATA_WIDTH 32
#define MM_BRIDGE_0_STEPPER_2_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_STEPPER_2_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_STEPPER_2_STEPS_OUT_EDGE_TYPE NONE
#define MM_BRIDGE_0_STEPPER_2_STEPS_OUT_FREQ 50000000
#define MM_BRIDGE_0_STEPPER_2_STEPS_OUT_HAS_IN 0
#define MM_BRIDGE_0_STEPPER_2_STEPS_OUT_HAS_OUT 1
#define MM_BRIDGE_0_STEPPER_2_STEPS_OUT_HAS_TRI 0
#define MM_BRIDGE_0_STEPPER_2_STEPS_OUT_IRQ_TYPE NONE
#define MM_BRIDGE_0_STEPPER_2_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'stepper_3_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_STEPPER_3_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_STEPPER_3_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_STEPPER_3_STEPS_OUT_COMPONENT_NAME stepper_3_steps_out
#define MM_BRIDGE_0_STEPPER_3_STEPS_OUT_BASE 0x5140
#define MM_BRIDGE_0_STEPPER_3_STEPS_OUT_SPAN 16
#define MM_BRIDGE_0_STEPPER_3_STEPS_OUT_END 0x514f
#define MM_BRIDGE_0_STEPPER_3_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_STEPPER_3_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_STEPPER_3_STEPS_OUT_CAPTURE 0
#define MM_BRIDGE_0_STEPPER_3_STEPS_OUT_DATA_WIDTH 32
#define MM_BRIDGE_0_STEPPER_3_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_STEPPER_3_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_STEPPER_3_STEPS_OUT_EDGE_TYPE NONE
#define MM_BRIDGE_0_STEPPER_3_STEPS_OUT_FREQ 50000000
#define MM_BRIDGE_0_STEPPER_3_STEPS_OUT_HAS_IN 0
#define MM_BRIDGE_0_STEPPER_3_STEPS_OUT_HAS_OUT 1
#define MM_BRIDGE_0_STEPPER_3_STEPS_OUT_HAS_TRI 0
#define MM_BRIDGE_0_STEPPER_3_STEPS_OUT_IRQ_TYPE NONE
#define MM_BRIDGE_0_STEPPER_3_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'stepper_4_steps_out', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_STEPPER_4_STEPS_OUT_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_STEPPER_4_STEPS_OUT_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_STEPPER_4_STEPS_OUT_COMPONENT_NAME stepper_4_steps_out
#define MM_BRIDGE_0_STEPPER_4_STEPS_OUT_BASE 0x5160
#define MM_BRIDGE_0_STEPPER_4_STEPS_OUT_SPAN 16
#define MM_BRIDGE_0_STEPPER_4_STEPS_OUT_END 0x516f
#define MM_BRIDGE_0_STEPPER_4_STEPS_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_STEPPER_4_STEPS_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_STEPPER_4_STEPS_OUT_CAPTURE 0
#define MM_BRIDGE_0_STEPPER_4_STEPS_OUT_DATA_WIDTH 32
#define MM_BRIDGE_0_STEPPER_4_STEPS_OUT_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_STEPPER_4_STEPS_OUT_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_STEPPER_4_STEPS_OUT_EDGE_TYPE NONE
#define MM_BRIDGE_0_STEPPER_4_STEPS_OUT_FREQ 50000000
#define MM_BRIDGE_0_STEPPER_4_STEPS_OUT_HAS_IN 0
#define MM_BRIDGE_0_STEPPER_4_STEPS_OUT_HAS_OUT 1
#define MM_BRIDGE_0_STEPPER_4_STEPS_OUT_HAS_TRI 0
#define MM_BRIDGE_0_STEPPER_4_STEPS_OUT_IRQ_TYPE NONE
#define MM_BRIDGE_0_STEPPER_4_STEPS_OUT_RESET_VALUE 0

/*
 * Macros for device 'endstops', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_ENDSTOPS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_ENDSTOPS_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_ENDSTOPS_COMPONENT_NAME endstops
#define MM_BRIDGE_0_ENDSTOPS_BASE 0x5200
#define MM_BRIDGE_0_ENDSTOPS_SPAN 16
#define MM_BRIDGE_0_ENDSTOPS_END 0x520f
#define MM_BRIDGE_0_ENDSTOPS_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_ENDSTOPS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_ENDSTOPS_CAPTURE 0
#define MM_BRIDGE_0_ENDSTOPS_DATA_WIDTH 6
#define MM_BRIDGE_0_ENDSTOPS_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_ENDSTOPS_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_ENDSTOPS_EDGE_TYPE NONE
#define MM_BRIDGE_0_ENDSTOPS_FREQ 50000000
#define MM_BRIDGE_0_ENDSTOPS_HAS_IN 1
#define MM_BRIDGE_0_ENDSTOPS_HAS_OUT 0
#define MM_BRIDGE_0_ENDSTOPS_HAS_TRI 0
#define MM_BRIDGE_0_ENDSTOPS_IRQ_TYPE NONE
#define MM_BRIDGE_0_ENDSTOPS_RESET_VALUE 0

/*
 * Macros for device 'temp_bed', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_TEMP_BED_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_TEMP_BED_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_TEMP_BED_COMPONENT_NAME temp_bed
#define MM_BRIDGE_0_TEMP_BED_BASE 0x6000
#define MM_BRIDGE_0_TEMP_BED_SPAN 16
#define MM_BRIDGE_0_TEMP_BED_END 0x600f
#define MM_BRIDGE_0_TEMP_BED_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_TEMP_BED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_TEMP_BED_CAPTURE 0
#define MM_BRIDGE_0_TEMP_BED_DATA_WIDTH 12
#define MM_BRIDGE_0_TEMP_BED_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_TEMP_BED_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_TEMP_BED_EDGE_TYPE NONE
#define MM_BRIDGE_0_TEMP_BED_FREQ 50000000
#define MM_BRIDGE_0_TEMP_BED_HAS_IN 1
#define MM_BRIDGE_0_TEMP_BED_HAS_OUT 0
#define MM_BRIDGE_0_TEMP_BED_HAS_TRI 0
#define MM_BRIDGE_0_TEMP_BED_IRQ_TYPE NONE
#define MM_BRIDGE_0_TEMP_BED_RESET_VALUE 0

/*
 * Macros for device 'temp0', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_TEMP0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_TEMP0_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_TEMP0_COMPONENT_NAME temp0
#define MM_BRIDGE_0_TEMP0_BASE 0x6020
#define MM_BRIDGE_0_TEMP0_SPAN 16
#define MM_BRIDGE_0_TEMP0_END 0x602f
#define MM_BRIDGE_0_TEMP0_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_TEMP0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_TEMP0_CAPTURE 0
#define MM_BRIDGE_0_TEMP0_DATA_WIDTH 12
#define MM_BRIDGE_0_TEMP0_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_TEMP0_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_TEMP0_EDGE_TYPE NONE
#define MM_BRIDGE_0_TEMP0_FREQ 50000000
#define MM_BRIDGE_0_TEMP0_HAS_IN 1
#define MM_BRIDGE_0_TEMP0_HAS_OUT 0
#define MM_BRIDGE_0_TEMP0_HAS_TRI 0
#define MM_BRIDGE_0_TEMP0_IRQ_TYPE NONE
#define MM_BRIDGE_0_TEMP0_RESET_VALUE 0

/*
 * Macros for device 'temp1', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_TEMP1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_TEMP1_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_TEMP1_COMPONENT_NAME temp1
#define MM_BRIDGE_0_TEMP1_BASE 0x6040
#define MM_BRIDGE_0_TEMP1_SPAN 16
#define MM_BRIDGE_0_TEMP1_END 0x604f
#define MM_BRIDGE_0_TEMP1_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_TEMP1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_TEMP1_CAPTURE 0
#define MM_BRIDGE_0_TEMP1_DATA_WIDTH 12
#define MM_BRIDGE_0_TEMP1_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_TEMP1_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_TEMP1_EDGE_TYPE NONE
#define MM_BRIDGE_0_TEMP1_FREQ 50000000
#define MM_BRIDGE_0_TEMP1_HAS_IN 1
#define MM_BRIDGE_0_TEMP1_HAS_OUT 0
#define MM_BRIDGE_0_TEMP1_HAS_TRI 0
#define MM_BRIDGE_0_TEMP1_IRQ_TYPE NONE
#define MM_BRIDGE_0_TEMP1_RESET_VALUE 0

/*
 * Macros for device 'temp_bed_bottom', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_TEMP_BED_BOTTOM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_TEMP_BED_BOTTOM_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_TEMP_BED_BOTTOM_COMPONENT_NAME temp_bed_bottom
#define MM_BRIDGE_0_TEMP_BED_BOTTOM_BASE 0x6060
#define MM_BRIDGE_0_TEMP_BED_BOTTOM_SPAN 16
#define MM_BRIDGE_0_TEMP_BED_BOTTOM_END 0x606f
#define MM_BRIDGE_0_TEMP_BED_BOTTOM_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_TEMP_BED_BOTTOM_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_TEMP_BED_BOTTOM_CAPTURE 0
#define MM_BRIDGE_0_TEMP_BED_BOTTOM_DATA_WIDTH 12
#define MM_BRIDGE_0_TEMP_BED_BOTTOM_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_TEMP_BED_BOTTOM_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_TEMP_BED_BOTTOM_EDGE_TYPE NONE
#define MM_BRIDGE_0_TEMP_BED_BOTTOM_FREQ 50000000
#define MM_BRIDGE_0_TEMP_BED_BOTTOM_HAS_IN 0
#define MM_BRIDGE_0_TEMP_BED_BOTTOM_HAS_OUT 1
#define MM_BRIDGE_0_TEMP_BED_BOTTOM_HAS_TRI 0
#define MM_BRIDGE_0_TEMP_BED_BOTTOM_IRQ_TYPE NONE
#define MM_BRIDGE_0_TEMP_BED_BOTTOM_RESET_VALUE 0

/*
 * Macros for device 'temp_bed_upper', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_TEMP_BED_UPPER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_TEMP_BED_UPPER_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_TEMP_BED_UPPER_COMPONENT_NAME temp_bed_upper
#define MM_BRIDGE_0_TEMP_BED_UPPER_BASE 0x6080
#define MM_BRIDGE_0_TEMP_BED_UPPER_SPAN 16
#define MM_BRIDGE_0_TEMP_BED_UPPER_END 0x608f
#define MM_BRIDGE_0_TEMP_BED_UPPER_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_TEMP_BED_UPPER_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_TEMP_BED_UPPER_CAPTURE 0
#define MM_BRIDGE_0_TEMP_BED_UPPER_DATA_WIDTH 12
#define MM_BRIDGE_0_TEMP_BED_UPPER_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_TEMP_BED_UPPER_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_TEMP_BED_UPPER_EDGE_TYPE NONE
#define MM_BRIDGE_0_TEMP_BED_UPPER_FREQ 50000000
#define MM_BRIDGE_0_TEMP_BED_UPPER_HAS_IN 0
#define MM_BRIDGE_0_TEMP_BED_UPPER_HAS_OUT 1
#define MM_BRIDGE_0_TEMP_BED_UPPER_HAS_TRI 0
#define MM_BRIDGE_0_TEMP_BED_UPPER_IRQ_TYPE NONE
#define MM_BRIDGE_0_TEMP_BED_UPPER_RESET_VALUE 0

/*
 * Macros for device 'temp_e1_bottom', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_TEMP_E1_BOTTOM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_TEMP_E1_BOTTOM_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_TEMP_E1_BOTTOM_COMPONENT_NAME temp_e1_bottom
#define MM_BRIDGE_0_TEMP_E1_BOTTOM_BASE 0x60a0
#define MM_BRIDGE_0_TEMP_E1_BOTTOM_SPAN 16
#define MM_BRIDGE_0_TEMP_E1_BOTTOM_END 0x60af
#define MM_BRIDGE_0_TEMP_E1_BOTTOM_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_TEMP_E1_BOTTOM_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_TEMP_E1_BOTTOM_CAPTURE 0
#define MM_BRIDGE_0_TEMP_E1_BOTTOM_DATA_WIDTH 12
#define MM_BRIDGE_0_TEMP_E1_BOTTOM_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_TEMP_E1_BOTTOM_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_TEMP_E1_BOTTOM_EDGE_TYPE NONE
#define MM_BRIDGE_0_TEMP_E1_BOTTOM_FREQ 50000000
#define MM_BRIDGE_0_TEMP_E1_BOTTOM_HAS_IN 0
#define MM_BRIDGE_0_TEMP_E1_BOTTOM_HAS_OUT 1
#define MM_BRIDGE_0_TEMP_E1_BOTTOM_HAS_TRI 0
#define MM_BRIDGE_0_TEMP_E1_BOTTOM_IRQ_TYPE NONE
#define MM_BRIDGE_0_TEMP_E1_BOTTOM_RESET_VALUE 0

/*
 * Macros for device 'temp_e1_upper', class 'altera_avalon_pio'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_TEMP_E1_UPPER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_TEMP_E1_UPPER_COMPONENT_TYPE altera_avalon_pio
#define MM_BRIDGE_0_TEMP_E1_UPPER_COMPONENT_NAME temp_e1_upper
#define MM_BRIDGE_0_TEMP_E1_UPPER_BASE 0x60c0
#define MM_BRIDGE_0_TEMP_E1_UPPER_SPAN 16
#define MM_BRIDGE_0_TEMP_E1_UPPER_END 0x60cf
#define MM_BRIDGE_0_TEMP_E1_UPPER_BIT_CLEARING_EDGE_REGISTER 0
#define MM_BRIDGE_0_TEMP_E1_UPPER_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MM_BRIDGE_0_TEMP_E1_UPPER_CAPTURE 0
#define MM_BRIDGE_0_TEMP_E1_UPPER_DATA_WIDTH 12
#define MM_BRIDGE_0_TEMP_E1_UPPER_DO_TEST_BENCH_WIRING 0
#define MM_BRIDGE_0_TEMP_E1_UPPER_DRIVEN_SIM_VALUE 0
#define MM_BRIDGE_0_TEMP_E1_UPPER_EDGE_TYPE NONE
#define MM_BRIDGE_0_TEMP_E1_UPPER_FREQ 50000000
#define MM_BRIDGE_0_TEMP_E1_UPPER_HAS_IN 0
#define MM_BRIDGE_0_TEMP_E1_UPPER_HAS_OUT 1
#define MM_BRIDGE_0_TEMP_E1_UPPER_HAS_TRI 0
#define MM_BRIDGE_0_TEMP_E1_UPPER_IRQ_TYPE NONE
#define MM_BRIDGE_0_TEMP_E1_UPPER_RESET_VALUE 0

/*
 * Macros for device 'ILC', class 'interrupt_latency_counter'
 * Path to the device is from the master group 'mm_bridge_0'.
 * The macros are prefixed with 'MM_BRIDGE_0_ILC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define MM_BRIDGE_0_ILC_COMPONENT_TYPE interrupt_latency_counter
#define MM_BRIDGE_0_ILC_COMPONENT_NAME ILC
#define MM_BRIDGE_0_ILC_BASE 0x30000
#define MM_BRIDGE_0_ILC_SPAN 256
#define MM_BRIDGE_0_ILC_END 0x300ff


#endif /* _ALTERA_SOC_SYSTEM_H_ */
