#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov  4 11:56:39 2023
# Process ID: 3052
# Current directory: C:/Users/marco/Desktop/Progetti_Vivado/Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14844 C:\Users\marco\Desktop\Progetti_Vivado\Adder\Adder.xpr
# Log file: C:/Users/marco/Desktop/Progetti_Vivado/Adder/vivado.log
# Journal file: C:/Users/marco/Desktop/Progetti_Vivado/Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Nov  4 12:01:49 2023] Launched synth_1...
Run output will be captured here: C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Full_Adder_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 578b2178d0354ee4b461eb9d9169974d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Full_Adder_behav xil_defaultlib.Full_Adder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Half_Adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder
Built simulation snapshot Full_Adder_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.sim/sim_1/behav/xsim/xsim.dir/Full_Adder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov  4 12:13:37 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Full_Adder_behav -key {Behavioral:sim_1:Functional:Full_Adder} -tclbatch {Full_Adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Full_Adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Full_Adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 764.770 ; gain = 24.434
export_ip_user_files -of_objects  [get_files C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Full_Adder.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Full_Adder.vhd
add_files -norecurse {C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Full_Adder.vhd C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Adder.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Nov  4 12:19:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a12ticsg325-1L
Top: Adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 840.789 ; gain = 66.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Adder.vhd:20]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FAn' of component 'Full_Adder' [C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Adder.vhd:38]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Full_Adder.vhd:16]
INFO: [Synth 8-3491] module 'Half_Adder' declared at 'C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Half_Adder.vhd:4' bound to instance 'Half_Adder1' of component 'Half_Adder' [C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Full_Adder.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Half_Adder' [C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Half_Adder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Half_Adder' (1#1) [C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Half_Adder.vhd:15]
INFO: [Synth 8-3491] module 'Half_Adder' declared at 'C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Half_Adder.vhd:4' bound to instance 'Half_Adder2' of component 'Half_Adder' [C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Full_Adder.vhd:44]
INFO: [Synth 8-3491] module 'Half_Adder' declared at 'C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Half_Adder.vhd:4' bound to instance 'Half_Adder3' of component 'Half_Adder' [C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Full_Adder.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (2#1) [C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Full_Adder.vhd:16]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Adder.vhd:50]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Adder.vhd:50]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA0' of component 'Full_Adder' [C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Adder.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Adder' (3#1) [C:/Users/marco/Desktop/Progetti_Vivado/Adder/Adder.srcs/sources_1/new/Adder.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 883.832 ; gain = 109.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 883.832 ; gain = 109.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 883.832 ; gain = 109.711
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.301 ; gain = 457.180
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.301 ; gain = 457.180
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  4 12:21:50 2023...
