# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../A+1-A+1REG.srcs/sources_1/new/RegSel.vhd" \
"../../../../A+1-A+1REG.srcs/sim_1/new/Sim.vhd" \

# Do not sort compile order
nosort
