{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 31 19:27:17 2009 " "Info: Processing started: Thu Dec 31 19:27:17 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off led_test -c led_test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off led_test -c led_test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "led_test.bdf" "" { Schematic "D:/project/led_test/led_test.bdf" { { 256 152 320 272 "clk" "" } } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|jtag_debug_mode_usr1 register sld_hub:sld_hub_inst\|hub_tdo_reg 147.15 MHz 6.796 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 147.15 MHz between source register \"sld_hub:sld_hub_inst\|jtag_debug_mode_usr1\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 6.796 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.135 ns + Longest register register " "Info: + Longest register to register delay is 3.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|jtag_debug_mode_usr1 1 REG LCFF_X23_Y12_N9 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y12_N9; Fanout = 21; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode_usr1'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.206 ns) 1.753 ns sld_hub:sld_hub_inst\|hub_tdo_reg~294 2 COMB LCCOMB_X25_Y11_N22 1 " "Info: 2: + IC(1.547 ns) + CELL(0.206 ns) = 1.753 ns; Loc. = LCCOMB_X25_Y11_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~294'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 sld_hub:sld_hub_inst|hub_tdo_reg~294 } "NODE_NAME" } } { "../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.206 ns) 3.027 ns sld_hub:sld_hub_inst\|hub_tdo_reg~295 3 COMB LCCOMB_X24_Y12_N24 1 " "Info: 3: + IC(1.068 ns) + CELL(0.206 ns) = 3.027 ns; Loc. = LCCOMB_X24_Y12_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~295'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 } "NODE_NAME" } } { "../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.135 ns sld_hub:sld_hub_inst\|hub_tdo_reg 4 REG LCFF_X24_Y12_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.135 ns; Loc. = LCFF_X24_Y12_N25; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 16.59 % ) " "Info: Total cell delay = 0.520 ns ( 16.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.615 ns ( 83.41 % ) " "Info: Total interconnect delay = 2.615 ns ( 83.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.135 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.135 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.547ns 1.068ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.388 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.825 ns) + CELL(0.000 ns) 3.825 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 110 " "Info: 2: + IC(3.825 ns) + CELL(0.000 ns) = 3.825 ns; Loc. = CLKCTRL_G3; Fanout = 110; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.666 ns) 5.388 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X24_Y12_N25 2 " "Info: 3: + IC(0.897 ns) + CELL(0.666 ns) = 5.388 ns; Loc. = LCFF_X24_Y12_N25; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.36 % ) " "Info: Total cell delay = 0.666 ns ( 12.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.722 ns ( 87.64 % ) " "Info: Total interconnect delay = 4.722 ns ( 87.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.388 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.388 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.825ns 0.897ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.387 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.825 ns) + CELL(0.000 ns) 3.825 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 110 " "Info: 2: + IC(3.825 ns) + CELL(0.000 ns) = 3.825 ns; Loc. = CLKCTRL_G3; Fanout = 110; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 5.387 ns sld_hub:sld_hub_inst\|jtag_debug_mode_usr1 3 REG LCFF_X23_Y12_N9 21 " "Info: 3: + IC(0.896 ns) + CELL(0.666 ns) = 5.387 ns; Loc. = LCFF_X23_Y12_N9; Fanout = 21; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode_usr1'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.36 % ) " "Info: Total cell delay = 0.666 ns ( 12.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.721 ns ( 87.64 % ) " "Info: Total interconnect delay = 4.721 ns ( 87.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.387 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.387 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} } { 0.000ns 3.825ns 0.896ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.388 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.388 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.825ns 0.897ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.387 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.387 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} } { 0.000ns 3.825ns 0.896ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } } { "../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.135 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.135 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.547ns 1.068ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.388 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.388 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.825ns 0.897ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.387 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.387 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} } { 0.000ns 3.825ns 0.896ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register mcu:inst\|cpu:the_cpu\|M_ctrl_shift_rot register mcu:inst\|cpu:the_cpu\|M_pipe_flush 72.21 MHz 13.849 ns Internal " "Info: Clock \"clk\" has Internal fmax of 72.21 MHz between source register \"mcu:inst\|cpu:the_cpu\|M_ctrl_shift_rot\" and destination register \"mcu:inst\|cpu:the_cpu\|M_pipe_flush\" (period= 13.849 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.562 ns + Longest register register " "Info: + Longest register to register delay is 13.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mcu:inst\|cpu:the_cpu\|M_ctrl_shift_rot 1 REG LCFF_X16_Y8_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y8_N5; Fanout = 2; REG Node = 'mcu:inst\|cpu:the_cpu\|M_ctrl_shift_rot'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mcu:inst|cpu:the_cpu|M_ctrl_shift_rot } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4428 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.624 ns) 1.059 ns mcu:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[20\]~373 2 COMB LCCOMB_X16_Y8_N2 48 " "Info: 2: + IC(0.435 ns) + CELL(0.624 ns) = 1.059 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 48; COMB Node = 'mcu:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[20\]~373'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { mcu:inst|cpu:the_cpu|M_ctrl_shift_rot mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[20]~373 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.624 ns) 2.753 ns mcu:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[0\]~402 3 COMB LCCOMB_X16_Y8_N12 1 " "Info: 3: + IC(1.070 ns) + CELL(0.624 ns) = 2.753 ns; Loc. = LCCOMB_X16_Y8_N12; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[0\]~402'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[20]~373 mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~402 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 3.329 ns mcu:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[0\]~403 4 COMB LCCOMB_X16_Y8_N10 10 " "Info: 4: + IC(0.370 ns) + CELL(0.206 ns) = 3.329 ns; Loc. = LCCOMB_X16_Y8_N10; Fanout = 10; COMB Node = 'mcu:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[0\]~403'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~402 mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~403 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 3.916 ns mcu:inst\|cpu:the_cpu\|M_mul_src2\[0\]~96 5 COMB LCCOMB_X16_Y8_N8 15 " "Info: 5: + IC(0.381 ns) + CELL(0.206 ns) = 3.916 ns; Loc. = LCCOMB_X16_Y8_N8; Fanout = 15; COMB Node = 'mcu:inst\|cpu:the_cpu\|M_mul_src2\[0\]~96'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~403 mcu:inst|cpu:the_cpu|M_mul_src2[0]~96 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6796 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.650 ns) 5.286 ns mcu:inst\|cpu:the_cpu\|Add8~396 6 COMB LCCOMB_X16_Y8_N16 4 " "Info: 6: + IC(0.720 ns) + CELL(0.650 ns) = 5.286 ns; Loc. = LCCOMB_X16_Y8_N16; Fanout = 4; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~396'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { mcu:inst|cpu:the_cpu|M_mul_src2[0]~96 mcu:inst|cpu:the_cpu|Add8~396 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.596 ns) 6.559 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~430 7 COMB LCCOMB_X17_Y8_N16 1 " "Info: 7: + IC(0.677 ns) + CELL(0.596 ns) = 6.559 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~430'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { mcu:inst|cpu:the_cpu|Add8~396 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~430 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.645 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~432 8 COMB LCCOMB_X17_Y8_N18 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.645 ns; Loc. = LCCOMB_X17_Y8_N18; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~432'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~430 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~432 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.731 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~434 9 COMB LCCOMB_X17_Y8_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.731 ns; Loc. = LCCOMB_X17_Y8_N20; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~434'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~432 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~434 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.817 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~436 10 COMB LCCOMB_X17_Y8_N22 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 6.817 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~436'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~434 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~436 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.903 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~438 11 COMB LCCOMB_X17_Y8_N24 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 6.903 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~438'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~436 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~438 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.989 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~440 12 COMB LCCOMB_X17_Y8_N26 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 6.989 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~440'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~438 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~440 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.075 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~442 13 COMB LCCOMB_X17_Y8_N28 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 7.075 ns; Loc. = LCCOMB_X17_Y8_N28; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~442'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~440 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~442 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 7.250 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~444 14 COMB LCCOMB_X17_Y8_N30 1 " "Info: 14: + IC(0.000 ns) + CELL(0.175 ns) = 7.250 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~444'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~442 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~444 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.336 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~446 15 COMB LCCOMB_X17_Y7_N0 1 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 7.336 ns; Loc. = LCCOMB_X17_Y7_N0; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~446'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~444 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~446 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.422 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~448 16 COMB LCCOMB_X17_Y7_N2 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 7.422 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~448'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~446 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~448 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.508 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~450 17 COMB LCCOMB_X17_Y7_N4 1 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 7.508 ns; Loc. = LCCOMB_X17_Y7_N4; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~450'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~448 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~450 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.594 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~452 18 COMB LCCOMB_X17_Y7_N6 1 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 7.594 ns; Loc. = LCCOMB_X17_Y7_N6; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~452'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~450 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~452 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.680 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~454 19 COMB LCCOMB_X17_Y7_N8 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 7.680 ns; Loc. = LCCOMB_X17_Y7_N8; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~454'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~452 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~454 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.766 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~456 20 COMB LCCOMB_X17_Y7_N10 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 7.766 ns; Loc. = LCCOMB_X17_Y7_N10; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~456'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~454 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~456 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.852 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~458 21 COMB LCCOMB_X17_Y7_N12 1 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 7.852 ns; Loc. = LCCOMB_X17_Y7_N12; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~458'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~456 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~458 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 8.042 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~460 22 COMB LCCOMB_X17_Y7_N14 1 " "Info: 22: + IC(0.000 ns) + CELL(0.190 ns) = 8.042 ns; Loc. = LCCOMB_X17_Y7_N14; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~460'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~458 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~460 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.128 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~462 23 COMB LCCOMB_X17_Y7_N16 1 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 8.128 ns; Loc. = LCCOMB_X17_Y7_N16; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~462'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~460 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~462 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.214 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~464 24 COMB LCCOMB_X17_Y7_N18 1 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 8.214 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~464'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~462 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~464 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.300 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~466 25 COMB LCCOMB_X17_Y7_N20 1 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 8.300 ns; Loc. = LCCOMB_X17_Y7_N20; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~466'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~464 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~466 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.386 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~468 26 COMB LCCOMB_X17_Y7_N22 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 8.386 ns; Loc. = LCCOMB_X17_Y7_N22; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~468'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~466 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~468 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.472 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~470 27 COMB LCCOMB_X17_Y7_N24 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 8.472 ns; Loc. = LCCOMB_X17_Y7_N24; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~470'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~468 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~470 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.558 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~472 28 COMB LCCOMB_X17_Y7_N26 1 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 8.558 ns; Loc. = LCCOMB_X17_Y7_N26; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~472'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~470 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~472 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.644 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~474 29 COMB LCCOMB_X17_Y7_N28 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 8.644 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~474'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~472 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~474 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 8.819 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~476 30 COMB LCCOMB_X17_Y7_N30 1 " "Info: 30: + IC(0.000 ns) + CELL(0.175 ns) = 8.819 ns; Loc. = LCCOMB_X17_Y7_N30; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~476'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~474 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~476 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.905 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~478 31 COMB LCCOMB_X17_Y6_N0 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 8.905 ns; Loc. = LCCOMB_X17_Y6_N0; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~478'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~476 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~478 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.991 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~480 32 COMB LCCOMB_X17_Y6_N2 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 8.991 ns; Loc. = LCCOMB_X17_Y6_N2; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~480'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~478 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~480 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.077 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~482 33 COMB LCCOMB_X17_Y6_N4 1 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 9.077 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~482'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~480 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~482 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.163 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~484 34 COMB LCCOMB_X17_Y6_N6 1 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 9.163 ns; Loc. = LCCOMB_X17_Y6_N6; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~484'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~482 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~484 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.249 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~486 35 COMB LCCOMB_X17_Y6_N8 1 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 9.249 ns; Loc. = LCCOMB_X17_Y6_N8; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~486'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~484 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~486 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.335 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~488 36 COMB LCCOMB_X17_Y6_N10 1 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 9.335 ns; Loc. = LCCOMB_X17_Y6_N10; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~488'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~486 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~488 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.421 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~490 37 COMB LCCOMB_X17_Y6_N12 1 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 9.421 ns; Loc. = LCCOMB_X17_Y6_N12; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~490'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~488 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~490 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 9.611 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~492 38 COMB LCCOMB_X17_Y6_N14 1 " "Info: 38: + IC(0.000 ns) + CELL(0.190 ns) = 9.611 ns; Loc. = LCCOMB_X17_Y6_N14; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~492'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~490 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~492 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.117 ns mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~493 39 COMB LCCOMB_X17_Y6_N16 1 " "Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 10.117 ns; Loc. = LCCOMB_X17_Y6_N16; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~493'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~492 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~493 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "D:/project/led_test/cpu_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.370 ns) 11.202 ns mcu:inst\|cpu:the_cpu\|E_br_actually_taken~187 40 COMB LCCOMB_X16_Y6_N20 4 " "Info: 40: + IC(0.715 ns) + CELL(0.370 ns) = 11.202 ns; Loc. = LCCOMB_X16_Y6_N20; Fanout = 4; COMB Node = 'mcu:inst\|cpu:the_cpu\|E_br_actually_taken~187'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~493 mcu:inst|cpu:the_cpu|E_br_actually_taken~187 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 3907 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.206 ns) 12.852 ns mcu:inst\|cpu:the_cpu\|M_pipe_flush_nxt~180 41 COMB LCCOMB_X12_Y9_N22 1 " "Info: 41: + IC(1.444 ns) + CELL(0.206 ns) = 12.852 ns; Loc. = LCCOMB_X12_Y9_N22; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|M_pipe_flush_nxt~180'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.650 ns" { mcu:inst|cpu:the_cpu|E_br_actually_taken~187 mcu:inst|cpu:the_cpu|M_pipe_flush_nxt~180 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4618 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.206 ns) 13.454 ns mcu:inst\|cpu:the_cpu\|M_pipe_flush_nxt~181 42 COMB LCCOMB_X12_Y9_N12 1 " "Info: 42: + IC(0.396 ns) + CELL(0.206 ns) = 13.454 ns; Loc. = LCCOMB_X12_Y9_N12; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|M_pipe_flush_nxt~181'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { mcu:inst|cpu:the_cpu|M_pipe_flush_nxt~180 mcu:inst|cpu:the_cpu|M_pipe_flush_nxt~181 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4618 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.562 ns mcu:inst\|cpu:the_cpu\|M_pipe_flush 43 REG LCFF_X12_Y9_N13 11 " "Info: 43: + IC(0.000 ns) + CELL(0.108 ns) = 13.562 ns; Loc. = LCFF_X12_Y9_N13; Fanout = 11; REG Node = 'mcu:inst\|cpu:the_cpu\|M_pipe_flush'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { mcu:inst|cpu:the_cpu|M_pipe_flush_nxt~181 mcu:inst|cpu:the_cpu|M_pipe_flush } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4615 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.354 ns ( 54.23 % ) " "Info: Total cell delay = 7.354 ns ( 54.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.208 ns ( 45.77 % ) " "Info: Total interconnect delay = 6.208 ns ( 45.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.562 ns" { mcu:inst|cpu:the_cpu|M_ctrl_shift_rot mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[20]~373 mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~402 mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~403 mcu:inst|cpu:the_cpu|M_mul_src2[0]~96 mcu:inst|cpu:the_cpu|Add8~396 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~430 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~432 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~434 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~436 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~438 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~440 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~442 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~444 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~446 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~448 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~450 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~452 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~454 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~456 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~458 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~460 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~462 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~464 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~466 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~468 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~470 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~472 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~474 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~476 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~478 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~480 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~482 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~484 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~486 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~488 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~490 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~492 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~493 mcu:inst|cpu:the_cpu|E_br_actually_taken~187 mcu:inst|cpu:the_cpu|M_pipe_flush_nxt~180 mcu:inst|cpu:the_cpu|M_pipe_flush_nxt~181 mcu:inst|cpu:the_cpu|M_pipe_flush } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.562 ns" { mcu:inst|cpu:the_cpu|M_ctrl_shift_rot {} mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[20]~373 {} mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~402 {} mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~403 {} mcu:inst|cpu:the_cpu|M_mul_src2[0]~96 {} mcu:inst|cpu:the_cpu|Add8~396 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~430 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~432 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~434 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~436 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~438 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~440 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~442 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~444 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~446 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~448 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~450 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~452 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~454 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~456 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~458 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~460 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~462 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~464 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~466 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~468 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~470 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~472 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~474 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~476 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~478 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~480 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~482 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~484 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~486 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~488 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~490 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~492 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~493 {} mcu:inst|cpu:the_cpu|E_br_actually_taken~187 {} mcu:inst|cpu:the_cpu|M_pipe_flush_nxt~180 {} mcu:inst|cpu:the_cpu|M_pipe_flush_nxt~181 {} mcu:inst|cpu:the_cpu|M_pipe_flush {} } { 0.000ns 0.435ns 1.070ns 0.370ns 0.381ns 0.720ns 0.677ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.715ns 1.444ns 0.396ns 0.000ns } { 0.000ns 0.624ns 0.624ns 0.206ns 0.206ns 0.650ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.023 ns - Smallest " "Info: - Smallest clock skew is -0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.779 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "led_test.bdf" "" { Schematic "D:/project/led_test/led_test.bdf" { { 256 152 320 272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns clk~clkctrl 2 COMB CLKCTRL_G2 1983 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 1983; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "led_test.bdf" "" { Schematic "D:/project/led_test/led_test.bdf" { { 256 152 320 272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.666 ns) 2.779 ns mcu:inst\|cpu:the_cpu\|M_pipe_flush 3 REG LCFF_X12_Y9_N13 11 " "Info: 3: + IC(0.884 ns) + CELL(0.666 ns) = 2.779 ns; Loc. = LCFF_X12_Y9_N13; Fanout = 11; REG Node = 'mcu:inst\|cpu:the_cpu\|M_pipe_flush'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clk~clkctrl mcu:inst|cpu:the_cpu|M_pipe_flush } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4615 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 63.19 % ) " "Info: Total cell delay = 1.756 ns ( 63.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 36.81 % ) " "Info: Total interconnect delay = 1.023 ns ( 36.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { clk clk~clkctrl mcu:inst|cpu:the_cpu|M_pipe_flush } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { clk {} clk~combout {} clk~clkctrl {} mcu:inst|cpu:the_cpu|M_pipe_flush {} } { 0.000ns 0.000ns 0.139ns 0.884ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.802 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "led_test.bdf" "" { Schematic "D:/project/led_test/led_test.bdf" { { 256 152 320 272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns clk~clkctrl 2 COMB CLKCTRL_G2 1983 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 1983; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "led_test.bdf" "" { Schematic "D:/project/led_test/led_test.bdf" { { 256 152 320 272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.802 ns mcu:inst\|cpu:the_cpu\|M_ctrl_shift_rot 3 REG LCFF_X16_Y8_N5 2 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.802 ns; Loc. = LCFF_X16_Y8_N5; Fanout = 2; REG Node = 'mcu:inst\|cpu:the_cpu\|M_ctrl_shift_rot'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl mcu:inst|cpu:the_cpu|M_ctrl_shift_rot } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4428 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.67 % ) " "Info: Total cell delay = 1.756 ns ( 62.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 37.33 % ) " "Info: Total interconnect delay = 1.046 ns ( 37.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { clk clk~clkctrl mcu:inst|cpu:the_cpu|M_ctrl_shift_rot } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.802 ns" { clk {} clk~combout {} clk~clkctrl {} mcu:inst|cpu:the_cpu|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { clk clk~clkctrl mcu:inst|cpu:the_cpu|M_pipe_flush } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { clk {} clk~combout {} clk~clkctrl {} mcu:inst|cpu:the_cpu|M_pipe_flush {} } { 0.000ns 0.000ns 0.139ns 0.884ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { clk clk~clkctrl mcu:inst|cpu:the_cpu|M_ctrl_shift_rot } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.802 ns" { clk {} clk~combout {} clk~clkctrl {} mcu:inst|cpu:the_cpu|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4428 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4615 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.562 ns" { mcu:inst|cpu:the_cpu|M_ctrl_shift_rot mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[20]~373 mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~402 mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~403 mcu:inst|cpu:the_cpu|M_mul_src2[0]~96 mcu:inst|cpu:the_cpu|Add8~396 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~430 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~432 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~434 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~436 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~438 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~440 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~442 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~444 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~446 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~448 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~450 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~452 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~454 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~456 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~458 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~460 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~462 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~464 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~466 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~468 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~470 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~472 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~474 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~476 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~478 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~480 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~482 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~484 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~486 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~488 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~490 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~492 mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~493 mcu:inst|cpu:the_cpu|E_br_actually_taken~187 mcu:inst|cpu:the_cpu|M_pipe_flush_nxt~180 mcu:inst|cpu:the_cpu|M_pipe_flush_nxt~181 mcu:inst|cpu:the_cpu|M_pipe_flush } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.562 ns" { mcu:inst|cpu:the_cpu|M_ctrl_shift_rot {} mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[20]~373 {} mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~402 {} mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~403 {} mcu:inst|cpu:the_cpu|M_mul_src2[0]~96 {} mcu:inst|cpu:the_cpu|Add8~396 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~430 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~432 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~434 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~436 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~438 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~440 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~442 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~444 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~446 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~448 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~450 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~452 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~454 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~456 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~458 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~460 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~462 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~464 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~466 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~468 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~470 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~472 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~474 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~476 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~478 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~480 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~482 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~484 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~486 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~488 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~490 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~492 {} mcu:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~493 {} mcu:inst|cpu:the_cpu|E_br_actually_taken~187 {} mcu:inst|cpu:the_cpu|M_pipe_flush_nxt~180 {} mcu:inst|cpu:the_cpu|M_pipe_flush_nxt~181 {} mcu:inst|cpu:the_cpu|M_pipe_flush {} } { 0.000ns 0.435ns 1.070ns 0.370ns 0.381ns 0.720ns 0.677ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.715ns 1.444ns 0.396ns 0.000ns } { 0.000ns 0.624ns 0.624ns 0.206ns 0.206ns 0.650ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { clk clk~clkctrl mcu:inst|cpu:the_cpu|M_pipe_flush } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { clk {} clk~combout {} clk~clkctrl {} mcu:inst|cpu:the_cpu|M_pipe_flush {} } { 0.000ns 0.000ns 0.139ns 0.884ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { clk clk~clkctrl mcu:inst|cpu:the_cpu|M_ctrl_shift_rot } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.802 ns" { clk {} clk~combout {} clk~clkctrl {} mcu:inst|cpu:the_cpu|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.447 ns register " "Info: tsu for register \"sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.447 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.874 ns + Longest pin register " "Info: + Longest pin to register delay is 6.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y10_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.037 ns) + CELL(0.614 ns) 4.651 ns sld_hub:sld_hub_inst\|IRF_ENA_ENABLE~21 2 COMB LCCOMB_X25_Y11_N4 2 " "Info: 2: + IC(4.037 ns) + CELL(0.614 ns) = 4.651 ns; Loc. = LCCOMB_X25_Y11_N4; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|IRF_ENA_ENABLE~21'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.651 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21 } "NODE_NAME" } } { "../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 381 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.855 ns) 6.874 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\] 3 REG LCFF_X22_Y12_N17 3 " "Info: 3: + IC(1.368 ns) + CELL(0.855 ns) = 6.874 ns; Loc. = LCFF_X22_Y12_N17; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "../../altera/80/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.469 ns ( 21.37 % ) " "Info: Total cell delay = 1.469 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.405 ns ( 78.63 % ) " "Info: Total interconnect delay = 5.405 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.874 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.874 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21 {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 4.037ns 1.368ns } { 0.000ns 0.614ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../altera/80/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.387 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.825 ns) + CELL(0.000 ns) 3.825 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 110 " "Info: 2: + IC(3.825 ns) + CELL(0.000 ns) = 3.825 ns; Loc. = CLKCTRL_G3; Fanout = 110; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 5.387 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\] 3 REG LCFF_X22_Y12_N17 3 " "Info: 3: + IC(0.896 ns) + CELL(0.666 ns) = 5.387 ns; Loc. = LCFF_X22_Y12_N17; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "../../altera/80/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.36 % ) " "Info: Total cell delay = 0.666 ns ( 12.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.721 ns ( 87.64 % ) " "Info: Total interconnect delay = 4.721 ns ( 87.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.387 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.387 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 3.825ns 0.896ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.874 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.874 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21 {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 4.037ns 1.368ns } { 0.000ns 0.614ns 0.855ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.387 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.387 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 3.825ns 0.896ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led\[0\] mcu:inst\|led_pio:the_led_pio\|data_out\[0\] 9.967 ns register " "Info: tco from clock \"clk\" to destination pin \"led\[0\]\" through register \"mcu:inst\|led_pio:the_led_pio\|data_out\[0\]\" is 9.967 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.763 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "led_test.bdf" "" { Schematic "D:/project/led_test/led_test.bdf" { { 256 152 320 272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns clk~clkctrl 2 COMB CLKCTRL_G2 1983 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 1983; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "led_test.bdf" "" { Schematic "D:/project/led_test/led_test.bdf" { { 256 152 320 272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 2.763 ns mcu:inst\|led_pio:the_led_pio\|data_out\[0\] 3 REG LCFF_X21_Y9_N5 1 " "Info: 3: + IC(0.868 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X21_Y9_N5; Fanout = 1; REG Node = 'mcu:inst\|led_pio:the_led_pio\|data_out\[0\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clk~clkctrl mcu:inst|led_pio:the_led_pio|data_out[0] } "NODE_NAME" } } { "led_pio.v" "" { Text "D:/project/led_test/led_pio.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 63.55 % ) " "Info: Total cell delay = 1.756 ns ( 63.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 36.45 % ) " "Info: Total interconnect delay = 1.007 ns ( 36.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clk clk~clkctrl mcu:inst|led_pio:the_led_pio|data_out[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clk {} clk~combout {} clk~clkctrl {} mcu:inst|led_pio:the_led_pio|data_out[0] {} } { 0.000ns 0.000ns 0.139ns 0.868ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "led_pio.v" "" { Text "D:/project/led_test/led_pio.v" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.900 ns + Longest register pin " "Info: + Longest register to pin delay is 6.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mcu:inst\|led_pio:the_led_pio\|data_out\[0\] 1 REG LCFF_X21_Y9_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N5; Fanout = 1; REG Node = 'mcu:inst\|led_pio:the_led_pio\|data_out\[0\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mcu:inst|led_pio:the_led_pio|data_out[0] } "NODE_NAME" } } { "led_pio.v" "" { Text "D:/project/led_test/led_pio.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.834 ns) + CELL(3.066 ns) 6.900 ns led\[0\] 2 PIN PIN_3 0 " "Info: 2: + IC(3.834 ns) + CELL(3.066 ns) = 6.900 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'led\[0\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { mcu:inst|led_pio:the_led_pio|data_out[0] led[0] } "NODE_NAME" } } { "led_test.bdf" "" { Schematic "D:/project/led_test/led_test.bdf" { { 304 792 968 320 "led\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 44.43 % ) " "Info: Total cell delay = 3.066 ns ( 44.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.834 ns ( 55.57 % ) " "Info: Total interconnect delay = 3.834 ns ( 55.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { mcu:inst|led_pio:the_led_pio|data_out[0] led[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { mcu:inst|led_pio:the_led_pio|data_out[0] {} led[0] {} } { 0.000ns 3.834ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clk clk~clkctrl mcu:inst|led_pio:the_led_pio|data_out[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clk {} clk~combout {} clk~clkctrl {} mcu:inst|led_pio:the_led_pio|data_out[0] {} } { 0.000ns 0.000ns 0.139ns 0.868ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { mcu:inst|led_pio:the_led_pio|data_out[0] led[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { mcu:inst|led_pio:the_led_pio|data_out[0] {} led[0] {} } { 0.000ns 3.834ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.056 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.056 ns) 3.056 ns altera_reserved_tdo 2 PIN PIN_10 0 " "Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 100.00 % ) " "Info: Total cell delay = 3.056 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.056 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.941 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.941 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.387 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.825 ns) + CELL(0.000 ns) 3.825 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 110 " "Info: 2: + IC(3.825 ns) + CELL(0.000 ns) = 3.825 ns; Loc. = CLKCTRL_G3; Fanout = 110; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 5.387 ns sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\] 3 REG LCFF_X23_Y12_N31 2 " "Info: 3: + IC(0.896 ns) + CELL(0.666 ns) = 5.387 ns; Loc. = LCFF_X23_Y12_N31; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/80/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.36 % ) " "Info: Total cell delay = 0.666 ns ( 12.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.721 ns ( 87.64 % ) " "Info: Total interconnect delay = 4.721 ns ( 87.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.387 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.387 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] {} } { 0.000ns 3.825ns 0.896ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/80/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.752 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y10_N0 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 10; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.438 ns) + CELL(0.206 ns) 3.644 ns sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\]~feeder 2 COMB LCCOMB_X23_Y12_N30 1 " "Info: 2: + IC(3.438 ns) + CELL(0.206 ns) = 3.644 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\]~feeder'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/80/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.752 ns sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\] 3 REG LCFF_X23_Y12_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.752 ns; Loc. = LCFF_X23_Y12_N31; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]~feeder sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/80/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 8.37 % ) " "Info: Total cell delay = 0.314 ns ( 8.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.438 ns ( 91.63 % ) " "Info: Total interconnect delay = 3.438 ns ( 91.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.752 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]~feeder sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.752 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]~feeder {} sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] {} } { 0.000ns 3.438ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.387 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.387 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] {} } { 0.000ns 3.825ns 0.896ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.752 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]~feeder sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.752 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]~feeder {} sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] {} } { 0.000ns 3.438ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Peak virtual memory: 143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 31 19:27:19 2009 " "Info: Processing ended: Thu Dec 31 19:27:19 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
