#ifndef __REGS_TRIO_DEF_H__
#define __REGS_TRIO_DEF_H__

#ifdef __ASSEMBLER__
#define _64bit(x) x
#else /* __ASSEMBLER__ */
#ifdef __tile__
#define _64bit(x) x ## UL
#else /* __tile__ */
#define _64bit(x) x ## ULL
#endif /* __tile__ */
#endif /* __ASSEMBLER */



#ifndef __DOXYGEN__

/*
 * MMIO Address Space.
 * The MMIO physical address space for the TRIO is described below.  This is
 * a general description of the MMIO space as opposed to a register
 * description
 */
#define TRIO_MMIO_ADDRESS_SPACE__FIRST_WORD 0x0000
#define TRIO_MMIO_ADDRESS_SPACE__LAST_WORD 0x3ffff8
#define TRIO_MMIO_ADDRESS_SPACE__LENGTH 0x400000
#define TRIO_MMIO_ADDRESS_SPACE__STRIDE 0x0008

#define TRIO_MMIO_ADDRESS_SPACE__OFFSET_SHIFT 0
#define TRIO_MMIO_ADDRESS_SPACE__OFFSET_WIDTH 20
#define TRIO_MMIO_ADDRESS_SPACE__OFFSET_RESET_VAL 0
#define TRIO_MMIO_ADDRESS_SPACE__OFFSET_RMASK 0xfffff
#define TRIO_MMIO_ADDRESS_SPACE__OFFSET_MASK  0xfffff
#define TRIO_MMIO_ADDRESS_SPACE__OFFSET_FIELD 0,19


/*
 * MMIO Region - Configuration Space Data Description.
 * Provides access to config registers.  See CFG_REGION_ADDR for address
 * definition.
 */
#define TRIO_CFG_REGION_VAL__FIRST_WORD 0x0000
#define TRIO_CFG_REGION_VAL__LAST_WORD 0xffff8
#define TRIO_CFG_REGION_VAL__LENGTH 0x100000
#define TRIO_CFG_REGION_VAL__STRIDE 0x0008

#define TRIO_CFG_REGION_VAL__DATA_SHIFT 0
#define TRIO_CFG_REGION_VAL__DATA_WIDTH 64
#define TRIO_CFG_REGION_VAL__DATA_RESET_VAL 0
#define TRIO_CFG_REGION_VAL__DATA_RMASK _64bit(0xffffffffffffffff)
#define TRIO_CFG_REGION_VAL__DATA_MASK  _64bit(0xffffffffffffffff)
#define TRIO_CFG_REGION_VAL__DATA_FIELD 0,63


/*
 * Configuration Space Address Definition.
 * This is a general description of the MMIO space as opposed to a register
 * description.
 */
#define TRIO_CFG_REGION_ADDR__FIRST_WORD 0x0000
#define TRIO_CFG_REGION_ADDR__LAST_WORD 0xffff8
#define TRIO_CFG_REGION_ADDR__LENGTH 0x100000
#define TRIO_CFG_REGION_ADDR__STRIDE 0x0008

#define TRIO_CFG_REGION_ADDR__REG_SHIFT 0
#define TRIO_CFG_REGION_ADDR__REG_WIDTH 20
#define TRIO_CFG_REGION_ADDR__REG_RESET_VAL 0
#define TRIO_CFG_REGION_ADDR__REG_RMASK 0xfffff
#define TRIO_CFG_REGION_ADDR__REG_MASK  0xfffff
#define TRIO_CFG_REGION_ADDR__REG_FIELD 0,19

#define TRIO_CFG_REGION_ADDR__INTFC_SHIFT 20
#define TRIO_CFG_REGION_ADDR__INTFC_WIDTH 2
#define TRIO_CFG_REGION_ADDR__INTFC_RESET_VAL 0
#define TRIO_CFG_REGION_ADDR__INTFC_RMASK 0x3
#define TRIO_CFG_REGION_ADDR__INTFC_MASK  0x300000
#define TRIO_CFG_REGION_ADDR__INTFC_FIELD 20,21
#define TRIO_CFG_REGION_ADDR__INTFC_VAL_TRIO 0x0
#define TRIO_CFG_REGION_ADDR__INTFC_VAL_ROUTER 0x1
#define TRIO_CFG_REGION_ADDR__INTFC_VAL_CR_SPACE 0x2


/*
 * Device Info.
 * This register provides general information about the device attached to
 * this port and channel.
 */
#define TRIO_DEV_INFO 0x0000
#define TRIO_DEV_INFO__LENGTH 0x0001

#define TRIO_DEV_INFO__TYPE_SHIFT 0
#define TRIO_DEV_INFO__TYPE_WIDTH 12
#define TRIO_DEV_INFO__TYPE_RESET_VAL 20
#define TRIO_DEV_INFO__TYPE_RMASK 0xfff
#define TRIO_DEV_INFO__TYPE_MASK  0xfff
#define TRIO_DEV_INFO__TYPE_FIELD 0,11
#define TRIO_DEV_INFO__TYPE_VAL_PCIE 0x1
#define TRIO_DEV_INFO__TYPE_VAL_GBE 0x10
#define TRIO_DEV_INFO__TYPE_VAL_XGBE 0x11
#define TRIO_DEV_INFO__TYPE_VAL_MPIPE 0x13
#define TRIO_DEV_INFO__TYPE_VAL_TRIO 0x14
#define TRIO_DEV_INFO__TYPE_VAL_CRYPTO 0x16
#define TRIO_DEV_INFO__TYPE_VAL_COMPRESSION 0x18
#define TRIO_DEV_INFO__TYPE_VAL_GPIO 0x20
#define TRIO_DEV_INFO__TYPE_VAL_RSHIM 0x21
#define TRIO_DEV_INFO__TYPE_VAL_SROM 0x22
#define TRIO_DEV_INFO__TYPE_VAL_I2CM 0x25
#define TRIO_DEV_INFO__TYPE_VAL_I2CS 0x26
#define TRIO_DEV_INFO__TYPE_VAL_UART 0x28
#define TRIO_DEV_INFO__TYPE_VAL_USBH 0x29
#define TRIO_DEV_INFO__TYPE_VAL_USBS 0x2a
#define TRIO_DEV_INFO__TYPE_VAL_USBHS 0x2b
#define TRIO_DEV_INFO__TYPE_VAL_MMC 0x2c
#define TRIO_DEV_INFO__TYPE_VAL_DDR2 0x40
#define TRIO_DEV_INFO__TYPE_VAL_DDR3 0x42
#define TRIO_DEV_INFO__TYPE_VAL_DDR4 0x44
#define TRIO_DEV_INFO__TYPE_VAL_HMC 0x45
#define TRIO_DEV_INFO__TYPE_VAL_MSS 0x46
#define TRIO_DEV_INFO__TYPE_VAL_DIAG_SNP 0x80
#define TRIO_DEV_INFO__TYPE_VAL_IPIC 0x81
#define TRIO_DEV_INFO__TYPE_VAL_TILE 0x82
#define TRIO_DEV_INFO__TYPE_VAL_TM 0x83
#define TRIO_DEV_INFO__TYPE_VAL_TCAM 0x84
#define TRIO_DEV_INFO__TYPE_VAL_SMMU 0x85
#define TRIO_DEV_INFO__TYPE_VAL_GIC 0x86
#define TRIO_DEV_INFO__TYPE_VAL_MPIPE_TX 0x87

#define TRIO_DEV_INFO__DEVICE_REV_SHIFT 16
#define TRIO_DEV_INFO__DEVICE_REV_WIDTH 8
#define TRIO_DEV_INFO__DEVICE_REV_RMASK 0xff
#define TRIO_DEV_INFO__DEVICE_REV_MASK  0xff0000
#define TRIO_DEV_INFO__DEVICE_REV_FIELD 16,23

#define TRIO_DEV_INFO__REGISTER_REV_SHIFT 24
#define TRIO_DEV_INFO__REGISTER_REV_WIDTH 4
#define TRIO_DEV_INFO__REGISTER_REV_RESET_VAL 0
#define TRIO_DEV_INFO__REGISTER_REV_RMASK 0xf
#define TRIO_DEV_INFO__REGISTER_REV_MASK  0xf000000
#define TRIO_DEV_INFO__REGISTER_REV_FIELD 24,27

#define TRIO_DEV_INFO__INSTANCE_SHIFT 32
#define TRIO_DEV_INFO__INSTANCE_WIDTH 4
#define TRIO_DEV_INFO__INSTANCE_RMASK 0xf
#define TRIO_DEV_INFO__INSTANCE_MASK  _64bit(0xf00000000)
#define TRIO_DEV_INFO__INSTANCE_FIELD 32,35


/*
 * Device Control.
 * This register provides general device control.
 */
#define TRIO_DEV_CTL 0x0008
#define TRIO_DEV_CTL__LENGTH 0x0001

#define TRIO_DEV_CTL__NDN_ROUTE_ORDER_SHIFT 0
#define TRIO_DEV_CTL__NDN_ROUTE_ORDER_WIDTH 1
#define TRIO_DEV_CTL__NDN_ROUTE_ORDER_RESET_VAL 0
#define TRIO_DEV_CTL__NDN_ROUTE_ORDER_RMASK 0x1
#define TRIO_DEV_CTL__NDN_ROUTE_ORDER_MASK  0x1
#define TRIO_DEV_CTL__NDN_ROUTE_ORDER_FIELD 0,0

#define TRIO_DEV_CTL__CDN_ROUTE_ORDER_SHIFT 1
#define TRIO_DEV_CTL__CDN_ROUTE_ORDER_WIDTH 1
#define TRIO_DEV_CTL__CDN_ROUTE_ORDER_RESET_VAL 1
#define TRIO_DEV_CTL__CDN_ROUTE_ORDER_RMASK 0x1
#define TRIO_DEV_CTL__CDN_ROUTE_ORDER_MASK  0x2
#define TRIO_DEV_CTL__CDN_ROUTE_ORDER_FIELD 1,1

#define TRIO_DEV_CTL__DDN_ROUTE_ORDER_SHIFT 2
#define TRIO_DEV_CTL__DDN_ROUTE_ORDER_WIDTH 1
#define TRIO_DEV_CTL__DDN_ROUTE_ORDER_RESET_VAL 1
#define TRIO_DEV_CTL__DDN_ROUTE_ORDER_RMASK 0x1
#define TRIO_DEV_CTL__DDN_ROUTE_ORDER_MASK  0x4
#define TRIO_DEV_CTL__DDN_ROUTE_ORDER_FIELD 2,2

#define TRIO_DEV_CTL__DMA_RD_CA_ENA_SHIFT 3
#define TRIO_DEV_CTL__DMA_RD_CA_ENA_WIDTH 1
#define TRIO_DEV_CTL__DMA_RD_CA_ENA_RESET_VAL 1
#define TRIO_DEV_CTL__DMA_RD_CA_ENA_RMASK 0x1
#define TRIO_DEV_CTL__DMA_RD_CA_ENA_MASK  0x8
#define TRIO_DEV_CTL__DMA_RD_CA_ENA_FIELD 3,3

#define TRIO_DEV_CTL__L3_PROFILE_OVD_SHIFT 4
#define TRIO_DEV_CTL__L3_PROFILE_OVD_WIDTH 1
#define TRIO_DEV_CTL__L3_PROFILE_OVD_RESET_VAL 0
#define TRIO_DEV_CTL__L3_PROFILE_OVD_RMASK 0x1
#define TRIO_DEV_CTL__L3_PROFILE_OVD_MASK  0x10
#define TRIO_DEV_CTL__L3_PROFILE_OVD_FIELD 4,4

#define TRIO_DEV_CTL__L3_PROFILE_VAL_SHIFT 5
#define TRIO_DEV_CTL__L3_PROFILE_VAL_WIDTH 4
#define TRIO_DEV_CTL__L3_PROFILE_VAL_RESET_VAL 0
#define TRIO_DEV_CTL__L3_PROFILE_VAL_RMASK 0xf
#define TRIO_DEV_CTL__L3_PROFILE_VAL_MASK  0x1e0
#define TRIO_DEV_CTL__L3_PROFILE_VAL_FIELD 5,8

#define TRIO_DEV_CTL__WR_SLVERR_MAP_SHIFT 9
#define TRIO_DEV_CTL__WR_SLVERR_MAP_WIDTH 2
#define TRIO_DEV_CTL__WR_SLVERR_MAP_RESET_VAL 2
#define TRIO_DEV_CTL__WR_SLVERR_MAP_RMASK 0x3
#define TRIO_DEV_CTL__WR_SLVERR_MAP_MASK  0x600
#define TRIO_DEV_CTL__WR_SLVERR_MAP_FIELD 9,10
#define TRIO_DEV_CTL__WR_SLVERR_MAP_VAL_OKAY 0x0
#define TRIO_DEV_CTL__WR_SLVERR_MAP_VAL_DATAERROR 0x2
#define TRIO_DEV_CTL__WR_SLVERR_MAP_VAL_NONDATAERROR 0x3

#define TRIO_DEV_CTL__WR_DECERR_MAP_SHIFT 11
#define TRIO_DEV_CTL__WR_DECERR_MAP_WIDTH 2
#define TRIO_DEV_CTL__WR_DECERR_MAP_RESET_VAL 3
#define TRIO_DEV_CTL__WR_DECERR_MAP_RMASK 0x3
#define TRIO_DEV_CTL__WR_DECERR_MAP_MASK  0x1800
#define TRIO_DEV_CTL__WR_DECERR_MAP_FIELD 11,12
#define TRIO_DEV_CTL__WR_DECERR_MAP_VAL_OKAY 0x0
#define TRIO_DEV_CTL__WR_DECERR_MAP_VAL_DATAERROR 0x2
#define TRIO_DEV_CTL__WR_DECERR_MAP_VAL_NONDATAERROR 0x3

#define TRIO_DEV_CTL__RD_SLVERR_MAP_SHIFT 13
#define TRIO_DEV_CTL__RD_SLVERR_MAP_WIDTH 2
#define TRIO_DEV_CTL__RD_SLVERR_MAP_RESET_VAL 2
#define TRIO_DEV_CTL__RD_SLVERR_MAP_RMASK 0x3
#define TRIO_DEV_CTL__RD_SLVERR_MAP_MASK  0x6000
#define TRIO_DEV_CTL__RD_SLVERR_MAP_FIELD 13,14
#define TRIO_DEV_CTL__RD_SLVERR_MAP_VAL_OKAY 0x0
#define TRIO_DEV_CTL__RD_SLVERR_MAP_VAL_DATAERROR 0x2
#define TRIO_DEV_CTL__RD_SLVERR_MAP_VAL_NONDATAERROR 0x3

#define TRIO_DEV_CTL__RD_DECERR_MAP_SHIFT 15
#define TRIO_DEV_CTL__RD_DECERR_MAP_WIDTH 2
#define TRIO_DEV_CTL__RD_DECERR_MAP_RESET_VAL 3
#define TRIO_DEV_CTL__RD_DECERR_MAP_RMASK 0x3
#define TRIO_DEV_CTL__RD_DECERR_MAP_MASK  0x18000
#define TRIO_DEV_CTL__RD_DECERR_MAP_FIELD 15,16
#define TRIO_DEV_CTL__RD_DECERR_MAP_VAL_OKAY 0x0
#define TRIO_DEV_CTL__RD_DECERR_MAP_VAL_DATAERROR 0x2
#define TRIO_DEV_CTL__RD_DECERR_MAP_VAL_NONDATAERROR 0x3

#define TRIO_DEV_CTL__CDN_REQ_BUF_ENA_SHIFT 17
#define TRIO_DEV_CTL__CDN_REQ_BUF_ENA_WIDTH 1
#define TRIO_DEV_CTL__CDN_REQ_BUF_ENA_RESET_VAL 1
#define TRIO_DEV_CTL__CDN_REQ_BUF_ENA_RMASK 0x1
#define TRIO_DEV_CTL__CDN_REQ_BUF_ENA_MASK  0x20000
#define TRIO_DEV_CTL__CDN_REQ_BUF_ENA_FIELD 17,17

#define TRIO_DEV_CTL__DMA_WRQ_HWM_SHIFT 20
#define TRIO_DEV_CTL__DMA_WRQ_HWM_WIDTH 8
#define TRIO_DEV_CTL__DMA_WRQ_HWM_RESET_VAL 255
#define TRIO_DEV_CTL__DMA_WRQ_HWM_RMASK 0xff
#define TRIO_DEV_CTL__DMA_WRQ_HWM_MASK  0xff00000
#define TRIO_DEV_CTL__DMA_WRQ_HWM_FIELD 20,27

#define TRIO_DEV_CTL__GTHR_DELAY_ADJ_SHIFT 28
#define TRIO_DEV_CTL__GTHR_DELAY_ADJ_WIDTH 4
#define TRIO_DEV_CTL__GTHR_DELAY_ADJ_RESET_VAL 0
#define TRIO_DEV_CTL__GTHR_DELAY_ADJ_RMASK 0xf
#define TRIO_DEV_CTL__GTHR_DELAY_ADJ_MASK  0xf0000000
#define TRIO_DEV_CTL__GTHR_DELAY_ADJ_FIELD 28,31


/* Scratchpad. */
#define TRIO_SCRATCHPAD 0x0020
#define TRIO_SCRATCHPAD__LENGTH 0x0001

#define TRIO_SCRATCHPAD__SCRATCHPAD_SHIFT 0
#define TRIO_SCRATCHPAD__SCRATCHPAD_WIDTH 64
#define TRIO_SCRATCHPAD__SCRATCHPAD_RESET_VAL 0
#define TRIO_SCRATCHPAD__SCRATCHPAD_RMASK _64bit(0xffffffffffffffff)
#define TRIO_SCRATCHPAD__SCRATCHPAD_MASK  _64bit(0xffffffffffffffff)
#define TRIO_SCRATCHPAD__SCRATCHPAD_FIELD 0,63


/*
 * Semaphore0.
 * Semaphore
 */
#define TRIO_SEMAPHORE0 0x0028
#define TRIO_SEMAPHORE0__LENGTH 0x0001

#define TRIO_SEMAPHORE0__VAL_SHIFT 0
#define TRIO_SEMAPHORE0__VAL_WIDTH 1
#define TRIO_SEMAPHORE0__VAL_RESET_VAL 0
#define TRIO_SEMAPHORE0__VAL_RMASK 0x1
#define TRIO_SEMAPHORE0__VAL_MASK  0x1
#define TRIO_SEMAPHORE0__VAL_FIELD 0,0


/*
 * DMA Status.
 * DMA status information for debug. Unused for devices that do not have DMA.
 */
#define TRIO_DMA_STATUS 0x0030
#define TRIO_DMA_STATUS__LENGTH 0x0001

#define TRIO_DMA_STATUS__RDQ_INFL_COUNT_SHIFT 0
#define TRIO_DMA_STATUS__RDQ_INFL_COUNT_WIDTH 9
#define TRIO_DMA_STATUS__RDQ_INFL_COUNT_RESET_VAL 0
#define TRIO_DMA_STATUS__RDQ_INFL_COUNT_RMASK 0x1ff
#define TRIO_DMA_STATUS__RDQ_INFL_COUNT_MASK  0x1ff
#define TRIO_DMA_STATUS__RDQ_INFL_COUNT_FIELD 0,8

#define TRIO_DMA_STATUS__WRQ_INFL_COUNT_SHIFT 9
#define TRIO_DMA_STATUS__WRQ_INFL_COUNT_WIDTH 9
#define TRIO_DMA_STATUS__WRQ_INFL_COUNT_RESET_VAL 0
#define TRIO_DMA_STATUS__WRQ_INFL_COUNT_RMASK 0x1ff
#define TRIO_DMA_STATUS__WRQ_INFL_COUNT_MASK  0x3fe00
#define TRIO_DMA_STATUS__WRQ_INFL_COUNT_FIELD 9,17

#define TRIO_DMA_STATUS__WRQ_DIAG_VEC_SHIFT 25
#define TRIO_DMA_STATUS__WRQ_DIAG_VEC_WIDTH 39
#define TRIO_DMA_STATUS__WRQ_DIAG_VEC_RESET_VAL 0
#define TRIO_DMA_STATUS__WRQ_DIAG_VEC_RMASK _64bit(0x7fffffffff)
#define TRIO_DMA_STATUS__WRQ_DIAG_VEC_MASK  _64bit(0xfffffffffe000000)
#define TRIO_DMA_STATUS__WRQ_DIAG_VEC_FIELD 25,63


/* Clock Count. */
#define TRIO_CLOCK_COUNT 0x0038
#define TRIO_CLOCK_COUNT__LENGTH 0x0001

#define TRIO_CLOCK_COUNT__RUN_SHIFT 0
#define TRIO_CLOCK_COUNT__RUN_WIDTH 1
#define TRIO_CLOCK_COUNT__RUN_RESET_VAL 0
#define TRIO_CLOCK_COUNT__RUN_RMASK 0x1
#define TRIO_CLOCK_COUNT__RUN_MASK  0x1
#define TRIO_CLOCK_COUNT__RUN_FIELD 0,0

#define TRIO_CLOCK_COUNT__COUNT_SHIFT 1
#define TRIO_CLOCK_COUNT__COUNT_WIDTH 15
#define TRIO_CLOCK_COUNT__COUNT_RMASK 0x7fff
#define TRIO_CLOCK_COUNT__COUNT_MASK  0xfffe
#define TRIO_CLOCK_COUNT__COUNT_FIELD 1,15


/*
 * Interrupt Setup.
 * Configuration for device interrupts.
 */
#define TRIO_INT_SETUP 0x0040
#define TRIO_INT_SETUP__LENGTH 0x0001

#define TRIO_INT_SETUP__GBL_ENA_SHIFT 0
#define TRIO_INT_SETUP__GBL_ENA_WIDTH 1
#define TRIO_INT_SETUP__GBL_ENA_RESET_VAL 0
#define TRIO_INT_SETUP__GBL_ENA_RMASK 0x1
#define TRIO_INT_SETUP__GBL_ENA_MASK  0x1
#define TRIO_INT_SETUP__GBL_ENA_FIELD 0,0

#define TRIO_INT_SETUP__BASE_INT_NUM_SHIFT 48
#define TRIO_INT_SETUP__BASE_INT_NUM_WIDTH 16
#define TRIO_INT_SETUP__BASE_INT_NUM_RMASK 0xffff
#define TRIO_INT_SETUP__BASE_INT_NUM_MASK  _64bit(0xffff000000000000)
#define TRIO_INT_SETUP__BASE_INT_NUM_FIELD 48,63


/*
 * Feature Control.
 * Device-specific feature controls.
 */
#define TRIO_FEATURE_CTL 0x0048
#define TRIO_FEATURE_CTL__LENGTH 0x0001

#define TRIO_FEATURE_CTL__FEATURE_CTL_SHIFT 0
#define TRIO_FEATURE_CTL__FEATURE_CTL_WIDTH 64
#define TRIO_FEATURE_CTL__FEATURE_CTL_RESET_VAL 12297829382473034410
#define TRIO_FEATURE_CTL__FEATURE_CTL_RMASK _64bit(0xffffffffffffffff)
#define TRIO_FEATURE_CTL__FEATURE_CTL_MASK  _64bit(0xffffffffffffffff)
#define TRIO_FEATURE_CTL__FEATURE_CTL_FIELD 0,63


/*
 * Credit Control.
 * Provides access to the request-credit counters that control end-to-end
 * flow control between the device and other nodes in the system.
 */
#define TRIO_CRED_CTL 0x0050
#define TRIO_CRED_CTL__LENGTH 0x0001

#define TRIO_CRED_CTL__UPDATE_SHIFT 0
#define TRIO_CRED_CTL__UPDATE_WIDTH 1
#define TRIO_CRED_CTL__UPDATE_RESET_VAL 0
#define TRIO_CRED_CTL__UPDATE_RMASK 0x1
#define TRIO_CRED_CTL__UPDATE_MASK  0x1
#define TRIO_CRED_CTL__UPDATE_FIELD 0,0

#define TRIO_CRED_CTL__NODEID_SEL_SHIFT 1
#define TRIO_CRED_CTL__NODEID_SEL_WIDTH 11
#define TRIO_CRED_CTL__NODEID_SEL_RESET_VAL 0
#define TRIO_CRED_CTL__NODEID_SEL_RMASK 0x7ff
#define TRIO_CRED_CTL__NODEID_SEL_MASK  0xffe
#define TRIO_CRED_CTL__NODEID_SEL_FIELD 1,11

#define TRIO_CRED_CTL__TGT_SEL_SHIFT 12
#define TRIO_CRED_CTL__TGT_SEL_WIDTH 2
#define TRIO_CRED_CTL__TGT_SEL_RESET_VAL 0
#define TRIO_CRED_CTL__TGT_SEL_RMASK 0x3
#define TRIO_CRED_CTL__TGT_SEL_MASK  0x3000
#define TRIO_CRED_CTL__TGT_SEL_FIELD 12,13
#define TRIO_CRED_CTL__TGT_SEL_VAL_TX_REQ 0x0
#define TRIO_CRED_CTL__TGT_SEL_VAL_RETRYQ 0x1
#define TRIO_CRED_CTL__TGT_SEL_VAL_RING 0x2

#define TRIO_CRED_CTL__CLIENT_SEL_SHIFT 14
#define TRIO_CRED_CTL__CLIENT_SEL_WIDTH 2
#define TRIO_CRED_CTL__CLIENT_SEL_RESET_VAL 0
#define TRIO_CRED_CTL__CLIENT_SEL_RMASK 0x3
#define TRIO_CRED_CTL__CLIENT_SEL_MASK  0xc000
#define TRIO_CRED_CTL__CLIENT_SEL_FIELD 14,15

#define TRIO_CRED_CTL__VAL_SHIFT 16
#define TRIO_CRED_CTL__VAL_WIDTH 16
#define TRIO_CRED_CTL__VAL_RESET_VAL 0
#define TRIO_CRED_CTL__VAL_RMASK 0xffff
#define TRIO_CRED_CTL__VAL_MASK  0xffff0000
#define TRIO_CRED_CTL__VAL_FIELD 16,31


/*
 * SAM Control.
 * Provides access to SAM initialization.
 */
#define TRIO_SAM_CTL 0x0058
#define TRIO_SAM_CTL__LENGTH 0x0001

#define TRIO_SAM_CTL__UPDATE_SHIFT 0
#define TRIO_SAM_CTL__UPDATE_WIDTH 1
#define TRIO_SAM_CTL__UPDATE_RESET_VAL 0
#define TRIO_SAM_CTL__UPDATE_RMASK 0x1
#define TRIO_SAM_CTL__UPDATE_MASK  0x1
#define TRIO_SAM_CTL__UPDATE_FIELD 0,0

#define TRIO_SAM_CTL__IDX_SHIFT 1
#define TRIO_SAM_CTL__IDX_WIDTH 12
#define TRIO_SAM_CTL__IDX_RESET_VAL 0
#define TRIO_SAM_CTL__IDX_RMASK 0xfff
#define TRIO_SAM_CTL__IDX_MASK  0x1ffe
#define TRIO_SAM_CTL__IDX_FIELD 1,12
#define TRIO_SAM_CTL__IDX_VAL_HNF_SIZE 0x7f7
#define TRIO_SAM_CTL__IDX_VAL_LDR_SIZE 0x20

#define TRIO_SAM_CTL__TBL_SEL_SHIFT 13
#define TRIO_SAM_CTL__TBL_SEL_WIDTH 3
#define TRIO_SAM_CTL__TBL_SEL_RESET_VAL 0
#define TRIO_SAM_CTL__TBL_SEL_RMASK 0x7
#define TRIO_SAM_CTL__TBL_SEL_MASK  0xe000
#define TRIO_SAM_CTL__TBL_SEL_FIELD 13,15
#define TRIO_SAM_CTL__TBL_SEL_VAL_LDR 0x0
#define TRIO_SAM_CTL__TBL_SEL_VAL_HNF 0x1
#define TRIO_SAM_CTL__TBL_SEL_VAL_PCI_NPF 0x2
#define TRIO_SAM_CTL__TBL_SEL_VAL_PCI_PF 0x3
#define TRIO_SAM_CTL__TBL_SEL_VAL_PCI_CFG 0x4

#define TRIO_SAM_CTL__CLIENT_SEL_SHIFT 16
#define TRIO_SAM_CTL__CLIENT_SEL_WIDTH 1
#define TRIO_SAM_CTL__CLIENT_SEL_RESET_VAL 0
#define TRIO_SAM_CTL__CLIENT_SEL_RMASK 0x1
#define TRIO_SAM_CTL__CLIENT_SEL_MASK  0x10000
#define TRIO_SAM_CTL__CLIENT_SEL_FIELD 16,16

#define TRIO_SAM_CTL__READ_SHIFT 17
#define TRIO_SAM_CTL__READ_WIDTH 1
#define TRIO_SAM_CTL__READ_RESET_VAL 0
#define TRIO_SAM_CTL__READ_RMASK 0x1
#define TRIO_SAM_CTL__READ_MASK  0x20000
#define TRIO_SAM_CTL__READ_FIELD 17,17

#define TRIO_SAM_CTL__VAL_SHIFT 18
#define TRIO_SAM_CTL__VAL_WIDTH 34
#define TRIO_SAM_CTL__VAL_RESET_VAL 0
#define TRIO_SAM_CTL__VAL_RMASK _64bit(0x3ffffffff)
#define TRIO_SAM_CTL__VAL_MASK  _64bit(0xffffffffc0000)
#define TRIO_SAM_CTL__VAL_FIELD 18,51


/*
 * TX Credits - Posted.
 * Controls credits between TRIO and PXTL/H
 */
#define TRIO_TX_CREDIT_P 0x0200
#define TRIO_TX_CREDIT_P__LENGTH 0x0001

#define TRIO_TX_CREDIT_P__VAL_SHIFT 0
#define TRIO_TX_CREDIT_P__VAL_WIDTH 8
#define TRIO_TX_CREDIT_P__VAL_RMASK 0xff
#define TRIO_TX_CREDIT_P__VAL_MASK  0xff
#define TRIO_TX_CREDIT_P__VAL_FIELD 0,7


/*
 * TX Credits - Non-Posted.
 * Controls credits between TRIO and PXTL/H
 */
#define TRIO_TX_CREDIT_NP 0x0208
#define TRIO_TX_CREDIT_NP__LENGTH 0x0001

#define TRIO_TX_CREDIT_NP__VAL_SHIFT 0
#define TRIO_TX_CREDIT_NP__VAL_WIDTH 8
#define TRIO_TX_CREDIT_NP__VAL_RMASK 0xff
#define TRIO_TX_CREDIT_NP__VAL_MASK  0xff
#define TRIO_TX_CREDIT_NP__VAL_FIELD 0,7


/*
 * TX Credits - Completion.
 * Controls credits between TRIO and PXTL/H
 */
#define TRIO_TX_CREDIT_CPL__FIRST_WORD 0x0210
#define TRIO_TX_CREDIT_CPL__LAST_WORD 0x0248
#define TRIO_TX_CREDIT_CPL__LENGTH 0x0040
#define TRIO_TX_CREDIT_CPL__STRIDE 0x0008

#define TRIO_TX_CREDIT_CPL__VAL_SHIFT 0
#define TRIO_TX_CREDIT_CPL__VAL_WIDTH 8
#define TRIO_TX_CREDIT_CPL__VAL_RMASK 0xff
#define TRIO_TX_CREDIT_CPL__VAL_MASK  0xff
#define TRIO_TX_CREDIT_CPL__VAL_FIELD 0,7


/*
 * TX Credits - Completion.
 * Controls credits between TRIO and PXTL/H
 */
#define TRIO_TX_CREDIT_CPL_1__FIRST_WORD 0x0218
#define TRIO_TX_CREDIT_CPL_1__LAST_WORD 0x0250
#define TRIO_TX_CREDIT_CPL_1__LENGTH 0x0040
#define TRIO_TX_CREDIT_CPL_1__STRIDE 0x0008

#define TRIO_TX_CREDIT_CPL_1__VAL_SHIFT 0
#define TRIO_TX_CREDIT_CPL_1__VAL_WIDTH 8
#define TRIO_TX_CREDIT_CPL_1__VAL_RMASK 0xff
#define TRIO_TX_CREDIT_CPL_1__VAL_MASK  0xff
#define TRIO_TX_CREDIT_CPL_1__VAL_FIELD 0,7


/*
 * TX Credits - Completion.
 * Controls credits between TRIO and PXTL/H
 */
#define TRIO_TX_CREDIT_CPL_2__FIRST_WORD 0x0220
#define TRIO_TX_CREDIT_CPL_2__LAST_WORD 0x0258
#define TRIO_TX_CREDIT_CPL_2__LENGTH 0x0040
#define TRIO_TX_CREDIT_CPL_2__STRIDE 0x0008

#define TRIO_TX_CREDIT_CPL_2__VAL_SHIFT 0
#define TRIO_TX_CREDIT_CPL_2__VAL_WIDTH 8
#define TRIO_TX_CREDIT_CPL_2__VAL_RMASK 0xff
#define TRIO_TX_CREDIT_CPL_2__VAL_MASK  0xff
#define TRIO_TX_CREDIT_CPL_2__VAL_FIELD 0,7


/*
 * TX Credits - Completion.
 * Controls credits between TRIO and PXTL/H
 */
#define TRIO_TX_CREDIT_CPL_3__FIRST_WORD 0x0228
#define TRIO_TX_CREDIT_CPL_3__LAST_WORD 0x0260
#define TRIO_TX_CREDIT_CPL_3__LENGTH 0x0040
#define TRIO_TX_CREDIT_CPL_3__STRIDE 0x0008

#define TRIO_TX_CREDIT_CPL_3__VAL_SHIFT 0
#define TRIO_TX_CREDIT_CPL_3__VAL_WIDTH 8
#define TRIO_TX_CREDIT_CPL_3__VAL_RMASK 0xff
#define TRIO_TX_CREDIT_CPL_3__VAL_MASK  0xff
#define TRIO_TX_CREDIT_CPL_3__VAL_FIELD 0,7


/*
 * TX Credits - Completion.
 * Controls credits between TRIO and PXTL/H
 */
#define TRIO_TX_CREDIT_CPL_4__FIRST_WORD 0x0230
#define TRIO_TX_CREDIT_CPL_4__LAST_WORD 0x0268
#define TRIO_TX_CREDIT_CPL_4__LENGTH 0x0040
#define TRIO_TX_CREDIT_CPL_4__STRIDE 0x0008

#define TRIO_TX_CREDIT_CPL_4__VAL_SHIFT 0
#define TRIO_TX_CREDIT_CPL_4__VAL_WIDTH 8
#define TRIO_TX_CREDIT_CPL_4__VAL_RMASK 0xff
#define TRIO_TX_CREDIT_CPL_4__VAL_MASK  0xff
#define TRIO_TX_CREDIT_CPL_4__VAL_FIELD 0,7


/*
 * TX Credits - Completion.
 * Controls credits between TRIO and PXTL/H
 */
#define TRIO_TX_CREDIT_CPL_5__FIRST_WORD 0x0238
#define TRIO_TX_CREDIT_CPL_5__LAST_WORD 0x0270
#define TRIO_TX_CREDIT_CPL_5__LENGTH 0x0040
#define TRIO_TX_CREDIT_CPL_5__STRIDE 0x0008

#define TRIO_TX_CREDIT_CPL_5__VAL_SHIFT 0
#define TRIO_TX_CREDIT_CPL_5__VAL_WIDTH 8
#define TRIO_TX_CREDIT_CPL_5__VAL_RMASK 0xff
#define TRIO_TX_CREDIT_CPL_5__VAL_MASK  0xff
#define TRIO_TX_CREDIT_CPL_5__VAL_FIELD 0,7


/*
 * TX Credits - Completion.
 * Controls credits between TRIO and PXTL/H
 */
#define TRIO_TX_CREDIT_CPL_6__FIRST_WORD 0x0240
#define TRIO_TX_CREDIT_CPL_6__LAST_WORD 0x0278
#define TRIO_TX_CREDIT_CPL_6__LENGTH 0x0040
#define TRIO_TX_CREDIT_CPL_6__STRIDE 0x0008

#define TRIO_TX_CREDIT_CPL_6__VAL_SHIFT 0
#define TRIO_TX_CREDIT_CPL_6__VAL_WIDTH 8
#define TRIO_TX_CREDIT_CPL_6__VAL_RMASK 0xff
#define TRIO_TX_CREDIT_CPL_6__VAL_MASK  0xff
#define TRIO_TX_CREDIT_CPL_6__VAL_FIELD 0,7


/*
 * TX Credits - Completion.
 * Controls credits between TRIO and PXTL/H
 */
#define TRIO_TX_CREDIT_CPL_7__FIRST_WORD 0x0248
#define TRIO_TX_CREDIT_CPL_7__LAST_WORD 0x0280
#define TRIO_TX_CREDIT_CPL_7__LENGTH 0x0040
#define TRIO_TX_CREDIT_CPL_7__STRIDE 0x0008

#define TRIO_TX_CREDIT_CPL_7__VAL_SHIFT 0
#define TRIO_TX_CREDIT_CPL_7__VAL_WIDTH 8
#define TRIO_TX_CREDIT_CPL_7__VAL_RMASK 0xff
#define TRIO_TX_CREDIT_CPL_7__VAL_MASK  0xff
#define TRIO_TX_CREDIT_CPL_7__VAL_FIELD 0,7


/*
 * Message TX Data.
 * Software-defined packet to send. Must be a posted packet type.
 */
#define TRIO_MSG_TX_PKT 0x0308
#define TRIO_MSG_TX_PKT__LENGTH 0x0001

#define TRIO_MSG_TX_PKT__DATA_SHIFT 0
#define TRIO_MSG_TX_PKT__DATA_WIDTH 64
#define TRIO_MSG_TX_PKT__DATA_RESET_VAL 0
#define TRIO_MSG_TX_PKT__DATA_RMASK _64bit(0xffffffffffffffff)
#define TRIO_MSG_TX_PKT__DATA_MASK  _64bit(0xffffffffffffffff)
#define TRIO_MSG_TX_PKT__DATA_FIELD 0,63


/*
 * Message TX Pointer.
 * Pointer into RAM holding Tx Msg header and data.
 */
#define TRIO_MSG_TX_PTR 0x0328
#define TRIO_MSG_TX_PTR__LENGTH 0x0001

#define TRIO_MSG_TX_PTR__RAM_PTR_SHIFT 0
#define TRIO_MSG_TX_PTR__RAM_PTR_WIDTH 5
#define TRIO_MSG_TX_PTR__RAM_PTR_RESET_VAL 0
#define TRIO_MSG_TX_PTR__RAM_PTR_RMASK 0x1f
#define TRIO_MSG_TX_PTR__RAM_PTR_MASK  0x1f
#define TRIO_MSG_TX_PTR__RAM_PTR_FIELD 0,4

#define TRIO_MSG_TX_PTR__RD_RAM_SHIFT 5
#define TRIO_MSG_TX_PTR__RD_RAM_WIDTH 1
#define TRIO_MSG_TX_PTR__RD_RAM_RESET_VAL 0
#define TRIO_MSG_TX_PTR__RD_RAM_RMASK 0x1
#define TRIO_MSG_TX_PTR__RD_RAM_MASK  0x20
#define TRIO_MSG_TX_PTR__RD_RAM_FIELD 5,5


/*
 * Message TX Control.
 * Controls transmission of TX message.
 */
#define TRIO_MSG_TX_CTL 0x0318
#define TRIO_MSG_TX_CTL__LENGTH 0x0001

#define TRIO_MSG_TX_CTL__SEND_SHIFT 0
#define TRIO_MSG_TX_CTL__SEND_WIDTH 1
#define TRIO_MSG_TX_CTL__SEND_RESET_VAL 0
#define TRIO_MSG_TX_CTL__SEND_RMASK 0x1
#define TRIO_MSG_TX_CTL__SEND_MASK  0x1
#define TRIO_MSG_TX_CTL__SEND_FIELD 0,0

#define TRIO_MSG_TX_CTL__LINK_SEL_SHIFT 1
#define TRIO_MSG_TX_CTL__LINK_SEL_WIDTH 3
#define TRIO_MSG_TX_CTL__LINK_SEL_RESET_VAL 0
#define TRIO_MSG_TX_CTL__LINK_SEL_RMASK 0x7
#define TRIO_MSG_TX_CTL__LINK_SEL_MASK  0xe
#define TRIO_MSG_TX_CTL__LINK_SEL_FIELD 1,3


/*
 * Level Interrupt Set.
 * INTx messages normally control the 4 LEVEL_INT interrupts from TRIO.
 * However, software can use this register to manually override.
 */
#define TRIO_LEVEL_INT_SET 0x0400
#define TRIO_LEVEL_INT_SET__LENGTH 0x0001

#define TRIO_LEVEL_INT_SET__VAL_SHIFT 0
#define TRIO_LEVEL_INT_SET__VAL_WIDTH 4
#define TRIO_LEVEL_INT_SET__VAL_RESET_VAL 0
#define TRIO_LEVEL_INT_SET__VAL_RMASK 0xf
#define TRIO_LEVEL_INT_SET__VAL_MASK  0xf
#define TRIO_LEVEL_INT_SET__VAL_FIELD 0,3


/*
 * Level Interrupt Clear.
 * INTx messages normally control the 4 LEVEL_INT interrupts from TRIO.
 * However, software can use this register to manually override.
 */
#define TRIO_LEVEL_INT_CLR 0x0408
#define TRIO_LEVEL_INT_CLR__LENGTH 0x0001

#define TRIO_LEVEL_INT_CLR__VAL_SHIFT 0
#define TRIO_LEVEL_INT_CLR__VAL_WIDTH 4
#define TRIO_LEVEL_INT_CLR__VAL_RESET_VAL 0
#define TRIO_LEVEL_INT_CLR__VAL_RMASK 0xf
#define TRIO_LEVEL_INT_CLR__VAL_MASK  0xf
#define TRIO_LEVEL_INT_CLR__VAL_FIELD 0,3


/*
 * Error Status.
 * Indicators for various fatal and non-fatal TRIO error conditions
 */
#define TRIO_ERROR_STATUS 0x0600
#define TRIO_ERROR_STATUS__LENGTH 0x0001

#define TRIO_ERROR_STATUS__MMIO_ILL_OPC_SHIFT 0
#define TRIO_ERROR_STATUS__MMIO_ILL_OPC_WIDTH 1
#define TRIO_ERROR_STATUS__MMIO_ILL_OPC_RESET_VAL 0
#define TRIO_ERROR_STATUS__MMIO_ILL_OPC_RMASK 0x1
#define TRIO_ERROR_STATUS__MMIO_ILL_OPC_MASK  0x1
#define TRIO_ERROR_STATUS__MMIO_ILL_OPC_FIELD 0,0


/*
 * MMIO Error Information.
 * Provides diagnostics information when an MMIO error occurs.  Captured
 * whenever the MMIO_ERR interrupt condition which is typically due to a size
 * error.  This does not update on a CFG_PROT interrupt.
 */
#define TRIO_MMIO_ERROR_INFO 0x0608
#define TRIO_MMIO_ERROR_INFO__LENGTH 0x0001

#define TRIO_MMIO_ERROR_INFO__SRC_SHIFT 0
#define TRIO_MMIO_ERROR_INFO__SRC_WIDTH 8
#define TRIO_MMIO_ERROR_INFO__SRC_RESET_VAL 0
#define TRIO_MMIO_ERROR_INFO__SRC_RMASK 0xff
#define TRIO_MMIO_ERROR_INFO__SRC_MASK  0xff
#define TRIO_MMIO_ERROR_INFO__SRC_FIELD 0,7

#define TRIO_MMIO_ERROR_INFO__SIZE_SHIFT 8
#define TRIO_MMIO_ERROR_INFO__SIZE_WIDTH 4
#define TRIO_MMIO_ERROR_INFO__SIZE_RESET_VAL 0
#define TRIO_MMIO_ERROR_INFO__SIZE_RMASK 0xf
#define TRIO_MMIO_ERROR_INFO__SIZE_MASK  0xf00
#define TRIO_MMIO_ERROR_INFO__SIZE_FIELD 8,11

#define TRIO_MMIO_ERROR_INFO__PA_SHIFT 12
#define TRIO_MMIO_ERROR_INFO__PA_WIDTH 40
#define TRIO_MMIO_ERROR_INFO__PA_RESET_VAL 0
#define TRIO_MMIO_ERROR_INFO__PA_RMASK _64bit(0xffffffffff)
#define TRIO_MMIO_ERROR_INFO__PA_MASK  _64bit(0xffffffffff000)
#define TRIO_MMIO_ERROR_INFO__PA_FIELD 12,51

#define TRIO_MMIO_ERROR_INFO__OPC_SHIFT 52
#define TRIO_MMIO_ERROR_INFO__OPC_WIDTH 5
#define TRIO_MMIO_ERROR_INFO__OPC_RESET_VAL 0
#define TRIO_MMIO_ERROR_INFO__OPC_RMASK 0x1f
#define TRIO_MMIO_ERROR_INFO__OPC_MASK  _64bit(0x1f0000000000000)
#define TRIO_MMIO_ERROR_INFO__OPC_FIELD 52,56


/*
 * MMIO Error Information.
 * Provides diagnostics information when an MMIO error occurs.  Captured
 * whenever the MMIO_ERR interrupt condition which is typically due to a size
 * error.  This does not update on a CFG_PROT interrupt.
 */
#define TRIO_MMIO_ERROR_INFO_HX 0x0608
#define TRIO_MMIO_ERROR_INFO_HX__LENGTH 0x0001

#define TRIO_MMIO_ERROR_INFO_HX__SRC_SHIFT 0
#define TRIO_MMIO_ERROR_INFO_HX__SRC_WIDTH 8
#define TRIO_MMIO_ERROR_INFO_HX__SRC_RESET_VAL 0
#define TRIO_MMIO_ERROR_INFO_HX__SRC_RMASK 0xff
#define TRIO_MMIO_ERROR_INFO_HX__SRC_MASK  0xff
#define TRIO_MMIO_ERROR_INFO_HX__SRC_FIELD 0,7

#define TRIO_MMIO_ERROR_INFO_HX__SIZE_SHIFT 8
#define TRIO_MMIO_ERROR_INFO_HX__SIZE_WIDTH 4
#define TRIO_MMIO_ERROR_INFO_HX__SIZE_RESET_VAL 0
#define TRIO_MMIO_ERROR_INFO_HX__SIZE_RMASK 0xf
#define TRIO_MMIO_ERROR_INFO_HX__SIZE_MASK  0xf00
#define TRIO_MMIO_ERROR_INFO_HX__SIZE_FIELD 8,11

#define TRIO_MMIO_ERROR_INFO_HX__PA_SHIFT 12
#define TRIO_MMIO_ERROR_INFO_HX__PA_WIDTH 40
#define TRIO_MMIO_ERROR_INFO_HX__PA_RESET_VAL 0
#define TRIO_MMIO_ERROR_INFO_HX__PA_RMASK _64bit(0xffffffffff)
#define TRIO_MMIO_ERROR_INFO_HX__PA_MASK  _64bit(0xffffffffff000)
#define TRIO_MMIO_ERROR_INFO_HX__PA_FIELD 12,51

#define TRIO_MMIO_ERROR_INFO_HX__OPC_SHIFT 52
#define TRIO_MMIO_ERROR_INFO_HX__OPC_WIDTH 5
#define TRIO_MMIO_ERROR_INFO_HX__OPC_RESET_VAL 0
#define TRIO_MMIO_ERROR_INFO_HX__OPC_RMASK 0x1f
#define TRIO_MMIO_ERROR_INFO_HX__OPC_MASK  _64bit(0x1f0000000000000)
#define TRIO_MMIO_ERROR_INFO_HX__OPC_FIELD 52,56


/*
 * Panic Mode Control.
 * Controls for panic mode which is used for ingress transactions that do not
 * match any of the MAP regions.
 */
#define TRIO_PANIC_MODE_CTL 0x0610
#define TRIO_PANIC_MODE_CTL__LENGTH 0x0001

#define TRIO_PANIC_MODE_CTL__PANIC_VA_SHIFT 0
#define TRIO_PANIC_MODE_CTL__PANIC_VA_WIDTH 43
#define TRIO_PANIC_MODE_CTL__PANIC_VA_RESET_VAL 0
#define TRIO_PANIC_MODE_CTL__PANIC_VA_RMASK _64bit(0x7ffffffffff)
#define TRIO_PANIC_MODE_CTL__PANIC_VA_MASK  _64bit(0x7ffffffffff)
#define TRIO_PANIC_MODE_CTL__PANIC_VA_FIELD 0,42

#define TRIO_PANIC_MODE_CTL__STREAM_ID_SHIFT 48
#define TRIO_PANIC_MODE_CTL__STREAM_ID_WIDTH 16
#define TRIO_PANIC_MODE_CTL__STREAM_ID_RESET_VAL 0
#define TRIO_PANIC_MODE_CTL__STREAM_ID_RMASK 0xffff
#define TRIO_PANIC_MODE_CTL__STREAM_ID_MASK  _64bit(0xffff000000000000)
#define TRIO_PANIC_MODE_CTL__STREAM_ID_FIELD 48,63


/*
 * Tile PIO Region - CFG Address Format.
 * This register describes the address format for PIO accesses when address
 * falls into a configuration region.
 */
#define TRIO_TILE_PIO_CFG_ADDR_FMT 0x1000
#define TRIO_TILE_PIO_CFG_ADDR_FMT__LENGTH 0x0001

#define TRIO_TILE_PIO_CFG_ADDR_FMT__REG_ADDR_SHIFT 0
#define TRIO_TILE_PIO_CFG_ADDR_FMT__REG_ADDR_WIDTH 12
#define TRIO_TILE_PIO_CFG_ADDR_FMT__REG_ADDR_RESET_VAL 0
#define TRIO_TILE_PIO_CFG_ADDR_FMT__REG_ADDR_RMASK 0xfff
#define TRIO_TILE_PIO_CFG_ADDR_FMT__REG_ADDR_MASK  0xfff
#define TRIO_TILE_PIO_CFG_ADDR_FMT__REG_ADDR_FIELD 0,11

#define TRIO_TILE_PIO_CFG_ADDR_FMT__FN_SHIFT 12
#define TRIO_TILE_PIO_CFG_ADDR_FMT__FN_WIDTH 3
#define TRIO_TILE_PIO_CFG_ADDR_FMT__FN_RESET_VAL 0
#define TRIO_TILE_PIO_CFG_ADDR_FMT__FN_RMASK 0x7
#define TRIO_TILE_PIO_CFG_ADDR_FMT__FN_MASK  0x7000
#define TRIO_TILE_PIO_CFG_ADDR_FMT__FN_FIELD 12,14

#define TRIO_TILE_PIO_CFG_ADDR_FMT__DEV_SHIFT 15
#define TRIO_TILE_PIO_CFG_ADDR_FMT__DEV_WIDTH 5
#define TRIO_TILE_PIO_CFG_ADDR_FMT__DEV_RESET_VAL 0
#define TRIO_TILE_PIO_CFG_ADDR_FMT__DEV_RMASK 0x1f
#define TRIO_TILE_PIO_CFG_ADDR_FMT__DEV_MASK  0xf8000
#define TRIO_TILE_PIO_CFG_ADDR_FMT__DEV_FIELD 15,19

#define TRIO_TILE_PIO_CFG_ADDR_FMT__BUS_SHIFT 20
#define TRIO_TILE_PIO_CFG_ADDR_FMT__BUS_WIDTH 8
#define TRIO_TILE_PIO_CFG_ADDR_FMT__BUS_RESET_VAL 0
#define TRIO_TILE_PIO_CFG_ADDR_FMT__BUS_RMASK 0xff
#define TRIO_TILE_PIO_CFG_ADDR_FMT__BUS_MASK  0xff00000
#define TRIO_TILE_PIO_CFG_ADDR_FMT__BUS_FIELD 20,27


/*
 * Tile PIO Prefetchable Base/Limit.
 */
#define TRIO_TILE_PIO_PF__FIRST_WORD 0x1000
#define TRIO_TILE_PIO_PF__LAST_WORD 0x10a8
#define TRIO_TILE_PIO_PF__LENGTH 0x00c0
#define TRIO_TILE_PIO_PF__STRIDE 0x0018

#define TRIO_TILE_PIO_PF__BASE_ADDR_SHIFT 0
#define TRIO_TILE_PIO_PF__BASE_ADDR_WIDTH 17
#define TRIO_TILE_PIO_PF__BASE_ADDR_RESET_VAL 131071
#define TRIO_TILE_PIO_PF__BASE_ADDR_RMASK 0x1ffff
#define TRIO_TILE_PIO_PF__BASE_ADDR_MASK  0x1ffff
#define TRIO_TILE_PIO_PF__BASE_ADDR_FIELD 0,16

#define TRIO_TILE_PIO_PF__LIM_ADDR_SHIFT 32
#define TRIO_TILE_PIO_PF__LIM_ADDR_WIDTH 17
#define TRIO_TILE_PIO_PF__LIM_ADDR_RESET_VAL 0
#define TRIO_TILE_PIO_PF__LIM_ADDR_RMASK 0x1ffff
#define TRIO_TILE_PIO_PF__LIM_ADDR_MASK  _64bit(0x1ffff00000000)
#define TRIO_TILE_PIO_PF__LIM_ADDR_FIELD 32,48


/*
 * Tile PIO Prefetchable Base/Limit.
 */
#define TRIO_TILE_PIO_PF_1__FIRST_WORD 0x1018
#define TRIO_TILE_PIO_PF_1__LAST_WORD 0x10c0
#define TRIO_TILE_PIO_PF_1__LENGTH 0x00c0
#define TRIO_TILE_PIO_PF_1__STRIDE 0x0018

#define TRIO_TILE_PIO_PF_1__BASE_ADDR_SHIFT 0
#define TRIO_TILE_PIO_PF_1__BASE_ADDR_WIDTH 17
#define TRIO_TILE_PIO_PF_1__BASE_ADDR_RESET_VAL 131071
#define TRIO_TILE_PIO_PF_1__BASE_ADDR_RMASK 0x1ffff
#define TRIO_TILE_PIO_PF_1__BASE_ADDR_MASK  0x1ffff
#define TRIO_TILE_PIO_PF_1__BASE_ADDR_FIELD 0,16

#define TRIO_TILE_PIO_PF_1__LIM_ADDR_SHIFT 32
#define TRIO_TILE_PIO_PF_1__LIM_ADDR_WIDTH 17
#define TRIO_TILE_PIO_PF_1__LIM_ADDR_RESET_VAL 0
#define TRIO_TILE_PIO_PF_1__LIM_ADDR_RMASK 0x1ffff
#define TRIO_TILE_PIO_PF_1__LIM_ADDR_MASK  _64bit(0x1ffff00000000)
#define TRIO_TILE_PIO_PF_1__LIM_ADDR_FIELD 32,48


/*
 * Tile PIO Prefetchable Base/Limit.
 */
#define TRIO_TILE_PIO_PF_2__FIRST_WORD 0x1030
#define TRIO_TILE_PIO_PF_2__LAST_WORD 0x10d8
#define TRIO_TILE_PIO_PF_2__LENGTH 0x00c0
#define TRIO_TILE_PIO_PF_2__STRIDE 0x0018

#define TRIO_TILE_PIO_PF_2__BASE_ADDR_SHIFT 0
#define TRIO_TILE_PIO_PF_2__BASE_ADDR_WIDTH 17
#define TRIO_TILE_PIO_PF_2__BASE_ADDR_RESET_VAL 131071
#define TRIO_TILE_PIO_PF_2__BASE_ADDR_RMASK 0x1ffff
#define TRIO_TILE_PIO_PF_2__BASE_ADDR_MASK  0x1ffff
#define TRIO_TILE_PIO_PF_2__BASE_ADDR_FIELD 0,16

#define TRIO_TILE_PIO_PF_2__LIM_ADDR_SHIFT 32
#define TRIO_TILE_PIO_PF_2__LIM_ADDR_WIDTH 17
#define TRIO_TILE_PIO_PF_2__LIM_ADDR_RESET_VAL 0
#define TRIO_TILE_PIO_PF_2__LIM_ADDR_RMASK 0x1ffff
#define TRIO_TILE_PIO_PF_2__LIM_ADDR_MASK  _64bit(0x1ffff00000000)
#define TRIO_TILE_PIO_PF_2__LIM_ADDR_FIELD 32,48


/*
 * Tile PIO Prefetchable Base/Limit.
 */
#define TRIO_TILE_PIO_PF_3__FIRST_WORD 0x1048
#define TRIO_TILE_PIO_PF_3__LAST_WORD 0x10f0
#define TRIO_TILE_PIO_PF_3__LENGTH 0x00c0
#define TRIO_TILE_PIO_PF_3__STRIDE 0x0018

#define TRIO_TILE_PIO_PF_3__BASE_ADDR_SHIFT 0
#define TRIO_TILE_PIO_PF_3__BASE_ADDR_WIDTH 17
#define TRIO_TILE_PIO_PF_3__BASE_ADDR_RESET_VAL 131071
#define TRIO_TILE_PIO_PF_3__BASE_ADDR_RMASK 0x1ffff
#define TRIO_TILE_PIO_PF_3__BASE_ADDR_MASK  0x1ffff
#define TRIO_TILE_PIO_PF_3__BASE_ADDR_FIELD 0,16

#define TRIO_TILE_PIO_PF_3__LIM_ADDR_SHIFT 32
#define TRIO_TILE_PIO_PF_3__LIM_ADDR_WIDTH 17
#define TRIO_TILE_PIO_PF_3__LIM_ADDR_RESET_VAL 0
#define TRIO_TILE_PIO_PF_3__LIM_ADDR_RMASK 0x1ffff
#define TRIO_TILE_PIO_PF_3__LIM_ADDR_MASK  _64bit(0x1ffff00000000)
#define TRIO_TILE_PIO_PF_3__LIM_ADDR_FIELD 32,48


/*
 * Tile PIO Prefetchable Base/Limit.
 */
#define TRIO_TILE_PIO_PF_4__FIRST_WORD 0x1060
#define TRIO_TILE_PIO_PF_4__LAST_WORD 0x1108
#define TRIO_TILE_PIO_PF_4__LENGTH 0x00c0
#define TRIO_TILE_PIO_PF_4__STRIDE 0x0018

#define TRIO_TILE_PIO_PF_4__BASE_ADDR_SHIFT 0
#define TRIO_TILE_PIO_PF_4__BASE_ADDR_WIDTH 17
#define TRIO_TILE_PIO_PF_4__BASE_ADDR_RESET_VAL 131071
#define TRIO_TILE_PIO_PF_4__BASE_ADDR_RMASK 0x1ffff
#define TRIO_TILE_PIO_PF_4__BASE_ADDR_MASK  0x1ffff
#define TRIO_TILE_PIO_PF_4__BASE_ADDR_FIELD 0,16

#define TRIO_TILE_PIO_PF_4__LIM_ADDR_SHIFT 32
#define TRIO_TILE_PIO_PF_4__LIM_ADDR_WIDTH 17
#define TRIO_TILE_PIO_PF_4__LIM_ADDR_RESET_VAL 0
#define TRIO_TILE_PIO_PF_4__LIM_ADDR_RMASK 0x1ffff
#define TRIO_TILE_PIO_PF_4__LIM_ADDR_MASK  _64bit(0x1ffff00000000)
#define TRIO_TILE_PIO_PF_4__LIM_ADDR_FIELD 32,48


/*
 * Tile PIO Prefetchable Base/Limit.
 */
#define TRIO_TILE_PIO_PF_5__FIRST_WORD 0x1078
#define TRIO_TILE_PIO_PF_5__LAST_WORD 0x1120
#define TRIO_TILE_PIO_PF_5__LENGTH 0x00c0
#define TRIO_TILE_PIO_PF_5__STRIDE 0x0018

#define TRIO_TILE_PIO_PF_5__BASE_ADDR_SHIFT 0
#define TRIO_TILE_PIO_PF_5__BASE_ADDR_WIDTH 17
#define TRIO_TILE_PIO_PF_5__BASE_ADDR_RESET_VAL 131071
#define TRIO_TILE_PIO_PF_5__BASE_ADDR_RMASK 0x1ffff
#define TRIO_TILE_PIO_PF_5__BASE_ADDR_MASK  0x1ffff
#define TRIO_TILE_PIO_PF_5__BASE_ADDR_FIELD 0,16

#define TRIO_TILE_PIO_PF_5__LIM_ADDR_SHIFT 32
#define TRIO_TILE_PIO_PF_5__LIM_ADDR_WIDTH 17
#define TRIO_TILE_PIO_PF_5__LIM_ADDR_RESET_VAL 0
#define TRIO_TILE_PIO_PF_5__LIM_ADDR_RMASK 0x1ffff
#define TRIO_TILE_PIO_PF_5__LIM_ADDR_MASK  _64bit(0x1ffff00000000)
#define TRIO_TILE_PIO_PF_5__LIM_ADDR_FIELD 32,48


/*
 * Tile PIO Prefetchable Base/Limit.
 */
#define TRIO_TILE_PIO_PF_6__FIRST_WORD 0x1090
#define TRIO_TILE_PIO_PF_6__LAST_WORD 0x1138
#define TRIO_TILE_PIO_PF_6__LENGTH 0x00c0
#define TRIO_TILE_PIO_PF_6__STRIDE 0x0018

#define TRIO_TILE_PIO_PF_6__BASE_ADDR_SHIFT 0
#define TRIO_TILE_PIO_PF_6__BASE_ADDR_WIDTH 17
#define TRIO_TILE_PIO_PF_6__BASE_ADDR_RESET_VAL 131071
#define TRIO_TILE_PIO_PF_6__BASE_ADDR_RMASK 0x1ffff
#define TRIO_TILE_PIO_PF_6__BASE_ADDR_MASK  0x1ffff
#define TRIO_TILE_PIO_PF_6__BASE_ADDR_FIELD 0,16

#define TRIO_TILE_PIO_PF_6__LIM_ADDR_SHIFT 32
#define TRIO_TILE_PIO_PF_6__LIM_ADDR_WIDTH 17
#define TRIO_TILE_PIO_PF_6__LIM_ADDR_RESET_VAL 0
#define TRIO_TILE_PIO_PF_6__LIM_ADDR_RMASK 0x1ffff
#define TRIO_TILE_PIO_PF_6__LIM_ADDR_MASK  _64bit(0x1ffff00000000)
#define TRIO_TILE_PIO_PF_6__LIM_ADDR_FIELD 32,48


/*
 * Tile PIO Prefetchable Base/Limit.
 */
#define TRIO_TILE_PIO_PF_7__FIRST_WORD 0x10a8
#define TRIO_TILE_PIO_PF_7__LAST_WORD 0x1150
#define TRIO_TILE_PIO_PF_7__LENGTH 0x00c0
#define TRIO_TILE_PIO_PF_7__STRIDE 0x0018

#define TRIO_TILE_PIO_PF_7__BASE_ADDR_SHIFT 0
#define TRIO_TILE_PIO_PF_7__BASE_ADDR_WIDTH 17
#define TRIO_TILE_PIO_PF_7__BASE_ADDR_RESET_VAL 131071
#define TRIO_TILE_PIO_PF_7__BASE_ADDR_RMASK 0x1ffff
#define TRIO_TILE_PIO_PF_7__BASE_ADDR_MASK  0x1ffff
#define TRIO_TILE_PIO_PF_7__BASE_ADDR_FIELD 0,16

#define TRIO_TILE_PIO_PF_7__LIM_ADDR_SHIFT 32
#define TRIO_TILE_PIO_PF_7__LIM_ADDR_WIDTH 17
#define TRIO_TILE_PIO_PF_7__LIM_ADDR_RESET_VAL 0
#define TRIO_TILE_PIO_PF_7__LIM_ADDR_RMASK 0x1ffff
#define TRIO_TILE_PIO_PF_7__LIM_ADDR_MASK  _64bit(0x1ffff00000000)
#define TRIO_TILE_PIO_PF_7__LIM_ADDR_FIELD 32,48


/*
 * Tile PIO Non-Prefetchable Base/Limit.
 */
#define TRIO_TILE_PIO_NON_PF__FIRST_WORD 0x1008
#define TRIO_TILE_PIO_NON_PF__LAST_WORD 0x10b0
#define TRIO_TILE_PIO_NON_PF__LENGTH 0x00c0
#define TRIO_TILE_PIO_NON_PF__STRIDE 0x0018

#define TRIO_TILE_PIO_NON_PF__BASE_ADDR_SHIFT 0
#define TRIO_TILE_PIO_NON_PF__BASE_ADDR_WIDTH 12
#define TRIO_TILE_PIO_NON_PF__BASE_ADDR_RESET_VAL 4095
#define TRIO_TILE_PIO_NON_PF__BASE_ADDR_RMASK 0xfff
#define TRIO_TILE_PIO_NON_PF__BASE_ADDR_MASK  0xfff
#define TRIO_TILE_PIO_NON_PF__BASE_ADDR_FIELD 0,11

#define TRIO_TILE_PIO_NON_PF__LIM_ADDR_SHIFT 12
#define TRIO_TILE_PIO_NON_PF__LIM_ADDR_WIDTH 12
#define TRIO_TILE_PIO_NON_PF__LIM_ADDR_RESET_VAL 0
#define TRIO_TILE_PIO_NON_PF__LIM_ADDR_RMASK 0xfff
#define TRIO_TILE_PIO_NON_PF__LIM_ADDR_MASK  0xfff000
#define TRIO_TILE_PIO_NON_PF__LIM_ADDR_FIELD 12,23

#define TRIO_TILE_PIO_NON_PF__BUS_ADDR_OFFSET_SHIFT 32
#define TRIO_TILE_PIO_NON_PF__BUS_ADDR_OFFSET_WIDTH 32
#define TRIO_TILE_PIO_NON_PF__BUS_ADDR_OFFSET_RESET_VAL 0
#define TRIO_TILE_PIO_NON_PF__BUS_ADDR_OFFSET_RMASK 0xffffffff
#define TRIO_TILE_PIO_NON_PF__BUS_ADDR_OFFSET_MASK  _64bit(0xffffffff00000000)
#define TRIO_TILE_PIO_NON_PF__BUS_ADDR_OFFSET_FIELD 32,63


/*
 * Tile PIO Non-Prefetchable Base/Limit.
 */
#define TRIO_TILE_PIO_NON_PF_1__FIRST_WORD 0x1020
#define TRIO_TILE_PIO_NON_PF_1__LAST_WORD 0x10c8
#define TRIO_TILE_PIO_NON_PF_1__LENGTH 0x00c0
#define TRIO_TILE_PIO_NON_PF_1__STRIDE 0x0018

#define TRIO_TILE_PIO_NON_PF_1__BASE_ADDR_SHIFT 0
#define TRIO_TILE_PIO_NON_PF_1__BASE_ADDR_WIDTH 12
#define TRIO_TILE_PIO_NON_PF_1__BASE_ADDR_RESET_VAL 4095
#define TRIO_TILE_PIO_NON_PF_1__BASE_ADDR_RMASK 0xfff
#define TRIO_TILE_PIO_NON_PF_1__BASE_ADDR_MASK  0xfff
#define TRIO_TILE_PIO_NON_PF_1__BASE_ADDR_FIELD 0,11

#define TRIO_TILE_PIO_NON_PF_1__LIM_ADDR_SHIFT 12
#define TRIO_TILE_PIO_NON_PF_1__LIM_ADDR_WIDTH 12
#define TRIO_TILE_PIO_NON_PF_1__LIM_ADDR_RESET_VAL 0
#define TRIO_TILE_PIO_NON_PF_1__LIM_ADDR_RMASK 0xfff
#define TRIO_TILE_PIO_NON_PF_1__LIM_ADDR_MASK  0xfff000
#define TRIO_TILE_PIO_NON_PF_1__LIM_ADDR_FIELD 12,23

#define TRIO_TILE_PIO_NON_PF_1__BUS_ADDR_OFFSET_SHIFT 32
#define TRIO_TILE_PIO_NON_PF_1__BUS_ADDR_OFFSET_WIDTH 32
#define TRIO_TILE_PIO_NON_PF_1__BUS_ADDR_OFFSET_RESET_VAL 0
#define TRIO_TILE_PIO_NON_PF_1__BUS_ADDR_OFFSET_RMASK 0xffffffff
#define TRIO_TILE_PIO_NON_PF_1__BUS_ADDR_OFFSET_MASK  _64bit(0xffffffff00000000)
#define TRIO_TILE_PIO_NON_PF_1__BUS_ADDR_OFFSET_FIELD 32,63


/*
 * Tile PIO Non-Prefetchable Base/Limit.
 */
#define TRIO_TILE_PIO_NON_PF_2__FIRST_WORD 0x1038
#define TRIO_TILE_PIO_NON_PF_2__LAST_WORD 0x10e0
#define TRIO_TILE_PIO_NON_PF_2__LENGTH 0x00c0
#define TRIO_TILE_PIO_NON_PF_2__STRIDE 0x0018

#define TRIO_TILE_PIO_NON_PF_2__BASE_ADDR_SHIFT 0
#define TRIO_TILE_PIO_NON_PF_2__BASE_ADDR_WIDTH 12
#define TRIO_TILE_PIO_NON_PF_2__BASE_ADDR_RESET_VAL 4095
#define TRIO_TILE_PIO_NON_PF_2__BASE_ADDR_RMASK 0xfff
#define TRIO_TILE_PIO_NON_PF_2__BASE_ADDR_MASK  0xfff
#define TRIO_TILE_PIO_NON_PF_2__BASE_ADDR_FIELD 0,11

#define TRIO_TILE_PIO_NON_PF_2__LIM_ADDR_SHIFT 12
#define TRIO_TILE_PIO_NON_PF_2__LIM_ADDR_WIDTH 12
#define TRIO_TILE_PIO_NON_PF_2__LIM_ADDR_RESET_VAL 0
#define TRIO_TILE_PIO_NON_PF_2__LIM_ADDR_RMASK 0xfff
#define TRIO_TILE_PIO_NON_PF_2__LIM_ADDR_MASK  0xfff000
#define TRIO_TILE_PIO_NON_PF_2__LIM_ADDR_FIELD 12,23

#define TRIO_TILE_PIO_NON_PF_2__BUS_ADDR_OFFSET_SHIFT 32
#define TRIO_TILE_PIO_NON_PF_2__BUS_ADDR_OFFSET_WIDTH 32
#define TRIO_TILE_PIO_NON_PF_2__BUS_ADDR_OFFSET_RESET_VAL 0
#define TRIO_TILE_PIO_NON_PF_2__BUS_ADDR_OFFSET_RMASK 0xffffffff
#define TRIO_TILE_PIO_NON_PF_2__BUS_ADDR_OFFSET_MASK  _64bit(0xffffffff00000000)
#define TRIO_TILE_PIO_NON_PF_2__BUS_ADDR_OFFSET_FIELD 32,63


/*
 * Tile PIO Non-Prefetchable Base/Limit.
 */
#define TRIO_TILE_PIO_NON_PF_3__FIRST_WORD 0x1050
#define TRIO_TILE_PIO_NON_PF_3__LAST_WORD 0x10f8
#define TRIO_TILE_PIO_NON_PF_3__LENGTH 0x00c0
#define TRIO_TILE_PIO_NON_PF_3__STRIDE 0x0018

#define TRIO_TILE_PIO_NON_PF_3__BASE_ADDR_SHIFT 0
#define TRIO_TILE_PIO_NON_PF_3__BASE_ADDR_WIDTH 12
#define TRIO_TILE_PIO_NON_PF_3__BASE_ADDR_RESET_VAL 4095
#define TRIO_TILE_PIO_NON_PF_3__BASE_ADDR_RMASK 0xfff
#define TRIO_TILE_PIO_NON_PF_3__BASE_ADDR_MASK  0xfff
#define TRIO_TILE_PIO_NON_PF_3__BASE_ADDR_FIELD 0,11

#define TRIO_TILE_PIO_NON_PF_3__LIM_ADDR_SHIFT 12
#define TRIO_TILE_PIO_NON_PF_3__LIM_ADDR_WIDTH 12
#define TRIO_TILE_PIO_NON_PF_3__LIM_ADDR_RESET_VAL 0
#define TRIO_TILE_PIO_NON_PF_3__LIM_ADDR_RMASK 0xfff
#define TRIO_TILE_PIO_NON_PF_3__LIM_ADDR_MASK  0xfff000
#define TRIO_TILE_PIO_NON_PF_3__LIM_ADDR_FIELD 12,23

#define TRIO_TILE_PIO_NON_PF_3__BUS_ADDR_OFFSET_SHIFT 32
#define TRIO_TILE_PIO_NON_PF_3__BUS_ADDR_OFFSET_WIDTH 32
#define TRIO_TILE_PIO_NON_PF_3__BUS_ADDR_OFFSET_RESET_VAL 0
#define TRIO_TILE_PIO_NON_PF_3__BUS_ADDR_OFFSET_RMASK 0xffffffff
#define TRIO_TILE_PIO_NON_PF_3__BUS_ADDR_OFFSET_MASK  _64bit(0xffffffff00000000)
#define TRIO_TILE_PIO_NON_PF_3__BUS_ADDR_OFFSET_FIELD 32,63


/*
 * Tile PIO Non-Prefetchable Base/Limit.
 */
#define TRIO_TILE_PIO_NON_PF_4__FIRST_WORD 0x1068
#define TRIO_TILE_PIO_NON_PF_4__LAST_WORD 0x1110
#define TRIO_TILE_PIO_NON_PF_4__LENGTH 0x00c0
#define TRIO_TILE_PIO_NON_PF_4__STRIDE 0x0018

#define TRIO_TILE_PIO_NON_PF_4__BASE_ADDR_SHIFT 0
#define TRIO_TILE_PIO_NON_PF_4__BASE_ADDR_WIDTH 12
#define TRIO_TILE_PIO_NON_PF_4__BASE_ADDR_RESET_VAL 4095
#define TRIO_TILE_PIO_NON_PF_4__BASE_ADDR_RMASK 0xfff
#define TRIO_TILE_PIO_NON_PF_4__BASE_ADDR_MASK  0xfff
#define TRIO_TILE_PIO_NON_PF_4__BASE_ADDR_FIELD 0,11

#define TRIO_TILE_PIO_NON_PF_4__LIM_ADDR_SHIFT 12
#define TRIO_TILE_PIO_NON_PF_4__LIM_ADDR_WIDTH 12
#define TRIO_TILE_PIO_NON_PF_4__LIM_ADDR_RESET_VAL 0
#define TRIO_TILE_PIO_NON_PF_4__LIM_ADDR_RMASK 0xfff
#define TRIO_TILE_PIO_NON_PF_4__LIM_ADDR_MASK  0xfff000
#define TRIO_TILE_PIO_NON_PF_4__LIM_ADDR_FIELD 12,23

#define TRIO_TILE_PIO_NON_PF_4__BUS_ADDR_OFFSET_SHIFT 32
#define TRIO_TILE_PIO_NON_PF_4__BUS_ADDR_OFFSET_WIDTH 32
#define TRIO_TILE_PIO_NON_PF_4__BUS_ADDR_OFFSET_RESET_VAL 0
#define TRIO_TILE_PIO_NON_PF_4__BUS_ADDR_OFFSET_RMASK 0xffffffff
#define TRIO_TILE_PIO_NON_PF_4__BUS_ADDR_OFFSET_MASK  _64bit(0xffffffff00000000)
#define TRIO_TILE_PIO_NON_PF_4__BUS_ADDR_OFFSET_FIELD 32,63


/*
 * Tile PIO Non-Prefetchable Base/Limit.
 */
#define TRIO_TILE_PIO_NON_PF_5__FIRST_WORD 0x1080
#define TRIO_TILE_PIO_NON_PF_5__LAST_WORD 0x1128
#define TRIO_TILE_PIO_NON_PF_5__LENGTH 0x00c0
#define TRIO_TILE_PIO_NON_PF_5__STRIDE 0x0018

#define TRIO_TILE_PIO_NON_PF_5__BASE_ADDR_SHIFT 0
#define TRIO_TILE_PIO_NON_PF_5__BASE_ADDR_WIDTH 12
#define TRIO_TILE_PIO_NON_PF_5__BASE_ADDR_RESET_VAL 4095
#define TRIO_TILE_PIO_NON_PF_5__BASE_ADDR_RMASK 0xfff
#define TRIO_TILE_PIO_NON_PF_5__BASE_ADDR_MASK  0xfff
#define TRIO_TILE_PIO_NON_PF_5__BASE_ADDR_FIELD 0,11

#define TRIO_TILE_PIO_NON_PF_5__LIM_ADDR_SHIFT 12
#define TRIO_TILE_PIO_NON_PF_5__LIM_ADDR_WIDTH 12
#define TRIO_TILE_PIO_NON_PF_5__LIM_ADDR_RESET_VAL 0
#define TRIO_TILE_PIO_NON_PF_5__LIM_ADDR_RMASK 0xfff
#define TRIO_TILE_PIO_NON_PF_5__LIM_ADDR_MASK  0xfff000
#define TRIO_TILE_PIO_NON_PF_5__LIM_ADDR_FIELD 12,23

#define TRIO_TILE_PIO_NON_PF_5__BUS_ADDR_OFFSET_SHIFT 32
#define TRIO_TILE_PIO_NON_PF_5__BUS_ADDR_OFFSET_WIDTH 32
#define TRIO_TILE_PIO_NON_PF_5__BUS_ADDR_OFFSET_RESET_VAL 0
#define TRIO_TILE_PIO_NON_PF_5__BUS_ADDR_OFFSET_RMASK 0xffffffff
#define TRIO_TILE_PIO_NON_PF_5__BUS_ADDR_OFFSET_MASK  _64bit(0xffffffff00000000)
#define TRIO_TILE_PIO_NON_PF_5__BUS_ADDR_OFFSET_FIELD 32,63


/*
 * Tile PIO Non-Prefetchable Base/Limit.
 */
#define TRIO_TILE_PIO_NON_PF_6__FIRST_WORD 0x1098
#define TRIO_TILE_PIO_NON_PF_6__LAST_WORD 0x1140
#define TRIO_TILE_PIO_NON_PF_6__LENGTH 0x00c0
#define TRIO_TILE_PIO_NON_PF_6__STRIDE 0x0018

#define TRIO_TILE_PIO_NON_PF_6__BASE_ADDR_SHIFT 0
#define TRIO_TILE_PIO_NON_PF_6__BASE_ADDR_WIDTH 12
#define TRIO_TILE_PIO_NON_PF_6__BASE_ADDR_RESET_VAL 4095
#define TRIO_TILE_PIO_NON_PF_6__BASE_ADDR_RMASK 0xfff
#define TRIO_TILE_PIO_NON_PF_6__BASE_ADDR_MASK  0xfff
#define TRIO_TILE_PIO_NON_PF_6__BASE_ADDR_FIELD 0,11

#define TRIO_TILE_PIO_NON_PF_6__LIM_ADDR_SHIFT 12
#define TRIO_TILE_PIO_NON_PF_6__LIM_ADDR_WIDTH 12
#define TRIO_TILE_PIO_NON_PF_6__LIM_ADDR_RESET_VAL 0
#define TRIO_TILE_PIO_NON_PF_6__LIM_ADDR_RMASK 0xfff
#define TRIO_TILE_PIO_NON_PF_6__LIM_ADDR_MASK  0xfff000
#define TRIO_TILE_PIO_NON_PF_6__LIM_ADDR_FIELD 12,23

#define TRIO_TILE_PIO_NON_PF_6__BUS_ADDR_OFFSET_SHIFT 32
#define TRIO_TILE_PIO_NON_PF_6__BUS_ADDR_OFFSET_WIDTH 32
#define TRIO_TILE_PIO_NON_PF_6__BUS_ADDR_OFFSET_RESET_VAL 0
#define TRIO_TILE_PIO_NON_PF_6__BUS_ADDR_OFFSET_RMASK 0xffffffff
#define TRIO_TILE_PIO_NON_PF_6__BUS_ADDR_OFFSET_MASK  _64bit(0xffffffff00000000)
#define TRIO_TILE_PIO_NON_PF_6__BUS_ADDR_OFFSET_FIELD 32,63


/*
 * Tile PIO Non-Prefetchable Base/Limit.
 */
#define TRIO_TILE_PIO_NON_PF_7__FIRST_WORD 0x10b0
#define TRIO_TILE_PIO_NON_PF_7__LAST_WORD 0x1158
#define TRIO_TILE_PIO_NON_PF_7__LENGTH 0x00c0
#define TRIO_TILE_PIO_NON_PF_7__STRIDE 0x0018

#define TRIO_TILE_PIO_NON_PF_7__BASE_ADDR_SHIFT 0
#define TRIO_TILE_PIO_NON_PF_7__BASE_ADDR_WIDTH 12
#define TRIO_TILE_PIO_NON_PF_7__BASE_ADDR_RESET_VAL 4095
#define TRIO_TILE_PIO_NON_PF_7__BASE_ADDR_RMASK 0xfff
#define TRIO_TILE_PIO_NON_PF_7__BASE_ADDR_MASK  0xfff
#define TRIO_TILE_PIO_NON_PF_7__BASE_ADDR_FIELD 0,11

#define TRIO_TILE_PIO_NON_PF_7__LIM_ADDR_SHIFT 12
#define TRIO_TILE_PIO_NON_PF_7__LIM_ADDR_WIDTH 12
#define TRIO_TILE_PIO_NON_PF_7__LIM_ADDR_RESET_VAL 0
#define TRIO_TILE_PIO_NON_PF_7__LIM_ADDR_RMASK 0xfff
#define TRIO_TILE_PIO_NON_PF_7__LIM_ADDR_MASK  0xfff000
#define TRIO_TILE_PIO_NON_PF_7__LIM_ADDR_FIELD 12,23

#define TRIO_TILE_PIO_NON_PF_7__BUS_ADDR_OFFSET_SHIFT 32
#define TRIO_TILE_PIO_NON_PF_7__BUS_ADDR_OFFSET_WIDTH 32
#define TRIO_TILE_PIO_NON_PF_7__BUS_ADDR_OFFSET_RESET_VAL 0
#define TRIO_TILE_PIO_NON_PF_7__BUS_ADDR_OFFSET_RMASK 0xffffffff
#define TRIO_TILE_PIO_NON_PF_7__BUS_ADDR_OFFSET_MASK  _64bit(0xffffffff00000000)
#define TRIO_TILE_PIO_NON_PF_7__BUS_ADDR_OFFSET_FIELD 32,63


/*
 * Tile PIO Config-Space Setup.
 */
#define TRIO_TILE_PIO_BUS_CFG__FIRST_WORD 0x1010
#define TRIO_TILE_PIO_BUS_CFG__LAST_WORD 0x10b8
#define TRIO_TILE_PIO_BUS_CFG__LENGTH 0x00c0
#define TRIO_TILE_PIO_BUS_CFG__STRIDE 0x0018

#define TRIO_TILE_PIO_BUS_CFG__SECONDARY_BUS_SHIFT 0
#define TRIO_TILE_PIO_BUS_CFG__SECONDARY_BUS_WIDTH 8
#define TRIO_TILE_PIO_BUS_CFG__SECONDARY_BUS_RESET_VAL 255
#define TRIO_TILE_PIO_BUS_CFG__SECONDARY_BUS_RMASK 0xff
#define TRIO_TILE_PIO_BUS_CFG__SECONDARY_BUS_MASK  0xff
#define TRIO_TILE_PIO_BUS_CFG__SECONDARY_BUS_FIELD 0,7

#define TRIO_TILE_PIO_BUS_CFG__SUBORDINATE_BUS_SHIFT 8
#define TRIO_TILE_PIO_BUS_CFG__SUBORDINATE_BUS_WIDTH 8
#define TRIO_TILE_PIO_BUS_CFG__SUBORDINATE_BUS_RESET_VAL 0
#define TRIO_TILE_PIO_BUS_CFG__SUBORDINATE_BUS_RMASK 0xff
#define TRIO_TILE_PIO_BUS_CFG__SUBORDINATE_BUS_MASK  0xff00
#define TRIO_TILE_PIO_BUS_CFG__SUBORDINATE_BUS_FIELD 8,15


/*
 * Tile PIO Config-Space Setup.
 */
#define TRIO_TILE_PIO_BUS_CFG_1__FIRST_WORD 0x1028
#define TRIO_TILE_PIO_BUS_CFG_1__LAST_WORD 0x10d0
#define TRIO_TILE_PIO_BUS_CFG_1__LENGTH 0x00c0
#define TRIO_TILE_PIO_BUS_CFG_1__STRIDE 0x0018

#define TRIO_TILE_PIO_BUS_CFG_1__SECONDARY_BUS_SHIFT 0
#define TRIO_TILE_PIO_BUS_CFG_1__SECONDARY_BUS_WIDTH 8
#define TRIO_TILE_PIO_BUS_CFG_1__SECONDARY_BUS_RESET_VAL 255
#define TRIO_TILE_PIO_BUS_CFG_1__SECONDARY_BUS_RMASK 0xff
#define TRIO_TILE_PIO_BUS_CFG_1__SECONDARY_BUS_MASK  0xff
#define TRIO_TILE_PIO_BUS_CFG_1__SECONDARY_BUS_FIELD 0,7

#define TRIO_TILE_PIO_BUS_CFG_1__SUBORDINATE_BUS_SHIFT 8
#define TRIO_TILE_PIO_BUS_CFG_1__SUBORDINATE_BUS_WIDTH 8
#define TRIO_TILE_PIO_BUS_CFG_1__SUBORDINATE_BUS_RESET_VAL 0
#define TRIO_TILE_PIO_BUS_CFG_1__SUBORDINATE_BUS_RMASK 0xff
#define TRIO_TILE_PIO_BUS_CFG_1__SUBORDINATE_BUS_MASK  0xff00
#define TRIO_TILE_PIO_BUS_CFG_1__SUBORDINATE_BUS_FIELD 8,15


/*
 * Tile PIO Config-Space Setup.
 */
#define TRIO_TILE_PIO_BUS_CFG_2__FIRST_WORD 0x1040
#define TRIO_TILE_PIO_BUS_CFG_2__LAST_WORD 0x10e8
#define TRIO_TILE_PIO_BUS_CFG_2__LENGTH 0x00c0
#define TRIO_TILE_PIO_BUS_CFG_2__STRIDE 0x0018

#define TRIO_TILE_PIO_BUS_CFG_2__SECONDARY_BUS_SHIFT 0
#define TRIO_TILE_PIO_BUS_CFG_2__SECONDARY_BUS_WIDTH 8
#define TRIO_TILE_PIO_BUS_CFG_2__SECONDARY_BUS_RESET_VAL 255
#define TRIO_TILE_PIO_BUS_CFG_2__SECONDARY_BUS_RMASK 0xff
#define TRIO_TILE_PIO_BUS_CFG_2__SECONDARY_BUS_MASK  0xff
#define TRIO_TILE_PIO_BUS_CFG_2__SECONDARY_BUS_FIELD 0,7

#define TRIO_TILE_PIO_BUS_CFG_2__SUBORDINATE_BUS_SHIFT 8
#define TRIO_TILE_PIO_BUS_CFG_2__SUBORDINATE_BUS_WIDTH 8
#define TRIO_TILE_PIO_BUS_CFG_2__SUBORDINATE_BUS_RESET_VAL 0
#define TRIO_TILE_PIO_BUS_CFG_2__SUBORDINATE_BUS_RMASK 0xff
#define TRIO_TILE_PIO_BUS_CFG_2__SUBORDINATE_BUS_MASK  0xff00
#define TRIO_TILE_PIO_BUS_CFG_2__SUBORDINATE_BUS_FIELD 8,15


/*
 * Tile PIO Config-Space Setup.
 */
#define TRIO_TILE_PIO_BUS_CFG_3__FIRST_WORD 0x1058
#define TRIO_TILE_PIO_BUS_CFG_3__LAST_WORD 0x1100
#define TRIO_TILE_PIO_BUS_CFG_3__LENGTH 0x00c0
#define TRIO_TILE_PIO_BUS_CFG_3__STRIDE 0x0018

#define TRIO_TILE_PIO_BUS_CFG_3__SECONDARY_BUS_SHIFT 0
#define TRIO_TILE_PIO_BUS_CFG_3__SECONDARY_BUS_WIDTH 8
#define TRIO_TILE_PIO_BUS_CFG_3__SECONDARY_BUS_RESET_VAL 255
#define TRIO_TILE_PIO_BUS_CFG_3__SECONDARY_BUS_RMASK 0xff
#define TRIO_TILE_PIO_BUS_CFG_3__SECONDARY_BUS_MASK  0xff
#define TRIO_TILE_PIO_BUS_CFG_3__SECONDARY_BUS_FIELD 0,7

#define TRIO_TILE_PIO_BUS_CFG_3__SUBORDINATE_BUS_SHIFT 8
#define TRIO_TILE_PIO_BUS_CFG_3__SUBORDINATE_BUS_WIDTH 8
#define TRIO_TILE_PIO_BUS_CFG_3__SUBORDINATE_BUS_RESET_VAL 0
#define TRIO_TILE_PIO_BUS_CFG_3__SUBORDINATE_BUS_RMASK 0xff
#define TRIO_TILE_PIO_BUS_CFG_3__SUBORDINATE_BUS_MASK  0xff00
#define TRIO_TILE_PIO_BUS_CFG_3__SUBORDINATE_BUS_FIELD 8,15


/*
 * Tile PIO Config-Space Setup.
 */
#define TRIO_TILE_PIO_BUS_CFG_4__FIRST_WORD 0x1070
#define TRIO_TILE_PIO_BUS_CFG_4__LAST_WORD 0x1118
#define TRIO_TILE_PIO_BUS_CFG_4__LENGTH 0x00c0
#define TRIO_TILE_PIO_BUS_CFG_4__STRIDE 0x0018

#define TRIO_TILE_PIO_BUS_CFG_4__SECONDARY_BUS_SHIFT 0
#define TRIO_TILE_PIO_BUS_CFG_4__SECONDARY_BUS_WIDTH 8
#define TRIO_TILE_PIO_BUS_CFG_4__SECONDARY_BUS_RESET_VAL 255
#define TRIO_TILE_PIO_BUS_CFG_4__SECONDARY_BUS_RMASK 0xff
#define TRIO_TILE_PIO_BUS_CFG_4__SECONDARY_BUS_MASK  0xff
#define TRIO_TILE_PIO_BUS_CFG_4__SECONDARY_BUS_FIELD 0,7

#define TRIO_TILE_PIO_BUS_CFG_4__SUBORDINATE_BUS_SHIFT 8
#define TRIO_TILE_PIO_BUS_CFG_4__SUBORDINATE_BUS_WIDTH 8
#define TRIO_TILE_PIO_BUS_CFG_4__SUBORDINATE_BUS_RESET_VAL 0
#define TRIO_TILE_PIO_BUS_CFG_4__SUBORDINATE_BUS_RMASK 0xff
#define TRIO_TILE_PIO_BUS_CFG_4__SUBORDINATE_BUS_MASK  0xff00
#define TRIO_TILE_PIO_BUS_CFG_4__SUBORDINATE_BUS_FIELD 8,15


/*
 * Tile PIO Config-Space Setup.
 */
#define TRIO_TILE_PIO_BUS_CFG_5__FIRST_WORD 0x1088
#define TRIO_TILE_PIO_BUS_CFG_5__LAST_WORD 0x1130
#define TRIO_TILE_PIO_BUS_CFG_5__LENGTH 0x00c0
#define TRIO_TILE_PIO_BUS_CFG_5__STRIDE 0x0018

#define TRIO_TILE_PIO_BUS_CFG_5__SECONDARY_BUS_SHIFT 0
#define TRIO_TILE_PIO_BUS_CFG_5__SECONDARY_BUS_WIDTH 8
#define TRIO_TILE_PIO_BUS_CFG_5__SECONDARY_BUS_RESET_VAL 255
#define TRIO_TILE_PIO_BUS_CFG_5__SECONDARY_BUS_RMASK 0xff
#define TRIO_TILE_PIO_BUS_CFG_5__SECONDARY_BUS_MASK  0xff
#define TRIO_TILE_PIO_BUS_CFG_5__SECONDARY_BUS_FIELD 0,7

#define TRIO_TILE_PIO_BUS_CFG_5__SUBORDINATE_BUS_SHIFT 8
#define TRIO_TILE_PIO_BUS_CFG_5__SUBORDINATE_BUS_WIDTH 8
#define TRIO_TILE_PIO_BUS_CFG_5__SUBORDINATE_BUS_RESET_VAL 0
#define TRIO_TILE_PIO_BUS_CFG_5__SUBORDINATE_BUS_RMASK 0xff
#define TRIO_TILE_PIO_BUS_CFG_5__SUBORDINATE_BUS_MASK  0xff00
#define TRIO_TILE_PIO_BUS_CFG_5__SUBORDINATE_BUS_FIELD 8,15


/*
 * Tile PIO Config-Space Setup.
 */
#define TRIO_TILE_PIO_BUS_CFG_6__FIRST_WORD 0x10a0
#define TRIO_TILE_PIO_BUS_CFG_6__LAST_WORD 0x1148
#define TRIO_TILE_PIO_BUS_CFG_6__LENGTH 0x00c0
#define TRIO_TILE_PIO_BUS_CFG_6__STRIDE 0x0018

#define TRIO_TILE_PIO_BUS_CFG_6__SECONDARY_BUS_SHIFT 0
#define TRIO_TILE_PIO_BUS_CFG_6__SECONDARY_BUS_WIDTH 8
#define TRIO_TILE_PIO_BUS_CFG_6__SECONDARY_BUS_RESET_VAL 255
#define TRIO_TILE_PIO_BUS_CFG_6__SECONDARY_BUS_RMASK 0xff
#define TRIO_TILE_PIO_BUS_CFG_6__SECONDARY_BUS_MASK  0xff
#define TRIO_TILE_PIO_BUS_CFG_6__SECONDARY_BUS_FIELD 0,7

#define TRIO_TILE_PIO_BUS_CFG_6__SUBORDINATE_BUS_SHIFT 8
#define TRIO_TILE_PIO_BUS_CFG_6__SUBORDINATE_BUS_WIDTH 8
#define TRIO_TILE_PIO_BUS_CFG_6__SUBORDINATE_BUS_RESET_VAL 0
#define TRIO_TILE_PIO_BUS_CFG_6__SUBORDINATE_BUS_RMASK 0xff
#define TRIO_TILE_PIO_BUS_CFG_6__SUBORDINATE_BUS_MASK  0xff00
#define TRIO_TILE_PIO_BUS_CFG_6__SUBORDINATE_BUS_FIELD 8,15


/*
 * Tile PIO Config-Space Setup.
 */
#define TRIO_TILE_PIO_BUS_CFG_7__FIRST_WORD 0x10b8
#define TRIO_TILE_PIO_BUS_CFG_7__LAST_WORD 0x1160
#define TRIO_TILE_PIO_BUS_CFG_7__LENGTH 0x00c0
#define TRIO_TILE_PIO_BUS_CFG_7__STRIDE 0x0018

#define TRIO_TILE_PIO_BUS_CFG_7__SECONDARY_BUS_SHIFT 0
#define TRIO_TILE_PIO_BUS_CFG_7__SECONDARY_BUS_WIDTH 8
#define TRIO_TILE_PIO_BUS_CFG_7__SECONDARY_BUS_RESET_VAL 255
#define TRIO_TILE_PIO_BUS_CFG_7__SECONDARY_BUS_RMASK 0xff
#define TRIO_TILE_PIO_BUS_CFG_7__SECONDARY_BUS_MASK  0xff
#define TRIO_TILE_PIO_BUS_CFG_7__SECONDARY_BUS_FIELD 0,7

#define TRIO_TILE_PIO_BUS_CFG_7__SUBORDINATE_BUS_SHIFT 8
#define TRIO_TILE_PIO_BUS_CFG_7__SUBORDINATE_BUS_WIDTH 8
#define TRIO_TILE_PIO_BUS_CFG_7__SUBORDINATE_BUS_RESET_VAL 0
#define TRIO_TILE_PIO_BUS_CFG_7__SUBORDINATE_BUS_RMASK 0xff
#define TRIO_TILE_PIO_BUS_CFG_7__SUBORDINATE_BUS_MASK  0xff00
#define TRIO_TILE_PIO_BUS_CFG_7__SUBORDINATE_BUS_FIELD 8,15


/*
 * Root Complex Control.
 * Matches format and functionality of PCIe Root Control Register.
 */
#define TRIO_TILE_PIO_RC_CTL 0x09e8
#define TRIO_TILE_PIO_RC_CTL__LENGTH 0x0001

#define TRIO_TILE_PIO_RC_CTL__CRS_SW_VIS_SHIFT 4
#define TRIO_TILE_PIO_RC_CTL__CRS_SW_VIS_WIDTH 1
#define TRIO_TILE_PIO_RC_CTL__CRS_SW_VIS_RESET_VAL 0
#define TRIO_TILE_PIO_RC_CTL__CRS_SW_VIS_RMASK 0x1
#define TRIO_TILE_PIO_RC_CTL__CRS_SW_VIS_MASK  0x10
#define TRIO_TILE_PIO_RC_CTL__CRS_SW_VIS_FIELD 4,4


/*
 * Tile PIO Completion Error Status.
 * Contains information for the most recent Tile PIO completion error
 * (response from MAC flagged an error).
 */
#define TRIO_TILE_PIO_CPL_ERR_STS 0x09f0
#define TRIO_TILE_PIO_CPL_ERR_STS__LENGTH 0x0001

#define TRIO_TILE_PIO_CPL_ERR_STS__SRC_TILE_SHIFT 0
#define TRIO_TILE_PIO_CPL_ERR_STS__SRC_TILE_WIDTH 8
#define TRIO_TILE_PIO_CPL_ERR_STS__SRC_TILE_RESET_VAL 0
#define TRIO_TILE_PIO_CPL_ERR_STS__SRC_TILE_RMASK 0xff
#define TRIO_TILE_PIO_CPL_ERR_STS__SRC_TILE_MASK  0xff
#define TRIO_TILE_PIO_CPL_ERR_STS__SRC_TILE_FIELD 0,7

#define TRIO_TILE_PIO_CPL_ERR_STS__REGION_SHIFT 16
#define TRIO_TILE_PIO_CPL_ERR_STS__REGION_WIDTH 3
#define TRIO_TILE_PIO_CPL_ERR_STS__REGION_RESET_VAL 0
#define TRIO_TILE_PIO_CPL_ERR_STS__REGION_RMASK 0x7
#define TRIO_TILE_PIO_CPL_ERR_STS__REGION_MASK  0x70000
#define TRIO_TILE_PIO_CPL_ERR_STS__REGION_FIELD 16,18

#define TRIO_TILE_PIO_CPL_ERR_STS__ERR_STS_SHIFT 24
#define TRIO_TILE_PIO_CPL_ERR_STS__ERR_STS_WIDTH 2
#define TRIO_TILE_PIO_CPL_ERR_STS__ERR_STS_RESET_VAL 0
#define TRIO_TILE_PIO_CPL_ERR_STS__ERR_STS_RMASK 0x3
#define TRIO_TILE_PIO_CPL_ERR_STS__ERR_STS_MASK  0x3000000
#define TRIO_TILE_PIO_CPL_ERR_STS__ERR_STS_FIELD 24,25
#define TRIO_TILE_PIO_CPL_ERR_STS__ERR_STS_VAL_UR 0x1
#define TRIO_TILE_PIO_CPL_ERR_STS__ERR_STS_VAL_RETRY 0x2
#define TRIO_TILE_PIO_CPL_ERR_STS__ERR_STS_VAL_ABORT 0x3

#define TRIO_TILE_PIO_CPL_ERR_STS__CLR_STS_SHIFT 32
#define TRIO_TILE_PIO_CPL_ERR_STS__CLR_STS_WIDTH 1
#define TRIO_TILE_PIO_CPL_ERR_STS__CLR_STS_RESET_VAL 0
#define TRIO_TILE_PIO_CPL_ERR_STS__CLR_STS_RMASK 0x1
#define TRIO_TILE_PIO_CPL_ERR_STS__CLR_STS_MASK  _64bit(0x100000000)
#define TRIO_TILE_PIO_CPL_ERR_STS__CLR_STS_FIELD 32,32


/*
 * Tile PIO Controls.
 * Controls for Tile PIO Transactions
 */
#define TRIO_TILE_PIO_CTL 0x09f8
#define TRIO_TILE_PIO_CTL__LENGTH 0x0001

#define TRIO_TILE_PIO_CTL__CPL_TIMER_SHIFT 0
#define TRIO_TILE_PIO_CTL__CPL_TIMER_WIDTH 4
#define TRIO_TILE_PIO_CTL__CPL_TIMER_RESET_VAL 6
#define TRIO_TILE_PIO_CTL__CPL_TIMER_RMASK 0xf
#define TRIO_TILE_PIO_CTL__CPL_TIMER_MASK  0xf
#define TRIO_TILE_PIO_CTL__CPL_TIMER_FIELD 0,3

#define TRIO_TILE_PIO_CTL__SHORT_TIMER_SHIFT 4
#define TRIO_TILE_PIO_CTL__SHORT_TIMER_WIDTH 1
#define TRIO_TILE_PIO_CTL__SHORT_TIMER_RESET_VAL 0
#define TRIO_TILE_PIO_CTL__SHORT_TIMER_RMASK 0x1
#define TRIO_TILE_PIO_CTL__SHORT_TIMER_MASK  0x10
#define TRIO_TILE_PIO_CTL__SHORT_TIMER_FIELD 4,4

#define TRIO_TILE_PIO_CTL__NP_XACT_CRED_HWM_DISABLE_SHIFT 5
#define TRIO_TILE_PIO_CTL__NP_XACT_CRED_HWM_DISABLE_WIDTH 1
#define TRIO_TILE_PIO_CTL__NP_XACT_CRED_HWM_DISABLE_RESET_VAL 0
#define TRIO_TILE_PIO_CTL__NP_XACT_CRED_HWM_DISABLE_RMASK 0x1
#define TRIO_TILE_PIO_CTL__NP_XACT_CRED_HWM_DISABLE_MASK  0x20
#define TRIO_TILE_PIO_CTL__NP_XACT_CRED_HWM_DISABLE_FIELD 5,5

#define TRIO_TILE_PIO_CTL__TAG_SIZE_SHIFT 8
#define TRIO_TILE_PIO_CTL__TAG_SIZE_WIDTH 3
#define TRIO_TILE_PIO_CTL__TAG_SIZE_RESET_VAL 5
#define TRIO_TILE_PIO_CTL__TAG_SIZE_RMASK 0x7
#define TRIO_TILE_PIO_CTL__TAG_SIZE_MASK  0x700
#define TRIO_TILE_PIO_CTL__TAG_SIZE_FIELD 8,10
#define TRIO_TILE_PIO_CTL__TAG_SIZE_VAL_SIZE0 0x0
#define TRIO_TILE_PIO_CTL__TAG_SIZE_VAL_SIZE1 0x1
#define TRIO_TILE_PIO_CTL__TAG_SIZE_VAL_SIZE2 0x2
#define TRIO_TILE_PIO_CTL__TAG_SIZE_VAL_SIZE3 0x3
#define TRIO_TILE_PIO_CTL__TAG_SIZE_VAL_SIZE4 0x4
#define TRIO_TILE_PIO_CTL__TAG_SIZE_VAL_SIZE5 0x5

#define TRIO_TILE_PIO_CTL__DEFAULT_LINK_CFG_SHIFT 12
#define TRIO_TILE_PIO_CTL__DEFAULT_LINK_CFG_WIDTH 3
#define TRIO_TILE_PIO_CTL__DEFAULT_LINK_CFG_RESET_VAL 0
#define TRIO_TILE_PIO_CTL__DEFAULT_LINK_CFG_RMASK 0x7
#define TRIO_TILE_PIO_CTL__DEFAULT_LINK_CFG_MASK  0x7000
#define TRIO_TILE_PIO_CTL__DEFAULT_LINK_CFG_FIELD 12,14

#define TRIO_TILE_PIO_CTL__DEFAULT_LINK_NPF_SHIFT 16
#define TRIO_TILE_PIO_CTL__DEFAULT_LINK_NPF_WIDTH 3
#define TRIO_TILE_PIO_CTL__DEFAULT_LINK_NPF_RESET_VAL 0
#define TRIO_TILE_PIO_CTL__DEFAULT_LINK_NPF_RMASK 0x7
#define TRIO_TILE_PIO_CTL__DEFAULT_LINK_NPF_MASK  0x70000
#define TRIO_TILE_PIO_CTL__DEFAULT_LINK_NPF_FIELD 16,18

#define TRIO_TILE_PIO_CTL__DEFAULT_LINK_PF_SHIFT 20
#define TRIO_TILE_PIO_CTL__DEFAULT_LINK_PF_WIDTH 3
#define TRIO_TILE_PIO_CTL__DEFAULT_LINK_PF_RESET_VAL 0
#define TRIO_TILE_PIO_CTL__DEFAULT_LINK_PF_RMASK 0x7
#define TRIO_TILE_PIO_CTL__DEFAULT_LINK_PF_MASK  0x700000
#define TRIO_TILE_PIO_CTL__DEFAULT_LINK_PF_FIELD 20,22


/*
 * Tile PIO status (diagnostics).
 * Diagnostics information for Tile PIO
 */
#define TRIO_TILE_PIO_DIAG_STS 0x2588
#define TRIO_TILE_PIO_DIAG_STS__LENGTH 0x0001

#define TRIO_TILE_PIO_DIAG_STS__PIO_STATE_SHIFT 0
#define TRIO_TILE_PIO_DIAG_STS__PIO_STATE_WIDTH 6
#define TRIO_TILE_PIO_DIAG_STS__PIO_STATE_RESET_VAL 0
#define TRIO_TILE_PIO_DIAG_STS__PIO_STATE_RMASK 0x3f
#define TRIO_TILE_PIO_DIAG_STS__PIO_STATE_MASK  0x3f
#define TRIO_TILE_PIO_DIAG_STS__PIO_STATE_FIELD 0,5

#define TRIO_TILE_PIO_DIAG_STS__CTR_VAL_SHIFT 8
#define TRIO_TILE_PIO_DIAG_STS__CTR_VAL_WIDTH 5
#define TRIO_TILE_PIO_DIAG_STS__CTR_VAL_RESET_VAL 0
#define TRIO_TILE_PIO_DIAG_STS__CTR_VAL_RMASK 0x1f
#define TRIO_TILE_PIO_DIAG_STS__CTR_VAL_MASK  0x1f00
#define TRIO_TILE_PIO_DIAG_STS__CTR_VAL_FIELD 8,12

#define TRIO_TILE_PIO_DIAG_STS__CTR_SEL_SHIFT 16
#define TRIO_TILE_PIO_DIAG_STS__CTR_SEL_WIDTH 3
#define TRIO_TILE_PIO_DIAG_STS__CTR_SEL_RESET_VAL 0
#define TRIO_TILE_PIO_DIAG_STS__CTR_SEL_RMASK 0x7
#define TRIO_TILE_PIO_DIAG_STS__CTR_SEL_MASK  0x70000
#define TRIO_TILE_PIO_DIAG_STS__CTR_SEL_FIELD 16,18

#define TRIO_TILE_PIO_DIAG_STS__PKT_CNT_SHIFT 32
#define TRIO_TILE_PIO_DIAG_STS__PKT_CNT_WIDTH 16
#define TRIO_TILE_PIO_DIAG_STS__PKT_CNT_RESET_VAL 0
#define TRIO_TILE_PIO_DIAG_STS__PKT_CNT_RMASK 0xffff
#define TRIO_TILE_PIO_DIAG_STS__PKT_CNT_MASK  _64bit(0xffff00000000)
#define TRIO_TILE_PIO_DIAG_STS__PKT_CNT_FIELD 32,47


/*
 * Map Error Status.
 * Captured information from packet with mapping error.
 */
#define TRIO_MAP_ERR_STS 0x0810
#define TRIO_MAP_ERR_STS__LENGTH 0x0001

#define TRIO_MAP_ERR_STS__SRC_MAC_SHIFT 0
#define TRIO_MAP_ERR_STS__SRC_MAC_WIDTH 3
#define TRIO_MAP_ERR_STS__SRC_MAC_RESET_VAL 0
#define TRIO_MAP_ERR_STS__SRC_MAC_RMASK 0x7
#define TRIO_MAP_ERR_STS__SRC_MAC_MASK  0x7
#define TRIO_MAP_ERR_STS__SRC_MAC_FIELD 0,2

#define TRIO_MAP_ERR_STS__WRITE_SHIFT 8
#define TRIO_MAP_ERR_STS__WRITE_WIDTH 1
#define TRIO_MAP_ERR_STS__WRITE_RESET_VAL 0
#define TRIO_MAP_ERR_STS__WRITE_RMASK 0x1
#define TRIO_MAP_ERR_STS__WRITE_MASK  0x100
#define TRIO_MAP_ERR_STS__WRITE_FIELD 8,8

#define TRIO_MAP_ERR_STS__IO_ADDR_SHIFT 12
#define TRIO_MAP_ERR_STS__IO_ADDR_WIDTH 52
#define TRIO_MAP_ERR_STS__IO_ADDR_RESET_VAL 0
#define TRIO_MAP_ERR_STS__IO_ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_ERR_STS__IO_ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_ERR_STS__IO_ADDR_FIELD 12,63


/*
 * RX Completion Queue Queue Status.
 */
#define TRIO_RX_CPL_STS 0x2470
#define TRIO_RX_CPL_STS__LENGTH 0x0001

#define TRIO_RX_CPL_STS__BUF_CNT_SHIFT 0
#define TRIO_RX_CPL_STS__BUF_CNT_WIDTH 6
#define TRIO_RX_CPL_STS__BUF_CNT_RESET_VAL 0
#define TRIO_RX_CPL_STS__BUF_CNT_RMASK 0x3f
#define TRIO_RX_CPL_STS__BUF_CNT_MASK  0x3f
#define TRIO_RX_CPL_STS__BUF_CNT_FIELD 0,5


/*
 * Map Memory Write Queue Status.
 */
#define TRIO_MAP_WRQ_STS 0x2478
#define TRIO_MAP_WRQ_STS__LENGTH 0x0001

#define TRIO_MAP_WRQ_STS__BUF_CNT_SHIFT 0
#define TRIO_MAP_WRQ_STS__BUF_CNT_WIDTH 6
#define TRIO_MAP_WRQ_STS__BUF_CNT_RESET_VAL 0
#define TRIO_MAP_WRQ_STS__BUF_CNT_RMASK 0x3f
#define TRIO_MAP_WRQ_STS__BUF_CNT_MASK  0x3f
#define TRIO_MAP_WRQ_STS__BUF_CNT_FIELD 0,5


/*
 * Map Memory Read Queue Status.
 */
#define TRIO_MAP_RDQ_STS 0x2480
#define TRIO_MAP_RDQ_STS__LENGTH 0x0001

#define TRIO_MAP_RDQ_STS__BUF_CNT_VEC_SHIFT 0
#define TRIO_MAP_RDQ_STS__BUF_CNT_VEC_WIDTH 48
#define TRIO_MAP_RDQ_STS__BUF_CNT_VEC_RESET_VAL 0
#define TRIO_MAP_RDQ_STS__BUF_CNT_VEC_RMASK _64bit(0xffffffffffff)
#define TRIO_MAP_RDQ_STS__BUF_CNT_VEC_MASK  _64bit(0xffffffffffff)
#define TRIO_MAP_RDQ_STS__BUF_CNT_VEC_FIELD 0,47


/*
 * Map Memory Region Controls.
 * Global controls for map-memory regions.
 */
#define TRIO_MAP_MEM_CTL 0x2488
#define TRIO_MAP_MEM_CTL__LENGTH 0x0001

#define TRIO_MAP_MEM_CTL__READ_PACE_SHIFT 0
#define TRIO_MAP_MEM_CTL__READ_PACE_WIDTH 1
#define TRIO_MAP_MEM_CTL__READ_PACE_RESET_VAL 1
#define TRIO_MAP_MEM_CTL__READ_PACE_RMASK 0x1
#define TRIO_MAP_MEM_CTL__READ_PACE_MASK  0x1
#define TRIO_MAP_MEM_CTL__READ_PACE_FIELD 0,0

#define TRIO_MAP_MEM_CTL__READ_PACE_BW_SHIFT 1
#define TRIO_MAP_MEM_CTL__READ_PACE_BW_WIDTH 4
#define TRIO_MAP_MEM_CTL__READ_PACE_BW_RESET_VAL 3
#define TRIO_MAP_MEM_CTL__READ_PACE_BW_RMASK 0xf
#define TRIO_MAP_MEM_CTL__READ_PACE_BW_MASK  0x1e
#define TRIO_MAP_MEM_CTL__READ_PACE_BW_FIELD 1,4

#define TRIO_MAP_MEM_CTL__FENCE_SHIFT 8
#define TRIO_MAP_MEM_CTL__FENCE_WIDTH 1
#define TRIO_MAP_MEM_CTL__FENCE_RESET_VAL 0
#define TRIO_MAP_MEM_CTL__FENCE_RMASK 0x1
#define TRIO_MAP_MEM_CTL__FENCE_MASK  0x100
#define TRIO_MAP_MEM_CTL__FENCE_FIELD 8,8

#define TRIO_MAP_MEM_CTL__EVT_CTR_SEL_SHIFT 16
#define TRIO_MAP_MEM_CTL__EVT_CTR_SEL_WIDTH 3
#define TRIO_MAP_MEM_CTL__EVT_CTR_SEL_RESET_VAL 0
#define TRIO_MAP_MEM_CTL__EVT_CTR_SEL_RMASK 0x7
#define TRIO_MAP_MEM_CTL__EVT_CTR_SEL_MASK  0x70000
#define TRIO_MAP_MEM_CTL__EVT_CTR_SEL_FIELD 16,18
#define TRIO_MAP_MEM_CTL__EVT_CTR_SEL_VAL_PKTS 0x0
#define TRIO_MAP_MEM_CTL__EVT_CTR_SEL_VAL_SDN_STALL 0x1
#define TRIO_MAP_MEM_CTL__EVT_CTR_SEL_VAL_WR_COH_STALL 0x2
#define TRIO_MAP_MEM_CTL__EVT_CTR_SEL_VAL_RD_COH_STALL 0x3
#define TRIO_MAP_MEM_CTL__EVT_CTR_SEL_VAL_RSH_PKTS 0x5

#define TRIO_MAP_MEM_CTL__DISABLE_SQN_CHECK_SHIFT 20
#define TRIO_MAP_MEM_CTL__DISABLE_SQN_CHECK_WIDTH 1
#define TRIO_MAP_MEM_CTL__DISABLE_SQN_CHECK_RESET_VAL 0
#define TRIO_MAP_MEM_CTL__DISABLE_SQN_CHECK_RMASK 0x1
#define TRIO_MAP_MEM_CTL__DISABLE_SQN_CHECK_MASK  0x100000
#define TRIO_MAP_MEM_CTL__DISABLE_SQN_CHECK_FIELD 20,20

#define TRIO_MAP_MEM_CTL__CURRENT_SQN_SHIFT 21
#define TRIO_MAP_MEM_CTL__CURRENT_SQN_WIDTH 11
#define TRIO_MAP_MEM_CTL__CURRENT_SQN_RESET_VAL 0
#define TRIO_MAP_MEM_CTL__CURRENT_SQN_RMASK 0x7ff
#define TRIO_MAP_MEM_CTL__CURRENT_SQN_MASK  0xffe00000
#define TRIO_MAP_MEM_CTL__CURRENT_SQN_FIELD 21,31


/*
 * Map Memory Region Read-Queue Assignment.
 * Mapping of read-queue FIFOs to links. For optimal load balancing across
 * links (to minimize burstiness), the FIFOs should be allocated to the
 * active links in an interleaved pattern. For example, if 4 links are
 * active, link-0 should be assigned FIFO0 and FIFO4, link-1 should be
 * assigned FIFO1 and FIFO5 etc. This is not required for fairness but will
 * maintain more even service across the links.
 */
#define TRIO_MAP_MEM_RDQ_ASSIGN 0x2490
#define TRIO_MAP_MEM_RDQ_ASSIGN__LENGTH 0x0001

#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO0_SEL_SHIFT 0
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO0_SEL_WIDTH 3
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO0_SEL_RESET_VAL 0
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO0_SEL_RMASK 0x7
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO0_SEL_MASK  0x7
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO0_SEL_FIELD 0,2

#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO1_SEL_SHIFT 3
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO1_SEL_WIDTH 3
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO1_SEL_RESET_VAL 1
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO1_SEL_RMASK 0x7
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO1_SEL_MASK  0x38
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO1_SEL_FIELD 3,5

#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO2_SEL_SHIFT 6
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO2_SEL_WIDTH 3
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO2_SEL_RESET_VAL 2
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO2_SEL_RMASK 0x7
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO2_SEL_MASK  0x1c0
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO2_SEL_FIELD 6,8

#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO3_SEL_SHIFT 9
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO3_SEL_WIDTH 3
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO3_SEL_RESET_VAL 3
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO3_SEL_RMASK 0x7
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO3_SEL_MASK  0xe00
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO3_SEL_FIELD 9,11

#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO4_SEL_SHIFT 12
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO4_SEL_WIDTH 3
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO4_SEL_RESET_VAL 4
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO4_SEL_RMASK 0x7
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO4_SEL_MASK  0x7000
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO4_SEL_FIELD 12,14

#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO5_SEL_SHIFT 15
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO5_SEL_WIDTH 3
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO5_SEL_RESET_VAL 5
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO5_SEL_RMASK 0x7
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO5_SEL_MASK  0x38000
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO5_SEL_FIELD 15,17

#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO6_SEL_SHIFT 18
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO6_SEL_WIDTH 3
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO6_SEL_RESET_VAL 6
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO6_SEL_RMASK 0x7
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO6_SEL_MASK  0x1c0000
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO6_SEL_FIELD 18,20

#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO7_SEL_SHIFT 21
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO7_SEL_WIDTH 3
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO7_SEL_RESET_VAL 7
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO7_SEL_RMASK 0x7
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO7_SEL_MASK  0xe00000
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO7_SEL_FIELD 21,23

#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO_DISABLE_SHIFT 32
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO_DISABLE_WIDTH 8
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO_DISABLE_RESET_VAL 0
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO_DISABLE_RMASK 0xff
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO_DISABLE_MASK  _64bit(0xff00000000)
#define TRIO_MAP_MEM_RDQ_ASSIGN__FIFO_DISABLE_FIELD 32,39


/*
 * Message Queue Setup.
 * Provides configuration of the message queue which is used to capture
 * incoming messages and writes.
 */
#define TRIO_MSG_QUEUE_SETUP 0x2498
#define TRIO_MSG_QUEUE_SETUP__LENGTH 0x0001

#define TRIO_MSG_QUEUE_SETUP__ENA_SHIFT 0
#define TRIO_MSG_QUEUE_SETUP__ENA_WIDTH 1
#define TRIO_MSG_QUEUE_SETUP__ENA_RESET_VAL 0
#define TRIO_MSG_QUEUE_SETUP__ENA_RMASK 0x1
#define TRIO_MSG_QUEUE_SETUP__ENA_MASK  0x1
#define TRIO_MSG_QUEUE_SETUP__ENA_FIELD 0,0

#define TRIO_MSG_QUEUE_SETUP__RING_SIZE_SHIFT 1
#define TRIO_MSG_QUEUE_SETUP__RING_SIZE_WIDTH 4
#define TRIO_MSG_QUEUE_SETUP__RING_SIZE_RESET_VAL 0
#define TRIO_MSG_QUEUE_SETUP__RING_SIZE_RMASK 0xf
#define TRIO_MSG_QUEUE_SETUP__RING_SIZE_MASK  0x1e
#define TRIO_MSG_QUEUE_SETUP__RING_SIZE_FIELD 1,4

#define TRIO_MSG_QUEUE_SETUP__VA_SHIFT 8
#define TRIO_MSG_QUEUE_SETUP__VA_WIDTH 37
#define TRIO_MSG_QUEUE_SETUP__VA_RESET_VAL 0
#define TRIO_MSG_QUEUE_SETUP__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MSG_QUEUE_SETUP__VA_MASK  _64bit(0x1fffffffff00)
#define TRIO_MSG_QUEUE_SETUP__VA_FIELD 8,44

#define TRIO_MSG_QUEUE_SETUP__STREAM_ID_SHIFT 48
#define TRIO_MSG_QUEUE_SETUP__STREAM_ID_WIDTH 16
#define TRIO_MSG_QUEUE_SETUP__STREAM_ID_RESET_VAL 0
#define TRIO_MSG_QUEUE_SETUP__STREAM_ID_RMASK 0xffff
#define TRIO_MSG_QUEUE_SETUP__STREAM_ID_MASK  _64bit(0xffff000000000000)
#define TRIO_MSG_QUEUE_SETUP__STREAM_ID_FIELD 48,63


/*
 * Message Queue Write Pointer.
 * Incremented by hardware whenever a new message word is written into the
 * queue. This register is not masked based on size. Software must mask the
 * value based on the MSG_QUEUE_SETUP.RING_SIZE.
 */
#define TRIO_MSG_QUEUE_WRITE_PTR 0x24a0
#define TRIO_MSG_QUEUE_WRITE_PTR__LENGTH 0x0001

#define TRIO_MSG_QUEUE_WRITE_PTR__VAL_SHIFT 8
#define TRIO_MSG_QUEUE_WRITE_PTR__VAL_WIDTH 19
#define TRIO_MSG_QUEUE_WRITE_PTR__VAL_RESET_VAL 0
#define TRIO_MSG_QUEUE_WRITE_PTR__VAL_RMASK 0x7ffff
#define TRIO_MSG_QUEUE_WRITE_PTR__VAL_MASK  0x7ffff00
#define TRIO_MSG_QUEUE_WRITE_PTR__VAL_FIELD 8,26


/*
 * Message Queue Read Pointer.
 * Incremented by software whenever a message word is read from the queue.
 */
#define TRIO_MSG_QUEUE_READ_PTR 0x24a8
#define TRIO_MSG_QUEUE_READ_PTR__LENGTH 0x0001

#define TRIO_MSG_QUEUE_READ_PTR__VAL_SHIFT 8
#define TRIO_MSG_QUEUE_READ_PTR__VAL_WIDTH 19
#define TRIO_MSG_QUEUE_READ_PTR__VAL_RESET_VAL 0
#define TRIO_MSG_QUEUE_READ_PTR__VAL_RMASK 0x7ffff
#define TRIO_MSG_QUEUE_READ_PTR__VAL_MASK  0x7ffff00
#define TRIO_MSG_QUEUE_READ_PTR__VAL_FIELD 8,26


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP__FIRST_WORD 0x3000
#define TRIO_MAP_MEM_SETUP__LAST_WORD 0x33e0
#define TRIO_MAP_MEM_SETUP__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_1__FIRST_WORD 0x3020
#define TRIO_MAP_MEM_SETUP_1__LAST_WORD 0x3400
#define TRIO_MAP_MEM_SETUP_1__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_1__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_1__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_1__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_1__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_1__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_1__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_1__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_1__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_1__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_1__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_1__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_1__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_1__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_1__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_1__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_1__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_1__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_1__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_1__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_1__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_1__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_1__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_1__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_1__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_1__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_1__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_1__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_1__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_1__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_1__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_1__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_1__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_1__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_1__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_1__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_1__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_1__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_1__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_1__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_1__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_2__FIRST_WORD 0x3040
#define TRIO_MAP_MEM_SETUP_2__LAST_WORD 0x3420
#define TRIO_MAP_MEM_SETUP_2__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_2__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_2__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_2__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_2__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_2__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_2__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_2__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_2__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_2__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_2__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_2__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_2__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_2__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_2__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_2__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_2__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_2__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_2__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_2__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_2__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_2__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_2__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_2__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_2__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_2__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_2__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_2__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_2__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_2__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_2__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_2__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_2__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_2__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_2__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_2__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_2__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_2__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_2__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_2__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_2__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_3__FIRST_WORD 0x3060
#define TRIO_MAP_MEM_SETUP_3__LAST_WORD 0x3440
#define TRIO_MAP_MEM_SETUP_3__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_3__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_3__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_3__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_3__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_3__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_3__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_3__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_3__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_3__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_3__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_3__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_3__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_3__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_3__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_3__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_3__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_3__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_3__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_3__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_3__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_3__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_3__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_3__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_3__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_3__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_3__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_3__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_3__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_3__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_3__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_3__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_3__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_3__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_3__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_3__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_3__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_3__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_3__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_3__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_3__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_4__FIRST_WORD 0x3080
#define TRIO_MAP_MEM_SETUP_4__LAST_WORD 0x3460
#define TRIO_MAP_MEM_SETUP_4__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_4__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_4__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_4__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_4__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_4__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_4__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_4__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_4__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_4__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_4__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_4__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_4__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_4__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_4__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_4__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_4__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_4__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_4__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_4__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_4__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_4__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_4__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_4__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_4__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_4__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_4__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_4__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_4__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_4__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_4__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_4__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_4__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_4__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_4__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_4__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_4__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_4__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_4__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_4__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_4__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_5__FIRST_WORD 0x30a0
#define TRIO_MAP_MEM_SETUP_5__LAST_WORD 0x3480
#define TRIO_MAP_MEM_SETUP_5__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_5__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_5__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_5__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_5__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_5__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_5__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_5__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_5__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_5__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_5__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_5__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_5__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_5__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_5__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_5__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_5__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_5__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_5__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_5__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_5__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_5__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_5__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_5__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_5__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_5__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_5__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_5__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_5__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_5__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_5__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_5__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_5__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_5__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_5__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_5__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_5__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_5__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_5__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_5__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_5__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_6__FIRST_WORD 0x30c0
#define TRIO_MAP_MEM_SETUP_6__LAST_WORD 0x34a0
#define TRIO_MAP_MEM_SETUP_6__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_6__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_6__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_6__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_6__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_6__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_6__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_6__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_6__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_6__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_6__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_6__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_6__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_6__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_6__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_6__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_6__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_6__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_6__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_6__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_6__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_6__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_6__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_6__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_6__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_6__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_6__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_6__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_6__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_6__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_6__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_6__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_6__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_6__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_6__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_6__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_6__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_6__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_6__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_6__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_6__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_7__FIRST_WORD 0x30e0
#define TRIO_MAP_MEM_SETUP_7__LAST_WORD 0x34c0
#define TRIO_MAP_MEM_SETUP_7__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_7__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_7__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_7__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_7__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_7__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_7__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_7__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_7__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_7__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_7__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_7__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_7__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_7__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_7__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_7__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_7__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_7__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_7__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_7__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_7__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_7__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_7__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_7__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_7__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_7__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_7__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_7__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_7__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_7__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_7__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_7__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_7__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_7__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_7__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_7__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_7__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_7__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_7__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_7__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_7__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_8__FIRST_WORD 0x3100
#define TRIO_MAP_MEM_SETUP_8__LAST_WORD 0x34e0
#define TRIO_MAP_MEM_SETUP_8__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_8__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_8__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_8__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_8__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_8__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_8__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_8__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_8__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_8__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_8__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_8__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_8__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_8__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_8__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_8__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_8__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_8__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_8__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_8__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_8__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_8__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_8__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_8__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_8__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_8__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_8__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_8__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_8__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_8__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_8__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_8__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_8__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_8__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_8__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_8__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_8__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_8__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_8__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_8__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_8__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_9__FIRST_WORD 0x3120
#define TRIO_MAP_MEM_SETUP_9__LAST_WORD 0x3500
#define TRIO_MAP_MEM_SETUP_9__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_9__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_9__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_9__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_9__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_9__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_9__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_9__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_9__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_9__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_9__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_9__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_9__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_9__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_9__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_9__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_9__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_9__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_9__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_9__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_9__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_9__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_9__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_9__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_9__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_9__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_9__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_9__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_9__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_9__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_9__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_9__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_9__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_9__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_9__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_9__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_9__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_9__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_9__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_9__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_9__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_10__FIRST_WORD 0x3140
#define TRIO_MAP_MEM_SETUP_10__LAST_WORD 0x3520
#define TRIO_MAP_MEM_SETUP_10__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_10__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_10__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_10__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_10__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_10__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_10__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_10__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_10__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_10__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_10__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_10__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_10__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_10__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_10__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_10__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_10__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_10__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_10__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_10__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_10__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_10__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_10__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_10__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_10__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_10__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_10__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_10__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_10__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_10__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_10__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_10__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_10__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_10__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_10__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_10__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_10__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_10__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_10__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_10__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_10__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_11__FIRST_WORD 0x3160
#define TRIO_MAP_MEM_SETUP_11__LAST_WORD 0x3540
#define TRIO_MAP_MEM_SETUP_11__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_11__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_11__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_11__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_11__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_11__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_11__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_11__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_11__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_11__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_11__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_11__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_11__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_11__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_11__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_11__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_11__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_11__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_11__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_11__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_11__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_11__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_11__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_11__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_11__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_11__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_11__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_11__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_11__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_11__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_11__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_11__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_11__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_11__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_11__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_11__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_11__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_11__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_11__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_11__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_11__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_12__FIRST_WORD 0x3180
#define TRIO_MAP_MEM_SETUP_12__LAST_WORD 0x3560
#define TRIO_MAP_MEM_SETUP_12__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_12__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_12__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_12__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_12__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_12__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_12__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_12__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_12__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_12__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_12__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_12__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_12__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_12__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_12__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_12__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_12__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_12__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_12__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_12__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_12__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_12__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_12__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_12__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_12__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_12__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_12__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_12__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_12__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_12__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_12__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_12__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_12__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_12__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_12__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_12__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_12__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_12__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_12__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_12__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_12__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_13__FIRST_WORD 0x31a0
#define TRIO_MAP_MEM_SETUP_13__LAST_WORD 0x3580
#define TRIO_MAP_MEM_SETUP_13__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_13__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_13__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_13__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_13__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_13__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_13__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_13__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_13__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_13__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_13__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_13__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_13__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_13__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_13__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_13__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_13__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_13__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_13__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_13__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_13__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_13__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_13__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_13__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_13__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_13__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_13__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_13__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_13__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_13__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_13__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_13__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_13__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_13__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_13__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_13__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_13__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_13__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_13__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_13__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_13__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_14__FIRST_WORD 0x31c0
#define TRIO_MAP_MEM_SETUP_14__LAST_WORD 0x35a0
#define TRIO_MAP_MEM_SETUP_14__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_14__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_14__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_14__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_14__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_14__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_14__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_14__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_14__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_14__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_14__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_14__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_14__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_14__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_14__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_14__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_14__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_14__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_14__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_14__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_14__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_14__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_14__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_14__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_14__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_14__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_14__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_14__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_14__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_14__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_14__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_14__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_14__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_14__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_14__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_14__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_14__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_14__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_14__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_14__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_14__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_15__FIRST_WORD 0x31e0
#define TRIO_MAP_MEM_SETUP_15__LAST_WORD 0x35c0
#define TRIO_MAP_MEM_SETUP_15__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_15__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_15__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_15__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_15__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_15__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_15__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_15__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_15__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_15__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_15__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_15__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_15__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_15__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_15__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_15__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_15__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_15__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_15__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_15__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_15__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_15__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_15__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_15__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_15__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_15__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_15__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_15__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_15__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_15__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_15__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_15__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_15__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_15__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_15__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_15__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_15__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_15__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_15__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_15__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_15__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_16__FIRST_WORD 0x3200
#define TRIO_MAP_MEM_SETUP_16__LAST_WORD 0x35e0
#define TRIO_MAP_MEM_SETUP_16__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_16__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_16__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_16__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_16__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_16__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_16__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_16__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_16__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_16__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_16__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_16__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_16__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_16__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_16__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_16__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_16__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_16__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_16__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_16__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_16__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_16__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_16__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_16__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_16__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_16__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_16__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_16__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_16__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_16__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_16__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_16__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_16__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_16__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_16__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_16__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_16__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_16__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_16__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_16__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_16__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_17__FIRST_WORD 0x3220
#define TRIO_MAP_MEM_SETUP_17__LAST_WORD 0x3600
#define TRIO_MAP_MEM_SETUP_17__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_17__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_17__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_17__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_17__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_17__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_17__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_17__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_17__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_17__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_17__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_17__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_17__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_17__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_17__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_17__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_17__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_17__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_17__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_17__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_17__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_17__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_17__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_17__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_17__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_17__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_17__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_17__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_17__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_17__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_17__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_17__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_17__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_17__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_17__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_17__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_17__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_17__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_17__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_17__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_17__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_18__FIRST_WORD 0x3240
#define TRIO_MAP_MEM_SETUP_18__LAST_WORD 0x3620
#define TRIO_MAP_MEM_SETUP_18__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_18__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_18__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_18__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_18__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_18__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_18__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_18__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_18__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_18__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_18__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_18__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_18__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_18__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_18__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_18__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_18__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_18__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_18__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_18__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_18__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_18__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_18__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_18__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_18__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_18__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_18__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_18__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_18__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_18__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_18__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_18__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_18__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_18__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_18__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_18__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_18__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_18__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_18__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_18__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_18__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_19__FIRST_WORD 0x3260
#define TRIO_MAP_MEM_SETUP_19__LAST_WORD 0x3640
#define TRIO_MAP_MEM_SETUP_19__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_19__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_19__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_19__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_19__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_19__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_19__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_19__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_19__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_19__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_19__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_19__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_19__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_19__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_19__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_19__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_19__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_19__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_19__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_19__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_19__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_19__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_19__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_19__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_19__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_19__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_19__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_19__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_19__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_19__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_19__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_19__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_19__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_19__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_19__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_19__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_19__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_19__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_19__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_19__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_19__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_20__FIRST_WORD 0x3280
#define TRIO_MAP_MEM_SETUP_20__LAST_WORD 0x3660
#define TRIO_MAP_MEM_SETUP_20__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_20__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_20__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_20__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_20__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_20__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_20__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_20__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_20__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_20__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_20__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_20__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_20__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_20__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_20__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_20__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_20__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_20__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_20__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_20__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_20__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_20__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_20__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_20__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_20__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_20__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_20__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_20__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_20__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_20__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_20__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_20__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_20__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_20__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_20__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_20__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_20__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_20__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_20__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_20__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_20__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_21__FIRST_WORD 0x32a0
#define TRIO_MAP_MEM_SETUP_21__LAST_WORD 0x3680
#define TRIO_MAP_MEM_SETUP_21__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_21__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_21__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_21__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_21__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_21__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_21__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_21__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_21__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_21__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_21__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_21__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_21__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_21__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_21__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_21__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_21__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_21__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_21__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_21__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_21__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_21__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_21__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_21__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_21__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_21__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_21__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_21__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_21__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_21__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_21__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_21__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_21__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_21__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_21__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_21__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_21__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_21__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_21__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_21__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_21__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_22__FIRST_WORD 0x32c0
#define TRIO_MAP_MEM_SETUP_22__LAST_WORD 0x36a0
#define TRIO_MAP_MEM_SETUP_22__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_22__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_22__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_22__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_22__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_22__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_22__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_22__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_22__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_22__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_22__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_22__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_22__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_22__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_22__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_22__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_22__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_22__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_22__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_22__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_22__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_22__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_22__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_22__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_22__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_22__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_22__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_22__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_22__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_22__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_22__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_22__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_22__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_22__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_22__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_22__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_22__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_22__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_22__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_22__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_22__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_23__FIRST_WORD 0x32e0
#define TRIO_MAP_MEM_SETUP_23__LAST_WORD 0x36c0
#define TRIO_MAP_MEM_SETUP_23__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_23__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_23__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_23__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_23__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_23__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_23__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_23__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_23__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_23__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_23__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_23__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_23__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_23__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_23__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_23__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_23__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_23__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_23__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_23__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_23__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_23__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_23__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_23__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_23__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_23__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_23__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_23__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_23__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_23__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_23__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_23__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_23__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_23__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_23__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_23__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_23__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_23__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_23__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_23__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_23__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_24__FIRST_WORD 0x3300
#define TRIO_MAP_MEM_SETUP_24__LAST_WORD 0x36e0
#define TRIO_MAP_MEM_SETUP_24__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_24__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_24__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_24__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_24__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_24__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_24__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_24__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_24__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_24__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_24__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_24__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_24__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_24__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_24__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_24__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_24__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_24__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_24__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_24__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_24__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_24__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_24__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_24__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_24__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_24__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_24__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_24__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_24__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_24__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_24__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_24__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_24__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_24__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_24__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_24__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_24__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_24__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_24__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_24__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_24__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_25__FIRST_WORD 0x3320
#define TRIO_MAP_MEM_SETUP_25__LAST_WORD 0x3700
#define TRIO_MAP_MEM_SETUP_25__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_25__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_25__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_25__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_25__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_25__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_25__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_25__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_25__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_25__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_25__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_25__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_25__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_25__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_25__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_25__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_25__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_25__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_25__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_25__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_25__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_25__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_25__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_25__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_25__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_25__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_25__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_25__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_25__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_25__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_25__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_25__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_25__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_25__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_25__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_25__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_25__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_25__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_25__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_25__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_25__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_26__FIRST_WORD 0x3340
#define TRIO_MAP_MEM_SETUP_26__LAST_WORD 0x3720
#define TRIO_MAP_MEM_SETUP_26__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_26__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_26__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_26__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_26__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_26__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_26__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_26__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_26__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_26__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_26__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_26__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_26__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_26__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_26__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_26__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_26__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_26__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_26__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_26__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_26__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_26__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_26__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_26__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_26__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_26__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_26__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_26__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_26__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_26__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_26__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_26__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_26__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_26__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_26__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_26__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_26__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_26__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_26__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_26__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_26__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_27__FIRST_WORD 0x3360
#define TRIO_MAP_MEM_SETUP_27__LAST_WORD 0x3740
#define TRIO_MAP_MEM_SETUP_27__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_27__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_27__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_27__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_27__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_27__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_27__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_27__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_27__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_27__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_27__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_27__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_27__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_27__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_27__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_27__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_27__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_27__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_27__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_27__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_27__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_27__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_27__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_27__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_27__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_27__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_27__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_27__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_27__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_27__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_27__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_27__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_27__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_27__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_27__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_27__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_27__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_27__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_27__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_27__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_27__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_28__FIRST_WORD 0x3380
#define TRIO_MAP_MEM_SETUP_28__LAST_WORD 0x3760
#define TRIO_MAP_MEM_SETUP_28__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_28__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_28__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_28__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_28__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_28__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_28__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_28__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_28__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_28__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_28__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_28__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_28__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_28__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_28__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_28__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_28__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_28__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_28__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_28__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_28__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_28__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_28__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_28__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_28__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_28__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_28__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_28__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_28__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_28__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_28__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_28__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_28__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_28__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_28__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_28__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_28__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_28__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_28__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_28__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_28__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_29__FIRST_WORD 0x33a0
#define TRIO_MAP_MEM_SETUP_29__LAST_WORD 0x3780
#define TRIO_MAP_MEM_SETUP_29__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_29__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_29__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_29__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_29__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_29__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_29__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_29__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_29__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_29__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_29__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_29__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_29__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_29__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_29__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_29__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_29__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_29__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_29__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_29__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_29__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_29__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_29__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_29__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_29__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_29__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_29__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_29__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_29__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_29__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_29__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_29__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_29__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_29__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_29__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_29__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_29__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_29__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_29__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_29__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_29__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_30__FIRST_WORD 0x33c0
#define TRIO_MAP_MEM_SETUP_30__LAST_WORD 0x37a0
#define TRIO_MAP_MEM_SETUP_30__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_30__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_30__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_30__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_30__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_30__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_30__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_30__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_30__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_30__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_30__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_30__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_30__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_30__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_30__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_30__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_30__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_30__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_30__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_30__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_30__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_30__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_30__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_30__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_30__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_30__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_30__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_30__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_30__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_30__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_30__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_30__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_30__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_30__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_30__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_30__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_30__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_30__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_30__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_30__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_30__MSG_Q_FIELD 63,63


/*
 * Map Memory Region Setup.
 * Configuration of the associated memory region.  There is one set of
 * SETUP/BASE/LIM registers for each of the map regions with each register
 * set consuming 32-bytes of register space (the 4th location in each block
 * of 4 registers is unused).
 */
#define TRIO_MAP_MEM_SETUP_31__FIRST_WORD 0x33e0
#define TRIO_MAP_MEM_SETUP_31__LAST_WORD 0x37c0
#define TRIO_MAP_MEM_SETUP_31__LENGTH 0x0400
#define TRIO_MAP_MEM_SETUP_31__STRIDE 0x0020

#define TRIO_MAP_MEM_SETUP_31__MAC_ENA_SHIFT 0
#define TRIO_MAP_MEM_SETUP_31__MAC_ENA_WIDTH 8
#define TRIO_MAP_MEM_SETUP_31__MAC_ENA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_31__MAC_ENA_RMASK 0xff
#define TRIO_MAP_MEM_SETUP_31__MAC_ENA_MASK  0xff
#define TRIO_MAP_MEM_SETUP_31__MAC_ENA_FIELD 0,7

#define TRIO_MAP_MEM_SETUP_31__ORDER_MODE_SHIFT 8
#define TRIO_MAP_MEM_SETUP_31__ORDER_MODE_WIDTH 2
#define TRIO_MAP_MEM_SETUP_31__ORDER_MODE_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_31__ORDER_MODE_RMASK 0x3
#define TRIO_MAP_MEM_SETUP_31__ORDER_MODE_MASK  0x300
#define TRIO_MAP_MEM_SETUP_31__ORDER_MODE_FIELD 8,9
#define TRIO_MAP_MEM_SETUP_31__ORDER_MODE_VAL_UNORDERED 0x0
#define TRIO_MAP_MEM_SETUP_31__ORDER_MODE_VAL_STRICT 0x1
#define TRIO_MAP_MEM_SETUP_31__ORDER_MODE_VAL_REL_ORD 0x2

#define TRIO_MAP_MEM_SETUP_31__VA_SHIFT 12
#define TRIO_MAP_MEM_SETUP_31__VA_WIDTH 37
#define TRIO_MAP_MEM_SETUP_31__VA_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_31__VA_RMASK _64bit(0x1fffffffff)
#define TRIO_MAP_MEM_SETUP_31__VA_MASK  _64bit(0x1fffffffff000)
#define TRIO_MAP_MEM_SETUP_31__VA_FIELD 12,48

#define TRIO_MAP_MEM_SETUP_31__CACHE_PROF_OVD_SHIFT 58
#define TRIO_MAP_MEM_SETUP_31__CACHE_PROF_OVD_WIDTH 1
#define TRIO_MAP_MEM_SETUP_31__CACHE_PROF_OVD_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_31__CACHE_PROF_OVD_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_31__CACHE_PROF_OVD_MASK  _64bit(0x400000000000000)
#define TRIO_MAP_MEM_SETUP_31__CACHE_PROF_OVD_FIELD 58,58

#define TRIO_MAP_MEM_SETUP_31__CACHE_PROF_SHIFT 59
#define TRIO_MAP_MEM_SETUP_31__CACHE_PROF_WIDTH 4
#define TRIO_MAP_MEM_SETUP_31__CACHE_PROF_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_31__CACHE_PROF_RMASK 0xf
#define TRIO_MAP_MEM_SETUP_31__CACHE_PROF_MASK  _64bit(0x7800000000000000)
#define TRIO_MAP_MEM_SETUP_31__CACHE_PROF_FIELD 59,62

#define TRIO_MAP_MEM_SETUP_31__MSG_Q_SHIFT 63
#define TRIO_MAP_MEM_SETUP_31__MSG_Q_WIDTH 1
#define TRIO_MAP_MEM_SETUP_31__MSG_Q_RESET_VAL 0
#define TRIO_MAP_MEM_SETUP_31__MSG_Q_RMASK 0x1
#define TRIO_MAP_MEM_SETUP_31__MSG_Q_MASK  _64bit(0x8000000000000000)
#define TRIO_MAP_MEM_SETUP_31__MSG_Q_FIELD 63,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE__FIRST_WORD 0x3008
#define TRIO_MAP_MEM_BASE__LAST_WORD 0x33e8
#define TRIO_MAP_MEM_BASE__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_1__FIRST_WORD 0x3028
#define TRIO_MAP_MEM_BASE_1__LAST_WORD 0x3408
#define TRIO_MAP_MEM_BASE_1__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_1__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_1__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_1__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_1__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_1__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_1__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_1__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_1__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_1__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_1__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_1__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_1__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_1__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_1__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_1__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_1__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_1__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_1__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_1__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_2__FIRST_WORD 0x3048
#define TRIO_MAP_MEM_BASE_2__LAST_WORD 0x3428
#define TRIO_MAP_MEM_BASE_2__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_2__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_2__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_2__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_2__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_2__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_2__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_2__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_2__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_2__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_2__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_2__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_2__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_2__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_2__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_2__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_2__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_2__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_2__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_2__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_3__FIRST_WORD 0x3068
#define TRIO_MAP_MEM_BASE_3__LAST_WORD 0x3448
#define TRIO_MAP_MEM_BASE_3__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_3__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_3__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_3__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_3__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_3__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_3__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_3__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_3__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_3__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_3__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_3__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_3__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_3__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_3__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_3__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_3__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_3__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_3__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_3__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_4__FIRST_WORD 0x3088
#define TRIO_MAP_MEM_BASE_4__LAST_WORD 0x3468
#define TRIO_MAP_MEM_BASE_4__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_4__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_4__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_4__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_4__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_4__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_4__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_4__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_4__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_4__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_4__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_4__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_4__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_4__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_4__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_4__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_4__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_4__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_4__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_4__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_5__FIRST_WORD 0x30a8
#define TRIO_MAP_MEM_BASE_5__LAST_WORD 0x3488
#define TRIO_MAP_MEM_BASE_5__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_5__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_5__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_5__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_5__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_5__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_5__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_5__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_5__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_5__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_5__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_5__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_5__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_5__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_5__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_5__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_5__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_5__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_5__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_5__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_6__FIRST_WORD 0x30c8
#define TRIO_MAP_MEM_BASE_6__LAST_WORD 0x34a8
#define TRIO_MAP_MEM_BASE_6__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_6__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_6__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_6__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_6__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_6__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_6__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_6__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_6__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_6__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_6__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_6__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_6__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_6__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_6__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_6__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_6__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_6__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_6__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_6__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_7__FIRST_WORD 0x30e8
#define TRIO_MAP_MEM_BASE_7__LAST_WORD 0x34c8
#define TRIO_MAP_MEM_BASE_7__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_7__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_7__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_7__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_7__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_7__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_7__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_7__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_7__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_7__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_7__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_7__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_7__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_7__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_7__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_7__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_7__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_7__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_7__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_7__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_8__FIRST_WORD 0x3108
#define TRIO_MAP_MEM_BASE_8__LAST_WORD 0x34e8
#define TRIO_MAP_MEM_BASE_8__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_8__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_8__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_8__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_8__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_8__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_8__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_8__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_8__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_8__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_8__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_8__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_8__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_8__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_8__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_8__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_8__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_8__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_8__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_8__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_9__FIRST_WORD 0x3128
#define TRIO_MAP_MEM_BASE_9__LAST_WORD 0x3508
#define TRIO_MAP_MEM_BASE_9__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_9__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_9__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_9__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_9__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_9__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_9__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_9__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_9__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_9__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_9__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_9__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_9__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_9__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_9__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_9__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_9__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_9__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_9__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_9__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_10__FIRST_WORD 0x3148
#define TRIO_MAP_MEM_BASE_10__LAST_WORD 0x3528
#define TRIO_MAP_MEM_BASE_10__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_10__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_10__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_10__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_10__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_10__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_10__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_10__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_10__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_10__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_10__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_10__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_10__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_10__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_10__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_10__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_10__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_10__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_10__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_10__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_11__FIRST_WORD 0x3168
#define TRIO_MAP_MEM_BASE_11__LAST_WORD 0x3548
#define TRIO_MAP_MEM_BASE_11__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_11__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_11__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_11__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_11__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_11__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_11__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_11__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_11__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_11__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_11__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_11__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_11__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_11__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_11__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_11__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_11__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_11__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_11__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_11__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_12__FIRST_WORD 0x3188
#define TRIO_MAP_MEM_BASE_12__LAST_WORD 0x3568
#define TRIO_MAP_MEM_BASE_12__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_12__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_12__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_12__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_12__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_12__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_12__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_12__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_12__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_12__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_12__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_12__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_12__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_12__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_12__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_12__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_12__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_12__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_12__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_12__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_13__FIRST_WORD 0x31a8
#define TRIO_MAP_MEM_BASE_13__LAST_WORD 0x3588
#define TRIO_MAP_MEM_BASE_13__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_13__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_13__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_13__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_13__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_13__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_13__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_13__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_13__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_13__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_13__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_13__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_13__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_13__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_13__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_13__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_13__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_13__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_13__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_13__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_14__FIRST_WORD 0x31c8
#define TRIO_MAP_MEM_BASE_14__LAST_WORD 0x35a8
#define TRIO_MAP_MEM_BASE_14__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_14__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_14__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_14__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_14__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_14__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_14__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_14__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_14__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_14__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_14__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_14__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_14__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_14__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_14__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_14__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_14__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_14__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_14__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_14__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_15__FIRST_WORD 0x31e8
#define TRIO_MAP_MEM_BASE_15__LAST_WORD 0x35c8
#define TRIO_MAP_MEM_BASE_15__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_15__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_15__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_15__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_15__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_15__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_15__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_15__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_15__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_15__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_15__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_15__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_15__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_15__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_15__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_15__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_15__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_15__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_15__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_15__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_16__FIRST_WORD 0x3208
#define TRIO_MAP_MEM_BASE_16__LAST_WORD 0x35e8
#define TRIO_MAP_MEM_BASE_16__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_16__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_16__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_16__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_16__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_16__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_16__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_16__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_16__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_16__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_16__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_16__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_16__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_16__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_16__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_16__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_16__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_16__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_16__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_16__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_17__FIRST_WORD 0x3228
#define TRIO_MAP_MEM_BASE_17__LAST_WORD 0x3608
#define TRIO_MAP_MEM_BASE_17__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_17__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_17__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_17__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_17__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_17__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_17__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_17__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_17__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_17__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_17__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_17__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_17__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_17__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_17__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_17__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_17__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_17__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_17__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_17__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_18__FIRST_WORD 0x3248
#define TRIO_MAP_MEM_BASE_18__LAST_WORD 0x3628
#define TRIO_MAP_MEM_BASE_18__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_18__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_18__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_18__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_18__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_18__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_18__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_18__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_18__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_18__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_18__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_18__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_18__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_18__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_18__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_18__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_18__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_18__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_18__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_18__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_19__FIRST_WORD 0x3268
#define TRIO_MAP_MEM_BASE_19__LAST_WORD 0x3648
#define TRIO_MAP_MEM_BASE_19__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_19__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_19__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_19__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_19__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_19__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_19__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_19__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_19__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_19__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_19__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_19__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_19__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_19__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_19__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_19__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_19__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_19__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_19__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_19__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_20__FIRST_WORD 0x3288
#define TRIO_MAP_MEM_BASE_20__LAST_WORD 0x3668
#define TRIO_MAP_MEM_BASE_20__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_20__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_20__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_20__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_20__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_20__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_20__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_20__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_20__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_20__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_20__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_20__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_20__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_20__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_20__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_20__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_20__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_20__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_20__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_20__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_21__FIRST_WORD 0x32a8
#define TRIO_MAP_MEM_BASE_21__LAST_WORD 0x3688
#define TRIO_MAP_MEM_BASE_21__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_21__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_21__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_21__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_21__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_21__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_21__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_21__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_21__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_21__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_21__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_21__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_21__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_21__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_21__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_21__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_21__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_21__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_21__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_21__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_22__FIRST_WORD 0x32c8
#define TRIO_MAP_MEM_BASE_22__LAST_WORD 0x36a8
#define TRIO_MAP_MEM_BASE_22__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_22__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_22__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_22__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_22__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_22__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_22__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_22__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_22__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_22__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_22__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_22__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_22__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_22__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_22__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_22__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_22__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_22__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_22__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_22__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_23__FIRST_WORD 0x32e8
#define TRIO_MAP_MEM_BASE_23__LAST_WORD 0x36c8
#define TRIO_MAP_MEM_BASE_23__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_23__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_23__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_23__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_23__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_23__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_23__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_23__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_23__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_23__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_23__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_23__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_23__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_23__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_23__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_23__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_23__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_23__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_23__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_23__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_24__FIRST_WORD 0x3308
#define TRIO_MAP_MEM_BASE_24__LAST_WORD 0x36e8
#define TRIO_MAP_MEM_BASE_24__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_24__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_24__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_24__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_24__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_24__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_24__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_24__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_24__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_24__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_24__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_24__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_24__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_24__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_24__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_24__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_24__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_24__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_24__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_24__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_25__FIRST_WORD 0x3328
#define TRIO_MAP_MEM_BASE_25__LAST_WORD 0x3708
#define TRIO_MAP_MEM_BASE_25__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_25__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_25__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_25__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_25__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_25__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_25__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_25__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_25__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_25__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_25__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_25__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_25__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_25__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_25__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_25__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_25__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_25__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_25__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_25__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_26__FIRST_WORD 0x3348
#define TRIO_MAP_MEM_BASE_26__LAST_WORD 0x3728
#define TRIO_MAP_MEM_BASE_26__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_26__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_26__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_26__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_26__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_26__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_26__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_26__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_26__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_26__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_26__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_26__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_26__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_26__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_26__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_26__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_26__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_26__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_26__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_26__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_27__FIRST_WORD 0x3368
#define TRIO_MAP_MEM_BASE_27__LAST_WORD 0x3748
#define TRIO_MAP_MEM_BASE_27__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_27__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_27__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_27__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_27__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_27__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_27__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_27__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_27__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_27__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_27__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_27__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_27__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_27__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_27__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_27__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_27__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_27__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_27__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_27__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_28__FIRST_WORD 0x3388
#define TRIO_MAP_MEM_BASE_28__LAST_WORD 0x3768
#define TRIO_MAP_MEM_BASE_28__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_28__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_28__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_28__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_28__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_28__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_28__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_28__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_28__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_28__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_28__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_28__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_28__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_28__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_28__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_28__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_28__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_28__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_28__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_28__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_29__FIRST_WORD 0x33a8
#define TRIO_MAP_MEM_BASE_29__LAST_WORD 0x3788
#define TRIO_MAP_MEM_BASE_29__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_29__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_29__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_29__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_29__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_29__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_29__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_29__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_29__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_29__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_29__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_29__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_29__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_29__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_29__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_29__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_29__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_29__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_29__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_29__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_30__FIRST_WORD 0x33c8
#define TRIO_MAP_MEM_BASE_30__LAST_WORD 0x37a8
#define TRIO_MAP_MEM_BASE_30__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_30__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_30__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_30__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_30__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_30__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_30__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_30__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_30__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_30__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_30__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_30__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_30__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_30__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_30__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_30__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_30__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_30__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_30__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_30__ADDR_FIELD 12,63


/*
 * Map Memory Base Address.
 * Base address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_BASE_31__FIRST_WORD 0x33e8
#define TRIO_MAP_MEM_BASE_31__LAST_WORD 0x37c8
#define TRIO_MAP_MEM_BASE_31__LENGTH 0x0400
#define TRIO_MAP_MEM_BASE_31__STRIDE 0x0020

#define TRIO_MAP_MEM_BASE_31__SLICE_STRIDE_SHIFT 0
#define TRIO_MAP_MEM_BASE_31__SLICE_STRIDE_WIDTH 5
#define TRIO_MAP_MEM_BASE_31__SLICE_STRIDE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_31__SLICE_STRIDE_RMASK 0x1f
#define TRIO_MAP_MEM_BASE_31__SLICE_STRIDE_MASK  0x1f
#define TRIO_MAP_MEM_BASE_31__SLICE_STRIDE_FIELD 0,4

#define TRIO_MAP_MEM_BASE_31__SLICE_SIZE_SHIFT 5
#define TRIO_MAP_MEM_BASE_31__SLICE_SIZE_WIDTH 4
#define TRIO_MAP_MEM_BASE_31__SLICE_SIZE_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_31__SLICE_SIZE_RMASK 0xf
#define TRIO_MAP_MEM_BASE_31__SLICE_SIZE_MASK  0x1e0
#define TRIO_MAP_MEM_BASE_31__SLICE_SIZE_FIELD 5,8

#define TRIO_MAP_MEM_BASE_31__ADDR_SHIFT 12
#define TRIO_MAP_MEM_BASE_31__ADDR_WIDTH 52
#define TRIO_MAP_MEM_BASE_31__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_BASE_31__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_BASE_31__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_BASE_31__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM__FIRST_WORD 0x3010
#define TRIO_MAP_MEM_LIM__LAST_WORD 0x33f0
#define TRIO_MAP_MEM_LIM__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_1__FIRST_WORD 0x3030
#define TRIO_MAP_MEM_LIM_1__LAST_WORD 0x3410
#define TRIO_MAP_MEM_LIM_1__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_1__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_1__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_1__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_1__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_1__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_1__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_1__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_2__FIRST_WORD 0x3050
#define TRIO_MAP_MEM_LIM_2__LAST_WORD 0x3430
#define TRIO_MAP_MEM_LIM_2__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_2__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_2__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_2__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_2__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_2__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_2__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_2__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_3__FIRST_WORD 0x3070
#define TRIO_MAP_MEM_LIM_3__LAST_WORD 0x3450
#define TRIO_MAP_MEM_LIM_3__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_3__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_3__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_3__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_3__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_3__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_3__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_3__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_4__FIRST_WORD 0x3090
#define TRIO_MAP_MEM_LIM_4__LAST_WORD 0x3470
#define TRIO_MAP_MEM_LIM_4__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_4__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_4__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_4__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_4__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_4__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_4__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_4__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_5__FIRST_WORD 0x30b0
#define TRIO_MAP_MEM_LIM_5__LAST_WORD 0x3490
#define TRIO_MAP_MEM_LIM_5__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_5__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_5__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_5__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_5__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_5__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_5__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_5__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_6__FIRST_WORD 0x30d0
#define TRIO_MAP_MEM_LIM_6__LAST_WORD 0x34b0
#define TRIO_MAP_MEM_LIM_6__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_6__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_6__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_6__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_6__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_6__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_6__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_6__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_7__FIRST_WORD 0x30f0
#define TRIO_MAP_MEM_LIM_7__LAST_WORD 0x34d0
#define TRIO_MAP_MEM_LIM_7__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_7__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_7__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_7__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_7__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_7__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_7__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_7__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_8__FIRST_WORD 0x3110
#define TRIO_MAP_MEM_LIM_8__LAST_WORD 0x34f0
#define TRIO_MAP_MEM_LIM_8__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_8__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_8__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_8__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_8__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_8__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_8__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_8__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_9__FIRST_WORD 0x3130
#define TRIO_MAP_MEM_LIM_9__LAST_WORD 0x3510
#define TRIO_MAP_MEM_LIM_9__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_9__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_9__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_9__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_9__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_9__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_9__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_9__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_10__FIRST_WORD 0x3150
#define TRIO_MAP_MEM_LIM_10__LAST_WORD 0x3530
#define TRIO_MAP_MEM_LIM_10__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_10__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_10__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_10__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_10__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_10__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_10__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_10__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_11__FIRST_WORD 0x3170
#define TRIO_MAP_MEM_LIM_11__LAST_WORD 0x3550
#define TRIO_MAP_MEM_LIM_11__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_11__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_11__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_11__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_11__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_11__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_11__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_11__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_12__FIRST_WORD 0x3190
#define TRIO_MAP_MEM_LIM_12__LAST_WORD 0x3570
#define TRIO_MAP_MEM_LIM_12__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_12__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_12__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_12__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_12__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_12__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_12__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_12__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_13__FIRST_WORD 0x31b0
#define TRIO_MAP_MEM_LIM_13__LAST_WORD 0x3590
#define TRIO_MAP_MEM_LIM_13__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_13__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_13__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_13__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_13__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_13__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_13__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_13__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_14__FIRST_WORD 0x31d0
#define TRIO_MAP_MEM_LIM_14__LAST_WORD 0x35b0
#define TRIO_MAP_MEM_LIM_14__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_14__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_14__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_14__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_14__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_14__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_14__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_14__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_15__FIRST_WORD 0x31f0
#define TRIO_MAP_MEM_LIM_15__LAST_WORD 0x35d0
#define TRIO_MAP_MEM_LIM_15__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_15__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_15__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_15__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_15__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_15__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_15__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_15__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_16__FIRST_WORD 0x3210
#define TRIO_MAP_MEM_LIM_16__LAST_WORD 0x35f0
#define TRIO_MAP_MEM_LIM_16__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_16__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_16__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_16__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_16__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_16__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_16__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_16__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_17__FIRST_WORD 0x3230
#define TRIO_MAP_MEM_LIM_17__LAST_WORD 0x3610
#define TRIO_MAP_MEM_LIM_17__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_17__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_17__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_17__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_17__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_17__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_17__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_17__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_18__FIRST_WORD 0x3250
#define TRIO_MAP_MEM_LIM_18__LAST_WORD 0x3630
#define TRIO_MAP_MEM_LIM_18__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_18__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_18__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_18__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_18__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_18__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_18__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_18__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_19__FIRST_WORD 0x3270
#define TRIO_MAP_MEM_LIM_19__LAST_WORD 0x3650
#define TRIO_MAP_MEM_LIM_19__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_19__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_19__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_19__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_19__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_19__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_19__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_19__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_20__FIRST_WORD 0x3290
#define TRIO_MAP_MEM_LIM_20__LAST_WORD 0x3670
#define TRIO_MAP_MEM_LIM_20__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_20__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_20__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_20__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_20__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_20__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_20__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_20__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_21__FIRST_WORD 0x32b0
#define TRIO_MAP_MEM_LIM_21__LAST_WORD 0x3690
#define TRIO_MAP_MEM_LIM_21__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_21__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_21__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_21__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_21__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_21__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_21__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_21__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_22__FIRST_WORD 0x32d0
#define TRIO_MAP_MEM_LIM_22__LAST_WORD 0x36b0
#define TRIO_MAP_MEM_LIM_22__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_22__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_22__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_22__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_22__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_22__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_22__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_22__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_23__FIRST_WORD 0x32f0
#define TRIO_MAP_MEM_LIM_23__LAST_WORD 0x36d0
#define TRIO_MAP_MEM_LIM_23__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_23__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_23__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_23__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_23__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_23__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_23__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_23__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_24__FIRST_WORD 0x3310
#define TRIO_MAP_MEM_LIM_24__LAST_WORD 0x36f0
#define TRIO_MAP_MEM_LIM_24__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_24__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_24__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_24__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_24__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_24__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_24__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_24__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_25__FIRST_WORD 0x3330
#define TRIO_MAP_MEM_LIM_25__LAST_WORD 0x3710
#define TRIO_MAP_MEM_LIM_25__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_25__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_25__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_25__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_25__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_25__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_25__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_25__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_26__FIRST_WORD 0x3350
#define TRIO_MAP_MEM_LIM_26__LAST_WORD 0x3730
#define TRIO_MAP_MEM_LIM_26__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_26__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_26__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_26__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_26__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_26__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_26__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_26__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_27__FIRST_WORD 0x3370
#define TRIO_MAP_MEM_LIM_27__LAST_WORD 0x3750
#define TRIO_MAP_MEM_LIM_27__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_27__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_27__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_27__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_27__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_27__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_27__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_27__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_28__FIRST_WORD 0x3390
#define TRIO_MAP_MEM_LIM_28__LAST_WORD 0x3770
#define TRIO_MAP_MEM_LIM_28__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_28__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_28__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_28__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_28__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_28__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_28__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_28__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_29__FIRST_WORD 0x33b0
#define TRIO_MAP_MEM_LIM_29__LAST_WORD 0x3790
#define TRIO_MAP_MEM_LIM_29__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_29__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_29__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_29__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_29__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_29__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_29__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_29__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_30__FIRST_WORD 0x33d0
#define TRIO_MAP_MEM_LIM_30__LAST_WORD 0x37b0
#define TRIO_MAP_MEM_LIM_30__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_30__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_30__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_30__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_30__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_30__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_30__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_30__ADDR_FIELD 12,63


/*
 * Map Memory Limit Address.
 * Limit address of the associated memory region.  There is one register for
 * each region.
 */
#define TRIO_MAP_MEM_LIM_31__FIRST_WORD 0x33f0
#define TRIO_MAP_MEM_LIM_31__LAST_WORD 0x37d0
#define TRIO_MAP_MEM_LIM_31__LENGTH 0x0400
#define TRIO_MAP_MEM_LIM_31__STRIDE 0x0020

#define TRIO_MAP_MEM_LIM_31__ADDR_SHIFT 12
#define TRIO_MAP_MEM_LIM_31__ADDR_WIDTH 52
#define TRIO_MAP_MEM_LIM_31__ADDR_RESET_VAL 0
#define TRIO_MAP_MEM_LIM_31__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_MEM_LIM_31__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_MEM_LIM_31__ADDR_FIELD 12,63


/*
 * MAP Stats Counter.
 * Provides count of event selected by MAP_MEM_CTL.EVT_CTR_SEL
 */
#define TRIO_MAP_STAT_CTR 0x2560
#define TRIO_MAP_STAT_CTR__LENGTH 0x0001

#define TRIO_MAP_STAT_CTR__VAL_SHIFT 0
#define TRIO_MAP_STAT_CTR__VAL_WIDTH 32
#define TRIO_MAP_STAT_CTR__VAL_RESET_VAL 0
#define TRIO_MAP_STAT_CTR__VAL_RMASK 0xffffffff
#define TRIO_MAP_STAT_CTR__VAL_MASK  0xffffffff
#define TRIO_MAP_STAT_CTR__VAL_FIELD 0,31


/*
 * MAP Diag State.
 * MAP diagnostics state
 */
#define TRIO_MAP_DIAG_FSM_STATE 0x2580
#define TRIO_MAP_DIAG_FSM_STATE__LENGTH 0x0001

#define TRIO_MAP_DIAG_FSM_STATE__WRQ_SHIFT 0
#define TRIO_MAP_DIAG_FSM_STATE__WRQ_WIDTH 3
#define TRIO_MAP_DIAG_FSM_STATE__WRQ_RESET_VAL 0
#define TRIO_MAP_DIAG_FSM_STATE__WRQ_RMASK 0x7
#define TRIO_MAP_DIAG_FSM_STATE__WRQ_MASK  0x7
#define TRIO_MAP_DIAG_FSM_STATE__WRQ_FIELD 0,2

#define TRIO_MAP_DIAG_FSM_STATE__RDQ_SHIFT 3
#define TRIO_MAP_DIAG_FSM_STATE__RDQ_WIDTH 4
#define TRIO_MAP_DIAG_FSM_STATE__RDQ_RESET_VAL 0
#define TRIO_MAP_DIAG_FSM_STATE__RDQ_RMASK 0xf
#define TRIO_MAP_DIAG_FSM_STATE__RDQ_MASK  0x78
#define TRIO_MAP_DIAG_FSM_STATE__RDQ_FIELD 3,6

#define TRIO_MAP_DIAG_FSM_STATE__RSH_SHIFT 7
#define TRIO_MAP_DIAG_FSM_STATE__RSH_WIDTH 4
#define TRIO_MAP_DIAG_FSM_STATE__RSH_RESET_VAL 0
#define TRIO_MAP_DIAG_FSM_STATE__RSH_RMASK 0xf
#define TRIO_MAP_DIAG_FSM_STATE__RSH_MASK  0x780
#define TRIO_MAP_DIAG_FSM_STATE__RSH_FIELD 7,10


/*
 * Map Rshim Region Setup.
 * Configuration of the rshim region.
 */
#define TRIO_MAP_RSH_SETUP 0x0800
#define TRIO_MAP_RSH_SETUP__LENGTH 0x0001

#define TRIO_MAP_RSH_SETUP__RSH_ENA_SHIFT 0
#define TRIO_MAP_RSH_SETUP__RSH_ENA_WIDTH 8
#define TRIO_MAP_RSH_SETUP__RSH_ENA_RESET_VAL 255
#define TRIO_MAP_RSH_SETUP__RSH_ENA_RMASK 0xff
#define TRIO_MAP_RSH_SETUP__RSH_ENA_MASK  0xff
#define TRIO_MAP_RSH_SETUP__RSH_ENA_FIELD 0,7

#define TRIO_MAP_RSH_SETUP__CLAIM_ALL_SHIFT 32
#define TRIO_MAP_RSH_SETUP__CLAIM_ALL_WIDTH 1
#define TRIO_MAP_RSH_SETUP__CLAIM_ALL_RESET_VAL 1
#define TRIO_MAP_RSH_SETUP__CLAIM_ALL_RMASK 0x1
#define TRIO_MAP_RSH_SETUP__CLAIM_ALL_MASK  _64bit(0x100000000)
#define TRIO_MAP_RSH_SETUP__CLAIM_ALL_FIELD 32,32


/*
 * Rshim Region Base Address.
 * Base address of the associated memory region.  The rshim region consumes
 * 1024kB of address space.
 */
#define TRIO_MAP_RSH_BASE 0x0808
#define TRIO_MAP_RSH_BASE__LENGTH 0x0001

#define TRIO_MAP_RSH_BASE__ADDR_SHIFT 12
#define TRIO_MAP_RSH_BASE__ADDR_WIDTH 52
#define TRIO_MAP_RSH_BASE__ADDR_RESET_VAL 0
#define TRIO_MAP_RSH_BASE__ADDR_RMASK _64bit(0xfffffffffffff)
#define TRIO_MAP_RSH_BASE__ADDR_MASK  _64bit(0xfffffffffffff000)
#define TRIO_MAP_RSH_BASE__ADDR_FIELD 12,63


/*
 * Rshim Region Address Format.
 * This register describes the address format for requests that target the
 * rshim region.
 */
#define TRIO_MAP_RSH_ADDR_FMT 0x0808
#define TRIO_MAP_RSH_ADDR_FMT__LENGTH 0x0001

#define TRIO_MAP_RSH_ADDR_FMT__ADDR_SHIFT 0
#define TRIO_MAP_RSH_ADDR_FMT__ADDR_WIDTH 16
#define TRIO_MAP_RSH_ADDR_FMT__ADDR_RESET_VAL 0
#define TRIO_MAP_RSH_ADDR_FMT__ADDR_RMASK 0xffff
#define TRIO_MAP_RSH_ADDR_FMT__ADDR_MASK  0xffff
#define TRIO_MAP_RSH_ADDR_FMT__ADDR_FIELD 0,15

#define TRIO_MAP_RSH_ADDR_FMT__CH_SHIFT 16
#define TRIO_MAP_RSH_ADDR_FMT__CH_WIDTH 4
#define TRIO_MAP_RSH_ADDR_FMT__CH_RESET_VAL 0
#define TRIO_MAP_RSH_ADDR_FMT__CH_RMASK 0xf
#define TRIO_MAP_RSH_ADDR_FMT__CH_MASK  0xf0000
#define TRIO_MAP_RSH_ADDR_FMT__CH_FIELD 16,19


/*
 * MAC Configuration.
 * Configuration parameters for each MAC.
 */
#define TRIO_MAC_CONFIG__FIRST_WORD 0x0700
#define TRIO_MAC_CONFIG__LAST_WORD 0x0738
#define TRIO_MAC_CONFIG__LENGTH 0x0040
#define TRIO_MAC_CONFIG__STRIDE 0x0008

#define TRIO_MAC_CONFIG__MPS_SHIFT 0
#define TRIO_MAC_CONFIG__MPS_WIDTH 3
#define TRIO_MAC_CONFIG__MPS_RESET_VAL 1
#define TRIO_MAC_CONFIG__MPS_RMASK 0x7
#define TRIO_MAC_CONFIG__MPS_MASK  0x7
#define TRIO_MAC_CONFIG__MPS_FIELD 0,2

#define TRIO_MAC_CONFIG__MRS_SHIFT 8
#define TRIO_MAC_CONFIG__MRS_WIDTH 3
#define TRIO_MAC_CONFIG__MRS_RESET_VAL 6
#define TRIO_MAC_CONFIG__MRS_RMASK 0x7
#define TRIO_MAC_CONFIG__MRS_MASK  0x700
#define TRIO_MAC_CONFIG__MRS_FIELD 8,10

#define TRIO_MAC_CONFIG__CPL_BUF_RSVD_SHIFT 16
#define TRIO_MAC_CONFIG__CPL_BUF_RSVD_WIDTH 7
#define TRIO_MAC_CONFIG__CPL_BUF_RSVD_RESET_VAL 127
#define TRIO_MAC_CONFIG__CPL_BUF_RSVD_RMASK 0x7f
#define TRIO_MAC_CONFIG__CPL_BUF_RSVD_MASK  0x7f0000
#define TRIO_MAC_CONFIG__CPL_BUF_RSVD_FIELD 16,22


/*
 * MAC Configuration.
 * Configuration parameters for each MAC.
 */
#define TRIO_MAC_CONFIG_1__FIRST_WORD 0x0708
#define TRIO_MAC_CONFIG_1__LAST_WORD 0x0740
#define TRIO_MAC_CONFIG_1__LENGTH 0x0040
#define TRIO_MAC_CONFIG_1__STRIDE 0x0008

#define TRIO_MAC_CONFIG_1__MPS_SHIFT 0
#define TRIO_MAC_CONFIG_1__MPS_WIDTH 3
#define TRIO_MAC_CONFIG_1__MPS_RESET_VAL 1
#define TRIO_MAC_CONFIG_1__MPS_RMASK 0x7
#define TRIO_MAC_CONFIG_1__MPS_MASK  0x7
#define TRIO_MAC_CONFIG_1__MPS_FIELD 0,2

#define TRIO_MAC_CONFIG_1__MRS_SHIFT 8
#define TRIO_MAC_CONFIG_1__MRS_WIDTH 3
#define TRIO_MAC_CONFIG_1__MRS_RESET_VAL 6
#define TRIO_MAC_CONFIG_1__MRS_RMASK 0x7
#define TRIO_MAC_CONFIG_1__MRS_MASK  0x700
#define TRIO_MAC_CONFIG_1__MRS_FIELD 8,10

#define TRIO_MAC_CONFIG_1__CPL_BUF_RSVD_SHIFT 16
#define TRIO_MAC_CONFIG_1__CPL_BUF_RSVD_WIDTH 7
#define TRIO_MAC_CONFIG_1__CPL_BUF_RSVD_RESET_VAL 127
#define TRIO_MAC_CONFIG_1__CPL_BUF_RSVD_RMASK 0x7f
#define TRIO_MAC_CONFIG_1__CPL_BUF_RSVD_MASK  0x7f0000
#define TRIO_MAC_CONFIG_1__CPL_BUF_RSVD_FIELD 16,22


/*
 * MAC Configuration.
 * Configuration parameters for each MAC.
 */
#define TRIO_MAC_CONFIG_2__FIRST_WORD 0x0710
#define TRIO_MAC_CONFIG_2__LAST_WORD 0x0748
#define TRIO_MAC_CONFIG_2__LENGTH 0x0040
#define TRIO_MAC_CONFIG_2__STRIDE 0x0008

#define TRIO_MAC_CONFIG_2__MPS_SHIFT 0
#define TRIO_MAC_CONFIG_2__MPS_WIDTH 3
#define TRIO_MAC_CONFIG_2__MPS_RESET_VAL 1
#define TRIO_MAC_CONFIG_2__MPS_RMASK 0x7
#define TRIO_MAC_CONFIG_2__MPS_MASK  0x7
#define TRIO_MAC_CONFIG_2__MPS_FIELD 0,2

#define TRIO_MAC_CONFIG_2__MRS_SHIFT 8
#define TRIO_MAC_CONFIG_2__MRS_WIDTH 3
#define TRIO_MAC_CONFIG_2__MRS_RESET_VAL 6
#define TRIO_MAC_CONFIG_2__MRS_RMASK 0x7
#define TRIO_MAC_CONFIG_2__MRS_MASK  0x700
#define TRIO_MAC_CONFIG_2__MRS_FIELD 8,10

#define TRIO_MAC_CONFIG_2__CPL_BUF_RSVD_SHIFT 16
#define TRIO_MAC_CONFIG_2__CPL_BUF_RSVD_WIDTH 7
#define TRIO_MAC_CONFIG_2__CPL_BUF_RSVD_RESET_VAL 127
#define TRIO_MAC_CONFIG_2__CPL_BUF_RSVD_RMASK 0x7f
#define TRIO_MAC_CONFIG_2__CPL_BUF_RSVD_MASK  0x7f0000
#define TRIO_MAC_CONFIG_2__CPL_BUF_RSVD_FIELD 16,22


/*
 * MAC Configuration.
 * Configuration parameters for each MAC.
 */
#define TRIO_MAC_CONFIG_3__FIRST_WORD 0x0718
#define TRIO_MAC_CONFIG_3__LAST_WORD 0x0750
#define TRIO_MAC_CONFIG_3__LENGTH 0x0040
#define TRIO_MAC_CONFIG_3__STRIDE 0x0008

#define TRIO_MAC_CONFIG_3__MPS_SHIFT 0
#define TRIO_MAC_CONFIG_3__MPS_WIDTH 3
#define TRIO_MAC_CONFIG_3__MPS_RESET_VAL 1
#define TRIO_MAC_CONFIG_3__MPS_RMASK 0x7
#define TRIO_MAC_CONFIG_3__MPS_MASK  0x7
#define TRIO_MAC_CONFIG_3__MPS_FIELD 0,2

#define TRIO_MAC_CONFIG_3__MRS_SHIFT 8
#define TRIO_MAC_CONFIG_3__MRS_WIDTH 3
#define TRIO_MAC_CONFIG_3__MRS_RESET_VAL 6
#define TRIO_MAC_CONFIG_3__MRS_RMASK 0x7
#define TRIO_MAC_CONFIG_3__MRS_MASK  0x700
#define TRIO_MAC_CONFIG_3__MRS_FIELD 8,10

#define TRIO_MAC_CONFIG_3__CPL_BUF_RSVD_SHIFT 16
#define TRIO_MAC_CONFIG_3__CPL_BUF_RSVD_WIDTH 7
#define TRIO_MAC_CONFIG_3__CPL_BUF_RSVD_RESET_VAL 127
#define TRIO_MAC_CONFIG_3__CPL_BUF_RSVD_RMASK 0x7f
#define TRIO_MAC_CONFIG_3__CPL_BUF_RSVD_MASK  0x7f0000
#define TRIO_MAC_CONFIG_3__CPL_BUF_RSVD_FIELD 16,22


/*
 * MAC Configuration.
 * Configuration parameters for each MAC.
 */
#define TRIO_MAC_CONFIG_4__FIRST_WORD 0x0720
#define TRIO_MAC_CONFIG_4__LAST_WORD 0x0758
#define TRIO_MAC_CONFIG_4__LENGTH 0x0040
#define TRIO_MAC_CONFIG_4__STRIDE 0x0008

#define TRIO_MAC_CONFIG_4__MPS_SHIFT 0
#define TRIO_MAC_CONFIG_4__MPS_WIDTH 3
#define TRIO_MAC_CONFIG_4__MPS_RESET_VAL 1
#define TRIO_MAC_CONFIG_4__MPS_RMASK 0x7
#define TRIO_MAC_CONFIG_4__MPS_MASK  0x7
#define TRIO_MAC_CONFIG_4__MPS_FIELD 0,2

#define TRIO_MAC_CONFIG_4__MRS_SHIFT 8
#define TRIO_MAC_CONFIG_4__MRS_WIDTH 3
#define TRIO_MAC_CONFIG_4__MRS_RESET_VAL 6
#define TRIO_MAC_CONFIG_4__MRS_RMASK 0x7
#define TRIO_MAC_CONFIG_4__MRS_MASK  0x700
#define TRIO_MAC_CONFIG_4__MRS_FIELD 8,10

#define TRIO_MAC_CONFIG_4__CPL_BUF_RSVD_SHIFT 16
#define TRIO_MAC_CONFIG_4__CPL_BUF_RSVD_WIDTH 7
#define TRIO_MAC_CONFIG_4__CPL_BUF_RSVD_RESET_VAL 127
#define TRIO_MAC_CONFIG_4__CPL_BUF_RSVD_RMASK 0x7f
#define TRIO_MAC_CONFIG_4__CPL_BUF_RSVD_MASK  0x7f0000
#define TRIO_MAC_CONFIG_4__CPL_BUF_RSVD_FIELD 16,22


/*
 * MAC Configuration.
 * Configuration parameters for each MAC.
 */
#define TRIO_MAC_CONFIG_5__FIRST_WORD 0x0728
#define TRIO_MAC_CONFIG_5__LAST_WORD 0x0760
#define TRIO_MAC_CONFIG_5__LENGTH 0x0040
#define TRIO_MAC_CONFIG_5__STRIDE 0x0008

#define TRIO_MAC_CONFIG_5__MPS_SHIFT 0
#define TRIO_MAC_CONFIG_5__MPS_WIDTH 3
#define TRIO_MAC_CONFIG_5__MPS_RESET_VAL 1
#define TRIO_MAC_CONFIG_5__MPS_RMASK 0x7
#define TRIO_MAC_CONFIG_5__MPS_MASK  0x7
#define TRIO_MAC_CONFIG_5__MPS_FIELD 0,2

#define TRIO_MAC_CONFIG_5__MRS_SHIFT 8
#define TRIO_MAC_CONFIG_5__MRS_WIDTH 3
#define TRIO_MAC_CONFIG_5__MRS_RESET_VAL 6
#define TRIO_MAC_CONFIG_5__MRS_RMASK 0x7
#define TRIO_MAC_CONFIG_5__MRS_MASK  0x700
#define TRIO_MAC_CONFIG_5__MRS_FIELD 8,10

#define TRIO_MAC_CONFIG_5__CPL_BUF_RSVD_SHIFT 16
#define TRIO_MAC_CONFIG_5__CPL_BUF_RSVD_WIDTH 7
#define TRIO_MAC_CONFIG_5__CPL_BUF_RSVD_RESET_VAL 127
#define TRIO_MAC_CONFIG_5__CPL_BUF_RSVD_RMASK 0x7f
#define TRIO_MAC_CONFIG_5__CPL_BUF_RSVD_MASK  0x7f0000
#define TRIO_MAC_CONFIG_5__CPL_BUF_RSVD_FIELD 16,22


/*
 * MAC Configuration.
 * Configuration parameters for each MAC.
 */
#define TRIO_MAC_CONFIG_6__FIRST_WORD 0x0730
#define TRIO_MAC_CONFIG_6__LAST_WORD 0x0768
#define TRIO_MAC_CONFIG_6__LENGTH 0x0040
#define TRIO_MAC_CONFIG_6__STRIDE 0x0008

#define TRIO_MAC_CONFIG_6__MPS_SHIFT 0
#define TRIO_MAC_CONFIG_6__MPS_WIDTH 3
#define TRIO_MAC_CONFIG_6__MPS_RESET_VAL 1
#define TRIO_MAC_CONFIG_6__MPS_RMASK 0x7
#define TRIO_MAC_CONFIG_6__MPS_MASK  0x7
#define TRIO_MAC_CONFIG_6__MPS_FIELD 0,2

#define TRIO_MAC_CONFIG_6__MRS_SHIFT 8
#define TRIO_MAC_CONFIG_6__MRS_WIDTH 3
#define TRIO_MAC_CONFIG_6__MRS_RESET_VAL 6
#define TRIO_MAC_CONFIG_6__MRS_RMASK 0x7
#define TRIO_MAC_CONFIG_6__MRS_MASK  0x700
#define TRIO_MAC_CONFIG_6__MRS_FIELD 8,10

#define TRIO_MAC_CONFIG_6__CPL_BUF_RSVD_SHIFT 16
#define TRIO_MAC_CONFIG_6__CPL_BUF_RSVD_WIDTH 7
#define TRIO_MAC_CONFIG_6__CPL_BUF_RSVD_RESET_VAL 127
#define TRIO_MAC_CONFIG_6__CPL_BUF_RSVD_RMASK 0x7f
#define TRIO_MAC_CONFIG_6__CPL_BUF_RSVD_MASK  0x7f0000
#define TRIO_MAC_CONFIG_6__CPL_BUF_RSVD_FIELD 16,22


/*
 * MAC Configuration.
 * Configuration parameters for each MAC.
 */
#define TRIO_MAC_CONFIG_7__FIRST_WORD 0x0738
#define TRIO_MAC_CONFIG_7__LAST_WORD 0x0770
#define TRIO_MAC_CONFIG_7__LENGTH 0x0040
#define TRIO_MAC_CONFIG_7__STRIDE 0x0008

#define TRIO_MAC_CONFIG_7__MPS_SHIFT 0
#define TRIO_MAC_CONFIG_7__MPS_WIDTH 3
#define TRIO_MAC_CONFIG_7__MPS_RESET_VAL 1
#define TRIO_MAC_CONFIG_7__MPS_RMASK 0x7
#define TRIO_MAC_CONFIG_7__MPS_MASK  0x7
#define TRIO_MAC_CONFIG_7__MPS_FIELD 0,2

#define TRIO_MAC_CONFIG_7__MRS_SHIFT 8
#define TRIO_MAC_CONFIG_7__MRS_WIDTH 3
#define TRIO_MAC_CONFIG_7__MRS_RESET_VAL 6
#define TRIO_MAC_CONFIG_7__MRS_RMASK 0x7
#define TRIO_MAC_CONFIG_7__MRS_MASK  0x700
#define TRIO_MAC_CONFIG_7__MRS_FIELD 8,10

#define TRIO_MAC_CONFIG_7__CPL_BUF_RSVD_SHIFT 16
#define TRIO_MAC_CONFIG_7__CPL_BUF_RSVD_WIDTH 7
#define TRIO_MAC_CONFIG_7__CPL_BUF_RSVD_RESET_VAL 127
#define TRIO_MAC_CONFIG_7__CPL_BUF_RSVD_RMASK 0x7f
#define TRIO_MAC_CONFIG_7__CPL_BUF_RSVD_MASK  0x7f0000
#define TRIO_MAC_CONFIG_7__CPL_BUF_RSVD_FIELD 16,22


/*
 * Completion Buffer Control.
 */
#define TRIO_CPL_BUF_CTL 0x0780
#define TRIO_CPL_BUF_CTL__LENGTH 0x0001

#define TRIO_CPL_BUF_CTL__UD_BLOCKS_SHIFT 0
#define TRIO_CPL_BUF_CTL__UD_BLOCKS_WIDTH 7
#define TRIO_CPL_BUF_CTL__UD_BLOCKS_RESET_VAL 4
#define TRIO_CPL_BUF_CTL__UD_BLOCKS_RMASK 0x7f
#define TRIO_CPL_BUF_CTL__UD_BLOCKS_MASK  0x7f
#define TRIO_CPL_BUF_CTL__UD_BLOCKS_FIELD 0,6

#define TRIO_CPL_BUF_CTL__PBUF_BLOCKS_SHIFT 16
#define TRIO_CPL_BUF_CTL__PBUF_BLOCKS_WIDTH 7
#define TRIO_CPL_BUF_CTL__PBUF_BLOCKS_RESET_VAL 127
#define TRIO_CPL_BUF_CTL__PBUF_BLOCKS_RMASK 0x7f
#define TRIO_CPL_BUF_CTL__PBUF_BLOCKS_MASK  0x7f0000
#define TRIO_CPL_BUF_CTL__PBUF_BLOCKS_FIELD 16,22


/*
 * Completion Buffer Diagnostics.
 */
#define TRIO_COMP_BUF_DIAG 0x2578
#define TRIO_COMP_BUF_DIAG__LENGTH 0x0001

#define TRIO_COMP_BUF_DIAG__VAL_SHIFT 0
#define TRIO_COMP_BUF_DIAG__VAL_WIDTH 20
#define TRIO_COMP_BUF_DIAG__VAL_RESET_VAL 0
#define TRIO_COMP_BUF_DIAG__VAL_RMASK 0xfffff
#define TRIO_COMP_BUF_DIAG__VAL_MASK  0xfffff
#define TRIO_COMP_BUF_DIAG__VAL_FIELD 0,19

#define TRIO_COMP_BUF_DIAG__CTR_SEL_SHIFT 24
#define TRIO_COMP_BUF_DIAG__CTR_SEL_WIDTH 3
#define TRIO_COMP_BUF_DIAG__CTR_SEL_RESET_VAL 0
#define TRIO_COMP_BUF_DIAG__CTR_SEL_RMASK 0x7
#define TRIO_COMP_BUF_DIAG__CTR_SEL_MASK  0x7000000
#define TRIO_COMP_BUF_DIAG__CTR_SEL_FIELD 24,26
#define TRIO_COMP_BUF_DIAG__CTR_SEL_VAL_PKT_PND_CNT 0x0
#define TRIO_COMP_BUF_DIAG__CTR_SEL_VAL_BUF_PND_CNT 0x1
#define TRIO_COMP_BUF_DIAG__CTR_SEL_VAL_BUF_RSVD_CNT 0x2
#define TRIO_COMP_BUF_DIAG__CTR_SEL_VAL_FL_CNT 0x3
#define TRIO_COMP_BUF_DIAG__CTR_SEL_VAL_SENT_CNT 0x4
#define TRIO_COMP_BUF_DIAG__CTR_SEL_VAL_CLR_SENT_CNT 0x5

#define TRIO_COMP_BUF_DIAG__LINK_SEL_SHIFT 32
#define TRIO_COMP_BUF_DIAG__LINK_SEL_WIDTH 3
#define TRIO_COMP_BUF_DIAG__LINK_SEL_RESET_VAL 0
#define TRIO_COMP_BUF_DIAG__LINK_SEL_RMASK 0x7
#define TRIO_COMP_BUF_DIAG__LINK_SEL_MASK  _64bit(0x700000000)
#define TRIO_COMP_BUF_DIAG__LINK_SEL_FIELD 32,34

#define TRIO_COMP_BUF_DIAG__RT_HWM_SHIFT 40
#define TRIO_COMP_BUF_DIAG__RT_HWM_WIDTH 9
#define TRIO_COMP_BUF_DIAG__RT_HWM_RESET_VAL 0
#define TRIO_COMP_BUF_DIAG__RT_HWM_RMASK 0x1ff
#define TRIO_COMP_BUF_DIAG__RT_HWM_MASK  _64bit(0x1ff0000000000)
#define TRIO_COMP_BUF_DIAG__RT_HWM_FIELD 40,48

#define TRIO_COMP_BUF_DIAG__RT_CNT_SHIFT 50
#define TRIO_COMP_BUF_DIAG__RT_CNT_WIDTH 10
#define TRIO_COMP_BUF_DIAG__RT_CNT_RESET_VAL 0
#define TRIO_COMP_BUF_DIAG__RT_CNT_RMASK 0x3ff
#define TRIO_COMP_BUF_DIAG__RT_CNT_MASK  _64bit(0xffc000000000000)
#define TRIO_COMP_BUF_DIAG__RT_CNT_FIELD 50,59


/*
 * Generic performance module configuration register in trio module.
 * Set up the configuration of generic performance module in trio module
 */
#define TRIO_GEN_TRIO_PERFMON_CONFIG 0x2598
#define TRIO_GEN_TRIO_PERFMON_CONFIG__LENGTH 0x0001

#define TRIO_GEN_TRIO_PERFMON_CONFIG__WR_RD_B_SHIFT 0
#define TRIO_GEN_TRIO_PERFMON_CONFIG__WR_RD_B_WIDTH 1
#define TRIO_GEN_TRIO_PERFMON_CONFIG__WR_RD_B_RESET_VAL 0
#define TRIO_GEN_TRIO_PERFMON_CONFIG__WR_RD_B_RMASK 0x1
#define TRIO_GEN_TRIO_PERFMON_CONFIG__WR_RD_B_MASK  0x1
#define TRIO_GEN_TRIO_PERFMON_CONFIG__WR_RD_B_FIELD 0,0

#define TRIO_GEN_TRIO_PERFMON_CONFIG__STROBE_SHIFT 1
#define TRIO_GEN_TRIO_PERFMON_CONFIG__STROBE_WIDTH 1
#define TRIO_GEN_TRIO_PERFMON_CONFIG__STROBE_RESET_VAL 0
#define TRIO_GEN_TRIO_PERFMON_CONFIG__STROBE_RMASK 0x1
#define TRIO_GEN_TRIO_PERFMON_CONFIG__STROBE_MASK  0x2
#define TRIO_GEN_TRIO_PERFMON_CONFIG__STROBE_FIELD 1,1

#define TRIO_GEN_TRIO_PERFMON_CONFIG__ADDR_SHIFT 2
#define TRIO_GEN_TRIO_PERFMON_CONFIG__ADDR_WIDTH 3
#define TRIO_GEN_TRIO_PERFMON_CONFIG__ADDR_RESET_VAL 0
#define TRIO_GEN_TRIO_PERFMON_CONFIG__ADDR_RMASK 0x7
#define TRIO_GEN_TRIO_PERFMON_CONFIG__ADDR_MASK  0x1c
#define TRIO_GEN_TRIO_PERFMON_CONFIG__ADDR_FIELD 2,4

#define TRIO_GEN_TRIO_PERFMON_CONFIG__WDATA_SHIFT 5
#define TRIO_GEN_TRIO_PERFMON_CONFIG__WDATA_WIDTH 56
#define TRIO_GEN_TRIO_PERFMON_CONFIG__WDATA_RESET_VAL 0
#define TRIO_GEN_TRIO_PERFMON_CONFIG__WDATA_RMASK _64bit(0xffffffffffffff)
#define TRIO_GEN_TRIO_PERFMON_CONFIG__WDATA_MASK  _64bit(0x1fffffffffffffe0)
#define TRIO_GEN_TRIO_PERFMON_CONFIG__WDATA_FIELD 5,60


/*
 * Generic performance value register in trio module.
 * The register is used to provide interface where software can read the
 * value of generic performance counter in trio module
 */
#define TRIO_GEN_TRIO_PERFMVAL 0x25a0
#define TRIO_GEN_TRIO_PERFMVAL__LENGTH 0x0001

#define TRIO_GEN_TRIO_PERFMVAL__VAL_SHIFT 0
#define TRIO_GEN_TRIO_PERFMVAL__VAL_WIDTH 64
#define TRIO_GEN_TRIO_PERFMVAL__VAL_RESET_VAL 0
#define TRIO_GEN_TRIO_PERFMVAL__VAL_RMASK _64bit(0xffffffffffffffff)
#define TRIO_GEN_TRIO_PERFMVAL__VAL_MASK  _64bit(0xffffffffffffffff)
#define TRIO_GEN_TRIO_PERFMVAL__VAL_FIELD 0,63


/*
 * Config Op Retry.
 * Controls behavior of automatic hardware retry for config reads and writes.
 */
#define TRIO_CONFIG_OP_RETRY 0x25b0
#define TRIO_CONFIG_OP_RETRY__LENGTH 0x0001

#define TRIO_CONFIG_OP_RETRY__LIMIT_SHIFT 0
#define TRIO_CONFIG_OP_RETRY__LIMIT_WIDTH 8
#define TRIO_CONFIG_OP_RETRY__LIMIT_RESET_VAL 8
#define TRIO_CONFIG_OP_RETRY__LIMIT_RMASK 0xff
#define TRIO_CONFIG_OP_RETRY__LIMIT_MASK  0xff
#define TRIO_CONFIG_OP_RETRY__LIMIT_FIELD 0,7


/*
 * DMA Read Pacer.
 * Control the behavior of dma read pacer
 */
#define TRIO_DMA_READ_PACE 0x0060
#define TRIO_DMA_READ_PACE__LENGTH 0x0001

#define TRIO_DMA_READ_PACE__EN_SHIFT 0
#define TRIO_DMA_READ_PACE__EN_WIDTH 1
#define TRIO_DMA_READ_PACE__EN_RESET_VAL 0
#define TRIO_DMA_READ_PACE__EN_RMASK 0x1
#define TRIO_DMA_READ_PACE__EN_MASK  0x1
#define TRIO_DMA_READ_PACE__EN_FIELD 0,0

#define TRIO_DMA_READ_PACE__PER_READ_PENALTY_SHIFT 1
#define TRIO_DMA_READ_PACE__PER_READ_PENALTY_WIDTH 3
#define TRIO_DMA_READ_PACE__PER_READ_PENALTY_RESET_VAL 0
#define TRIO_DMA_READ_PACE__PER_READ_PENALTY_RMASK 0x7
#define TRIO_DMA_READ_PACE__PER_READ_PENALTY_MASK  0xe
#define TRIO_DMA_READ_PACE__PER_READ_PENALTY_FIELD 1,3

#define TRIO_DMA_READ_PACE__MAX_COUNT_SHIFT 4
#define TRIO_DMA_READ_PACE__MAX_COUNT_WIDTH 9
#define TRIO_DMA_READ_PACE__MAX_COUNT_RESET_VAL 32
#define TRIO_DMA_READ_PACE__MAX_COUNT_RMASK 0x1ff
#define TRIO_DMA_READ_PACE__MAX_COUNT_MASK  0x1ff0
#define TRIO_DMA_READ_PACE__MAX_COUNT_FIELD 4,12

#define TRIO_DMA_READ_PACE__PENALTY_FRACTION_SHIFT 13
#define TRIO_DMA_READ_PACE__PENALTY_FRACTION_WIDTH 8
#define TRIO_DMA_READ_PACE__PENALTY_FRACTION_RESET_VAL 0
#define TRIO_DMA_READ_PACE__PENALTY_FRACTION_RMASK 0xff
#define TRIO_DMA_READ_PACE__PENALTY_FRACTION_MASK  0x1fe000
#define TRIO_DMA_READ_PACE__PENALTY_FRACTION_FIELD 13,20


/*
 * DMA Write Latency.
 * Provides random sample and record of DMA AXI4 write latency
 */
#define TRIO_DMA_WR_LAT 0x0070
#define TRIO_DMA_WR_LAT__LENGTH 0x0001

#define TRIO_DMA_WR_LAT__MIN_LAT_SHIFT 0
#define TRIO_DMA_WR_LAT__MIN_LAT_WIDTH 15
#define TRIO_DMA_WR_LAT__MIN_LAT_RESET_VAL 0
#define TRIO_DMA_WR_LAT__MIN_LAT_RMASK 0x7fff
#define TRIO_DMA_WR_LAT__MIN_LAT_MASK  0x7fff
#define TRIO_DMA_WR_LAT__MIN_LAT_FIELD 0,14

#define TRIO_DMA_WR_LAT__MAX_LAT_SHIFT 16
#define TRIO_DMA_WR_LAT__MAX_LAT_WIDTH 15
#define TRIO_DMA_WR_LAT__MAX_LAT_RESET_VAL 0
#define TRIO_DMA_WR_LAT__MAX_LAT_RMASK 0x7fff
#define TRIO_DMA_WR_LAT__MAX_LAT_MASK  0x7fff0000
#define TRIO_DMA_WR_LAT__MAX_LAT_FIELD 16,30

#define TRIO_DMA_WR_LAT__CURR_LAT_SHIFT 32
#define TRIO_DMA_WR_LAT__CURR_LAT_WIDTH 15
#define TRIO_DMA_WR_LAT__CURR_LAT_RESET_VAL 0
#define TRIO_DMA_WR_LAT__CURR_LAT_RMASK 0x7fff
#define TRIO_DMA_WR_LAT__CURR_LAT_MASK  _64bit(0x7fff00000000)
#define TRIO_DMA_WR_LAT__CURR_LAT_FIELD 32,46

#define TRIO_DMA_WR_LAT__CLEAR_SHIFT 48
#define TRIO_DMA_WR_LAT__CLEAR_WIDTH 1
#define TRIO_DMA_WR_LAT__CLEAR_RESET_VAL 0
#define TRIO_DMA_WR_LAT__CLEAR_RMASK 0x1
#define TRIO_DMA_WR_LAT__CLEAR_MASK  _64bit(0x1000000000000)
#define TRIO_DMA_WR_LAT__CLEAR_FIELD 48,48

#define TRIO_DMA_WR_LAT__MAX_STND_REQS_SHIFT 49
#define TRIO_DMA_WR_LAT__MAX_STND_REQS_WIDTH 12
#define TRIO_DMA_WR_LAT__MAX_STND_REQS_RESET_VAL 0
#define TRIO_DMA_WR_LAT__MAX_STND_REQS_RMASK 0xfff
#define TRIO_DMA_WR_LAT__MAX_STND_REQS_MASK  _64bit(0x1ffe000000000000)
#define TRIO_DMA_WR_LAT__MAX_STND_REQS_FIELD 49,60


/*
 * DMA Read Latency.
 * Provides random sample and record of DMA AXI4 read latency
 */
#define TRIO_DMA_RD_LAT 0x0078
#define TRIO_DMA_RD_LAT__LENGTH 0x0001

#define TRIO_DMA_RD_LAT__MIN_LAT_SHIFT 0
#define TRIO_DMA_RD_LAT__MIN_LAT_WIDTH 15
#define TRIO_DMA_RD_LAT__MIN_LAT_RESET_VAL 0
#define TRIO_DMA_RD_LAT__MIN_LAT_RMASK 0x7fff
#define TRIO_DMA_RD_LAT__MIN_LAT_MASK  0x7fff
#define TRIO_DMA_RD_LAT__MIN_LAT_FIELD 0,14

#define TRIO_DMA_RD_LAT__MAX_LAT_SHIFT 16
#define TRIO_DMA_RD_LAT__MAX_LAT_WIDTH 15
#define TRIO_DMA_RD_LAT__MAX_LAT_RESET_VAL 0
#define TRIO_DMA_RD_LAT__MAX_LAT_RMASK 0x7fff
#define TRIO_DMA_RD_LAT__MAX_LAT_MASK  0x7fff0000
#define TRIO_DMA_RD_LAT__MAX_LAT_FIELD 16,30

#define TRIO_DMA_RD_LAT__CURR_LAT_SHIFT 32
#define TRIO_DMA_RD_LAT__CURR_LAT_WIDTH 15
#define TRIO_DMA_RD_LAT__CURR_LAT_RESET_VAL 0
#define TRIO_DMA_RD_LAT__CURR_LAT_RMASK 0x7fff
#define TRIO_DMA_RD_LAT__CURR_LAT_MASK  _64bit(0x7fff00000000)
#define TRIO_DMA_RD_LAT__CURR_LAT_FIELD 32,46

#define TRIO_DMA_RD_LAT__CLEAR_SHIFT 48
#define TRIO_DMA_RD_LAT__CLEAR_WIDTH 1
#define TRIO_DMA_RD_LAT__CLEAR_RESET_VAL 0
#define TRIO_DMA_RD_LAT__CLEAR_RMASK 0x1
#define TRIO_DMA_RD_LAT__CLEAR_MASK  _64bit(0x1000000000000)
#define TRIO_DMA_RD_LAT__CLEAR_FIELD 48,48

#define TRIO_DMA_RD_LAT__MAX_STND_REQS_SHIFT 49
#define TRIO_DMA_RD_LAT__MAX_STND_REQS_WIDTH 12
#define TRIO_DMA_RD_LAT__MAX_STND_REQS_RESET_VAL 0
#define TRIO_DMA_RD_LAT__MAX_STND_REQS_RMASK 0xfff
#define TRIO_DMA_RD_LAT__MAX_STND_REQS_MASK  _64bit(0x1ffe000000000000)
#define TRIO_DMA_RD_LAT__MAX_STND_REQS_FIELD 49,60


/*
 * Bandwidth_Control.
 * Limit the bandwidth between the node and the mesh. There are four
 * bandwidth control registers, which respectively control WRITE-CDN,
 * WRITE-DDN, READ-CDN and READ-DDN channel
 */
#define TRIO_BND_CTL__FIRST_WORD 0x0080
#define TRIO_BND_CTL__LAST_WORD 0x0098
#define TRIO_BND_CTL__LENGTH 0x0020
#define TRIO_BND_CTL__STRIDE 0x0008

#define TRIO_BND_CTL__EN_SHIFT 0
#define TRIO_BND_CTL__EN_WIDTH 1
#define TRIO_BND_CTL__EN_RESET_VAL 0
#define TRIO_BND_CTL__EN_RMASK 0x1
#define TRIO_BND_CTL__EN_MASK  0x1
#define TRIO_BND_CTL__EN_FIELD 0,0

#define TRIO_BND_CTL__MAX_COUNT_SHIFT 1
#define TRIO_BND_CTL__MAX_COUNT_WIDTH 9
#define TRIO_BND_CTL__MAX_COUNT_RESET_VAL 32
#define TRIO_BND_CTL__MAX_COUNT_RMASK 0x1ff
#define TRIO_BND_CTL__MAX_COUNT_MASK  0x3fe
#define TRIO_BND_CTL__MAX_COUNT_FIELD 1,9

#define TRIO_BND_CTL__TOKEN_NUM_SHIFT 20
#define TRIO_BND_CTL__TOKEN_NUM_WIDTH 10
#define TRIO_BND_CTL__TOKEN_NUM_RESET_VAL 1023
#define TRIO_BND_CTL__TOKEN_NUM_RMASK 0x3ff
#define TRIO_BND_CTL__TOKEN_NUM_MASK  0x3ff00000
#define TRIO_BND_CTL__TOKEN_NUM_FIELD 20,29

#define TRIO_BND_CTL__PENALTY_NUM_SHIFT 30
#define TRIO_BND_CTL__PENALTY_NUM_WIDTH 3
#define TRIO_BND_CTL__PENALTY_NUM_RESET_VAL 0
#define TRIO_BND_CTL__PENALTY_NUM_RMASK 0x7
#define TRIO_BND_CTL__PENALTY_NUM_MASK  _64bit(0x1c0000000)
#define TRIO_BND_CTL__PENALTY_NUM_FIELD 30,32

#define TRIO_BND_CTL__PENALTY_FRACTION_SHIFT 33
#define TRIO_BND_CTL__PENALTY_FRACTION_WIDTH 8
#define TRIO_BND_CTL__PENALTY_FRACTION_RESET_VAL 0
#define TRIO_BND_CTL__PENALTY_FRACTION_RMASK 0xff
#define TRIO_BND_CTL__PENALTY_FRACTION_MASK  _64bit(0x1fe00000000)
#define TRIO_BND_CTL__PENALTY_FRACTION_FIELD 33,40


/*
 * Bandwidth_Control.
 * Limit the bandwidth between the node and the mesh. There are four
 * bandwidth control registers, which respectively control WRITE-CDN,
 * WRITE-DDN, READ-CDN and READ-DDN channel
 */
#define TRIO_BND_CTL_1__FIRST_WORD 0x0088
#define TRIO_BND_CTL_1__LAST_WORD 0x00a0
#define TRIO_BND_CTL_1__LENGTH 0x0020
#define TRIO_BND_CTL_1__STRIDE 0x0008

#define TRIO_BND_CTL_1__EN_SHIFT 0
#define TRIO_BND_CTL_1__EN_WIDTH 1
#define TRIO_BND_CTL_1__EN_RESET_VAL 0
#define TRIO_BND_CTL_1__EN_RMASK 0x1
#define TRIO_BND_CTL_1__EN_MASK  0x1
#define TRIO_BND_CTL_1__EN_FIELD 0,0

#define TRIO_BND_CTL_1__MAX_COUNT_SHIFT 1
#define TRIO_BND_CTL_1__MAX_COUNT_WIDTH 9
#define TRIO_BND_CTL_1__MAX_COUNT_RESET_VAL 32
#define TRIO_BND_CTL_1__MAX_COUNT_RMASK 0x1ff
#define TRIO_BND_CTL_1__MAX_COUNT_MASK  0x3fe
#define TRIO_BND_CTL_1__MAX_COUNT_FIELD 1,9

#define TRIO_BND_CTL_1__TOKEN_NUM_SHIFT 20
#define TRIO_BND_CTL_1__TOKEN_NUM_WIDTH 10
#define TRIO_BND_CTL_1__TOKEN_NUM_RESET_VAL 1023
#define TRIO_BND_CTL_1__TOKEN_NUM_RMASK 0x3ff
#define TRIO_BND_CTL_1__TOKEN_NUM_MASK  0x3ff00000
#define TRIO_BND_CTL_1__TOKEN_NUM_FIELD 20,29

#define TRIO_BND_CTL_1__PENALTY_NUM_SHIFT 30
#define TRIO_BND_CTL_1__PENALTY_NUM_WIDTH 3
#define TRIO_BND_CTL_1__PENALTY_NUM_RESET_VAL 0
#define TRIO_BND_CTL_1__PENALTY_NUM_RMASK 0x7
#define TRIO_BND_CTL_1__PENALTY_NUM_MASK  _64bit(0x1c0000000)
#define TRIO_BND_CTL_1__PENALTY_NUM_FIELD 30,32

#define TRIO_BND_CTL_1__PENALTY_FRACTION_SHIFT 33
#define TRIO_BND_CTL_1__PENALTY_FRACTION_WIDTH 8
#define TRIO_BND_CTL_1__PENALTY_FRACTION_RESET_VAL 0
#define TRIO_BND_CTL_1__PENALTY_FRACTION_RMASK 0xff
#define TRIO_BND_CTL_1__PENALTY_FRACTION_MASK  _64bit(0x1fe00000000)
#define TRIO_BND_CTL_1__PENALTY_FRACTION_FIELD 33,40


/*
 * Bandwidth_Control.
 * Limit the bandwidth between the node and the mesh. There are four
 * bandwidth control registers, which respectively control WRITE-CDN,
 * WRITE-DDN, READ-CDN and READ-DDN channel
 */
#define TRIO_BND_CTL_2__FIRST_WORD 0x0090
#define TRIO_BND_CTL_2__LAST_WORD 0x00a8
#define TRIO_BND_CTL_2__LENGTH 0x0020
#define TRIO_BND_CTL_2__STRIDE 0x0008

#define TRIO_BND_CTL_2__EN_SHIFT 0
#define TRIO_BND_CTL_2__EN_WIDTH 1
#define TRIO_BND_CTL_2__EN_RESET_VAL 0
#define TRIO_BND_CTL_2__EN_RMASK 0x1
#define TRIO_BND_CTL_2__EN_MASK  0x1
#define TRIO_BND_CTL_2__EN_FIELD 0,0

#define TRIO_BND_CTL_2__MAX_COUNT_SHIFT 1
#define TRIO_BND_CTL_2__MAX_COUNT_WIDTH 9
#define TRIO_BND_CTL_2__MAX_COUNT_RESET_VAL 32
#define TRIO_BND_CTL_2__MAX_COUNT_RMASK 0x1ff
#define TRIO_BND_CTL_2__MAX_COUNT_MASK  0x3fe
#define TRIO_BND_CTL_2__MAX_COUNT_FIELD 1,9

#define TRIO_BND_CTL_2__TOKEN_NUM_SHIFT 20
#define TRIO_BND_CTL_2__TOKEN_NUM_WIDTH 10
#define TRIO_BND_CTL_2__TOKEN_NUM_RESET_VAL 1023
#define TRIO_BND_CTL_2__TOKEN_NUM_RMASK 0x3ff
#define TRIO_BND_CTL_2__TOKEN_NUM_MASK  0x3ff00000
#define TRIO_BND_CTL_2__TOKEN_NUM_FIELD 20,29

#define TRIO_BND_CTL_2__PENALTY_NUM_SHIFT 30
#define TRIO_BND_CTL_2__PENALTY_NUM_WIDTH 3
#define TRIO_BND_CTL_2__PENALTY_NUM_RESET_VAL 0
#define TRIO_BND_CTL_2__PENALTY_NUM_RMASK 0x7
#define TRIO_BND_CTL_2__PENALTY_NUM_MASK  _64bit(0x1c0000000)
#define TRIO_BND_CTL_2__PENALTY_NUM_FIELD 30,32

#define TRIO_BND_CTL_2__PENALTY_FRACTION_SHIFT 33
#define TRIO_BND_CTL_2__PENALTY_FRACTION_WIDTH 8
#define TRIO_BND_CTL_2__PENALTY_FRACTION_RESET_VAL 0
#define TRIO_BND_CTL_2__PENALTY_FRACTION_RMASK 0xff
#define TRIO_BND_CTL_2__PENALTY_FRACTION_MASK  _64bit(0x1fe00000000)
#define TRIO_BND_CTL_2__PENALTY_FRACTION_FIELD 33,40


/*
 * Bandwidth_Control.
 * Limit the bandwidth between the node and the mesh. There are four
 * bandwidth control registers, which respectively control WRITE-CDN,
 * WRITE-DDN, READ-CDN and READ-DDN channel
 */
#define TRIO_BND_CTL_3__FIRST_WORD 0x0098
#define TRIO_BND_CTL_3__LAST_WORD 0x00b0
#define TRIO_BND_CTL_3__LENGTH 0x0020
#define TRIO_BND_CTL_3__STRIDE 0x0008

#define TRIO_BND_CTL_3__EN_SHIFT 0
#define TRIO_BND_CTL_3__EN_WIDTH 1
#define TRIO_BND_CTL_3__EN_RESET_VAL 0
#define TRIO_BND_CTL_3__EN_RMASK 0x1
#define TRIO_BND_CTL_3__EN_MASK  0x1
#define TRIO_BND_CTL_3__EN_FIELD 0,0

#define TRIO_BND_CTL_3__MAX_COUNT_SHIFT 1
#define TRIO_BND_CTL_3__MAX_COUNT_WIDTH 9
#define TRIO_BND_CTL_3__MAX_COUNT_RESET_VAL 32
#define TRIO_BND_CTL_3__MAX_COUNT_RMASK 0x1ff
#define TRIO_BND_CTL_3__MAX_COUNT_MASK  0x3fe
#define TRIO_BND_CTL_3__MAX_COUNT_FIELD 1,9

#define TRIO_BND_CTL_3__TOKEN_NUM_SHIFT 20
#define TRIO_BND_CTL_3__TOKEN_NUM_WIDTH 10
#define TRIO_BND_CTL_3__TOKEN_NUM_RESET_VAL 1023
#define TRIO_BND_CTL_3__TOKEN_NUM_RMASK 0x3ff
#define TRIO_BND_CTL_3__TOKEN_NUM_MASK  0x3ff00000
#define TRIO_BND_CTL_3__TOKEN_NUM_FIELD 20,29

#define TRIO_BND_CTL_3__PENALTY_NUM_SHIFT 30
#define TRIO_BND_CTL_3__PENALTY_NUM_WIDTH 3
#define TRIO_BND_CTL_3__PENALTY_NUM_RESET_VAL 0
#define TRIO_BND_CTL_3__PENALTY_NUM_RMASK 0x7
#define TRIO_BND_CTL_3__PENALTY_NUM_MASK  _64bit(0x1c0000000)
#define TRIO_BND_CTL_3__PENALTY_NUM_FIELD 30,32

#define TRIO_BND_CTL_3__PENALTY_FRACTION_SHIFT 33
#define TRIO_BND_CTL_3__PENALTY_FRACTION_WIDTH 8
#define TRIO_BND_CTL_3__PENALTY_FRACTION_RESET_VAL 0
#define TRIO_BND_CTL_3__PENALTY_FRACTION_RMASK 0xff
#define TRIO_BND_CTL_3__PENALTY_FRACTION_MASK  _64bit(0x1fe00000000)
#define TRIO_BND_CTL_3__PENALTY_FRACTION_FIELD 33,40


/*
 * BandWidth Throttle Control.
 * Control Bandwidth throttle algorithm behavior.There are four bandwidth
 * throttle control registers, which respectively control WRITE-CDN,
 * WRITE-DDN, READ-CDN and READ-DDN channel
 */
#define TRIO_BND_THRT_CTL__FIRST_WORD 0x00a0
#define TRIO_BND_THRT_CTL__LAST_WORD 0x00b8
#define TRIO_BND_THRT_CTL__LENGTH 0x0020
#define TRIO_BND_THRT_CTL__STRIDE 0x0008

#define TRIO_BND_THRT_CTL__EN_SHIFT 0
#define TRIO_BND_THRT_CTL__EN_WIDTH 1
#define TRIO_BND_THRT_CTL__EN_RESET_VAL 0
#define TRIO_BND_THRT_CTL__EN_RMASK 0x1
#define TRIO_BND_THRT_CTL__EN_MASK  0x1
#define TRIO_BND_THRT_CTL__EN_FIELD 0,0

#define TRIO_BND_THRT_CTL__CONG_THRES_SHIFT 1
#define TRIO_BND_THRT_CTL__CONG_THRES_WIDTH 15
#define TRIO_BND_THRT_CTL__CONG_THRES_RESET_VAL 256
#define TRIO_BND_THRT_CTL__CONG_THRES_RMASK 0x7fff
#define TRIO_BND_THRT_CTL__CONG_THRES_MASK  0xfffe
#define TRIO_BND_THRT_CTL__CONG_THRES_FIELD 1,15

#define TRIO_BND_THRT_CTL__MAX_SHIFT 16
#define TRIO_BND_THRT_CTL__MAX_WIDTH 10
#define TRIO_BND_THRT_CTL__MAX_RESET_VAL 1023
#define TRIO_BND_THRT_CTL__MAX_RMASK 0x3ff
#define TRIO_BND_THRT_CTL__MAX_MASK  0x3ff0000
#define TRIO_BND_THRT_CTL__MAX_FIELD 16,25

#define TRIO_BND_THRT_CTL__MIN_SHIFT 26
#define TRIO_BND_THRT_CTL__MIN_WIDTH 10
#define TRIO_BND_THRT_CTL__MIN_RESET_VAL 1
#define TRIO_BND_THRT_CTL__MIN_RMASK 0x3ff
#define TRIO_BND_THRT_CTL__MIN_MASK  _64bit(0xffc000000)
#define TRIO_BND_THRT_CTL__MIN_FIELD 26,35

#define TRIO_BND_THRT_CTL__DEC_PER_SHIFT 36
#define TRIO_BND_THRT_CTL__DEC_PER_WIDTH 5
#define TRIO_BND_THRT_CTL__DEC_PER_RESET_VAL 4
#define TRIO_BND_THRT_CTL__DEC_PER_RMASK 0x1f
#define TRIO_BND_THRT_CTL__DEC_PER_MASK  _64bit(0x1f000000000)
#define TRIO_BND_THRT_CTL__DEC_PER_FIELD 36,40

#define TRIO_BND_THRT_CTL__INC_PER_SHIFT 41
#define TRIO_BND_THRT_CTL__INC_PER_WIDTH 5
#define TRIO_BND_THRT_CTL__INC_PER_RESET_VAL 5
#define TRIO_BND_THRT_CTL__INC_PER_RMASK 0x1f
#define TRIO_BND_THRT_CTL__INC_PER_MASK  _64bit(0x3e0000000000)
#define TRIO_BND_THRT_CTL__INC_PER_FIELD 41,45

#define TRIO_BND_THRT_CTL__WIN_LEN_SHIFT 46
#define TRIO_BND_THRT_CTL__WIN_LEN_WIDTH 18
#define TRIO_BND_THRT_CTL__WIN_LEN_RESET_VAL 1000
#define TRIO_BND_THRT_CTL__WIN_LEN_RMASK 0x3ffff
#define TRIO_BND_THRT_CTL__WIN_LEN_MASK  _64bit(0xffffc00000000000)
#define TRIO_BND_THRT_CTL__WIN_LEN_FIELD 46,63


/*
 * BandWidth Throttle Control.
 * Control Bandwidth throttle algorithm behavior.There are four bandwidth
 * throttle control registers, which respectively control WRITE-CDN,
 * WRITE-DDN, READ-CDN and READ-DDN channel
 */
#define TRIO_BND_THRT_CTL_1__FIRST_WORD 0x00a8
#define TRIO_BND_THRT_CTL_1__LAST_WORD 0x00c0
#define TRIO_BND_THRT_CTL_1__LENGTH 0x0020
#define TRIO_BND_THRT_CTL_1__STRIDE 0x0008

#define TRIO_BND_THRT_CTL_1__EN_SHIFT 0
#define TRIO_BND_THRT_CTL_1__EN_WIDTH 1
#define TRIO_BND_THRT_CTL_1__EN_RESET_VAL 0
#define TRIO_BND_THRT_CTL_1__EN_RMASK 0x1
#define TRIO_BND_THRT_CTL_1__EN_MASK  0x1
#define TRIO_BND_THRT_CTL_1__EN_FIELD 0,0

#define TRIO_BND_THRT_CTL_1__CONG_THRES_SHIFT 1
#define TRIO_BND_THRT_CTL_1__CONG_THRES_WIDTH 15
#define TRIO_BND_THRT_CTL_1__CONG_THRES_RESET_VAL 256
#define TRIO_BND_THRT_CTL_1__CONG_THRES_RMASK 0x7fff
#define TRIO_BND_THRT_CTL_1__CONG_THRES_MASK  0xfffe
#define TRIO_BND_THRT_CTL_1__CONG_THRES_FIELD 1,15

#define TRIO_BND_THRT_CTL_1__MAX_SHIFT 16
#define TRIO_BND_THRT_CTL_1__MAX_WIDTH 10
#define TRIO_BND_THRT_CTL_1__MAX_RESET_VAL 1023
#define TRIO_BND_THRT_CTL_1__MAX_RMASK 0x3ff
#define TRIO_BND_THRT_CTL_1__MAX_MASK  0x3ff0000
#define TRIO_BND_THRT_CTL_1__MAX_FIELD 16,25

#define TRIO_BND_THRT_CTL_1__MIN_SHIFT 26
#define TRIO_BND_THRT_CTL_1__MIN_WIDTH 10
#define TRIO_BND_THRT_CTL_1__MIN_RESET_VAL 1
#define TRIO_BND_THRT_CTL_1__MIN_RMASK 0x3ff
#define TRIO_BND_THRT_CTL_1__MIN_MASK  _64bit(0xffc000000)
#define TRIO_BND_THRT_CTL_1__MIN_FIELD 26,35

#define TRIO_BND_THRT_CTL_1__DEC_PER_SHIFT 36
#define TRIO_BND_THRT_CTL_1__DEC_PER_WIDTH 5
#define TRIO_BND_THRT_CTL_1__DEC_PER_RESET_VAL 4
#define TRIO_BND_THRT_CTL_1__DEC_PER_RMASK 0x1f
#define TRIO_BND_THRT_CTL_1__DEC_PER_MASK  _64bit(0x1f000000000)
#define TRIO_BND_THRT_CTL_1__DEC_PER_FIELD 36,40

#define TRIO_BND_THRT_CTL_1__INC_PER_SHIFT 41
#define TRIO_BND_THRT_CTL_1__INC_PER_WIDTH 5
#define TRIO_BND_THRT_CTL_1__INC_PER_RESET_VAL 5
#define TRIO_BND_THRT_CTL_1__INC_PER_RMASK 0x1f
#define TRIO_BND_THRT_CTL_1__INC_PER_MASK  _64bit(0x3e0000000000)
#define TRIO_BND_THRT_CTL_1__INC_PER_FIELD 41,45

#define TRIO_BND_THRT_CTL_1__WIN_LEN_SHIFT 46
#define TRIO_BND_THRT_CTL_1__WIN_LEN_WIDTH 18
#define TRIO_BND_THRT_CTL_1__WIN_LEN_RESET_VAL 1000
#define TRIO_BND_THRT_CTL_1__WIN_LEN_RMASK 0x3ffff
#define TRIO_BND_THRT_CTL_1__WIN_LEN_MASK  _64bit(0xffffc00000000000)
#define TRIO_BND_THRT_CTL_1__WIN_LEN_FIELD 46,63


/*
 * BandWidth Throttle Control.
 * Control Bandwidth throttle algorithm behavior.There are four bandwidth
 * throttle control registers, which respectively control WRITE-CDN,
 * WRITE-DDN, READ-CDN and READ-DDN channel
 */
#define TRIO_BND_THRT_CTL_2__FIRST_WORD 0x00b0
#define TRIO_BND_THRT_CTL_2__LAST_WORD 0x00c8
#define TRIO_BND_THRT_CTL_2__LENGTH 0x0020
#define TRIO_BND_THRT_CTL_2__STRIDE 0x0008

#define TRIO_BND_THRT_CTL_2__EN_SHIFT 0
#define TRIO_BND_THRT_CTL_2__EN_WIDTH 1
#define TRIO_BND_THRT_CTL_2__EN_RESET_VAL 0
#define TRIO_BND_THRT_CTL_2__EN_RMASK 0x1
#define TRIO_BND_THRT_CTL_2__EN_MASK  0x1
#define TRIO_BND_THRT_CTL_2__EN_FIELD 0,0

#define TRIO_BND_THRT_CTL_2__CONG_THRES_SHIFT 1
#define TRIO_BND_THRT_CTL_2__CONG_THRES_WIDTH 15
#define TRIO_BND_THRT_CTL_2__CONG_THRES_RESET_VAL 256
#define TRIO_BND_THRT_CTL_2__CONG_THRES_RMASK 0x7fff
#define TRIO_BND_THRT_CTL_2__CONG_THRES_MASK  0xfffe
#define TRIO_BND_THRT_CTL_2__CONG_THRES_FIELD 1,15

#define TRIO_BND_THRT_CTL_2__MAX_SHIFT 16
#define TRIO_BND_THRT_CTL_2__MAX_WIDTH 10
#define TRIO_BND_THRT_CTL_2__MAX_RESET_VAL 1023
#define TRIO_BND_THRT_CTL_2__MAX_RMASK 0x3ff
#define TRIO_BND_THRT_CTL_2__MAX_MASK  0x3ff0000
#define TRIO_BND_THRT_CTL_2__MAX_FIELD 16,25

#define TRIO_BND_THRT_CTL_2__MIN_SHIFT 26
#define TRIO_BND_THRT_CTL_2__MIN_WIDTH 10
#define TRIO_BND_THRT_CTL_2__MIN_RESET_VAL 1
#define TRIO_BND_THRT_CTL_2__MIN_RMASK 0x3ff
#define TRIO_BND_THRT_CTL_2__MIN_MASK  _64bit(0xffc000000)
#define TRIO_BND_THRT_CTL_2__MIN_FIELD 26,35

#define TRIO_BND_THRT_CTL_2__DEC_PER_SHIFT 36
#define TRIO_BND_THRT_CTL_2__DEC_PER_WIDTH 5
#define TRIO_BND_THRT_CTL_2__DEC_PER_RESET_VAL 4
#define TRIO_BND_THRT_CTL_2__DEC_PER_RMASK 0x1f
#define TRIO_BND_THRT_CTL_2__DEC_PER_MASK  _64bit(0x1f000000000)
#define TRIO_BND_THRT_CTL_2__DEC_PER_FIELD 36,40

#define TRIO_BND_THRT_CTL_2__INC_PER_SHIFT 41
#define TRIO_BND_THRT_CTL_2__INC_PER_WIDTH 5
#define TRIO_BND_THRT_CTL_2__INC_PER_RESET_VAL 5
#define TRIO_BND_THRT_CTL_2__INC_PER_RMASK 0x1f
#define TRIO_BND_THRT_CTL_2__INC_PER_MASK  _64bit(0x3e0000000000)
#define TRIO_BND_THRT_CTL_2__INC_PER_FIELD 41,45

#define TRIO_BND_THRT_CTL_2__WIN_LEN_SHIFT 46
#define TRIO_BND_THRT_CTL_2__WIN_LEN_WIDTH 18
#define TRIO_BND_THRT_CTL_2__WIN_LEN_RESET_VAL 1000
#define TRIO_BND_THRT_CTL_2__WIN_LEN_RMASK 0x3ffff
#define TRIO_BND_THRT_CTL_2__WIN_LEN_MASK  _64bit(0xffffc00000000000)
#define TRIO_BND_THRT_CTL_2__WIN_LEN_FIELD 46,63


/*
 * BandWidth Throttle Control.
 * Control Bandwidth throttle algorithm behavior.There are four bandwidth
 * throttle control registers, which respectively control WRITE-CDN,
 * WRITE-DDN, READ-CDN and READ-DDN channel
 */
#define TRIO_BND_THRT_CTL_3__FIRST_WORD 0x00b8
#define TRIO_BND_THRT_CTL_3__LAST_WORD 0x00d0
#define TRIO_BND_THRT_CTL_3__LENGTH 0x0020
#define TRIO_BND_THRT_CTL_3__STRIDE 0x0008

#define TRIO_BND_THRT_CTL_3__EN_SHIFT 0
#define TRIO_BND_THRT_CTL_3__EN_WIDTH 1
#define TRIO_BND_THRT_CTL_3__EN_RESET_VAL 0
#define TRIO_BND_THRT_CTL_3__EN_RMASK 0x1
#define TRIO_BND_THRT_CTL_3__EN_MASK  0x1
#define TRIO_BND_THRT_CTL_3__EN_FIELD 0,0

#define TRIO_BND_THRT_CTL_3__CONG_THRES_SHIFT 1
#define TRIO_BND_THRT_CTL_3__CONG_THRES_WIDTH 15
#define TRIO_BND_THRT_CTL_3__CONG_THRES_RESET_VAL 256
#define TRIO_BND_THRT_CTL_3__CONG_THRES_RMASK 0x7fff
#define TRIO_BND_THRT_CTL_3__CONG_THRES_MASK  0xfffe
#define TRIO_BND_THRT_CTL_3__CONG_THRES_FIELD 1,15

#define TRIO_BND_THRT_CTL_3__MAX_SHIFT 16
#define TRIO_BND_THRT_CTL_3__MAX_WIDTH 10
#define TRIO_BND_THRT_CTL_3__MAX_RESET_VAL 1023
#define TRIO_BND_THRT_CTL_3__MAX_RMASK 0x3ff
#define TRIO_BND_THRT_CTL_3__MAX_MASK  0x3ff0000
#define TRIO_BND_THRT_CTL_3__MAX_FIELD 16,25

#define TRIO_BND_THRT_CTL_3__MIN_SHIFT 26
#define TRIO_BND_THRT_CTL_3__MIN_WIDTH 10
#define TRIO_BND_THRT_CTL_3__MIN_RESET_VAL 1
#define TRIO_BND_THRT_CTL_3__MIN_RMASK 0x3ff
#define TRIO_BND_THRT_CTL_3__MIN_MASK  _64bit(0xffc000000)
#define TRIO_BND_THRT_CTL_3__MIN_FIELD 26,35

#define TRIO_BND_THRT_CTL_3__DEC_PER_SHIFT 36
#define TRIO_BND_THRT_CTL_3__DEC_PER_WIDTH 5
#define TRIO_BND_THRT_CTL_3__DEC_PER_RESET_VAL 4
#define TRIO_BND_THRT_CTL_3__DEC_PER_RMASK 0x1f
#define TRIO_BND_THRT_CTL_3__DEC_PER_MASK  _64bit(0x1f000000000)
#define TRIO_BND_THRT_CTL_3__DEC_PER_FIELD 36,40

#define TRIO_BND_THRT_CTL_3__INC_PER_SHIFT 41
#define TRIO_BND_THRT_CTL_3__INC_PER_WIDTH 5
#define TRIO_BND_THRT_CTL_3__INC_PER_RESET_VAL 5
#define TRIO_BND_THRT_CTL_3__INC_PER_RMASK 0x1f
#define TRIO_BND_THRT_CTL_3__INC_PER_MASK  _64bit(0x3e0000000000)
#define TRIO_BND_THRT_CTL_3__INC_PER_FIELD 41,45

#define TRIO_BND_THRT_CTL_3__WIN_LEN_SHIFT 46
#define TRIO_BND_THRT_CTL_3__WIN_LEN_WIDTH 18
#define TRIO_BND_THRT_CTL_3__WIN_LEN_RESET_VAL 1000
#define TRIO_BND_THRT_CTL_3__WIN_LEN_RMASK 0x3ffff
#define TRIO_BND_THRT_CTL_3__WIN_LEN_MASK  _64bit(0xffffc00000000000)
#define TRIO_BND_THRT_CTL_3__WIN_LEN_FIELD 46,63


/*
 * Generic performance module configuration register.
 * Set up the configuration of generic performance module
 */
#define TRIO_GEN_PERFMON_CONFIG__FIRST_WORD 0x00c0
#define TRIO_GEN_PERFMON_CONFIG__LAST_WORD 0x00d8
#define TRIO_GEN_PERFMON_CONFIG__LENGTH 0x0020
#define TRIO_GEN_PERFMON_CONFIG__STRIDE 0x0008

#define TRIO_GEN_PERFMON_CONFIG__WR_RD_B_SHIFT 0
#define TRIO_GEN_PERFMON_CONFIG__WR_RD_B_WIDTH 1
#define TRIO_GEN_PERFMON_CONFIG__WR_RD_B_RESET_VAL 0
#define TRIO_GEN_PERFMON_CONFIG__WR_RD_B_RMASK 0x1
#define TRIO_GEN_PERFMON_CONFIG__WR_RD_B_MASK  0x1
#define TRIO_GEN_PERFMON_CONFIG__WR_RD_B_FIELD 0,0

#define TRIO_GEN_PERFMON_CONFIG__STROBE_SHIFT 1
#define TRIO_GEN_PERFMON_CONFIG__STROBE_WIDTH 1
#define TRIO_GEN_PERFMON_CONFIG__STROBE_RESET_VAL 0
#define TRIO_GEN_PERFMON_CONFIG__STROBE_RMASK 0x1
#define TRIO_GEN_PERFMON_CONFIG__STROBE_MASK  0x2
#define TRIO_GEN_PERFMON_CONFIG__STROBE_FIELD 1,1

#define TRIO_GEN_PERFMON_CONFIG__ADDR_SHIFT 2
#define TRIO_GEN_PERFMON_CONFIG__ADDR_WIDTH 3
#define TRIO_GEN_PERFMON_CONFIG__ADDR_RESET_VAL 0
#define TRIO_GEN_PERFMON_CONFIG__ADDR_RMASK 0x7
#define TRIO_GEN_PERFMON_CONFIG__ADDR_MASK  0x1c
#define TRIO_GEN_PERFMON_CONFIG__ADDR_FIELD 2,4

#define TRIO_GEN_PERFMON_CONFIG__WDATA_SHIFT 5
#define TRIO_GEN_PERFMON_CONFIG__WDATA_WIDTH 56
#define TRIO_GEN_PERFMON_CONFIG__WDATA_RESET_VAL 0
#define TRIO_GEN_PERFMON_CONFIG__WDATA_RMASK _64bit(0xffffffffffffff)
#define TRIO_GEN_PERFMON_CONFIG__WDATA_MASK  _64bit(0x1fffffffffffffe0)
#define TRIO_GEN_PERFMON_CONFIG__WDATA_FIELD 5,60


/*
 * Generic performance module configuration register.
 * Set up the configuration of generic performance module
 */
#define TRIO_GEN_PERFMON_CONFIG_1__FIRST_WORD 0x00c8
#define TRIO_GEN_PERFMON_CONFIG_1__LAST_WORD 0x00e0
#define TRIO_GEN_PERFMON_CONFIG_1__LENGTH 0x0020
#define TRIO_GEN_PERFMON_CONFIG_1__STRIDE 0x0008

#define TRIO_GEN_PERFMON_CONFIG_1__WR_RD_B_SHIFT 0
#define TRIO_GEN_PERFMON_CONFIG_1__WR_RD_B_WIDTH 1
#define TRIO_GEN_PERFMON_CONFIG_1__WR_RD_B_RESET_VAL 0
#define TRIO_GEN_PERFMON_CONFIG_1__WR_RD_B_RMASK 0x1
#define TRIO_GEN_PERFMON_CONFIG_1__WR_RD_B_MASK  0x1
#define TRIO_GEN_PERFMON_CONFIG_1__WR_RD_B_FIELD 0,0

#define TRIO_GEN_PERFMON_CONFIG_1__STROBE_SHIFT 1
#define TRIO_GEN_PERFMON_CONFIG_1__STROBE_WIDTH 1
#define TRIO_GEN_PERFMON_CONFIG_1__STROBE_RESET_VAL 0
#define TRIO_GEN_PERFMON_CONFIG_1__STROBE_RMASK 0x1
#define TRIO_GEN_PERFMON_CONFIG_1__STROBE_MASK  0x2
#define TRIO_GEN_PERFMON_CONFIG_1__STROBE_FIELD 1,1

#define TRIO_GEN_PERFMON_CONFIG_1__ADDR_SHIFT 2
#define TRIO_GEN_PERFMON_CONFIG_1__ADDR_WIDTH 3
#define TRIO_GEN_PERFMON_CONFIG_1__ADDR_RESET_VAL 0
#define TRIO_GEN_PERFMON_CONFIG_1__ADDR_RMASK 0x7
#define TRIO_GEN_PERFMON_CONFIG_1__ADDR_MASK  0x1c
#define TRIO_GEN_PERFMON_CONFIG_1__ADDR_FIELD 2,4

#define TRIO_GEN_PERFMON_CONFIG_1__WDATA_SHIFT 5
#define TRIO_GEN_PERFMON_CONFIG_1__WDATA_WIDTH 56
#define TRIO_GEN_PERFMON_CONFIG_1__WDATA_RESET_VAL 0
#define TRIO_GEN_PERFMON_CONFIG_1__WDATA_RMASK _64bit(0xffffffffffffff)
#define TRIO_GEN_PERFMON_CONFIG_1__WDATA_MASK  _64bit(0x1fffffffffffffe0)
#define TRIO_GEN_PERFMON_CONFIG_1__WDATA_FIELD 5,60


/*
 * Generic performance module configuration register.
 * Set up the configuration of generic performance module
 */
#define TRIO_GEN_PERFMON_CONFIG_2__FIRST_WORD 0x00d0
#define TRIO_GEN_PERFMON_CONFIG_2__LAST_WORD 0x00e8
#define TRIO_GEN_PERFMON_CONFIG_2__LENGTH 0x0020
#define TRIO_GEN_PERFMON_CONFIG_2__STRIDE 0x0008

#define TRIO_GEN_PERFMON_CONFIG_2__WR_RD_B_SHIFT 0
#define TRIO_GEN_PERFMON_CONFIG_2__WR_RD_B_WIDTH 1
#define TRIO_GEN_PERFMON_CONFIG_2__WR_RD_B_RESET_VAL 0
#define TRIO_GEN_PERFMON_CONFIG_2__WR_RD_B_RMASK 0x1
#define TRIO_GEN_PERFMON_CONFIG_2__WR_RD_B_MASK  0x1
#define TRIO_GEN_PERFMON_CONFIG_2__WR_RD_B_FIELD 0,0

#define TRIO_GEN_PERFMON_CONFIG_2__STROBE_SHIFT 1
#define TRIO_GEN_PERFMON_CONFIG_2__STROBE_WIDTH 1
#define TRIO_GEN_PERFMON_CONFIG_2__STROBE_RESET_VAL 0
#define TRIO_GEN_PERFMON_CONFIG_2__STROBE_RMASK 0x1
#define TRIO_GEN_PERFMON_CONFIG_2__STROBE_MASK  0x2
#define TRIO_GEN_PERFMON_CONFIG_2__STROBE_FIELD 1,1

#define TRIO_GEN_PERFMON_CONFIG_2__ADDR_SHIFT 2
#define TRIO_GEN_PERFMON_CONFIG_2__ADDR_WIDTH 3
#define TRIO_GEN_PERFMON_CONFIG_2__ADDR_RESET_VAL 0
#define TRIO_GEN_PERFMON_CONFIG_2__ADDR_RMASK 0x7
#define TRIO_GEN_PERFMON_CONFIG_2__ADDR_MASK  0x1c
#define TRIO_GEN_PERFMON_CONFIG_2__ADDR_FIELD 2,4

#define TRIO_GEN_PERFMON_CONFIG_2__WDATA_SHIFT 5
#define TRIO_GEN_PERFMON_CONFIG_2__WDATA_WIDTH 56
#define TRIO_GEN_PERFMON_CONFIG_2__WDATA_RESET_VAL 0
#define TRIO_GEN_PERFMON_CONFIG_2__WDATA_RMASK _64bit(0xffffffffffffff)
#define TRIO_GEN_PERFMON_CONFIG_2__WDATA_MASK  _64bit(0x1fffffffffffffe0)
#define TRIO_GEN_PERFMON_CONFIG_2__WDATA_FIELD 5,60


/*
 * Generic performance module configuration register.
 * Set up the configuration of generic performance module
 */
#define TRIO_GEN_PERFMON_CONFIG_3__FIRST_WORD 0x00d8
#define TRIO_GEN_PERFMON_CONFIG_3__LAST_WORD 0x00f0
#define TRIO_GEN_PERFMON_CONFIG_3__LENGTH 0x0020
#define TRIO_GEN_PERFMON_CONFIG_3__STRIDE 0x0008

#define TRIO_GEN_PERFMON_CONFIG_3__WR_RD_B_SHIFT 0
#define TRIO_GEN_PERFMON_CONFIG_3__WR_RD_B_WIDTH 1
#define TRIO_GEN_PERFMON_CONFIG_3__WR_RD_B_RESET_VAL 0
#define TRIO_GEN_PERFMON_CONFIG_3__WR_RD_B_RMASK 0x1
#define TRIO_GEN_PERFMON_CONFIG_3__WR_RD_B_MASK  0x1
#define TRIO_GEN_PERFMON_CONFIG_3__WR_RD_B_FIELD 0,0

#define TRIO_GEN_PERFMON_CONFIG_3__STROBE_SHIFT 1
#define TRIO_GEN_PERFMON_CONFIG_3__STROBE_WIDTH 1
#define TRIO_GEN_PERFMON_CONFIG_3__STROBE_RESET_VAL 0
#define TRIO_GEN_PERFMON_CONFIG_3__STROBE_RMASK 0x1
#define TRIO_GEN_PERFMON_CONFIG_3__STROBE_MASK  0x2
#define TRIO_GEN_PERFMON_CONFIG_3__STROBE_FIELD 1,1

#define TRIO_GEN_PERFMON_CONFIG_3__ADDR_SHIFT 2
#define TRIO_GEN_PERFMON_CONFIG_3__ADDR_WIDTH 3
#define TRIO_GEN_PERFMON_CONFIG_3__ADDR_RESET_VAL 0
#define TRIO_GEN_PERFMON_CONFIG_3__ADDR_RMASK 0x7
#define TRIO_GEN_PERFMON_CONFIG_3__ADDR_MASK  0x1c
#define TRIO_GEN_PERFMON_CONFIG_3__ADDR_FIELD 2,4

#define TRIO_GEN_PERFMON_CONFIG_3__WDATA_SHIFT 5
#define TRIO_GEN_PERFMON_CONFIG_3__WDATA_WIDTH 56
#define TRIO_GEN_PERFMON_CONFIG_3__WDATA_RESET_VAL 0
#define TRIO_GEN_PERFMON_CONFIG_3__WDATA_RMASK _64bit(0xffffffffffffff)
#define TRIO_GEN_PERFMON_CONFIG_3__WDATA_MASK  _64bit(0x1fffffffffffffe0)
#define TRIO_GEN_PERFMON_CONFIG_3__WDATA_FIELD 5,60


/*
 * Generic performance value register.
 * The register is used to provide interface where software can read the
 * value of generic performance counter
 */
#define TRIO_GEN_PERFMVAL__FIRST_WORD 0x00e0
#define TRIO_GEN_PERFMVAL__LAST_WORD 0x00f8
#define TRIO_GEN_PERFMVAL__LENGTH 0x0020
#define TRIO_GEN_PERFMVAL__STRIDE 0x0008

#define TRIO_GEN_PERFMVAL__VAL_SHIFT 0
#define TRIO_GEN_PERFMVAL__VAL_WIDTH 64
#define TRIO_GEN_PERFMVAL__VAL_RESET_VAL 0
#define TRIO_GEN_PERFMVAL__VAL_RMASK _64bit(0xffffffffffffffff)
#define TRIO_GEN_PERFMVAL__VAL_MASK  _64bit(0xffffffffffffffff)
#define TRIO_GEN_PERFMVAL__VAL_FIELD 0,63


/*
 * Generic performance value register.
 * The register is used to provide interface where software can read the
 * value of generic performance counter
 */
#define TRIO_GEN_PERFMVAL_1__FIRST_WORD 0x00e8
#define TRIO_GEN_PERFMVAL_1__LAST_WORD 0x0100
#define TRIO_GEN_PERFMVAL_1__LENGTH 0x0020
#define TRIO_GEN_PERFMVAL_1__STRIDE 0x0008

#define TRIO_GEN_PERFMVAL_1__VAL_SHIFT 0
#define TRIO_GEN_PERFMVAL_1__VAL_WIDTH 64
#define TRIO_GEN_PERFMVAL_1__VAL_RESET_VAL 0
#define TRIO_GEN_PERFMVAL_1__VAL_RMASK _64bit(0xffffffffffffffff)
#define TRIO_GEN_PERFMVAL_1__VAL_MASK  _64bit(0xffffffffffffffff)
#define TRIO_GEN_PERFMVAL_1__VAL_FIELD 0,63


/*
 * Generic performance value register.
 * The register is used to provide interface where software can read the
 * value of generic performance counter
 */
#define TRIO_GEN_PERFMVAL_2__FIRST_WORD 0x00f0
#define TRIO_GEN_PERFMVAL_2__LAST_WORD 0x0108
#define TRIO_GEN_PERFMVAL_2__LENGTH 0x0020
#define TRIO_GEN_PERFMVAL_2__STRIDE 0x0008

#define TRIO_GEN_PERFMVAL_2__VAL_SHIFT 0
#define TRIO_GEN_PERFMVAL_2__VAL_WIDTH 64
#define TRIO_GEN_PERFMVAL_2__VAL_RESET_VAL 0
#define TRIO_GEN_PERFMVAL_2__VAL_RMASK _64bit(0xffffffffffffffff)
#define TRIO_GEN_PERFMVAL_2__VAL_MASK  _64bit(0xffffffffffffffff)
#define TRIO_GEN_PERFMVAL_2__VAL_FIELD 0,63


/*
 * Generic performance value register.
 * The register is used to provide interface where software can read the
 * value of generic performance counter
 */
#define TRIO_GEN_PERFMVAL_3__FIRST_WORD 0x00f8
#define TRIO_GEN_PERFMVAL_3__LAST_WORD 0x0110
#define TRIO_GEN_PERFMVAL_3__LENGTH 0x0020
#define TRIO_GEN_PERFMVAL_3__STRIDE 0x0008

#define TRIO_GEN_PERFMVAL_3__VAL_SHIFT 0
#define TRIO_GEN_PERFMVAL_3__VAL_WIDTH 64
#define TRIO_GEN_PERFMVAL_3__VAL_RESET_VAL 0
#define TRIO_GEN_PERFMVAL_3__VAL_RMASK _64bit(0xffffffffffffffff)
#define TRIO_GEN_PERFMVAL_3__VAL_MASK  _64bit(0xffffffffffffffff)
#define TRIO_GEN_PERFMVAL_3__VAL_FIELD 0,63


/*
 * Performance Control Register.
 * The performance control register holds global and per accumulator control
 * fields defining the operation of the module on 0/1 data paths
 */
#define TRIO_PERFCTL 0x00c0
#define TRIO_PERFCTL__LENGTH 0x0001

#define TRIO_PERFCTL__FM1_SHIFT 0
#define TRIO_PERFCTL__FM1_WIDTH 3
#define TRIO_PERFCTL__FM1_RESET_VAL 0
#define TRIO_PERFCTL__FM1_RMASK 0x7
#define TRIO_PERFCTL__FM1_MASK  0x7
#define TRIO_PERFCTL__FM1_FIELD 0,2
#define TRIO_PERFCTL__FM1_VAL_Always 0x0
#define TRIO_PERFCTL__FM1_VAL_Never 0x1
#define TRIO_PERFCTL__FM1_VAL_EQ 0x2
#define TRIO_PERFCTL__FM1_VAL_NEQ 0x3
#define TRIO_PERFCTL__FM1_VAL_GEQS 0x4
#define TRIO_PERFCTL__FM1_VAL_LTS 0x5
#define TRIO_PERFCTL__FM1_VAL_GEQU 0x6
#define TRIO_PERFCTL__FM1_VAL_LTU 0x7

#define TRIO_PERFCTL__MS1_SHIFT 4
#define TRIO_PERFCTL__MS1_WIDTH 2
#define TRIO_PERFCTL__MS1_RESET_VAL 0
#define TRIO_PERFCTL__MS1_RMASK 0x3
#define TRIO_PERFCTL__MS1_MASK  0x30
#define TRIO_PERFCTL__MS1_FIELD 4,5
#define TRIO_PERFCTL__MS1_VAL_Independent 0x0
#define TRIO_PERFCTL__MS1_VAL_AND 0x1
#define TRIO_PERFCTL__MS1_VAL_OR 0x2
#define TRIO_PERFCTL__MS1_VAL_EXCL 0x3

#define TRIO_PERFCTL__ACCM1_SHIFT 8
#define TRIO_PERFCTL__ACCM1_WIDTH 3
#define TRIO_PERFCTL__ACCM1_RESET_VAL 0
#define TRIO_PERFCTL__ACCM1_RMASK 0x7
#define TRIO_PERFCTL__ACCM1_MASK  0x700
#define TRIO_PERFCTL__ACCM1_FIELD 8,10
#define TRIO_PERFCTL__ACCM1_VAL_INC_TM 0x0
#define TRIO_PERFCTL__ACCM1_VAL_INC_M 0x1
#define TRIO_PERFCTL__ACCM1_VAL_ADDS 0x2
#define TRIO_PERFCTL__ACCM1_VAL_ADDU 0x3
#define TRIO_PERFCTL__ACCM1_VAL_SAMP 0x4
#define TRIO_PERFCTL__ACCM1_VAL_MIN_DEC 0x5
#define TRIO_PERFCTL__ACCM1_VAL_MAX_DEC 0x6
#define TRIO_PERFCTL__ACCM1_VAL_FREE 0x7

#define TRIO_PERFCTL__AD1_SHIFT 11
#define TRIO_PERFCTL__AD1_WIDTH 1
#define TRIO_PERFCTL__AD1_RESET_VAL 0
#define TRIO_PERFCTL__AD1_RMASK 0x1
#define TRIO_PERFCTL__AD1_MASK  0x800
#define TRIO_PERFCTL__AD1_FIELD 11,11
#define TRIO_PERFCTL__AD1_VAL_DISABLE 0x0
#define TRIO_PERFCTL__AD1_VAL_ENABLE 0x1

#define TRIO_PERFCTL__ETRIG1_SHIFT 12
#define TRIO_PERFCTL__ETRIG1_WIDTH 2
#define TRIO_PERFCTL__ETRIG1_RESET_VAL 0
#define TRIO_PERFCTL__ETRIG1_RMASK 0x3
#define TRIO_PERFCTL__ETRIG1_MASK  0x3000
#define TRIO_PERFCTL__ETRIG1_FIELD 12,13
#define TRIO_PERFCTL__ETRIG1_VAL_L_LVL 0x0
#define TRIO_PERFCTL__ETRIG1_VAL_H_LVL 0x1
#define TRIO_PERFCTL__ETRIG1_VAL_NEG_EDG 0x2
#define TRIO_PERFCTL__ETRIG1_VAL_POS_EDG 0x3

#define TRIO_PERFCTL__EB1_SHIFT 14
#define TRIO_PERFCTL__EB1_WIDTH 1
#define TRIO_PERFCTL__EB1_RESET_VAL 0
#define TRIO_PERFCTL__EB1_RMASK 0x1
#define TRIO_PERFCTL__EB1_MASK  0x4000
#define TRIO_PERFCTL__EB1_FIELD 14,14
#define TRIO_PERFCTL__EB1_VAL_DISABLE 0x0
#define TRIO_PERFCTL__EB1_VAL_ENABLE 0x1

#define TRIO_PERFCTL__EN1_SHIFT 15
#define TRIO_PERFCTL__EN1_WIDTH 1
#define TRIO_PERFCTL__EN1_RESET_VAL 0
#define TRIO_PERFCTL__EN1_RMASK 0x1
#define TRIO_PERFCTL__EN1_MASK  0x8000
#define TRIO_PERFCTL__EN1_FIELD 15,15

#define TRIO_PERFCTL__FM0_SHIFT 16
#define TRIO_PERFCTL__FM0_WIDTH 3
#define TRIO_PERFCTL__FM0_RESET_VAL 0
#define TRIO_PERFCTL__FM0_RMASK 0x7
#define TRIO_PERFCTL__FM0_MASK  0x70000
#define TRIO_PERFCTL__FM0_FIELD 16,18
#define TRIO_PERFCTL__FM0_VAL_Always 0x0
#define TRIO_PERFCTL__FM0_VAL_Never 0x1
#define TRIO_PERFCTL__FM0_VAL_EQ 0x2
#define TRIO_PERFCTL__FM0_VAL_NEQ 0x3
#define TRIO_PERFCTL__FM0_VAL_GEQS 0x4
#define TRIO_PERFCTL__FM0_VAL_LTS 0x5
#define TRIO_PERFCTL__FM0_VAL_GEQU 0x6
#define TRIO_PERFCTL__FM0_VAL_LTU 0x7

#define TRIO_PERFCTL__MS0_SHIFT 20
#define TRIO_PERFCTL__MS0_WIDTH 2
#define TRIO_PERFCTL__MS0_RESET_VAL 0
#define TRIO_PERFCTL__MS0_RMASK 0x3
#define TRIO_PERFCTL__MS0_MASK  0x300000
#define TRIO_PERFCTL__MS0_FIELD 20,21
#define TRIO_PERFCTL__MS0_VAL_Independent 0x0
#define TRIO_PERFCTL__MS0_VAL_AND 0x1
#define TRIO_PERFCTL__MS0_VAL_OR 0x2
#define TRIO_PERFCTL__MS0_VAL_EXCL 0x3

#define TRIO_PERFCTL__ACCM0_SHIFT 24
#define TRIO_PERFCTL__ACCM0_WIDTH 3
#define TRIO_PERFCTL__ACCM0_RESET_VAL 0
#define TRIO_PERFCTL__ACCM0_RMASK 0x7
#define TRIO_PERFCTL__ACCM0_MASK  0x7000000
#define TRIO_PERFCTL__ACCM0_FIELD 24,26
#define TRIO_PERFCTL__ACCM0_VAL_INC_TM 0x0
#define TRIO_PERFCTL__ACCM0_VAL_INC_M 0x1
#define TRIO_PERFCTL__ACCM0_VAL_ADDS 0x2
#define TRIO_PERFCTL__ACCM0_VAL_ADDU 0x3
#define TRIO_PERFCTL__ACCM0_VAL_SAMP 0x4
#define TRIO_PERFCTL__ACCM0_VAL_MIN_DEC 0x5
#define TRIO_PERFCTL__ACCM0_VAL_MAX_DEC 0x6
#define TRIO_PERFCTL__ACCM0_VAL_FREE 0x7

#define TRIO_PERFCTL__AD0_SHIFT 27
#define TRIO_PERFCTL__AD0_WIDTH 1
#define TRIO_PERFCTL__AD0_RESET_VAL 0
#define TRIO_PERFCTL__AD0_RMASK 0x1
#define TRIO_PERFCTL__AD0_MASK  0x8000000
#define TRIO_PERFCTL__AD0_FIELD 27,27
#define TRIO_PERFCTL__AD0_VAL_DISABLE 0x0
#define TRIO_PERFCTL__AD0_VAL_ENABLE 0x1

#define TRIO_PERFCTL__ETRIG0_SHIFT 28
#define TRIO_PERFCTL__ETRIG0_WIDTH 2
#define TRIO_PERFCTL__ETRIG0_RESET_VAL 0
#define TRIO_PERFCTL__ETRIG0_RMASK 0x3
#define TRIO_PERFCTL__ETRIG0_MASK  0x30000000
#define TRIO_PERFCTL__ETRIG0_FIELD 28,29
#define TRIO_PERFCTL__ETRIG0_VAL_L_LVL 0x0
#define TRIO_PERFCTL__ETRIG0_VAL_H_LVL 0x1
#define TRIO_PERFCTL__ETRIG0_VAL_NEG_EDG 0x2
#define TRIO_PERFCTL__ETRIG0_VAL_POS_EDG 0x3

#define TRIO_PERFCTL__EB0_SHIFT 30
#define TRIO_PERFCTL__EB0_WIDTH 1
#define TRIO_PERFCTL__EB0_RESET_VAL 0
#define TRIO_PERFCTL__EB0_RMASK 0x1
#define TRIO_PERFCTL__EB0_MASK  0x40000000
#define TRIO_PERFCTL__EB0_FIELD 30,30
#define TRIO_PERFCTL__EB0_VAL_DISABLE 0x0
#define TRIO_PERFCTL__EB0_VAL_ENABLE 0x1

#define TRIO_PERFCTL__EN0_SHIFT 31
#define TRIO_PERFCTL__EN0_WIDTH 1
#define TRIO_PERFCTL__EN0_RESET_VAL 0
#define TRIO_PERFCTL__EN0_RMASK 0x1
#define TRIO_PERFCTL__EN0_MASK  0x80000000
#define TRIO_PERFCTL__EN0_FIELD 31,31


/*
 * Performance Event Selection Register.
 * The performance event selection register controls multiplexing logic at
 * the block level
 */
#define TRIO_PERFEVT 0x00c0
#define TRIO_PERFEVT__LENGTH 0x0001

#define TRIO_PERFEVT__PVALSEL_SHIFT 16
#define TRIO_PERFEVT__PVALSEL_WIDTH 4
#define TRIO_PERFEVT__PVALSEL_RESET_VAL 0
#define TRIO_PERFEVT__PVALSEL_RMASK 0xf
#define TRIO_PERFEVT__PVALSEL_MASK  0xf0000
#define TRIO_PERFEVT__PVALSEL_FIELD 16,19
#define TRIO_PERFEVT__PVALSEL_VAL_AW_LAT 0x0
#define TRIO_PERFEVT__PVALSEL_VAL_AR_LAT 0x1
#define TRIO_PERFEVT__PVALSEL_VAL_TXREQ_FLIT 0x2

#define TRIO_PERFEVT__MODSEL_SHIFT 20
#define TRIO_PERFEVT__MODSEL_WIDTH 4
#define TRIO_PERFEVT__MODSEL_RESET_VAL 0
#define TRIO_PERFEVT__MODSEL_RMASK 0xf
#define TRIO_PERFEVT__MODSEL_MASK  0xf00000
#define TRIO_PERFEVT__MODSEL_FIELD 20,23

#define TRIO_PERFEVT__EVTSEL_SHIFT 24
#define TRIO_PERFEVT__EVTSEL_WIDTH 8
#define TRIO_PERFEVT__EVTSEL_RESET_VAL 0
#define TRIO_PERFEVT__EVTSEL_RMASK 0xff
#define TRIO_PERFEVT__EVTSEL_MASK  0xff000000
#define TRIO_PERFEVT__EVTSEL_FIELD 24,31
#define TRIO_PERFEVT__EVTSEL_VAL_AW_REQ 0x0
#define TRIO_PERFEVT__EVTSEL_VAL_AW_BEATS 0x1
#define TRIO_PERFEVT__EVTSEL_VAL_AW_TRANS 0x2
#define TRIO_PERFEVT__EVTSEL_VAL_AW_RESP 0x3
#define TRIO_PERFEVT__EVTSEL_VAL_AW_STL 0x4
#define TRIO_PERFEVT__EVTSEL_VAL_AW_LAT 0x5
#define TRIO_PERFEVT__EVTSEL_VAL_AW_REQ_TBU 0x6
#define TRIO_PERFEVT__EVTSEL_VAL_AR_REQ 0x8
#define TRIO_PERFEVT__EVTSEL_VAL_AR_BEATS 0x9
#define TRIO_PERFEVT__EVTSEL_VAL_AR_TRANS 0xa
#define TRIO_PERFEVT__EVTSEL_VAL_AR_STL 0xb
#define TRIO_PERFEVT__EVTSEL_VAL_AR_LAT 0xc
#define TRIO_PERFEVT__EVTSEL_VAL_AR_REQ_TBU 0xd
#define TRIO_PERFEVT__EVTSEL_VAL_TBU_MISS 0xe
#define TRIO_PERFEVT__EVTSEL_VAL_TX_DAT_AF 0xf
#define TRIO_PERFEVT__EVTSEL_VAL_RX_DAT_AF 0x10
#define TRIO_PERFEVT__EVTSEL_VAL_RETRYQ_CRED 0x11
#define TRIO_PERFEVT__EVTSEL_VAL_CDN_REQ 0x12
#define TRIO_PERFEVT__EVTSEL_VAL_DDN_REQ 0x13
#define TRIO_PERFEVT__EVTSEL_VAL_NDN_REQ 0x14
#define TRIO_PERFEVT__EVTSEL_VAL_CDN_DIAG_N_OUT_OF_CRED 0x15
#define TRIO_PERFEVT__EVTSEL_VAL_CDN_DIAG_S_OUT_OF_CRED 0x16
#define TRIO_PERFEVT__EVTSEL_VAL_CDN_DIAG_E_OUT_OF_CRED 0x17
#define TRIO_PERFEVT__EVTSEL_VAL_CDN_DIAG_W_OUT_OF_CRED 0x18
#define TRIO_PERFEVT__EVTSEL_VAL_CDN_DIAG_C_OUT_OF_CRED 0x19
#define TRIO_PERFEVT__EVTSEL_VAL_CDN_DIAG_N_EGRESS 0x1a
#define TRIO_PERFEVT__EVTSEL_VAL_CDN_DIAG_S_EGRESS 0x1b
#define TRIO_PERFEVT__EVTSEL_VAL_CDN_DIAG_E_EGRESS 0x1c
#define TRIO_PERFEVT__EVTSEL_VAL_CDN_DIAG_W_EGRESS 0x1d
#define TRIO_PERFEVT__EVTSEL_VAL_CDN_DIAG_C_EGRESS 0x1e
#define TRIO_PERFEVT__EVTSEL_VAL_CDN_DIAG_N_INGRESS 0x1f
#define TRIO_PERFEVT__EVTSEL_VAL_CDN_DIAG_S_INGRESS 0x20
#define TRIO_PERFEVT__EVTSEL_VAL_CDN_DIAG_E_INGRESS 0x21
#define TRIO_PERFEVT__EVTSEL_VAL_CDN_DIAG_W_INGRESS 0x22
#define TRIO_PERFEVT__EVTSEL_VAL_CDN_DIAG_C_INGRESS 0x23
#define TRIO_PERFEVT__EVTSEL_VAL_CDN_DIAG_CORE_SENT 0x24
#define TRIO_PERFEVT__EVTSEL_VAL_DDN_DIAG_N_OUT_OF_CRED 0x25
#define TRIO_PERFEVT__EVTSEL_VAL_DDN_DIAG_S_OUT_OF_CRED 0x26
#define TRIO_PERFEVT__EVTSEL_VAL_DDN_DIAG_E_OUT_OF_CRED 0x27
#define TRIO_PERFEVT__EVTSEL_VAL_DDN_DIAG_W_OUT_OF_CRED 0x28
#define TRIO_PERFEVT__EVTSEL_VAL_DDN_DIAG_C_OUT_OF_CRED 0x29
#define TRIO_PERFEVT__EVTSEL_VAL_DDN_DIAG_N_EGRESS 0x2a
#define TRIO_PERFEVT__EVTSEL_VAL_DDN_DIAG_S_EGRESS 0x2b
#define TRIO_PERFEVT__EVTSEL_VAL_DDN_DIAG_E_EGRESS 0x2c
#define TRIO_PERFEVT__EVTSEL_VAL_DDN_DIAG_W_EGRESS 0x2d
#define TRIO_PERFEVT__EVTSEL_VAL_DDN_DIAG_C_EGRESS 0x2e
#define TRIO_PERFEVT__EVTSEL_VAL_DDN_DIAG_N_INGRESS 0x2f
#define TRIO_PERFEVT__EVTSEL_VAL_DDN_DIAG_S_INGRESS 0x30
#define TRIO_PERFEVT__EVTSEL_VAL_DDN_DIAG_E_INGRESS 0x31
#define TRIO_PERFEVT__EVTSEL_VAL_DDN_DIAG_W_INGRESS 0x32
#define TRIO_PERFEVT__EVTSEL_VAL_DDN_DIAG_C_INGRESS 0x33
#define TRIO_PERFEVT__EVTSEL_VAL_DDN_DIAG_CORE_SENT 0x34
#define TRIO_PERFEVT__EVTSEL_VAL_NDN_DIAG_N_OUT_OF_CRED 0x35
#define TRIO_PERFEVT__EVTSEL_VAL_NDN_DIAG_S_OUT_OF_CRED 0x36
#define TRIO_PERFEVT__EVTSEL_VAL_NDN_DIAG_E_OUT_OF_CRED 0x37
#define TRIO_PERFEVT__EVTSEL_VAL_NDN_DIAG_W_OUT_OF_CRED 0x38
#define TRIO_PERFEVT__EVTSEL_VAL_NDN_DIAG_C_OUT_OF_CRED 0x39
#define TRIO_PERFEVT__EVTSEL_VAL_NDN_DIAG_N_EGRESS 0x3a
#define TRIO_PERFEVT__EVTSEL_VAL_NDN_DIAG_S_EGRESS 0x3b
#define TRIO_PERFEVT__EVTSEL_VAL_NDN_DIAG_E_EGRESS 0x3c
#define TRIO_PERFEVT__EVTSEL_VAL_NDN_DIAG_W_EGRESS 0x3d
#define TRIO_PERFEVT__EVTSEL_VAL_NDN_DIAG_C_EGRESS 0x3e
#define TRIO_PERFEVT__EVTSEL_VAL_NDN_DIAG_N_INGRESS 0x3f
#define TRIO_PERFEVT__EVTSEL_VAL_NDN_DIAG_S_INGRESS 0x40
#define TRIO_PERFEVT__EVTSEL_VAL_NDN_DIAG_E_INGRESS 0x41
#define TRIO_PERFEVT__EVTSEL_VAL_NDN_DIAG_W_INGRESS 0x42
#define TRIO_PERFEVT__EVTSEL_VAL_NDN_DIAG_C_INGRESS 0x43
#define TRIO_PERFEVT__EVTSEL_VAL_NDN_DIAG_CORE_SENT 0x44
#define TRIO_PERFEVT__EVTSEL_VAL_HNF_REQUESTS 0x45
#define TRIO_PERFEVT__EVTSEL_VAL_HNF_REJECTS 0x46
#define TRIO_PERFEVT__EVTSEL_VAL_ALL_BUSY 0x47
#define TRIO_PERFEVT__EVTSEL_VAL_MAF_BUSY 0x48
#define TRIO_PERFEVT__EVTSEL_VAL_MAF_REQUESTS 0x49
#define TRIO_PERFEVT__EVTSEL_VAL_RNF_REQUESTS 0x4a
#define TRIO_PERFEVT__EVTSEL_VAL_REQUEST_TYPE 0x4b
#define TRIO_PERFEVT__EVTSEL_VAL_MEMORY_READS 0x4c
#define TRIO_PERFEVT__EVTSEL_VAL_MEMORY_WRITES 0x4d
#define TRIO_PERFEVT__EVTSEL_VAL_VICTIM_WRITE 0x4e
#define TRIO_PERFEVT__EVTSEL_VAL_POC_FULL 0x4f
#define TRIO_PERFEVT__EVTSEL_VAL_POC_FAIL 0x50
#define TRIO_PERFEVT__EVTSEL_VAL_POC_SUCCESS 0x51
#define TRIO_PERFEVT__EVTSEL_VAL_POC_WRITES 0x52
#define TRIO_PERFEVT__EVTSEL_VAL_POC_READS 0x53
#define TRIO_PERFEVT__EVTSEL_VAL_FORWARD 0x54
#define TRIO_PERFEVT__EVTSEL_VAL_RXREQ_HNF 0x55
#define TRIO_PERFEVT__EVTSEL_VAL_RXRSP_HNF 0x56
#define TRIO_PERFEVT__EVTSEL_VAL_RXDAT_HNF 0x57
#define TRIO_PERFEVT__EVTSEL_VAL_TXREQ_HNF 0x58
#define TRIO_PERFEVT__EVTSEL_VAL_TXRSP_HNF 0x59
#define TRIO_PERFEVT__EVTSEL_VAL_TXDAT_HNF 0x5a
#define TRIO_PERFEVT__EVTSEL_VAL_TXSNP_HNF 0x5b
#define TRIO_PERFEVT__EVTSEL_VAL_INDEX_MATCH 0x5c
#define TRIO_PERFEVT__EVTSEL_VAL_A72_ACCESS 0x5d
#define TRIO_PERFEVT__EVTSEL_VAL_IO_ACCESS 0x5e
#define TRIO_PERFEVT__EVTSEL_VAL_TSO_WRITE 0x5f
#define TRIO_PERFEVT__EVTSEL_VAL_TSO_CONFLICT 0x60
#define TRIO_PERFEVT__EVTSEL_VAL_DIR_HIT 0x61
#define TRIO_PERFEVT__EVTSEL_VAL_HNF_ACCEPTS 0x62
#define TRIO_PERFEVT__EVTSEL_VAL_REQ_BUF_EMPTY 0x63
#define TRIO_PERFEVT__EVTSEL_VAL_REQ_BUF_IDLE_MAF 0x64
#define TRIO_PERFEVT__EVTSEL_VAL_TSO_NOARB 0x65
#define TRIO_PERFEVT__EVTSEL_VAL_TSO_NOARB_CYCLES 0x66
#define TRIO_PERFEVT__EVTSEL_VAL_MSS_NO_CREDIT 0x67
#define TRIO_PERFEVT__EVTSEL_VAL_TXDAT_NO_LCRD 0x68
#define TRIO_PERFEVT__EVTSEL_VAL_TXSNP_NO_LCRD 0x69
#define TRIO_PERFEVT__EVTSEL_VAL_TXRSP_NO_LCRD 0x6a
#define TRIO_PERFEVT__EVTSEL_VAL_TXREQ_NO_LCRD 0x6b
#define TRIO_PERFEVT__EVTSEL_VAL_TSO_CL_MATCH 0x6c
#define TRIO_PERFEVT__EVTSEL_VAL_MEMORY_READS_BYPASS 0x6d
#define TRIO_PERFEVT__EVTSEL_VAL_TSO_NOARB_TIMEOUT 0x6e
#define TRIO_PERFEVT__EVTSEL_VAL_ALLOCATE 0x6f
#define TRIO_PERFEVT__EVTSEL_VAL_VICTIM 0x70
#define TRIO_PERFEVT__EVTSEL_VAL_A72_WRITE 0x71
#define TRIO_PERFEVT__EVTSEL_VAL_A72_Read 0x72
#define TRIO_PERFEVT__EVTSEL_VAL_IO_WRITE 0x73
#define TRIO_PERFEVT__EVTSEL_VAL_IO_Reads 0x74
#define TRIO_PERFEVT__EVTSEL_VAL_TSO_Reject 0x75
#define TRIO_PERFEVT__EVTSEL_VAL_TXREQ_RN 0x80
#define TRIO_PERFEVT__EVTSEL_VAL_TXRSP_RN 0x81
#define TRIO_PERFEVT__EVTSEL_VAL_TXDAT_RN 0x82
#define TRIO_PERFEVT__EVTSEL_VAL_RXSNP_RN 0x83
#define TRIO_PERFEVT__EVTSEL_VAL_RXRSP_RN 0x84
#define TRIO_PERFEVT__EVTSEL_VAL_RXDAT_RN 0x85
#define TRIO_PERFEVT__EVTSEL_VAL_TPIO_DATA_BEAT 0xa0
#define TRIO_PERFEVT__EVTSEL_VAL_TDMA_DATA_BEAT 0xa1
#define TRIO_PERFEVT__EVTSEL_VAL_MAP_DATA_BEAT 0xa2
#define TRIO_PERFEVT__EVTSEL_VAL_TXMSG_DATA_BEAT 0xa3
#define TRIO_PERFEVT__EVTSEL_VAL_TPIO_DATA_PACKET 0xa4
#define TRIO_PERFEVT__EVTSEL_VAL_TDMA_DATA_PACKET 0xa5
#define TRIO_PERFEVT__EVTSEL_VAL_MAP_DATA_PACKET 0xa6
#define TRIO_PERFEVT__EVTSEL_VAL_TXMSG_DATA_PACKET 0xa7
#define TRIO_PERFEVT__EVTSEL_VAL_TDMA_RT_AF 0xa8
#define TRIO_PERFEVT__EVTSEL_VAL_TDMA_PBUF_MAC_AF 0xa9
#define TRIO_PERFEVT__EVTSEL_VAL_TRIO_MAP_WRQ_BUF_EMPTY 0xaa
#define TRIO_PERFEVT__EVTSEL_VAL_TRIO_MAP_CPL_BUF_EMPTY 0xab
#define TRIO_PERFEVT__EVTSEL_VAL_TRIO_MAP_RDQ0_BUF_EMPTY 0xac
#define TRIO_PERFEVT__EVTSEL_VAL_TRIO_MAP_RDQ1_BUF_EMPTY 0xad
#define TRIO_PERFEVT__EVTSEL_VAL_TRIO_MAP_RDQ2_BUF_EMPTY 0xae
#define TRIO_PERFEVT__EVTSEL_VAL_TRIO_MAP_RDQ3_BUF_EMPTY 0xaf
#define TRIO_PERFEVT__EVTSEL_VAL_TRIO_MAP_RDQ4_BUF_EMPTY 0xb0
#define TRIO_PERFEVT__EVTSEL_VAL_TRIO_MAP_RDQ5_BUF_EMPTY 0xb1
#define TRIO_PERFEVT__EVTSEL_VAL_TRIO_MAP_RDQ6_BUF_EMPTY 0xb2
#define TRIO_PERFEVT__EVTSEL_VAL_TRIO_MAP_RDQ7_BUF_EMPTY 0xb3
#define TRIO_PERFEVT__EVTSEL_VAL_RXREQ_MSS 0xc0
#define TRIO_PERFEVT__EVTSEL_VAL_RXDAT_MSS 0xc1
#define TRIO_PERFEVT__EVTSEL_VAL_TXRSP_MSS 0xc2
#define TRIO_PERFEVT__EVTSEL_VAL_TXDAT_MSS 0xc3


/*
 * Performance Value Extraction Register.
 * The performance value extraction register extracts two 56-bit values out
 * of PVAL with bitwise offset and width control
 */
#define TRIO_PERFVALEXT 0x00c0
#define TRIO_PERFVALEXT__LENGTH 0x0001

#define TRIO_PERFVALEXT__VOFS1_SHIFT 0
#define TRIO_PERFVALEXT__VOFS1_WIDTH 7
#define TRIO_PERFVALEXT__VOFS1_RESET_VAL 0
#define TRIO_PERFVALEXT__VOFS1_RMASK 0x7f
#define TRIO_PERFVALEXT__VOFS1_MASK  0x7f
#define TRIO_PERFVALEXT__VOFS1_FIELD 0,6

#define TRIO_PERFVALEXT__VLEN1_SHIFT 8
#define TRIO_PERFVALEXT__VLEN1_WIDTH 6
#define TRIO_PERFVALEXT__VLEN1_RESET_VAL 0
#define TRIO_PERFVALEXT__VLEN1_RMASK 0x3f
#define TRIO_PERFVALEXT__VLEN1_MASK  0x3f00
#define TRIO_PERFVALEXT__VLEN1_FIELD 8,13

#define TRIO_PERFVALEXT__VOFS0_SHIFT 16
#define TRIO_PERFVALEXT__VOFS0_WIDTH 7
#define TRIO_PERFVALEXT__VOFS0_RESET_VAL 0
#define TRIO_PERFVALEXT__VOFS0_RMASK 0x7f
#define TRIO_PERFVALEXT__VOFS0_MASK  0x7f0000
#define TRIO_PERFVALEXT__VOFS0_FIELD 16,22

#define TRIO_PERFVALEXT__VLEN0_SHIFT 24
#define TRIO_PERFVALEXT__VLEN0_WIDTH 6
#define TRIO_PERFVALEXT__VLEN0_RESET_VAL 0
#define TRIO_PERFVALEXT__VLEN0_RMASK 0x3f
#define TRIO_PERFVALEXT__VLEN0_MASK  0x3f000000
#define TRIO_PERFVALEXT__VLEN0_FIELD 24,29


/*
 * Performance Accumulator 0 Register.
 * This register enable both reading and updating the 32-bit value
 * accumulated by accumulator 0.
 */
#define TRIO_PERFACC0 0x00c0
#define TRIO_PERFACC0__LENGTH 0x0001

#define TRIO_PERFACC0__ACC_SHIFT 0
#define TRIO_PERFACC0__ACC_WIDTH 56
#define TRIO_PERFACC0__ACC_RESET_VAL 0
#define TRIO_PERFACC0__ACC_RMASK _64bit(0xffffffffffffff)
#define TRIO_PERFACC0__ACC_MASK  _64bit(0xffffffffffffff)
#define TRIO_PERFACC0__ACC_FIELD 0,55


/*
 * Performance Accumulator 1 Register.
 * This register enable both reading and updating the 32-bit value
 * accumulated by accumulator 1.
 */
#define TRIO_PERFACC1 0x00c0
#define TRIO_PERFACC1__LENGTH 0x0001

#define TRIO_PERFACC1__ACC_SHIFT 0
#define TRIO_PERFACC1__ACC_WIDTH 56
#define TRIO_PERFACC1__ACC_RESET_VAL 0
#define TRIO_PERFACC1__ACC_RMASK _64bit(0xffffffffffffff)
#define TRIO_PERFACC1__ACC_MASK  _64bit(0xffffffffffffff)
#define TRIO_PERFACC1__ACC_FIELD 0,55


/*
 * Performance Match Value 0 Register.
 * This register provides up to 32-bit match to be compared with extracted
 * value 0 according to PERFCTL register configurations.
 */
#define TRIO_PERFMVAL0 0x00c0
#define TRIO_PERFMVAL0__LENGTH 0x0001

#define TRIO_PERFMVAL0__MVAL_SHIFT 0
#define TRIO_PERFMVAL0__MVAL_WIDTH 32
#define TRIO_PERFMVAL0__MVAL_RESET_VAL 0
#define TRIO_PERFMVAL0__MVAL_RMASK 0xffffffff
#define TRIO_PERFMVAL0__MVAL_MASK  0xffffffff
#define TRIO_PERFMVAL0__MVAL_FIELD 0,31


/*
 * Performance Match Value 1 Register.
 * This register provides up to 32-bit match to be compared with extracted
 * value 1 according to PERFCTL register configurations.
 */
#define TRIO_PERFMVAL1 0x00c0
#define TRIO_PERFMVAL1__LENGTH 0x0001

#define TRIO_PERFMVAL1__MVAL_SHIFT 0
#define TRIO_PERFMVAL1__MVAL_WIDTH 32
#define TRIO_PERFMVAL1__MVAL_RESET_VAL 0
#define TRIO_PERFMVAL1__MVAL_RMASK 0xffffffff
#define TRIO_PERFMVAL1__MVAL_MASK  0xffffffff
#define TRIO_PERFMVAL1__MVAL_FIELD 0,31

#endif /* !defined(__DOXYGEN__) */

#endif /* !defined(__REGS_TRIO_DEF_H__) */
