{:input (genetic.representation/genetic-representation "../mediumcorpus/4555.FD0C31BD.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_16, wire1_17, wire2_18, wire3_19, wire4_16, wire5_17, wire6_18, wire7_19, wire8_16_17_18_19, wire9_20, wire10_21, wire11_22, wire12_23);\n  wire \\:missing_edge ;\n  input wire0_16;\n  wire wire0_16;\n  output wire10_21;\n  wire wire10_21;\n  output wire11_22;\n  wire wire11_22;\n  output wire12_23;\n  wire wire12_23;\n  wire wire13;\n  wire wire14;\n  wire wire15;\n  wire wire16_20;\n  wire wire17_21;\n  wire wire18_22;\n  wire wire19_23;\n  input wire1_17;\n  wire wire1_17;\n  input wire2_18;\n  wire wire2_18;\n  input wire3_19;\n  wire wire3_19;\n  input wire4_16;\n  wire wire4_16;\n  input wire5_17;\n  wire wire5_17;\n  input wire6_18;\n  wire wire6_18;\n  input wire7_19;\n  wire wire7_19;\n  input wire8_16_17_18_19;\n  wire wire8_16_17_18_19;\n  output wire9_20;\n  wire wire9_20;\n  assign wire16_20 = 8'hca >> { wire8_16_17_18_19, wire4_16, wire0_16 };\n  assign wire17_21 = 8'hca >> { wire8_16_17_18_19, wire5_17, wire1_17 };\n  assign wire18_22 = 8'hca >> { wire8_16_17_18_19, wire6_18, wire2_18 };\n  assign wire19_23 = 8'hca >> { wire8_16_17_18_19, wire7_19, wire3_19 };\n  assign wire13 = 1'h0;\n  assign wire14 = 1'h1;\n  assign wire15 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_23 = wire19_23;\n  assign wire11_22 = wire18_22;\n  assign wire10_21 = wire17_21;\n  assign wire9_20 = wire16_20;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:3.1-50.10\" *)\nmodule postsynth(wire0_16, wire1_17, wire2_18, wire3_19, wire4_16, wire5_17, wire6_18, wire7_19, wire8_16_17_18_19, wire9_20, wire10_21, wire11_22, wire12_23);\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:5.9-5.17\" *)\n  input wire0_16;\n  wire wire0_16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:7.10-7.19\" *)\n  output wire10_21;\n  wire wire10_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:9.10-9.19\" *)\n  output wire11_22;\n  wire wire11_22;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:11.10-11.19\" *)\n  output wire12_23;\n  wire wire12_23;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:13.8-13.14\" *)\n  wire wire13;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:14.8-14.14\" *)\n  wire wire14;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:15.8-15.14\" *)\n  wire wire15;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:16.8-16.17\" *)\n  wire wire16_20;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:17.8-17.17\" *)\n  wire wire17_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:18.8-18.17\" *)\n  wire wire18_22;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:19.8-19.17\" *)\n  wire wire19_23;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:20.9-20.17\" *)\n  input wire1_17;\n  wire wire1_17;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:22.9-22.17\" *)\n  input wire2_18;\n  wire wire2_18;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:24.9-24.17\" *)\n  input wire3_19;\n  wire wire3_19;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:26.9-26.17\" *)\n  input wire4_16;\n  wire wire4_16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:28.9-28.17\" *)\n  input wire5_17;\n  wire wire5_17;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:30.9-30.17\" *)\n  input wire6_18;\n  wire wire6_18;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:32.9-32.17\" *)\n  input wire7_19;\n  wire wire7_19;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:34.9-34.26\" *)\n  input wire8_16_17_18_19;\n  wire wire8_16_17_18_19;\n  (* src = \"/dev/shm/fuzzmount37B880B5/23969636.v:36.10-36.18\" *)\n  output wire9_20;\n  wire wire9_20;\n  assign wire9_20 = wire8_16_17_18_19 ? wire4_16 : wire0_16;\n  assign wire10_21 = wire8_16_17_18_19 ? wire5_17 : wire1_17;\n  assign wire11_22 = wire8_16_17_18_19 ? wire6_18 : wire2_18;\n  assign wire12_23 = wire8_16_17_18_19 ? wire7_19 : wire3_19;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13 = 1'h0;\n  assign wire14 = 1'h1;\n  assign wire15 = 1'h0;\n  assign wire16_20 = wire9_20;\n  assign wire17_21 = wire10_21;\n  assign wire18_22 = wire11_22;\n  assign wire19_23 = wire12_23;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}