
---------- Begin Simulation Statistics ----------
final_tick                               1187991835000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97444                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739044                       # Number of bytes of host memory used
host_op_rate                                    97729                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14786.99                       # Real time elapsed on the host
host_tick_rate                               80340321                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440908724                       # Number of instructions simulated
sim_ops                                    1445113721                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.187992                       # Number of seconds simulated
sim_ticks                                1187991835000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.924667                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167755282                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           190794334                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14841889                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        258800755                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20682669                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21383668                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          700999                       # Number of indirect misses.
system.cpu0.branchPred.lookups              327729680                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2150406                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050478                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9080371                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313653180                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32850746                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160663                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46460693                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250504169                       # Number of instructions committed
system.cpu0.commit.committedOps            1251557929                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2195339481                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.570098                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.312865                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1580550484     72.00%     72.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    362638659     16.52%     88.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     95283637      4.34%     92.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     87913392      4.00%     96.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     21938396      1.00%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5594358      0.25%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3908185      0.18%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4661624      0.21%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32850746      1.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2195339481                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112854                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209804267                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388696902                       # Number of loads committed
system.cpu0.commit.membars                    2104083                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104089      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699519954     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831882      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747372     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146254747     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251557929                       # Class of committed instruction
system.cpu0.commit.refs                     536002147                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250504169                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251557929                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.892358                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.892358                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            307985795                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5787516                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           167249137                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1320932448                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               966985105                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                918963407                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9094585                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12885163                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4198667                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  327729680                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                242871745                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1248376709                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4808290                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1342293140                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  89                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          323                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29712304                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138493                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         943994212                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         188437951                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.567230                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2207227559                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.608613                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.885325                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1252668055     56.75%     56.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               716376083     32.46%     89.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               122177840      5.54%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                96849586      4.39%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12190174      0.55%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2701214      0.12%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   56407      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203948      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4252      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2207227559                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      159173847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9148505                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319183882                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.543271                       # Inst execution rate
system.cpu0.iew.exec_refs                   556477363                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 149548032                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              218766682                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            409298857                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056788                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5105709                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           150377471                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1297988596                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            406929331                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7240557                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1285598314                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1039675                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10569451                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9094585                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12875281                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       206982                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21138117                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        18064                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13192                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4591702                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20601955                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3072226                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13192                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       414265                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8734240                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                544430331                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1276614103                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.891460                       # average fanout of values written-back
system.cpu0.iew.wb_producers                485338106                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.539475                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1276709110                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1576513942                       # number of integer regfile reads
system.cpu0.int_regfile_writes              818134726                       # number of integer regfile writes
system.cpu0.ipc                              0.528441                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.528441                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106183      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            715888907     55.37%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833613      0.92%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100416      0.16%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           412018789     31.87%     88.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          148890914     11.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1292838872                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2081976                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001610                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 373876     17.96%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1408309     67.64%     85.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               299789     14.40%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1292814613                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4795120104                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1276614053                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1344432104                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1294827557                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1292838872                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161039                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       46430663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           132928                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           376                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23051667                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2207227559                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.585730                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.805571                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1258684608     57.03%     57.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          679137886     30.77%     87.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          213412702      9.67%     97.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43458334      1.97%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9008651      0.41%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1588655      0.07%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1235856      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             499371      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             201496      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2207227559                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.546331                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14376551                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1614210                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           409298857                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          150377471                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2072                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2366401406                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9591608                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              239802974                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800533030                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8575983                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               980259905                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              29490816                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                13349                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1605488832                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1310772477                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          847182043                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                909147560                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              31137608                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9094585                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             68759916                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                46649008                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1605488788                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        162619                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6276                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 18275261                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6226                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3460481097                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2607945673                       # The number of ROB writes
system.cpu0.timesIdled                       31345414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2039                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.764062                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15023417                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            17935397                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3048943                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         23885956                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            664883                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         743677                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           78794                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27274344                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        42776                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050237                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1966772                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16228277                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2324752                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151409                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       32060111                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67676444                       # Number of instructions committed
system.cpu1.commit.committedOps              68726890                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    305313479                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.225103                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.952872                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    277031945     90.74%     90.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14073762      4.61%     95.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5247670      1.72%     97.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4080938      1.34%     98.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       902781      0.30%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       427939      0.14%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       999705      0.33%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       223987      0.07%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2324752      0.76%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    305313479                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074724                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65711396                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16751573                       # Number of loads committed
system.cpu1.commit.membars                    2100537                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100537      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43599866     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17801810     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5224533      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68726890                       # Class of committed instruction
system.cpu1.commit.refs                      23026355                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67676444                       # Number of Instructions Simulated
system.cpu1.committedOps                     68726890                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.595451                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.595451                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            231864260                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1116335                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13503718                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             109343381                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22332362                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 51461033                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1968210                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1820382                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3043242                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27274344                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19653603                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    285692162                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               427303                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     123302045                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6100762                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.087698                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          21926525                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15688300                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.396465                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         310669107                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.407395                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.880336                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               235143126     75.69%     75.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                45026401     14.49%     90.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17559670      5.65%     95.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8577993      2.76%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1588740      0.51%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2309774      0.74%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  462453      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     813      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     137      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           310669107                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         334657                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2040176                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                20026764                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.258825                       # Inst execution rate
system.cpu1.iew.exec_refs                    25966277                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6592210                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              190180442                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26282519                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2265447                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1382001                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9249299                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          100761718                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19374067                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1345461                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             80495582                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                885943                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7999072                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1968210                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10083473                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        93970                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          709460                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        17519                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2048                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10395                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      9530946                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2974517                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2048                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       490234                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1549942                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 45550841                       # num instructions consuming a value
system.cpu1.iew.wb_count                     79377406                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.815334                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 37139143                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.255230                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      79429536                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               103051838                       # number of integer regfile reads
system.cpu1.int_regfile_writes               52384432                       # number of integer regfile writes
system.cpu1.ipc                              0.217607                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.217607                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100760      2.57%      2.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             53357992     65.20%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20782318     25.39%     93.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5599819      6.84%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              81841043                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1632037                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019942                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 403854     24.75%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                959283     58.78%     83.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               268898     16.48%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              81372306                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         476144744                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     79377394                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        132797978                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  93967673                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 81841043                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6794045                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       32034827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           161540                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3642636                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21407415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    310669107                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.263435                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.744088                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          260470076     83.84%     83.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           31919308     10.27%     94.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11158389      3.59%     97.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3617494      1.16%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2090597      0.67%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             535919      0.17%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             541035      0.17%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             226030      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             110259      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      310669107                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.263151                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13700549                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1905588                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26282519                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9249299                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    223                       # number of misc regfile reads
system.cpu1.numCycles                       311003764                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2064974189                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              206551522                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45686114                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5994351                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25623823                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2847691                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                19932                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            131432151                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             104429036                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           69689689                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 50058518                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              16778117                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1968210                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             26443267                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                24003575                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       131432139                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23767                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               822                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13411380                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           817                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   403774662                       # The number of ROB reads
system.cpu1.rob.rob_writes                  206936986                       # The number of ROB writes
system.cpu1.timesIdled                          15843                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.028438                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11793774                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13100054                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1912767                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         18217869                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            616492                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         714904                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           98412                       # Number of indirect misses.
system.cpu2.branchPred.lookups               21128877                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31320                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050202                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1375478                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15101214                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2202013                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151339                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       13990224                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64187955                       # Number of instructions committed
system.cpu2.commit.committedOps              65238361                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    292213354                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.223256                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.950990                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    265546973     90.87%     90.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13124036      4.49%     95.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5009935      1.71%     97.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3873652      1.33%     98.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       852688      0.29%     98.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       401423      0.14%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       978910      0.33%     99.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       223724      0.08%     99.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2202013      0.75%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    292213354                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013623                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62339312                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15861637                       # Number of loads committed
system.cpu2.commit.membars                    2100487                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100487      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41194960     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16911839     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5030931      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65238361                       # Class of committed instruction
system.cpu2.commit.refs                      21942782                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64187955                       # Number of Instructions Simulated
system.cpu2.committedOps                     65238361                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.598584                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.598584                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            235203405                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               565186                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11105675                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              84548594                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                16302310                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39371655                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1376799                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1307927                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2621697                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   21128877                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14018219                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    277494362                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               163050                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      91378001                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3828176                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.071581                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          15467413                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12410266                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.309574                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         294875866                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.315124                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.764398                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               237131846     80.42%     80.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                36126301     12.25%     92.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12013303      4.07%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7060988      2.39%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1349617      0.46%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  976511      0.33%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  215806      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1353      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     141      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           294875866                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         297855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1442833                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16997026                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.248384                       # Inst execution rate
system.cpu2.iew.exec_refs                    24714188                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6379559                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              193357855                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19637294                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1227722                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1277822                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6966797                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           79204747                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18334629                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1243322                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             73316512                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                971177                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              7751391                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1376799                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              9825230                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        94493                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          626819                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        17560                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1971                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12483                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3775657                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       885652                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1971                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       485666                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        957167                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41645486                       # num instructions consuming a value
system.cpu2.iew.wb_count                     72269029                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.830190                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34573686                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.244836                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      72318303                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                93454260                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48488015                       # number of integer regfile writes
system.cpu2.ipc                              0.217458                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.217458                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100710      2.82%      2.82% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47371538     63.53%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19697329     26.42%     92.77% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5390111      7.23%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              74559834                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1591370                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.021344                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 396977     24.95%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     24.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                932237     58.58%     83.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               262154     16.47%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              74050480                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         445735446                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     72269017                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         93172439                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  75526640                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 74559834                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3678107                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       13966385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           148568                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        526768                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      7190444                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    294875866                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.252852                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.739821                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          250138785     84.83%     84.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           27554019      9.34%     94.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10550920      3.58%     97.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3230987      1.10%     98.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2048534      0.69%     99.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             515145      0.17%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             518959      0.18%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             220737      0.07%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              97780      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      294875866                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.252596                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7974404                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          844133                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19637294                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6966797                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    223                       # number of misc regfile reads
system.cpu2.numCycles                       295173721                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2080804244                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              209913324                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43492489                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6557136                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18572520                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2711690                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                21503                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            104512306                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              82122110                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           55200566                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 39092757                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              16540013                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1376799                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             25892457                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                11708077                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       104512294                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28009                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               840                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 13717812                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           840                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   369238652                       # The number of ROB reads
system.cpu2.rob.rob_writes                  161125584                       # The number of ROB writes
system.cpu2.timesIdled                          14824                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.618547                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10167330                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12306353                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1325310                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15110182                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            516097                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         528290                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           12193                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17372569                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18972                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050190                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           941594                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13568282                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2105331                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151316                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8942967                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58540156                       # Number of instructions committed
system.cpu3.commit.committedOps              59590541                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    263822317                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.225874                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.971346                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    240113723     91.01%     91.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11607725      4.40%     95.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4274570      1.62%     97.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3355478      1.27%     98.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       760352      0.29%     98.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       351008      0.13%     98.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1050764      0.40%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       203366      0.08%     99.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2105331      0.80%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    263822317                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865377                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56839365                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14731147                       # Number of loads committed
system.cpu3.commit.membars                    2100461                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100461      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37245857     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781337     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4462742      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59590541                       # Class of committed instruction
system.cpu3.commit.refs                      20244091                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58540156                       # Number of Instructions Simulated
system.cpu3.committedOps                     59590541                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.540719                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.540719                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            218106659                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               405799                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9687429                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71728501                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12917028                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 30875642                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                942683                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1010956                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2728017                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17372569                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11419064                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    251875832                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                90682                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      74406709                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2652798                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.065356                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12367752                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10683427                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.279920                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         265570029                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.284135                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.718521                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               217961222     82.07%     82.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30267786     11.40%     93.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9363628      3.53%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6072376      2.29%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1310201      0.49%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  564759      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   29550      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     360      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     147      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           265570029                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         244343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              996032                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14902987                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.247762                       # Inst execution rate
system.cpu3.iew.exec_refs                    22563157                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5704382                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              173087008                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17079057                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051024                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           817803                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5897041                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           68514743                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16858775                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           956266                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65858710                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                911305                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7710961                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                942683                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              9858831                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        89051                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          528767                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14809                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1381                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10603                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2347910                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       384097                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1381                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       256998                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        739034                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38210434                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64974973                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.832515                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31810761                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.244437                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      65017113                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83543174                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43864231                       # number of integer regfile writes
system.cpu3.ipc                              0.220229                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.220229                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100689      3.14%      3.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41877007     62.68%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18145356     27.16%     92.98% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4691775      7.02%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66814976                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1567929                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.023467                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 391564     24.97%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     24.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                918608     58.59%     83.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               257755     16.44%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66282202                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         400904094                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64974961                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         77439895                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  65363163                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66814976                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151580                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8924201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           136210                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           264                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3781941                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    265570029                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.251591                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.747004                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          225882684     85.06%     85.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           24490936      9.22%     94.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            9085293      3.42%     97.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2816266      1.06%     98.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1973244      0.74%     99.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             513488      0.19%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             502736      0.19%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             215232      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              90150      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      265570029                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.251360                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6760757                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          643018                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17079057                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5897041                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    228                       # number of misc regfile reads
system.cpu3.numCycles                       265814372                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2110162754                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              191113919                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39877797                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6927863                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14549634                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2581095                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                19036                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89501852                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70429266                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47524403                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31306534                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              17762191                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                942683                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             27629360                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7646606                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89501840                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27899                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               807                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14851080                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           803                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   330249129                       # The number of ROB reads
system.cpu3.rob.rob_writes                  138818788                       # The number of ROB writes
system.cpu3.timesIdled                          10006                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          7281267                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1524772                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9399951                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              37307                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1684667                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10588857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21119851                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       859533                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        63077                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69245358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6268196                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139303883                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6331273                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7129749                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3795796                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6735089                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1063                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            614                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3456561                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3456532                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7129749                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           957                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31706110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31706110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    920452928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               920452928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1406                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10588944                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10588944    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10588944                       # Request fanout histogram
system.membus.respLayer1.occupancy        55411754872                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         38560303576                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      8320396616                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   51668977446.644714                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          121     96.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        51000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 508424082000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   147942258000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1040049577000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13987390                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13987390                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13987390                       # number of overall hits
system.cpu2.icache.overall_hits::total       13987390                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        30829                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         30829                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        30829                       # number of overall misses
system.cpu2.icache.overall_misses::total        30829                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    595086999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    595086999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    595086999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    595086999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14018219                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14018219                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14018219                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14018219                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002199                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002199                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002199                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002199                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 19302.831717                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19302.831717                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 19302.831717                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19302.831717                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          333                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        26658                       # number of writebacks
system.cpu2.icache.writebacks::total            26658                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         4139                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         4139                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         4139                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         4139                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        26690                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        26690                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        26690                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        26690                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    520688499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    520688499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    520688499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    520688499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001904                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001904                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001904                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001904                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 19508.748558                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19508.748558                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 19508.748558                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19508.748558                       # average overall mshr miss latency
system.cpu2.icache.replacements                 26658                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13987390                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13987390                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        30829                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        30829                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    595086999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    595086999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14018219                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14018219                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002199                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002199                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 19302.831717                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19302.831717                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         4139                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         4139                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        26690                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        26690                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    520688499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    520688499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001904                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001904                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 19508.748558                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19508.748558                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990255                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13629041                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            26658                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           511.255195                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        355474000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990255                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999695                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999695                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         28063128                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        28063128                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17096173                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17096173                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17096173                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17096173                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5242059                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5242059                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5242059                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5242059                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 659385239583                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 659385239583                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 659385239583                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 659385239583                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22338232                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22338232                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22338232                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22338232                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.234668                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.234668                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.234668                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.234668                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 125787.450996                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 125787.450996                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 125787.450996                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 125787.450996                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9257279                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       214083                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            98694                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2636                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    93.797789                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    81.215099                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1465053                       # number of writebacks
system.cpu2.dcache.writebacks::total          1465053                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4190576                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4190576                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4190576                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4190576                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1051483                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1051483                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1051483                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1051483                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 120526634924                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 120526634924                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 120526634924                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 120526634924                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.047071                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.047071                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.047071                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.047071                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 114625.376658                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 114625.376658                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 114625.376658                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 114625.376658                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1465053                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14291077                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14291077                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3016639                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3016639                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 307812257000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 307812257000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17307716                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17307716                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.174294                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.174294                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 102038.148085                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102038.148085                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2426425                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2426425                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       590214                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       590214                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  61336224500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  61336224500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.034101                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.034101                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 103922.008797                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103922.008797                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2805096                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2805096                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2225420                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2225420                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 351572982583                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 351572982583                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030516                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030516                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.442384                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.442384                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 157980.508211                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 157980.508211                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1764151                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1764151                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       461269                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       461269                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  59190410424                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  59190410424                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091694                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091694                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 128320.807217                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 128320.807217                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          347                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          347                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          191                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          191                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5076500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5076500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.355019                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.355019                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26578.534031                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26578.534031                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           96                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           96                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           95                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           95                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3028500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3028500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.176580                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.176580                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 31878.947368                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31878.947368                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          188                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          188                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1666000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1666000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          401                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          401                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.468828                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.468828                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8861.702128                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8861.702128                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          183                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          183                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1516000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1516000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.456359                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.456359                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8284.153005                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8284.153005                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       552500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       552500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       519500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       519500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634865                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634865                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415337                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415337                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46869526500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46869526500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050202                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050202                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395483                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395483                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112846.980885                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112846.980885                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415337                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415337                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46454189500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46454189500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395483                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395483                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111846.980885                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111846.980885                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.316857                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19197681                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1466662                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.089370                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        355485500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.316857                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.947402                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.947402                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48245440                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48245440                       # Number of data accesses
system.cpu3.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8574983849.593496                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   52078370347.658676                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          119     96.75%     96.75% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.56% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 508424334500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   133268821500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1054723013500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11401066                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11401066                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11401066                       # number of overall hits
system.cpu3.icache.overall_hits::total       11401066                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17998                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17998                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17998                       # number of overall misses
system.cpu3.icache.overall_misses::total        17998                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    397564499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    397564499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    397564499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    397564499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11419064                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11419064                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11419064                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11419064                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001576                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001576                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001576                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001576                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 22089.370986                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22089.370986                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 22089.370986                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22089.370986                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1190                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           85                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16319                       # number of writebacks
system.cpu3.icache.writebacks::total            16319                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1647                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1647                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1647                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1647                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16351                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16351                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16351                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16351                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    356782000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    356782000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    356782000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    356782000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001432                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001432                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001432                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001432                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21820.194484                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21820.194484                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21820.194484                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21820.194484                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16319                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11401066                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11401066                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17998                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17998                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    397564499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    397564499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11419064                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11419064                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001576                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001576                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 22089.370986                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22089.370986                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1647                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1647                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16351                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16351                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    356782000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    356782000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001432                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001432                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21820.194484                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21820.194484                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.990197                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10382329                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16319                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           636.211104                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        361711000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.990197                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999694                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999694                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22854479                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22854479                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15340347                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15340347                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15340347                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15340347                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5072906                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5072906                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5072906                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5072906                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 667935536605                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 667935536605                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 667935536605                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 667935536605                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20413253                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20413253                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20413253                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20413253                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.248510                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.248510                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.248510                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.248510                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 131667.240947                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 131667.240947                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 131667.240947                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 131667.240947                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9081762                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       225466                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            93181                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2644                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    97.463667                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    85.274584                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1333715                       # number of writebacks
system.cpu3.dcache.writebacks::total          1333715                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4096395                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4096395                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4096395                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4096395                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       976511                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       976511                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       976511                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       976511                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 115994177929                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 115994177929                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 115994177929                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 115994177929                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047837                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047837                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047837                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047837                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 118784.302408                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 118784.302408                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 118784.302408                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 118784.302408                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1333715                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13009464                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13009464                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2941472                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2941472                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 309284384500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 309284384500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15950936                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15950936                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.184407                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.184407                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105146.125647                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105146.125647                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2383325                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2383325                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       558147                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       558147                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  60458811000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  60458811000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.034991                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.034991                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 108320.587587                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 108320.587587                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2330883                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2330883                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2131434                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2131434                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 358651152105                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 358651152105                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462317                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462317                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.477652                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.477652                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 168267.538242                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 168267.538242                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1713070                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1713070                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       418364                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       418364                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  55535366929                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  55535366929                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093755                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093755                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 132744.134125                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 132744.134125                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          354                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          354                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          197                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          197                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5500500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5500500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.357532                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.357532                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27921.319797                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27921.319797                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          105                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           92                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           92                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2839000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2839000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.166969                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.166969                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 30858.695652                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30858.695652                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          223                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          223                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          190                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          190                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1756000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1756000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          413                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          413                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.460048                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.460048                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9242.105263                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9242.105263                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          184                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          184                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1601000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1601000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.445521                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.445521                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8701.086957                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8701.086957                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       595000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       595000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       566000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       566000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691401                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691401                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358789                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358789                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39514318000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39514318000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050190                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050190                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341642                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341642                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 110132.467829                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 110132.467829                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358789                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358789                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39155529000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39155529000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341642                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341642                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 109132.467829                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 109132.467829                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.819554                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17365483                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1335114                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.006742                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        361722500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.819554                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.869361                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.869361                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44263952                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44263952                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 40                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       239790700                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   490713610.048200                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1781299000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             20                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1183196021000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4795814000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    206167841                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       206167841                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    206167841                       # number of overall hits
system.cpu0.icache.overall_hits::total      206167841                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36703902                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36703902                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36703902                       # number of overall misses
system.cpu0.icache.overall_misses::total     36703902                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 484601646998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 484601646998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 484601646998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 484601646998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    242871743                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    242871743                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    242871743                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    242871743                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151125                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151125                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151125                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151125                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13203.000787                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13203.000787                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13203.000787                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13203.000787                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1260                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           42                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34641837                       # number of writebacks
system.cpu0.icache.writebacks::total         34641837                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2062031                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2062031                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2062031                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2062031                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34641871                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34641871                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34641871                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34641871                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 430673147499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 430673147499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 430673147499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 430673147499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.142634                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.142634                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.142634                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.142634                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12432.156089                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12432.156089                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12432.156089                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12432.156089                       # average overall mshr miss latency
system.cpu0.icache.replacements              34641837                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    206167841                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      206167841                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36703902                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36703902                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 484601646998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 484601646998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    242871743                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    242871743                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151125                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151125                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13203.000787                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13203.000787                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2062031                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2062031                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34641871                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34641871                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 430673147499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 430673147499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.142634                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.142634                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12432.156089                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12432.156089                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          240809466                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34641837                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.951406                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        520385355                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       520385355                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    479037022                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       479037022                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    479037022                       # number of overall hits
system.cpu0.dcache.overall_hits::total      479037022                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     47623904                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      47623904                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     47623904                       # number of overall misses
system.cpu0.dcache.overall_misses::total     47623904                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1607910160919                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1607910160919                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1607910160919                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1607910160919                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    526660926                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    526660926                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    526660926                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    526660926                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.090426                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.090426                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.090426                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.090426                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33762.670127                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33762.670127                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33762.670127                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33762.670127                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17651372                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       263083                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           236805                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2953                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    74.539693                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.090078                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30582769                       # number of writebacks
system.cpu0.dcache.writebacks::total         30582769                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17506157                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17506157                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17506157                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17506157                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30117747                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30117747                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30117747                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30117747                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 578612545436                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 578612545436                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 578612545436                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 578612545436                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057186                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057186                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057186                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057186                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19211.680921                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19211.680921                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19211.680921                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19211.680921                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30582769                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    341906157                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      341906157                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38504059                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38504059                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1000600978000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1000600978000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    380410216                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    380410216                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101217                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101217                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25986.896031                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25986.896031                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11610393                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11610393                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26893666                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26893666                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 448521621500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 448521621500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070696                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070696                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16677.593211                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16677.593211                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137130865                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137130865                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9119845                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9119845                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 607309182919                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 607309182919                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146250710                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146250710                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.062358                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.062358                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66592.050953                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66592.050953                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5895764                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5895764                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3224081                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3224081                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 130090923936                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 130090923936                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022045                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022045                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40349.769108                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40349.769108                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2321                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2321                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1852                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1852                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11121500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11121500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.443805                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.443805                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6005.129590                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6005.129590                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1784                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1784                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           68                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           68                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2637000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2637000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016295                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016295                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 38779.411765                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38779.411765                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3842                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3842                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          214                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          214                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2054500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2054500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4056                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4056                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.052761                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.052761                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9600.467290                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9600.467290                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          211                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          211                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1844500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1844500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.052022                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.052022                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8741.706161                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8741.706161                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584147                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584147                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466331                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466331                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52809766500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52809766500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050478                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050478                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443923                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443923                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113245.241041                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113245.241041                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466331                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466331                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52343435500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52343435500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443923                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443923                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112245.241041                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112245.241041                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996336                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          510210792                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30583835                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.682368                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996336                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1086023133                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1086023133                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34500211                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28330921                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               26011                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              235731                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               24545                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              225545                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               14551                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              212497                       # number of demand (read+write) hits
system.l2.demand_hits::total                 63570012                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34500211                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28330921                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              26011                       # number of overall hits
system.l2.overall_hits::.cpu1.data             235731                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              24545                       # number of overall hits
system.l2.overall_hits::.cpu2.data             225545                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              14551                       # number of overall hits
system.l2.overall_hits::.cpu3.data             212497                       # number of overall hits
system.l2.overall_hits::total                63570012                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            141659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2250976                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2160                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1309856                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2145                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1239270                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1800                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1120959                       # number of demand (read+write) misses
system.l2.demand_misses::total                6068825                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           141659                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2250976                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2160                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1309856                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2145                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1239270                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1800                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1120959                       # number of overall misses
system.l2.overall_misses::total               6068825                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  12710465994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 268944491119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    214502496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 169072559137                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    202681999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 161209853370                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    166363499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 149795809276                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     762316726890                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  12710465994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 268944491119                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    214502496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 169072559137                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    202681999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 161209853370                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    166363499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 149795809276                       # number of overall miss cycles
system.l2.overall_miss_latency::total    762316726890                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34641870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30581897                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           28171                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1545587                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           26690                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1464815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16351                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1333456                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69638837                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34641870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30581897                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          28171                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1545587                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          26690                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1464815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16351                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1333456                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69638837                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004089                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.073605                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.076675                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.847481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.080367                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.846025                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.110085                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.840642                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087147                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004089                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.073605                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.076675                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.847481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.080367                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.846025                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.110085                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.840642                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087147                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89725.792177                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 119479.057582                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99306.711111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 129077.210882                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94490.442424                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 130084.528287                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92424.166111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 133631.836023                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125611.914479                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89725.792177                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 119479.057582                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99306.711111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 129077.210882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94490.442424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 130084.528287                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92424.166111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 133631.836023                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125611.914479                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             749282                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     25628                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.236850                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4434901                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3795796                       # number of writebacks
system.l2.writebacks::total                   3795796                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         127223                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            282                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           6724                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            288                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           6481                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            231                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           7584                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              148839                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        127223                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           282                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          6724                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           288                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          6481                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           231                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          7584                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             148839                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       141633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2123753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1303132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1232789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1113375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5919986                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       141633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2123753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1303132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1232789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1113375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4744143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10664129                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  11292611996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 238472821016                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    173675496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 155467976269                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    164090999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 148324735491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    133146999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 137989037384                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 692018095650                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  11292611996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 238472821016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    173675496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 155467976269                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    164090999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 148324735491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    133146999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 137989037384                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 467995203707                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1160013299357                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.069445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.066664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.843131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.069577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.841600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.095957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.834954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.085010                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.069445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.066664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.843131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.069577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.841600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.095957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.834954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.153135                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79731.503223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 112288.397481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92478.964856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 119303.321743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88363.488961                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 120316.400853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84861.057361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 123937.610764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116895.225031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79731.503223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 112288.397481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92478.964856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 119303.321743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88363.488961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 120316.400853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84861.057361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 123937.610764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98646.942916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108777.125573                       # average overall mshr miss latency
system.l2.replacements                       16780802                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8179626                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8179626                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8179626                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8179626                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61018732                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61018732                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61018732                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61018732                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4744143                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4744143                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 467995203707                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 467995203707                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98646.942916                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98646.942916                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   63                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            52                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                175                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       180000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       210500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              238                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.787879                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.657143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.807692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.735294                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3461.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   663.043478                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1202.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           52                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           175                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1048500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       703999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       929000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       848999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3530498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.787879                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.657143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.807692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.735294                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20163.461538                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20114.257143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20195.652174                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20214.261905                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20174.274286                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           40                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              125                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        66500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        66500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            155                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.930233                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.739130                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.711111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.806452                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3911.764706                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total          532                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           40                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           36                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          124                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       809500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       322000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       654000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       733500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2519000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.930233                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.695652                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.711111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20237.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20437.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20375                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20314.516129                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2487339                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            78436                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            78834                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            81372                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2725981                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1204499                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         851669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         796427                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         694721                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3547316                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 149378429298                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 109060361095                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 102838786868                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  92043998176                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  453321575437                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3691838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       930105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       875261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       776093                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6273297                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.326260                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.915670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.909931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.895152                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.565463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 124017.063773                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 128054.867672                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129125.188960                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 132490.594319                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 127792.837017                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        75555                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5482                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         5215                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         5885                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            92137                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1128944                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       846187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       791212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       688836                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3455179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 131735400980                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 100103252192                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  94452900958                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  84600428758                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 410891982888                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.305795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.909776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.903973                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.887569                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.550776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 116689.048332                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 118299.208322                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119377.487902                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 122816.503142                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118920.606686                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34500211                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         26011                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         24545                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         14551                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34565318                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       141659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2160                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2145                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           147764                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  12710465994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    214502496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    202681999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    166363499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13294013988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34641870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        28171                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        26690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34713082                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004089                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.076675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.080367                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.110085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004257                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89725.792177                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99306.711111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94490.442424                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92424.166111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89967.881135                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          282                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          288                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          231                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           827                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       141633                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1878                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1569                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       146937                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  11292611996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    173675496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    164090999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    133146999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11763525490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.066664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.069577                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.095957                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79731.503223                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92478.964856                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88363.488961                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84861.057361                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80058.293622                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25843582                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       157295                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       146711                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       131125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26278713                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1046477                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       458187                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       442843                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       426238                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2373745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 119566061821                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  60012198042                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  58371066502                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  57751811100                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 295701137465                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26890059                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       615482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       589554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       557363                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28652458                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038917                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.744436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.751149                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.764740                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082846                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 114255.795226                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 130977.522370                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 131809.843448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 135491.934318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124571.568330                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        51668                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1242                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1266                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1699                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        55875                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       994809                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       456945                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       441577                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       424539                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2317870                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 106737420036                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55364724077                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53871834533                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  53388608626                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 269362587272                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.036995                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.742418                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.749002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.761692                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.080896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 107294.385190                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 121162.774682                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 121998.733025                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 125756.664584                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 116211.257435                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           42                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                74                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          418                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          224                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          213                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          207                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1062                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3380476                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2529985                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       916487                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1144493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7971441                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          460                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          236                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          223                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          217                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1136                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.908696                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.949153                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.955157                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.953917                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.934859                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  8087.263158                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11294.575893                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  4302.755869                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  5528.951691                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7506.064972                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           47                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           27                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           16                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           16                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          106                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          371                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          197                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          197                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          191                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          956                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7692930                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4258930                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      4274942                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      4136912                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     20363714                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.806522                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.834746                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.883408                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.880184                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.841549                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20735.660377                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21618.934010                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21700.213198                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21659.225131                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21300.956067                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999919                       # Cycle average of tags in use
system.l2.tags.total_refs                   143354313                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16780981                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.542666                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.970479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.421990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.351365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.945409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.050193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.852056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.014932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.759744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.623978                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.483914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.069094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.177365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.013313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.011871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.228500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.234375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1127490837                       # Number of tag accesses
system.l2.tags.data_accesses               1127490837                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9064448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     135981504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        120192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83411648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        118848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      78908160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        100416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      71268416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    298548352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          677521984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9064448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       120192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       118848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       100416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9403904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    242930944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       242930944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         141632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2124711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1303307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1232940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1113569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4664818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10586281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3795796                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3795796                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7630059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        114463332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           101172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         70212307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           100041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         66421467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            84526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         59990661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    251305054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             570308620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7630059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       101172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       100041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        84526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7915799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      204488732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            204488732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      204488732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7630059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       114463332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          101172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        70212307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          100041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        66421467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           84526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        59990661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    251305054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            774797352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3738256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    141632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2061042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1297434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1225540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1104683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4664553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004129465750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231254                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231254                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18255155                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3521184                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10586281                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3795796                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10586281                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3795796                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  86093                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 57540                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            525302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            530187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            528703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            619078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2143171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            784657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            571694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            541721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            530738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            587774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           538339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           534337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           516283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           516951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           513117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           518136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            237351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            235623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            247741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           234752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           227656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           227018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           230797                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 568703213710                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                52500940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            765581738710                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     54161.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                72911.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        22                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6341989                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1616344                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10586281                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3795796                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1845867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1726061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1318092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  856182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  537155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  482037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  484571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  489403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  465125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  410833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 393342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 588274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 307319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 196853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 157656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 120239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  75963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  37611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  76635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 141617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 199224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 227059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 238141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 235175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 230325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 228661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 231236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 232385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 236401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 233403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 219492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 214491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 214980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  22635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  18728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  23783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  26569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  27431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  27302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  26823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  26828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  26829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  27274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  27016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  26114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  26136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  27657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  30450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  19265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     37                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6280075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    145.102685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.384289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.684420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4676884     74.47%     74.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       960161     15.29%     89.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        93816      1.49%     91.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        64523      1.03%     92.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        63004      1.00%     93.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        63654      1.01%     94.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        53102      0.85%     95.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        43168      0.69%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       261763      4.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6280075                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.405394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.040087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    484.413633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       231249    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-94207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231254                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.165065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.153931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.630915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           214486     92.75%     92.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1545      0.67%     93.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10813      4.68%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3157      1.37%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              887      0.38%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              258      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               78      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231254                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              672012032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5509952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239247104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               677521984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            242930944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       565.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       201.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    570.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    204.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1187991811500                       # Total gap between requests
system.mem_ctrls.avgGap                      82602.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9064448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    131906688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       120192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83035776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       118848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     78434560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       100416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     70699712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    298531392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239247104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7630059.174607037567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 111033328.777044996619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 101172.412519148333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 69895914.730760753155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 100041.091612384684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 66022810.670243367553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 84525.833462483351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 59511951.106970354915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 251290777.600335925817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 201387835.296022891998                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       141632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2124711                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1303307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1232940                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1569                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1113569                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4664818                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3795796                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5425902963                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 150508661249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     94560048                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 101218603379                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     85911769                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  97023990422                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     67197275                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  91702209023                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 319454702582                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28809637251164                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38309.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70837.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50351.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     77662.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46263.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     78693.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42828.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     82349.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68481.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7589880.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21147294840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11240023410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30385519500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9719749620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     93778698000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     213318989940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     276551820480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       656142095790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.311957                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 716087239156                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  39669500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 432235095844                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          23692554900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12592861215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         44585822820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9793842300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     93778698000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     400994056080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     118509659520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       703947494835                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.552469                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 302697772870                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  39669500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 845624562130                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                281                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          141                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7320152067.375887                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   48701679557.399452                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          137     97.16%     97.16% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.71%     97.87% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.71%     98.58% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.71%     99.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 508424124000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            141                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   155850393500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1032141441500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19620655                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19620655                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19620655                       # number of overall hits
system.cpu1.icache.overall_hits::total       19620655                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32948                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32948                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32948                       # number of overall misses
system.cpu1.icache.overall_misses::total        32948                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    635950498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    635950498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    635950498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    635950498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19653603                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19653603                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19653603                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19653603                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001676                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001676                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001676                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001676                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19301.641921                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19301.641921                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19301.641921                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19301.641921                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          390                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.454545                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        28139                       # number of writebacks
system.cpu1.icache.writebacks::total            28139                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4777                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4777                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4777                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4777                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        28171                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        28171                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        28171                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        28171                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    551770498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    551770498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    551770498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    551770498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001433                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001433                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001433                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001433                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19586.471833                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19586.471833                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19586.471833                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19586.471833                       # average overall mshr miss latency
system.cpu1.icache.replacements                 28139                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19620655                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19620655                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32948                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32948                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    635950498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    635950498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19653603                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19653603                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001676                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001676                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19301.641921                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19301.641921                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4777                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4777                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        28171                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        28171                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    551770498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    551770498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19586.471833                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19586.471833                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.977589                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18769184                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            28139                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           667.016738                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        348683500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.977589                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999300                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999300                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39335377                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39335377                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18099439                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18099439                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18099439                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18099439                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5380644                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5380644                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5380644                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5380644                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 676122134972                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 676122134972                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 676122134972                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 676122134972                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23480083                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23480083                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23480083                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23480083                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.229158                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.229158                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.229158                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.229158                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 125658.217673                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125658.217673                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 125658.217673                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125658.217673                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9327878                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       195903                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            98851                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2512                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    94.363011                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.986863                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1545742                       # number of writebacks
system.cpu1.dcache.writebacks::total          1545742                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4279594                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4279594                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4279594                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4279594                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1101050                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1101050                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1101050                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1101050                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 124907995154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 124907995154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 124907995154                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 124907995154                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046893                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046893                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046893                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046893                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 113444.434998                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 113444.434998                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 113444.434998                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 113444.434998                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1545742                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15179076                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15179076                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3076874                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3076874                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 314402818000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 314402818000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18255950                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18255950                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.168541                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.168541                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102182.545662                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102182.545662                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2460838                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2460838                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       616036                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       616036                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  63152284000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  63152284000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 102513.950483                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102513.950483                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2920363                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2920363                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2303770                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2303770                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 361719316972                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 361719316972                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5224133                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224133                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.440986                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.440986                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 157011.905256                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 157011.905256                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1818756                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1818756                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       485014                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       485014                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  61755711154                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  61755711154                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092841                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092841                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127327.687766                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127327.687766                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          220                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          220                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6259000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6259000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.402930                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.402930                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        28450                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        28450                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          121                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          121                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3641000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3641000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.221612                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.221612                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 30090.909091                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30090.909091                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          201                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          156                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1117500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1117500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          357                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          357                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.436975                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.436975                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7163.461538                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7163.461538                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       987500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       987500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.431373                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.431373                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6412.337662                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6412.337662                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       496500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       496500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       472500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       472500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603704                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603704                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446533                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446533                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50631680500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50631680500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050237                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050237                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425174                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425174                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113388.440496                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113388.440496                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446533                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446533                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50185147500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50185147500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425174                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425174                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112388.440496                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112388.440496                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.652020                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20250573                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1547448                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.086432                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        348695000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.652020                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.895376                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.895376                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50609922                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50609922                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1187991835000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63368505                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11975422                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61460606                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12985006                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8719832                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1125                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           645                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1770                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           87                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           87                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6276528                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6276528                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34713082                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28655424                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1136                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1136                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103925576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     91749592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        84481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4639521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        80038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4397323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        49021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4003072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             208928624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4434157184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3914538624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3603840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    197845056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3414272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    187511552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2090880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    170698944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8913860352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        25508295                       # Total snoops (count)
system.tol2bus.snoopTraffic                 243333120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         95154586                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.080909                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.322165                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               88368504     92.87%     92.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6312331      6.63%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  82858      0.09%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 342719      0.36%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  48172      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           95154586                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139299835258                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2201653721                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40218584                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2004246895                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24668173                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45880609424                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51967175232                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2322880065                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          42434080                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1828519770500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131230                       # Simulator instruction rate (inst/s)
host_mem_usage                                 783076                       # Number of bytes of host memory used
host_op_rate                                   131996                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18769.34                       # Real time elapsed on the host
host_tick_rate                               34126293                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463097444                       # Number of instructions simulated
sim_ops                                    2477468586                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.640528                       # Number of seconds simulated
sim_ticks                                640527935500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.185740                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               90189169                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           100003802                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10398788                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        124063582                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9029686                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9222761                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          193075                       # Number of indirect misses.
system.cpu0.branchPred.lookups              168599010                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       143849                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24256                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9993779                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67432614                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9321805                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5850052                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      274439529                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           275203115                       # Number of instructions committed
system.cpu0.commit.committedOps             278103791                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1225567432                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.226918                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.936074                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1105335998     90.19%     90.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     62200134      5.08%     95.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23745728      1.94%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14618233      1.19%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      5004768      0.41%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3176665      0.26%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1068042      0.09%     99.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1096059      0.09%     99.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9321805      0.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1225567432                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7524619                       # Number of function calls committed.
system.cpu0.commit.int_insts                264012552                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63866357                       # Number of loads committed
system.cpu0.commit.membars                    4356975                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4357810      1.57%      1.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203863361     73.30%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63890141     22.97%     97.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5886231      2.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        278103791                       # Class of committed instruction
system.cpu0.commit.refs                      69776910                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  275203115                       # Number of Instructions Simulated
system.cpu0.committedOps                    278103791                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.639474                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.639474                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            852920478                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               415882                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75959194                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             595412863                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                98129745                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                298011893                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9995462                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               398136                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9336011                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  168599010                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102125245                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1141866354                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1633200                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          112                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     691147190                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                7214                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        44183                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               20815330                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.132048                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         116068061                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99218855                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.541313                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1268393589                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.552499                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.947178                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               826030631     65.12%     65.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               262610980     20.70%     85.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               142839321     11.26%     97.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17360874      1.37%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5146481      0.41%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9885220      0.78%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1260661      0.10%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3237336      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22085      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1268393589                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2189                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1394                       # number of floating regfile writes
system.cpu0.idleCycles                        8404203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10605405                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               107891784                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.364527                       # Inst execution rate
system.cpu0.iew.exec_refs                   117063749                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7035448                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              151433358                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            125960403                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2996155                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6094884                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9479875                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          551689988                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            110028301                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9486652                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            465426787                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1145071                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             45411176                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9995462                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             47135710                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1005419                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          187400                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          698                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1412                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11353                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62094046                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3569322                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1412                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4844664                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5760741                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                341505687                       # num instructions consuming a value
system.cpu0.iew.wb_count                    451052476                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753068                       # average fanout of values written-back
system.cpu0.iew.wb_producers                257177098                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.353269                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     452347321                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               604210296                       # number of integer regfile reads
system.cpu0.int_regfile_writes              341812001                       # number of integer regfile writes
system.cpu0.ipc                              0.215542                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.215542                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4365822      0.92%      0.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            350003782     73.70%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32878      0.01%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83419      0.02%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 80      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                879      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                55      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           113369146     23.87%     98.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7056088      1.49%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            545      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             474913438                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2345                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4648                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2283                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2601                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1539630                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003242                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 713000     46.31%     46.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     46.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    115      0.01%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     46.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                791041     51.38%     97.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                35368      2.30%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               26      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             472084901                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2220633235                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    451050193                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        825274718                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 541392704                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                474913438                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10297284                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      273586200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           877787                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4447232                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    131583967                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1268393589                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.374421                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.873031                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          995492283     78.48%     78.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          146760741     11.57%     90.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           84551681      6.67%     96.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22465359      1.77%     98.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9470917      0.75%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5720133      0.45%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2777988      0.22%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             734899      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             419588      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1268393589                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.371957                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6186183                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1000073                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           125960403                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9479875                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3420                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1276797792                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4258161                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              260215019                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205669316                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5750773                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               106271623                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              49229561                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1163848                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            761948455                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             574449640                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          432181380                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                296257022                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7357928                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9995462                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             65810902                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               226512069                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2331                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       761946124                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     529843561                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3146996                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30238943                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3146792                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1768780679                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1148228780                       # The number of ROB writes
system.cpu0.timesIdled                         336438                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  710                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.939246                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               83352340                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            91657171                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9073703                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        110911077                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           8225984                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        8239998                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14014                       # Number of indirect misses.
system.cpu1.branchPred.lookups              152705929                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       132131                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1670                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8875493                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64146181                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9281128                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5803116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      243678111                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259225663                       # Number of instructions committed
system.cpu1.commit.committedOps             262125995                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1070662634                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.244826                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.979442                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    959001063     89.57%     89.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     56933255      5.32%     94.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22480123      2.10%     96.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13729124      1.28%     98.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4542145      0.42%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2625955      0.25%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       991144      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1078697      0.10%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9281128      0.87%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1070662634                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7091109                       # Number of function calls committed.
system.cpu1.commit.int_insts                248127740                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60511719                       # Number of loads committed
system.cpu1.commit.membars                    4350822                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4350822      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192800729     73.55%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             56      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60513389     23.09%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4460903      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        262125995                       # Class of committed instruction
system.cpu1.commit.refs                      64974292                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259225663                       # Number of Instructions Simulated
system.cpu1.committedOps                    262125995                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.277889                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.277889                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            739456482                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               199950                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            71143970                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             542823006                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                80575395                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                271091263                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8876033                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               185992                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8374590                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  152705929                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 92571276                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1001925251                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1453312                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     623407598                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18148486                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.137705                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          97374269                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          91578324                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.562166                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1108373763                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.570444                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.945555                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               706988659     63.79%     63.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               235172071     21.22%     85.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               136054759     12.28%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14957096      1.35%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3228358      0.29%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 7629961      0.69%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1352305      0.12%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 2989747      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     807      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1108373763                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         564940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9459487                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               101530203                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.392418                       # Inst execution rate
system.cpu1.iew.exec_refs                   108741346                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5223658                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               98124076                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            116211123                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2812470                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          4775777                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7359752                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          504957804                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            103517688                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8563083                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            435167092                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                763302                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             47083102                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8876033                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             48140257                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       954438                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           10971                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     55699404                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2897179                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           237                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4275839                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5183648                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                318212687                       # num instructions consuming a value
system.cpu1.iew.wb_count                    421335636                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.758813                       # average fanout of values written-back
system.cpu1.iew.wb_producers                241463785                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.379945                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     422653192                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               563764654                       # number of integer regfile reads
system.cpu1.int_regfile_writes              319638155                       # number of integer regfile writes
system.cpu1.ipc                              0.233760                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.233760                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4351303      0.98%      0.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            327649176     73.84%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  99      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           106494707     24.00%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5234794      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             443730175                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1493712                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003366                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 742652     49.72%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     49.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                751043     50.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   17      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             440872584                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1998221473                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    421335636                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        747789689                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 495136888                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                443730175                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9820916                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      242831809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           893648                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       4017800                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    107728607                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1108373763                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.400343                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.903792                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          855784249     77.21%     77.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          134100408     12.10%     89.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           79285254      7.15%     96.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           20760873      1.87%     98.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8885714      0.80%     99.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5643748      0.51%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2792922      0.25%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             707248      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             413347      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1108373763                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.400139                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5789992                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          823384                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           116211123                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7359752                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    481                       # number of misc regfile reads
system.cpu1.numCycles                      1108938703                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   171876892                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              204966260                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194164258                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3656366                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                87685643                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              45596943                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               945851                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            692681475                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             524268368                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          394993974                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                269824977                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6885251                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8876033                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             59739937                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               200829716                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       692681475                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     477280913                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           3005488                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26241790                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       3007059                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1567182921                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1049651760                       # The number of ROB writes
system.cpu1.timesIdled                           5276                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.073604                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               85696996                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            95141076                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         10111197                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        105428069                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8711321                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        9209681                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          498360                       # Number of indirect misses.
system.cpu2.branchPred.lookups              147643855                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       131611                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1729                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9021939                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61393539                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9383683                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4950597                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      219455676                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           249074655                       # Number of instructions committed
system.cpu2.commit.committedOps             251548741                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    944955069                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.266202                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.020380                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    836253742     88.50%     88.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     57542570      6.09%     94.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20954436      2.22%     96.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12549487      1.33%     98.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4474678      0.47%     98.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2286841      0.24%     98.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       520967      0.06%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       988665      0.10%     99.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9383683      0.99%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    944955069                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6554221                       # Number of function calls committed.
system.cpu2.commit.int_insts                238195694                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58212882                       # Number of loads committed
system.cpu2.commit.membars                    3711444                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3711444      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185376838     73.69%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             56      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58214611     23.14%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4245696      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251548741                       # Class of committed instruction
system.cpu2.commit.refs                      62460307                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  249074655                       # Number of Instructions Simulated
system.cpu2.committedOps                    251548741                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.935554                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.935554                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            601842131                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1093301                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72548085                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             518887491                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                84292628                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                277865299                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9022450                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               536837                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6615179                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  147643855                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 91469783                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    871935928                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1418040                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     602758568                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               20223416                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.150619                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          97590027                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          94408317                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.614905                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         979637687                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.624831                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.957456                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               584372330     59.65%     59.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               236515898     24.14%     83.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               132369557     13.51%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                12708340      1.30%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2534676      0.26%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 6834343      0.70%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1708924      0.17%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2585098      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    8521      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           979637687                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         608988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9516979                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                96484906                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.420562                       # Inst execution rate
system.cpu2.iew.exec_refs                   102559793                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5026532                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               78136413                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            108237999                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2137507                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         11591610                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6684083                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          470161182                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             97533261                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8290591                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            412254362                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                775933                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             49001986                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9022450                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             50002689                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       944173                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           10760                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          203                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     50025117                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2436658                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           203                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3766302                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5750677                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                293311562                       # num instructions consuming a value
system.cpu2.iew.wb_count                    398890638                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.771597                       # average fanout of values written-back
system.cpu2.iew.wb_producers                226318317                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.406929                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     399889100                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               534589326                       # number of integer regfile reads
system.cpu2.int_regfile_writes              301827071                       # number of integer regfile writes
system.cpu2.ipc                              0.254094                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.254094                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3711898      0.88%      0.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            311505427     74.07%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 100      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           100288416     23.85%     98.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5039016      1.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             420544953                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1711817                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004070                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 965743     56.42%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     56.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                746044     43.58%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   30      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             418544872                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1823435689                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    398890638                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        688773703                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 462374663                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                420544953                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7786519                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      218612441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           996279                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2835922                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     90535354                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    979637687                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.429286                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.913419                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          735717211     75.10%     75.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          130659724     13.34%     88.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           78768855      8.04%     96.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18753026      1.91%     98.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7368067      0.75%     99.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5115747      0.52%     99.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2153094      0.22%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             696830      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             405133      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      979637687                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.429020                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5160740                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          779872                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           108237999                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6684083                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    454                       # number of misc regfile reads
system.cpu2.numCycles                       980246675                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   300569270                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              193323932                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186712609                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3022240                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                92385908                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              44645367                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               921600                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            652619594                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             495401370                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          371567222                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                274258438                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               7024379                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9022450                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             57813862                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               184854613                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       652619594                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     352833097                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2295682                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 23862822                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2297234                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1406573879                       # The number of ROB reads
system.cpu2.rob.rob_writes                  976810119                       # The number of ROB writes
system.cpu2.timesIdled                           5467                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.992213                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               75947058                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            82558138                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          7531724                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         95745275                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6482940                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6501325                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           18385                       # Number of indirect misses.
system.cpu3.branchPred.lookups              132562276                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       127614                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1671                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7316153                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58382263                       # Number of branches committed
system.cpu3.commit.bw_lim_events             10967910                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3784652                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      211496512                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           238685287                       # Number of instructions committed
system.cpu3.commit.committedOps             240576338                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    804758298                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.298942                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.137055                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    710768953     88.32%     88.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     46791307      5.81%     94.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17275397      2.15%     96.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11099223      1.38%     97.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3979238      0.49%     98.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2097967      0.26%     98.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       661620      0.08%     98.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1116683      0.14%     98.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     10967910      1.36%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    804758298                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5793115                       # Number of function calls committed.
system.cpu3.commit.int_insts                228095742                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55679547                       # Number of loads committed
system.cpu3.commit.membars                    2836908                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2836908      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       178090009     74.03%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             64      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55681218     23.14%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3968043      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240576338                       # Class of committed instruction
system.cpu3.commit.refs                      59649261                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  238685287                       # Number of Instructions Simulated
system.cpu3.committedOps                    240576338                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.510165                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.510165                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            500849035                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               217545                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            66363553                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             484288426                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                71380521                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                250297650                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7316756                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               203977                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7424168                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  132562276                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 79680890                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    746112953                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1338008                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     546718791                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               15064654                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.158222                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          83622850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          82429998                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.652546                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         837268130                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.660865                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.960314                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               480277776     57.36%     57.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               209114173     24.98%     82.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               125665437     15.01%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                10341854      1.24%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2517512      0.30%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6136547      0.73%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1410239      0.17%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1800539      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    4053      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           837268130                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         556534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7830712                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                91586671                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.471889                       # Inst execution rate
system.cpu3.iew.exec_refs                    98390287                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4744757                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               78645449                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            103666096                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1741142                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          4443497                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6329432                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          451329133                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             93645530                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7399609                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            395360147                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                964362                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             47774573                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7316756                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             49002354                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       919185                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           10931                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     47986549                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2359718                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           115                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3304969                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4525743                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                285020466                       # num instructions consuming a value
system.cpu3.iew.wb_count                    382839084                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.769701                       # average fanout of values written-back
system.cpu3.iew.wb_producers                219380510                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.456944                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     384005463                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               513556886                       # number of integer regfile reads
system.cpu3.int_regfile_writes              290997965                       # number of integer regfile writes
system.cpu3.ipc                              0.284887                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.284887                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2837453      0.70%      0.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            298809317     74.19%     74.89% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 105      0.00%     74.89% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            96355960     23.92%     98.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4756825      1.18%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             402759756                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2115276                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005252                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1367784     64.66%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     64.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                747464     35.34%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   28      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             402037579                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1645938598                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    382839084                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        662082012                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 445228455                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                402759756                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6100678                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      210752795                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1035680                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2316026                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     89090935                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    837268130                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.481040                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.984392                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          611014298     72.98%     72.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          118257806     14.12%     87.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72195746      8.62%     95.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18556937      2.22%     97.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7751599      0.93%     98.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5107412      0.61%     99.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            3197798      0.38%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             782869      0.09%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             403665      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      837268130                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.480721                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4730793                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          830098                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           103666096                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6329432                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    545                       # number of misc regfile reads
system.cpu3.numCycles                       837824664                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   442992315                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              200461381                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179231688                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3196297                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                77784849                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              44261367                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               884551                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            619715792                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             468534149                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          354354453                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                249016521                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               7151554                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7316756                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             57633182                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               175122765                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       619715792                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     245055441                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1876857                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23931237                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1878562                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1245859819                       # The number of ROB reads
system.cpu3.rob.rob_writes                  936863427                       # The number of ROB writes
system.cpu3.timesIdled                           5136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3160502                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               761298                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5137756                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1474                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                659024                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     30071235                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      59500948                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2366310                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       615201                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     30137626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26172741                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62097149                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       26787942                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           29580454                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5165223                       # Transaction distribution
system.membus.trans_dist::WritebackClean          410                       # Transaction distribution
system.membus.trans_dist::CleanEvict         24277988                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            21710                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5843                       # Transaction distribution
system.membus.trans_dist::ReadExReq            449179                       # Transaction distribution
system.membus.trans_dist::ReadExResp           449091                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      29580454                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           141                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     89530493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               89530493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2252491392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2252491392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4479                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          30057327                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                30057327    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            30057327                       # Request fanout histogram
system.membus.respLayer1.occupancy       161667923140                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             25.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         87006015934                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                614                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          308                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    488327115.259740                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1382671481.002123                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          308    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        37500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   5958718500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            308                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   490123184000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 150404751500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     91463273                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        91463273                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     91463273                       # number of overall hits
system.cpu2.icache.overall_hits::total       91463273                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6510                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6510                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6510                       # number of overall misses
system.cpu2.icache.overall_misses::total         6510                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    538081998                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    538081998                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    538081998                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    538081998                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     91469783                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     91469783                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     91469783                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     91469783                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000071                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000071                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 82654.684793                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 82654.684793                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 82654.684793                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 82654.684793                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2496                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    83.200000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         6025                       # number of writebacks
system.cpu2.icache.writebacks::total             6025                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          485                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          485                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          485                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          485                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         6025                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         6025                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         6025                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         6025                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    502362498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    502362498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    502362498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    502362498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 83379.667718                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 83379.667718                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 83379.667718                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 83379.667718                       # average overall mshr miss latency
system.cpu2.icache.replacements                  6025                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     91463273                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       91463273                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6510                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6510                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    538081998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    538081998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     91469783                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     91469783                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000071                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 82654.684793                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 82654.684793                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          485                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          485                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         6025                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         6025                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    502362498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    502362498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 83379.667718                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 83379.667718                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           91854337                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6057                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15164.988773                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        182945591                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       182945591                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     77256924                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        77256924                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     77256924                       # number of overall hits
system.cpu2.dcache.overall_hits::total       77256924                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     17409109                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      17409109                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     17409109                       # number of overall misses
system.cpu2.dcache.overall_misses::total     17409109                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1562812533021                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1562812533021                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1562812533021                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1562812533021                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     94666033                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94666033                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     94666033                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94666033                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.183900                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.183900                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.183900                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.183900                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 89769.817227                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89769.817227                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 89769.817227                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89769.817227                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     85938323                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       261987                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1067127                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3928                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.532423                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    66.697301                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6910344                       # number of writebacks
system.cpu2.dcache.writebacks::total          6910344                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     10489664                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     10489664                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     10489664                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     10489664                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6919445                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6919445                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6919445                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6919445                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 739110599635                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 739110599635                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 739110599635                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 739110599635                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.073093                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.073093                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.073093                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.073093                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 106816.457047                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106816.457047                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 106816.457047                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106816.457047                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6910342                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     75909238                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       75909238                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15748069                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15748069                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1396357740500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1396357740500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     91657307                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     91657307                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.171815                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.171815                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 88668.505358                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 88668.505358                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8942767                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8942767                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6805302                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6805302                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 724158206500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 724158206500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.074247                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.074247                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 106410.884704                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 106410.884704                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1347686                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1347686                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1661040                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1661040                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 166454792521                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 166454792521                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3008726                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3008726                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.552074                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.552074                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 100211.188485                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 100211.188485                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1546897                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1546897                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       114143                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       114143                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  14952393135                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  14952393135                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.037937                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037937                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 130997.022463                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 130997.022463                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1233606                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1233606                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3782                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3782                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    104154000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    104154000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1237388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1237388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003056                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003056                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27539.397144                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27539.397144                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          340                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          340                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3442                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3442                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     93605000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     93605000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002782                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002782                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 27194.944800                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27194.944800                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1235223                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1235223                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1688                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1688                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     31433000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     31433000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1236911                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1236911                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001365                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001365                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 18621.445498                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 18621.445498                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1667                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1667                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     29846000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     29846000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001348                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001348                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 17904.019196                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17904.019196                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1842000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1842000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1762000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1762000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          369                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            369                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1360                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1360                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     85598497                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     85598497                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1729                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1729                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.786582                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.786582                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 62940.071324                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 62940.071324                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1360                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1360                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     84238497                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     84238497                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.786582                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.786582                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 61940.071324                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 61940.071324                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.369727                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           86670277                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6919292                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.525888                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.369727                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.980304                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.980304                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        201203382                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       201203382                       # Number of data accesses
system.cpu3.numPwrStateTransitions                566                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          284                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    780337130.281690                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2073707739.937869                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          284    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        34500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8043032500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            284                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   418912190500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 221615745000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     79674616                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        79674616                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     79674616                       # number of overall hits
system.cpu3.icache.overall_hits::total       79674616                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6274                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6274                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6274                       # number of overall misses
system.cpu3.icache.overall_misses::total         6274                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    491530500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    491530500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    491530500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    491530500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     79680890                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     79680890                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     79680890                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     79680890                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000079                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000079                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 78344.038891                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 78344.038891                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 78344.038891                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 78344.038891                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          776                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    59.692308                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5794                       # number of writebacks
system.cpu3.icache.writebacks::total             5794                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          480                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          480                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          480                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          480                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5794                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5794                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5794                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5794                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    458921000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    458921000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    458921000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    458921000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000073                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000073                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 79206.247843                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 79206.247843                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 79206.247843                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 79206.247843                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5794                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     79674616                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       79674616                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6274                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6274                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    491530500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    491530500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     79680890                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     79680890                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 78344.038891                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 78344.038891                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          480                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          480                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5794                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5794                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    458921000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    458921000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 79206.247843                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 79206.247843                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           80715498                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5826                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         13854.359423                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        159367574                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       159367574                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     73745047                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        73745047                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     73745047                       # number of overall hits
system.cpu3.dcache.overall_hits::total       73745047                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     17379330                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      17379330                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     17379330                       # number of overall misses
system.cpu3.dcache.overall_misses::total     17379330                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1555505112081                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1555505112081                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1555505112081                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1555505112081                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     91124377                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     91124377                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     91124377                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     91124377                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.190721                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.190721                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.190721                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.190721                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 89503.169114                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 89503.169114                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 89503.169114                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 89503.169114                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     82819685                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       278883                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1034780                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4180                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    80.036032                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    66.718421                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6195684                       # number of writebacks
system.cpu3.dcache.writebacks::total          6195684                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     11175229                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     11175229                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     11175229                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     11175229                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6204101                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6204101                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6204101                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6204101                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 665679512683                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 665679512683                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 665679512683                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 665679512683                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.068084                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.068084                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.068084                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.068084                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 107296.691766                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 107296.691766                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 107296.691766                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 107296.691766                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6195683                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     72371389                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       72371389                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     15730473                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15730473                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1387426796000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1387426796000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     88101862                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     88101862                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.178549                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.178549                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 88199.941350                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 88199.941350                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      9640188                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      9640188                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6090285                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6090285                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 650593365500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 650593365500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.069128                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.069128                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106824.781681                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106824.781681                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1373658                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1373658                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1648857                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1648857                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 168078316081                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 168078316081                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3022515                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3022515                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.545525                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.545525                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 101936.260137                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 101936.260137                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1535041                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1535041                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       113816                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       113816                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  15086147183                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15086147183                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037656                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037656                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 132548.562443                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 132548.562443                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       942112                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       942112                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3788                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3788                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    104368500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    104368500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       945900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       945900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.004005                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.004005                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27552.402323                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27552.402323                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          350                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          350                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3438                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3438                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     90745500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     90745500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003635                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003635                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 26394.851658                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26394.851658                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       944034                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       944034                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1471                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1471                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     27965000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     27965000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       945505                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       945505                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001556                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001556                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 19010.876954                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 19010.876954                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1456                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1456                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     26557000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     26557000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001540                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001540                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 18239.697802                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 18239.697802                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       906000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       906000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       858000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       858000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          357                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            357                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1314                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1314                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     86684998                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     86684998                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1671                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1671                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.786355                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.786355                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 65970.318113                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 65970.318113                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1314                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1314                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     85370998                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     85370998                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.786355                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.786355                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 64970.318113                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 64970.318113                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.423531                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           81858217                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6204347                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.193688                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.423531                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.981985                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.981985                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        192239229                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       192239229                       # Number of data accesses
system.cpu0.numPwrStateTransitions                152                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           76                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    28014717.105263                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   24130937.402200                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       599500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    142763000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             76                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   638398817000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2129118500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    101674263                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       101674263                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    101674263                       # number of overall hits
system.cpu0.icache.overall_hits::total      101674263                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       450981                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        450981                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       450981                       # number of overall misses
system.cpu0.icache.overall_misses::total       450981                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10587289499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10587289499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10587289499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10587289499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102125244                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102125244                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102125244                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102125244                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004416                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004416                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004416                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004416                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23476.132030                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23476.132030                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23476.132030                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23476.132030                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5352                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              106                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.490566                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       407773                       # number of writebacks
system.cpu0.icache.writebacks::total           407773                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        43203                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        43203                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        43203                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        43203                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       407778                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       407778                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       407778                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       407778                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9399236000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9399236000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9399236000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9399236000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003993                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003993                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003993                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003993                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23049.884986                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23049.884986                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23049.884986                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23049.884986                       # average overall mshr miss latency
system.cpu0.icache.replacements                407773                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    101674263                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      101674263                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       450981                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       450981                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10587289499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10587289499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102125244                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102125244                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004416                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004416                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23476.132030                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23476.132030                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        43203                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        43203                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       407778                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       407778                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9399236000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9399236000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003993                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003993                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23049.884986                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23049.884986                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999650                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102082286                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           407811                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           250.317637                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999650                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999989                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        204658267                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       204658267                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     88499387                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        88499387                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     88499387                       # number of overall hits
system.cpu0.dcache.overall_hits::total       88499387                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19652383                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19652383                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19652383                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19652383                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1742837978618                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1742837978618                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1742837978618                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1742837978618                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    108151770                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    108151770                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    108151770                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    108151770                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.181711                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.181711                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.181711                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.181711                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88683.289890                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88683.289890                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88683.289890                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88683.289890                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     93437479                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       256460                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1229045                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3687                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    76.024457                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.557906                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9555654                       # number of writebacks
system.cpu0.dcache.writebacks::total          9555654                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10090224                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10090224                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10090224                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10090224                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9562159                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9562159                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9562159                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9562159                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 960257410965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 960257410965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 960257410965                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 960257410965                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088414                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088414                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088414                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088414                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 100422.656742                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100422.656742                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 100422.656742                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100422.656742                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9555653                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     85870822                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       85870822                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17861927                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17861927                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1568233974000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1568233974000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    103732749                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    103732749                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.172192                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.172192                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87797.580519                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87797.580519                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8467454                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8467454                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9394473                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9394473                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 943096865500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 943096865500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090564                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090564                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 100388.480067                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100388.480067                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2628565                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2628565                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1790456                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1790456                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 174604004618                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 174604004618                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4419021                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4419021                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.405170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.405170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 97519.293754                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 97519.293754                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1622770                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1622770                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       167686                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       167686                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  17160545465                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  17160545465                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037946                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037946                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 102337.377390                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 102337.377390                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1476359                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1476359                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         8750                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8750                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    156836500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    156836500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1485109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1485109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.005892                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005892                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17924.171429                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17924.171429                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5210                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5210                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3540                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3540                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     94289000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     94289000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002384                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002384                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 26635.310734                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26635.310734                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1465743                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1465743                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1522                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1522                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     31869500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     31869500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1467265                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1467265                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 20939.224704                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 20939.224704                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1508                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1508                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     30365500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     30365500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001028                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001028                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 20136.273210                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 20136.273210                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        51000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        51000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        47000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        47000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21233                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21233                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3023                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3023                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    113454499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    113454499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24256                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24256                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.124629                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.124629                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 37530.433014                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 37530.433014                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3020                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3020                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    110413999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    110413999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.124505                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.124505                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 36560.926821                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 36560.926821                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987705                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          101053425                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9562981                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.567147                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987705                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999616                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999616                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        231819749                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       231819749                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              354072                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1166085                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 978                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              722502                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 947                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              588471                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1022                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              544803                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3378880                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             354072                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1166085                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                978                       # number of overall hits
system.l2.overall_hits::.cpu1.data             722502                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                947                       # number of overall hits
system.l2.overall_hits::.cpu2.data             588471                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1022                       # number of overall hits
system.l2.overall_hits::.cpu3.data             544803                       # number of overall hits
system.l2.overall_hits::total                 3378880                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             53707                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8385083                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4904                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7205780                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5078                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6318521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4772                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5647203                       # number of demand (read+write) misses
system.l2.demand_misses::total               27625048                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            53707                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8385083                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4904                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7205780                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5078                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6318521                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4772                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5647203                       # number of overall misses
system.l2.overall_misses::total              27625048                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4507320999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 929171296943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    457606500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 809669218966                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    481052000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 719192567978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    437317000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 647588917994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3111505298380                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4507320999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 929171296943                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    457606500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 809669218966                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    481052000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 719192567978                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    437317000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 647588917994                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3111505298380                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          407779                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9551168                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7928282                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            6025                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6906992                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5794                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6192006                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31003928                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         407779                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9551168                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7928282                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           6025                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6906992                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5794                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6192006                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31003928                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.131706                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.877912                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.833730                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.908870                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.842822                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.914801                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.823611                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.912015                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.891018                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.131706                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.877912                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.833730                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.908870                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.842822                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.914801                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.823611                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.912015                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.891018                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83924.274285                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110812.414969                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93312.907830                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112363.854984                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94732.571879                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 113822.929128                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91642.288349                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114674.276450                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112633.480252                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83924.274285                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110812.414969                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93312.907830                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112363.854984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94732.571879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 113822.929128                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91642.288349                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114674.276450                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112633.480252                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              48084                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1813                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.521787                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2324190                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5165150                       # number of writebacks
system.l2.writebacks::total                   5165150                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          15278                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            693                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9566                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            749                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           8136                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            602                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           7346                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               42454                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         15278                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           693                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9566                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           749                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          8136                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           602                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          7346                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              42454                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        53623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8369805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7196214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6310385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5639857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          27582594                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        53623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8369805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7196214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6310385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5639857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2458476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         30041070                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3966014504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 844534305621                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    365619001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 737087778139                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    386494002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 655567007169                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    354226000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 590710914679                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2832972359115                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3966014504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 844534305621                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    365619001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 737087778139                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    386494002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 655567007169                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    354226000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 590710914679                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 238653695124                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3071626054239                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.131500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.876312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.715913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.907664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.718506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.913623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.719710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.910829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.889648                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.131500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.876312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.715913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.907664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.718506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.913623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.719710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.910829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.968944                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73961.070884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100902.506763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86824.744954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102427.162135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89280.203742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 103887.006446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84946.282974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104738.633387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102708.699520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73961.070884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100902.506763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86824.744954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102427.162135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89280.203742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 103887.006446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84946.282974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104738.633387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97073.835630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102247.558234                       # average overall mshr miss latency
system.l2.replacements                       56161881                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5478067                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5478067                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           74                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             74                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5478141                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5478141                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000014                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000014                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           74                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           74                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000014                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000014                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24169926                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24169926                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          410                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            410                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24170336                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24170336                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000017                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000017                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          410                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          410                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000017                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000017                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2458476                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2458476                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 238653695124                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 238653695124                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97073.835630                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97073.835630                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             632                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             618                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             336                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             308                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1894                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4645                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          7022                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4407                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3809                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              19883                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     26510500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     36157500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     22265000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     17958000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    102891000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5277                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7640                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4743                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4117                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21777                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.880235                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.919110                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.929159                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.925188                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.913028                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5707.319699                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5149.174024                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  5052.189698                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4714.623261                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5174.822713                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          164                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          292                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          189                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          157                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             802                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4481                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6730                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4218                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3652                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         19081                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     99211495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    149699994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     95946497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     82111997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    426969983                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.849157                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.880890                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.889311                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.887054                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.876200                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22140.480919                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22243.684101                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22746.917259                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 22484.117470                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22376.708925                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            97                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           124                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            75                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            87                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                383                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          852                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          986                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          812                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          728                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3378                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3432500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4863500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3524500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2976000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     14796500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          949                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1110                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          887                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          815                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3761                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.897787                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.888288                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.915445                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.893252                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.898165                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4028.755869                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4932.555781                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4340.517241                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4087.912088                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4380.254589                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           18                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           31                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           20                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           22                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            91                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          834                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          955                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          792                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          706                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3287                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     17257500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     20304499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     16880000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     14817000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     69258999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.878820                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.860360                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.892897                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.866258                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.873970                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20692.446043                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21261.255497                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21313.131313                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20987.252125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21070.580773                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            38959                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2019                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2217                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2231                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 45426                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         125881                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         108704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         108721                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         108666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              451972                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  16325290000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  14422624000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  14689021500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  14838221000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   60275156500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       164840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110723                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110938                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110897                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            497398                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.763656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.981765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.980016                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.979882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.908673                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 129688.277024                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 132677.951133                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 135107.490733                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 136548.883735                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 133360.377413                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         2903                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           21                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data           76                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             3004                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       122978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       108683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       108717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       108590                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         448968                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  14947718000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  13334656000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  13601684500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  13747894000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  55631952500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.746045                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.981576                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.979980                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.979197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.902633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 121547.902877                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 122693.116679                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 125110.925614                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 126603.683580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 123910.729718                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        354072                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           978                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           947                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1022                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             357019                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        53707                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4904                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5078                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4772                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            68461                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4507320999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    457606500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    481052000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    437317000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5883296499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       407779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         6025                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5794                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         425480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.131706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.833730                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.842822                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.823611                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.160903                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83924.274285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93312.907830                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94732.571879                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91642.288349                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85936.467463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           84                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          693                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          749                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          602                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2128                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        53623                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4211                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4329                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4170                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        66333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3966014504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    365619001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    386494002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    354226000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5072353507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.131500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.715913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.718506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.719710                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.155902                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73961.070884                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86824.744954                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89280.203742                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84946.282974                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76468.025070                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1127126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       720483                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       586254                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       542572                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2976435                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8259202                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7097076                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6209800                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5538537                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        27104615                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 912846006943                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 795246594966                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 704503546478                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 632750696994                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3045346845381                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9386328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7817559                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6796054                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6081109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30081050                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.879918                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.907838                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.913736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.910777                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.901053                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110524.722236                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112052.709449                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 113450.279635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114245.097034                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112355.288772                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        12375                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         9545                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         8132                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         7270                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        37322                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8246827                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      7087531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6201668                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5531267                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     27067293                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 829586587621                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 723753122139                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 641965322669                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 576963020679                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2772268053108                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.878600                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.906617                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.912540                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.909582                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.899812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100594.639323                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102116.395983                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 103514.945119                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104309.378065                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102421.326474                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          252                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               252                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          289                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             289                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7887000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7887000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          541                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           541                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.534196                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.534196                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 27290.657439                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 27290.657439                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          151                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          151                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          138                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          138                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2719997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2719997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.255083                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.255083                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19710.123188                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19710.123188                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999955                       # Cycle average of tags in use
system.l2.tags.total_refs                    63061057                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  56162345                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.122835                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.171994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.189198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.763739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.845120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.011625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.745580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.010555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.021941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     5.229482                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.565187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.121308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.091330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.074150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.062843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.081711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 541590449                       # Number of tag accesses
system.l2.tags.data_accesses                541590449                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3431872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     535671040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        269504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     460558144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        277056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     403865472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        266880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     360950912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    156600000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1921890880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3431872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       269504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       277056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       266880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4245312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    330574272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       330574272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          53623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8369860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7196221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6310398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5639858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2446875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            30029545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5165223                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5165223                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5357880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        836296140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           420753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        719028974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           432543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        630519685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           416656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        563520952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    244485824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3000479407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5357880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       420753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       432543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       416656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6627833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      516096572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            516096572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      516096572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5357880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       836296140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          420753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       719028974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          432543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       630519685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          416656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       563520952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    244485824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3516575979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5149398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     53623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8317103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   7174594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4329.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6287593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5618588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2442244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000531615252                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       319572                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       319572                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            48464662                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4850834                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    30029545                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5165633                       # Number of write requests accepted
system.mem_ctrls.readBursts                  30029545                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5165633                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 123090                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16235                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1796932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1788397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1730124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1690307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1742851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2061143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2067176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2019284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2056716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2236809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2083040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1994428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1670068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1682558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1630126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1656496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            321944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            320714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            327046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            334574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            338712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            333830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            330133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            336865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           352557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           339707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           294607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293774                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1289991877898                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               149532275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1850737909148                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43134.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61884.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8774087                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3211836                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              30029545                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5165633                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3661197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4982732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4992671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4379649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3549401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2685513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1897883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1268434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  811239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  512113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 339007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 353615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 167951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 105383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  78377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  57808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  40472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  22083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 136103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 243107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 298069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 321681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 336998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 345592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 346278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 345044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 346442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 358535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 346561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 338602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 333119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 330407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     23069925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     97.251085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    79.035662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   116.381847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     18438095     79.92%     79.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3564153     15.45%     95.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       459529      1.99%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       172792      0.75%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        97757      0.42%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        65003      0.28%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        48960      0.21%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        39323      0.17%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       184313      0.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     23069925                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       319572                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      93.582579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.904282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    101.345247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         174997     54.76%     54.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        64492     20.18%     74.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        45765     14.32%     89.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        14209      4.45%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         6938      2.17%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         4791      1.50%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         3344      1.05%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         2038      0.64%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         1103      0.35%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          690      0.22%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          464      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          319      0.10%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          198      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           97      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           69      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           26      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           15      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        319572                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       319572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.113389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.105176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.544755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           303312     94.91%     94.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4113      1.29%     96.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6893      2.16%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3420      1.07%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1273      0.40%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              419      0.13%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              115      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        319572                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1914013120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7877760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               329560832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1921890880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            330600512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2988.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       514.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3000.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    516.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  640527822000                       # Total gap between requests
system.mem_ctrls.avgGap                      18199.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3431872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    532294592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       269504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    459174016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       277056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    402405952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       266880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    359589632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    156303616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    329560832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5357880.288735666312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 831024788.301368355751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 420752.921243979072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 716868056.100575804710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 432543.195455992711                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 628241064.436759471893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 416656.300543194695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 561395705.121435761452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 244023105.530890613794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 514514377.491971254349                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        53623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8369860                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7196221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6310398                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4170                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5639858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2446875                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5165633                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1750652276                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 497757131860                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    188478280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 438770885994                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    204367530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 394063905722                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    179106300                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 357038112953                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 160785268233                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16001620214809                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32647.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59470.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44758.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60972.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47208.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     62446.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42951.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     63306.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65710.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3097707.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    34.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          81783316440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          43468882545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        107173120740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13230351000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      50562744960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     290329977660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1474325280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       588022718625                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        918.028217                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1475388488                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21388640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 617663907012                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          82935912360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          44081482830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        106358967960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13649454360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      50562744960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     289088891580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2519450400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       589196904450                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        919.861370                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4197834767                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21388640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 614941460733                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                554                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          278                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean       309563750                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   759289324.053717                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          278    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3086457500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            278                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   554469213000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  86058722500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     92564971                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        92564971                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     92564971                       # number of overall hits
system.cpu1.icache.overall_hits::total       92564971                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6305                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6305                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6305                       # number of overall misses
system.cpu1.icache.overall_misses::total         6305                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    509841500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    509841500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    509841500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    509841500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     92571276                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     92571276                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     92571276                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     92571276                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000068                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000068                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 80863.045202                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80863.045202                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 80863.045202                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80863.045202                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1155                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    64.166667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5882                       # number of writebacks
system.cpu1.icache.writebacks::total             5882                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          423                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          423                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          423                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          423                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5882                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5882                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5882                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5882                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    478984500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    478984500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    478984500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    478984500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 81432.250935                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 81432.250935                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 81432.250935                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 81432.250935                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5882                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     92564971                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       92564971                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6305                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6305                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    509841500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    509841500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     92571276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     92571276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 80863.045202                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80863.045202                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          423                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          423                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5882                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5882                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    478984500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    478984500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 81432.250935                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 81432.250935                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           93450495                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5914                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         15801.571694                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        185148434                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       185148434                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     82581961                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        82581961                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     82581961                       # number of overall hits
system.cpu1.dcache.overall_hits::total       82581961                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17857786                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17857786                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17857786                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17857786                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1602681022093                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1602681022093                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1602681022093                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1602681022093                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    100439747                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    100439747                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    100439747                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    100439747                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177796                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177796                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177796                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177796                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89746.904913                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89746.904913                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89746.904913                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89746.904913                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     87811983                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       260522                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1101479                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3648                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.721886                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.415022                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7931153                       # number of writebacks
system.cpu1.dcache.writebacks::total          7931153                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9918010                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9918010                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9918010                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9918010                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7939776                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7939776                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7939776                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7939776                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 833115325727                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 833115325727                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 833115325727                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 833115325727                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.079050                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.079050                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.079050                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.079050                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104929.323664                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104929.323664                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104929.323664                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104929.323664                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7931152                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     81224260                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       81224260                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     16204727                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16204727                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1438969871500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1438969871500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     97428987                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     97428987                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.166323                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.166323                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88799.389925                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88799.389925                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8381830                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8381830                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7822897                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7822897                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 818335698500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 818335698500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.080293                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.080293                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104607.755733                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104607.755733                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1357701                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1357701                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1653059                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1653059                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 163711150593                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 163711150593                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010760                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010760                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.549050                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.549050                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99035.273752                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99035.273752                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1536180                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1536180                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       116879                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       116879                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14779627227                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14779627227                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038820                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038820                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 126452.375765                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 126452.375765                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1446656                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1446656                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3883                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3883                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    107470500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    107470500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1450539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1450539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002677                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002677                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27677.182591                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27677.182591                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          374                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          374                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3509                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3509                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     94967500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     94967500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002419                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002419                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 27063.978341                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27063.978341                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1448265                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1448265                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1830                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1830                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     37728500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     37728500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1450095                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1450095                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001262                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001262                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 20616.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20616.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1805                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1805                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     35979500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     35979500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001245                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001245                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 19933.240997                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19933.240997                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1028000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1028000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       972000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       972000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          354                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            354                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1316                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1316                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     83291997                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     83291997                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1670                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1670                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.788024                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.788024                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 63291.791033                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 63291.791033                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1316                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1316                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     81975997                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     81975997                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.788024                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.788024                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 62291.791033                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 62291.791033                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.962165                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           93451583                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7936721                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.774583                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.962165                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998818                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998818                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        214620795                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       214620795                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 640527935500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30549239                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10643291                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25540139                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        50996815                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4518242                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23681                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6248                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29929                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          188                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          188                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           498740                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          498740                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        425480                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30123761                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          541                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          541                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1223331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28683859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23814657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        18075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20748977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18603001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93126928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     52195328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1222835840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       752896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1015003776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       771200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    884308992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       741632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    792811776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3969421440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        60728841                       # Total snoops (count)
system.tol2bus.snoopTraffic                 333401152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         91758965                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.338583                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.564770                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               63506153     69.21%     69.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26726343     29.13%     98.34% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 493289      0.54%     98.87% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 777618      0.85%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 255562      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           91758965                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62067052114                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10392217477                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9418103                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9318696477                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8995779                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14358178121                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         611836646                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11920605994                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9174141                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3012                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
