
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.379009                       # Number of seconds simulated
sim_ticks                                379009149000                       # Number of ticks simulated
final_tick                               379009149000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1403651                       # Simulator instruction rate (inst/s)
host_op_rate                                  1414166                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1723020537                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671592                       # Number of bytes of host memory used
host_seconds                                   219.97                       # Real time elapsed on the host
sim_insts                                   308758033                       # Number of instructions simulated
sim_ops                                     311070998                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 379009149000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           38848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           16960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              55808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        38848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  4                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             102499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              44748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                147247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        102499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           102499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks             675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                  675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks             675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            102499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             44748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               147923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         872                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        165                       # Number of write requests accepted
system.mem_ctrls.readBursts                       872                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      165                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  55424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    9216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   55808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                10560                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  379009137000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   872                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  165                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.739130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.825643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.116355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           70     30.43%     30.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           68     29.57%     60.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           36     15.65%     75.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           22      9.57%     85.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      3.48%     88.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      3.91%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.30%     93.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.17%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      3.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          230                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            9                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.480951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    162.085626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              3     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             4     44.44%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1     11.11%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1     11.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             9                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            9                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                9    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             9                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     16348250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                32585750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4330000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18877.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37627.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      664                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     105                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.64                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  365486149.47                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1278060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   660330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 4905180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 422820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         17209920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             13465110                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               949920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        57155610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        24789120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      90912253740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            91033089810                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.187051                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         378977019750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1771000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       7280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 378787250250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     64552000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      22927000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    125368750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   442680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   212520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1278060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 328860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7990320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              8148720                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               835200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        23613960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        14037600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      90937840020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            90994727940                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.085835                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         378989062500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1844000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       3380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 378900763750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     36557250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      14819750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     51784250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 379009149000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 379009149000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 379009149000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 379009149000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 379009149000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    379009149000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        758018298                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   308758033                       # Number of instructions committed
system.cpu.committedOps                     311070998                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             270998481                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                   995                       # Number of vector alu accesses
system.cpu.num_func_calls                     4177482                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     56977452                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    270998481                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                          995                       # number of vector instructions
system.cpu.num_int_register_reads           388663367                       # number of times the integer registers were read
system.cpu.num_int_register_writes          232602404                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                1305                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                737                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            125214012                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           125213790                       # number of times the CC registers were written
system.cpu.num_mem_refs                      70187118                       # number of memory refs
system.cpu.num_load_insts                    54913263                       # Number of load instructions
system.cpu.num_store_insts                   15273855                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  758018298                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          64428478                       # Number of branches fetched
system.cpu.op_class::No_OpClass                    44      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 231486943     74.42%     74.42% # Class of executed instruction
system.cpu.op_class::IntMult                  9396259      3.02%     77.44% # Class of executed instruction
system.cpu.op_class::IntDiv                        24      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::FloatCmp                       6      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::FloatCvt                       5      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::FloatDiv                       5      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::FloatMisc                     11      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdAdd                      107      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdAlu                      188      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdCmp                      176      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdMisc                     125      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.44% # Class of executed instruction
system.cpu.op_class::MemRead                 54913263     17.65%     95.09% # Class of executed instruction
system.cpu.op_class::MemWrite                15273855      4.91%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  311071011                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 379009149000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           210.988328                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            70191163                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               265                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          264872.313208                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            155000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   210.988328                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.206043                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.206043                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          258                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          205                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.251953                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         140382595                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        140382595                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 379009149000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     54917060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        54917060                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     15273678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15273678                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data           57                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            57                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           51                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      70190738                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         70190738                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     70190795                       # number of overall hits
system.cpu.dcache.overall_hits::total        70190795                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           122                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          140                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          262                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            262                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          266                       # number of overall misses
system.cpu.dcache.overall_misses::total           266                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      8298000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8298000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      8785500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8785500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     17083500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     17083500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     17083500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     17083500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     54917182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     54917182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     15273818                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15273818                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data           61                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           61                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     70191000                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     70191000                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     70191061                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     70191061                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.065574                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.065574                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.019231                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.019231                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000004                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000004                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68016.393443                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68016.393443                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62753.571429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62753.571429                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 65204.198473                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65204.198473                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64223.684211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64223.684211                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu.dcache.writebacks::total                 4                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            2                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          120                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          140                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          140                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          260                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          260                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          264                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          264                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8042000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8042000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      8645500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8645500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       308000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       308000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        70000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        70000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     16687500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16687500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     16995500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16995500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.065574                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.065574                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.019231                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.019231                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 67016.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67016.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 61753.571429                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61753.571429                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 64182.692308                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64182.692308                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 64376.893939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64376.893939                       # average overall mshr miss latency
system.cpu.dcache.replacements                      7                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 379009149000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           328.970565                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           308758047                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               607                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          508662.350906                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   328.970565                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.642521                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.642521                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         617516701                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        617516701                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 379009149000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    308757440                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       308757440                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     308757440                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        308757440                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    308757440                       # number of overall hits
system.cpu.icache.overall_hits::total       308757440                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          607                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           607                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          607                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            607                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          607                       # number of overall misses
system.cpu.icache.overall_misses::total           607                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     43448000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43448000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     43448000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43448000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     43448000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43448000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    308758047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    308758047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    308758047                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    308758047                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    308758047                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    308758047                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 71578.253707                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71578.253707                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 71578.253707                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71578.253707                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 71578.253707                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71578.253707                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          165                       # number of writebacks
system.cpu.icache.writebacks::total               165                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          607                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          607                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          607                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          607                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          607                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          607                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     42841000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42841000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     42841000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42841000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     42841000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42841000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70578.253707                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70578.253707                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70578.253707                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70578.253707                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70578.253707                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70578.253707                       # average overall mshr miss latency
system.cpu.icache.replacements                    165                       # number of replacements
system.membus.snoop_filter.tot_requests          1044                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 379009149000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                732                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::WritebackClean          165                       # Transaction distribution
system.membus.trans_dist::CleanEvict                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq               140                       # Transaction distribution
system.membus.trans_dist::ReadExResp              140                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            607                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           125                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        49408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        17216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   66624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               872                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.012615                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.111668                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     861     98.74%     98.74% # Request fanout histogram
system.membus.snoop_fanout::1                      11      1.26%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 872                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1728500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3225500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1418750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
