#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55e045c9c850 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x55e045ae9730 .enum4 (8)
   "MODE_00H" 8'b00000000,
   "MODE_01H" 8'b00000001,
   "MODE_02H" 8'b00000010,
   "MODE_03H" 8'b00000011,
   "MODE_07H" 8'b00000111,
   "MODE_04H" 8'b00000100,
   "MODE_05H" 8'b00000101,
   "MODE_06H" 8'b00000110,
   "MODE_0DH" 8'b00001101,
   "MODE_0EH" 8'b00001110,
   "MODE_0FH" 8'b00001111,
   "MODE_10H" 8'b00010000,
   "MODE_11H" 8'b00010001,
   "MODE_12H" 8'b00010010,
   "MODE_13H" 8'b00010011,
   "MODE_UNKNOWN" 8'b11111111
 ;
enum0x55e045afb1c0 .enum4 (3)
   "MODE_TYPE_TEXT_40COL" 3'b000,
   "MODE_TYPE_TEXT_80COL" 3'b001,
   "MODE_TYPE_TEXT_MDA" 3'b010,
   "MODE_TYPE_GRAPHICS_CGA" 3'b011,
   "MODE_TYPE_GRAPHICS_EGA" 3'b100,
   "MODE_TYPE_GRAPHICS_VGA" 3'b101,
   "MODE_TYPE_UNKNOWN" 3'b110
 ;
enum0x55e045afba50 .enum4 (3)
   "BPP_1" 3'b000,
   "BPP_2" 3'b001,
   "BPP_4" 3'b010,
   "BPP_8" 3'b011
 ;
enum0x55e045afc1d0 .enum2 (2)
   "VIDEO_MODE_TEXT" 0,
   "VIDEO_MODE_4_COLOR" 1,
   "VIDEO_MODE_256_COLOR" 2
 ;
S_0x55e045cbf8e0 .scope autofunction.vec4.s128, "get_mode_params" "get_mode_params" 3 74, 3 74 0, S_0x55e045c9c850;
 .timescale 0 0;
; Variable get_mode_params is vec4 return value of scope S_0x55e045cbf8e0
v0x55e045d06500_0 .var "mode_num", 7 0;
v0x55e045d091a0_0 .var "params", 127 0;
TD_$unit.get_mode_params ;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 7;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 6;
    %load/vec4 v0x55e045d06500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 6;
    %jmp T_0.16;
T_0.0 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 40, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 6;
    %jmp T_0.16;
T_0.1 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 40, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 6;
    %jmp T_0.16;
T_0.2 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 6;
    %jmp T_0.16;
T_0.3 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 6;
    %jmp T_0.16;
T_0.4 ;
    %pushi/vec4 720, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 900, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 440, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 720, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 810, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 352, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 90, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 88, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 6;
    %jmp T_0.16;
T_0.5 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %jmp T_0.16;
T_0.6 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %jmp T_0.16;
T_0.7 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %jmp T_0.16;
T_0.8 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %jmp T_0.16;
T_0.9 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %jmp T_0.16;
T_0.10 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 449, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 387, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 389, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 60, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 449, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 387, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 389, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 60, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 480, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 480, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 11;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d091a0_0, 4, 1;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %load/vec4 v0x55e045d091a0_0;
    %ret/vec4 0, 0, 128;  Assign to get_mode_params (store_vec4_to_lval)
    %disable/flow S_0x55e045cbf8e0;
    %end;
S_0x55e045cbdcd0 .scope function.vec2.s2, "get_video_mode" "get_video_mode" 3 335, 3 335 0, S_0x55e045c9c850;
 .timescale 0 0;
; Variable get_video_mode is bool return value of scope S_0x55e045cbdcd0
v0x55e045d084b0_0 .var "graphics_enabled", 0 0;
v0x55e045d085b0_0 .var "vga_256_color", 0 0;
TD_$unit.get_video_mode ;
    %load/vec4 v0x55e045d085b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to get_video_mode (store_vec4_to_lval)
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0x55e045d084b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to get_video_mode (store_vec4_to_lval)
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to get_video_mode (store_vec4_to_lval)
T_1.20 ;
T_1.18 ;
    %end;
S_0x55e045cbfd80 .scope module, "vga_framebuffer_integration_tb" "vga_framebuffer_integration_tb" 4 9;
 .timescale -9 -12;
v0x55e045d5b080_0 .net "DE", 0 0, v0x55e045d3a380_0;  1 drivers
v0x55e045d5b140_0 .net "H_BLANK", 0 0, L_0x55e045d789b0;  1 drivers
v0x55e045d5b230_0 .net "V_BLANK", 0 0, L_0x55e045d78910;  1 drivers
v0x55e045d5b320_0 .net "background_color", 3 0, v0x55e045d53fc0_0;  1 drivers
v0x55e045d5b3c0_0 .net "bright_colors", 0 0, L_0x55e045d73920;  1 drivers
v0x55e045d5b540_0 .net "ce_pix", 0 0, v0x55e045d3ad40_0;  1 drivers
v0x55e045d5b5e0_0 .var "cs", 0 0;
v0x55e045d5b680_0 .net "cursor_enabled", 0 0, L_0x55e045d739c0;  1 drivers
v0x55e045d5b7b0_0 .net "cursor_pos", 14 0, v0x55e045d54900_0;  1 drivers
v0x55e045d5b8e0_0 .net "cursor_scan_end", 2 0, v0x55e045d54a10_0;  1 drivers
v0x55e045d5b980_0 .net "cursor_scan_start", 2 0, v0x55e045d54b20_0;  1 drivers
v0x55e045d5ba20_0 .var "data_m_access", 0 0;
v0x55e045d5bac0_0 .net "data_m_ack", 0 0, v0x55e045d55210_0;  1 drivers
v0x55e045d5bb90_0 .var "data_m_addr", 19 1;
v0x55e045d5bc60_0 .var "data_m_bytesel", 1 0;
v0x55e045d5bd30_0 .var "data_m_data_in", 15 0;
v0x55e045d5be00_0 .net "data_m_data_out", 15 0, v0x55e045d55630_0;  1 drivers
v0x55e045d5bed0_0 .var "data_m_wr_en", 0 0;
v0x55e045d5bfa0_0 .net "fb_access", 0 0, L_0x55e045d7c540;  1 drivers
v0x55e045d5c040_0 .var "fb_ack", 0 0;
v0x55e045d5c0e0_0 .net "fb_address", 15 0, v0x55e045d32d80_0;  1 drivers
v0x55e045d5c180_0 .var "fb_data", 15 0;
v0x55e045d5c2b0_0 .var/i "frame_count", 31 0;
v0x55e045d5c370 .array "framebuffer_mem", 32767 0, 15 0;
v0x55e045d5c430_0 .net "graphics_enabled", 0 0, v0x55e045d4c570_0;  1 drivers
v0x55e045d5c4d0_0 .var/i "hsync_count", 31 0;
v0x55e045d5c5b0_0 .var "hsync_prev", 0 0;
v0x55e045d5c670_0 .var/i "line_count", 31 0;
v0x55e045d5c750_0 .net "mode_num", 7 0, v0x55e045d4ddb0_0;  1 drivers
v0x55e045d5c8a0_0 .net "palette_sel", 0 0, L_0x55e045d73a60;  1 drivers
v0x55e045d5c9d0_0 .var "reset", 0 0;
v0x55e045d5ca70_0 .var "sys_clk", 0 0;
v0x55e045d5cb10_0 .var/i "tests_failed", 31 0;
v0x55e045d5cbf0_0 .var/i "tests_passed", 31 0;
v0x55e045d5ccd0_0 .var/i "tests_run", 31 0;
v0x55e045d5cdb0_0 .net "vga_256_color", 0 0, v0x55e045d4d4a0_0;  1 drivers
v0x55e045d5ce50_0 .net "vga_b", 3 0, L_0x55e045d7ee80;  1 drivers
v0x55e045d5cf10_0 .var "vga_clk", 0 0;
v0x55e045d5cfb0_0 .net "vga_dac_idx", 7 0, L_0x55e045d77810;  1 drivers
v0x55e045d5d070_0 .net "vga_dac_rd", 17 0, v0x55e045d4bd20_0;  1 drivers
v0x55e045d5d1c0_0 .net "vga_g", 3 0, L_0x55e045d7eda0;  1 drivers
v0x55e045d5d280_0 .net "vga_hsync", 0 0, L_0x55e045d776a0;  1 drivers
v0x55e045d5d320_0 .net "vga_r", 3 0, L_0x55e045d7ed00;  1 drivers
v0x55e045d5d3e0_0 .net "vga_vsync", 0 0, L_0x55e045d77600;  1 drivers
v0x55e045d5d480_0 .var/i "vsync_count", 31 0;
v0x55e045d5d560_0 .var "vsync_prev", 0 0;
v0x55e045d5d620_0 .var/i "watchdog_counter", 31 0;
S_0x55e045cb9550 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 494, 4 494 0, S_0x55e045cbfd80;
 .timescale -9 -12;
v0x55e045d21460_0 .var/i "i", 31 0;
S_0x55e045ca6780 .scope module, "VGAController_inst" "VGAController" 4 102, 5 24 0, S_0x55e045cbfd80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sys_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "fb_access";
    .port_info 4 /OUTPUT 16 "fb_address";
    .port_info 5 /INPUT 1 "fb_ack";
    .port_info 6 /INPUT 16 "fb_data";
    .port_info 7 /OUTPUT 1 "vga_hsync";
    .port_info 8 /OUTPUT 1 "vga_vsync";
    .port_info 9 /OUTPUT 4 "vga_r";
    .port_info 10 /OUTPUT 4 "vga_g";
    .port_info 11 /OUTPUT 4 "vga_b";
    .port_info 12 /OUTPUT 1 "H_BLANK";
    .port_info 13 /OUTPUT 1 "V_BLANK";
    .port_info 14 /OUTPUT 1 "ce_pix";
    .port_info 15 /INPUT 1 "graphics_enabled";
    .port_info 16 /INPUT 1 "cursor_enabled";
    .port_info 17 /INPUT 1 "bright_colors";
    .port_info 18 /INPUT 1 "palette_sel";
    .port_info 19 /INPUT 4 "background_color";
    .port_info 20 /INPUT 15 "cursor_pos";
    .port_info 21 /INPUT 3 "cursor_scan_start";
    .port_info 22 /INPUT 3 "cursor_scan_end";
    .port_info 23 /INPUT 1 "vga_256_color";
    .port_info 24 /OUTPUT 8 "vga_dac_idx";
    .port_info 25 /INPUT 18 "vga_dac_rd";
    .port_info 26 /OUTPUT 1 "DE";
    .port_info 27 /INPUT 8 "mode_num";
P_0x55e045cfde30 .param/l "PIXEL_CLOCK_DIVIDER" 1 5 189, +C4<00000000000000000000000000000001>;
L_0x55e045d76e30 .functor OR 1, L_0x55e045d77100, L_0x55e045d77400, C4<0>, C4<0>;
L_0x55e045d77810 .functor BUFZ 8, v0x55e045d35e80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55e045d3a380_0 .var "DE", 0 0;
v0x55e045d3a460_0 .net "H_BLANK", 0 0, L_0x55e045d789b0;  alias, 1 drivers
v0x55e045d3a550_0 .net "V_BLANK", 0 0, L_0x55e045d78910;  alias, 1 drivers
L_0x7ea9642ce840 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x55e045d3a650_0 .net/2u *"_ivl_0", 10 0, L_0x7ea9642ce840;  1 drivers
v0x55e045d3a6f0_0 .net *"_ivl_10", 0 0, L_0x55e045d77100;  1 drivers
L_0x7ea9642ce918 .functor BUFT 1, C4<00110111000>, C4<0>, C4<0>, C4<0>;
v0x55e045d3a790_0 .net/2u *"_ivl_12", 10 0, L_0x7ea9642ce918;  1 drivers
v0x55e045d3a850_0 .net *"_ivl_14", 0 0, L_0x55e045d77400;  1 drivers
L_0x7ea9642ce888 .functor BUFT 1, C4<00000101000>, C4<0>, C4<0>, C4<0>;
v0x55e045d3a910_0 .net/2u *"_ivl_2", 10 0, L_0x7ea9642ce888;  1 drivers
v0x55e045d3a9f0_0 .net *"_ivl_4", 10 0, L_0x55e045d76d90;  1 drivers
L_0x7ea9642ce8d0 .functor BUFT 1, C4<00000101000>, C4<0>, C4<0>, C4<0>;
v0x55e045d3aad0_0 .net/2u *"_ivl_8", 10 0, L_0x7ea9642ce8d0;  1 drivers
v0x55e045d3abb0_0 .net "background_color", 3 0, v0x55e045d53fc0_0;  alias, 1 drivers
v0x55e045d3ac70_0 .net "bright_colors", 0 0, L_0x55e045d73920;  alias, 1 drivers
v0x55e045d3ad40_0 .var "ce_pix", 0 0;
v0x55e045d3ade0_0 .net "clk", 0 0, v0x55e045d5cf10_0;  1 drivers
v0x55e045d3ae80_0 .net "col", 10 0, L_0x55e045d7b6c0;  1 drivers
v0x55e045d3af50_0 .net "cursor_enabled", 0 0, L_0x55e045d739c0;  alias, 1 drivers
v0x55e045d3b020_0 .net "cursor_pos", 14 0, v0x55e045d54900_0;  alias, 1 drivers
v0x55e045d3b200_0 .net "cursor_scan_end", 2 0, v0x55e045d54a10_0;  alias, 1 drivers
v0x55e045d3b2d0_0 .net "cursor_scan_start", 2 0, v0x55e045d54b20_0;  alias, 1 drivers
v0x55e045d3b3a0_0 .net "fb_access", 0 0, L_0x55e045d7c540;  alias, 1 drivers
v0x55e045d3b440_0 .net "fb_ack", 0 0, v0x55e045d5c040_0;  1 drivers
v0x55e045d3b4e0_0 .net "fb_address", 15 0, v0x55e045d32d80_0;  alias, 1 drivers
v0x55e045d3b5d0_0 .net "fb_background", 3 0, L_0x55e045d7b890;  1 drivers
v0x55e045d3b6c0_0 .net "fb_data", 15 0, v0x55e045d5c180_0;  1 drivers
v0x55e045d3b780_0 .var "fb_fcl_col", 2 0;
v0x55e045d3b840_0 .var "fb_fcl_row", 2 0;
v0x55e045d3b8e0_0 .net "fb_foreground", 3 0, L_0x55e045d7b930;  1 drivers
v0x55e045d3b9d0_0 .net "fb_glyph", 7 0, L_0x55e045d7ba20;  1 drivers
v0x55e045d3bae0_0 .net "graphics_colour", 7 0, v0x55e045d35e80_0;  1 drivers
v0x55e045d3bbf0_0 .net "graphics_enabled", 0 0, v0x55e045d4c570_0;  alias, 1 drivers
v0x55e045d3bce0_0 .net "hsync", 0 0, L_0x55e045d79cf0;  1 drivers
v0x55e045d3bd80_0 .var "hsync_pipe", 2 0;
v0x55e045d3be40_0 .net "is_blank", 0 0, L_0x55e045d78800;  1 drivers
v0x55e045d3c140_0 .net "is_border", 0 0, L_0x55e045d76e30;  1 drivers
v0x55e045d3c1e0_0 .net "mode_num", 7 0, v0x55e045d4ddb0_0;  alias, 1 drivers
v0x55e045d3c280_0 .net "palette_sel", 0 0, L_0x55e045d73a60;  alias, 1 drivers
v0x55e045d3c320_0 .var "pixel_clock_counter", 31 0;
v0x55e045d3c3c0_0 .net "render_cursor", 0 0, v0x55e045d36340_0;  1 drivers
v0x55e045d3c4b0_0 .net "reset", 0 0, v0x55e045d5c9d0_0;  1 drivers
v0x55e045d3c550_0 .net "row", 10 0, L_0x55e045d7b100;  1 drivers
v0x55e045d3c610_0 .net "shifted_row", 10 0, L_0x55e045d76f70;  1 drivers
v0x55e045d3c6d0_0 .net "sys_clk", 0 0, v0x55e045d5ca70_0;  1 drivers
v0x55e045d3c770_0 .net "vga_256_color", 0 0, v0x55e045d4d4a0_0;  alias, 1 drivers
v0x55e045d3c810_0 .net "vga_b", 3 0, L_0x55e045d7ee80;  alias, 1 drivers
v0x55e045d3c8d0_0 .net "vga_dac_idx", 7 0, L_0x55e045d77810;  alias, 1 drivers
v0x55e045d3c9b0_0 .net "vga_dac_rd", 17 0, v0x55e045d4bd20_0;  alias, 1 drivers
v0x55e045d3ca70_0 .net "vga_g", 3 0, L_0x55e045d7eda0;  alias, 1 drivers
v0x55e045d3cb10_0 .net "vga_hsync", 0 0, L_0x55e045d776a0;  alias, 1 drivers
v0x55e045d3cbb0_0 .net "vga_r", 3 0, L_0x55e045d7ed00;  alias, 1 drivers
v0x55e045d3cc70_0 .net "vga_vsync", 0 0, L_0x55e045d77600;  alias, 1 drivers
v0x55e045d3cd10_0 .net "vsync", 0 0, L_0x55e045d7acb0;  1 drivers
v0x55e045d3cde0_0 .var "vsync_pipe", 2 0;
L_0x55e045d76d90 .arith/sub 11, L_0x55e045d7b100, L_0x7ea9642ce888;
L_0x55e045d76f70 .functor MUXZ 11, L_0x55e045d76d90, L_0x7ea9642ce840, L_0x55e045d76e30, C4<>;
L_0x55e045d77100 .cmp/gt 11, L_0x7ea9642ce8d0, L_0x55e045d7b100;
L_0x55e045d77400 .cmp/ge 11, L_0x55e045d7b100, L_0x7ea9642ce918;
L_0x55e045d77600 .part v0x55e045d3cde0_0, 0, 1;
L_0x55e045d776a0 .part v0x55e045d3bd80_0, 0, 1;
L_0x55e045d7e790 .part L_0x55e045d76f70, 0, 10;
L_0x55e045d7e880 .part L_0x55e045d7b6c0, 0, 10;
S_0x55e045cb66a0 .scope module, "FontColorLUT" "FontColorLUT" 5 143, 6 23 0, S_0x55e045ca6780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "render_cursor";
    .port_info 2 /INPUT 8 "glyph";
    .port_info 3 /INPUT 3 "glyph_row";
    .port_info 4 /INPUT 3 "glyph_col";
    .port_info 5 /INPUT 4 "foreground";
    .port_info 6 /INPUT 4 "background";
    .port_info 7 /INPUT 1 "graphics_enabled";
    .port_info 8 /INPUT 8 "graphics_colour";
    .port_info 9 /INPUT 1 "vga_256_color";
    .port_info 10 /INPUT 18 "vga_dac_rd";
    .port_info 11 /INPUT 1 "bright_colors";
    .port_info 12 /INPUT 1 "palette_sel";
    .port_info 13 /INPUT 4 "background_color";
    .port_info 14 /OUTPUT 4 "r";
    .port_info 15 /OUTPUT 4 "g";
    .port_info 16 /OUTPUT 4 "b";
L_0x55e045d7ef20 .functor XOR 1, v0x55e045ce5660_0, v0x55e045d36340_0, C4<0>, C4<0>;
v0x55e045cfded0_0 .net *"_ivl_12", 0 0, L_0x55e045d7ef20;  1 drivers
v0x55e045b37490_0 .net *"_ivl_14", 11 0, L_0x55e045d7ef90;  1 drivers
v0x55e045ca4ba0_0 .net *"_ivl_16", 11 0, L_0x55e045d7f100;  1 drivers
v0x55e045ca4c60_0 .net "b", 3 0, L_0x55e045d7ee80;  alias, 1 drivers
v0x55e045ca3840_0 .net "background", 3 0, L_0x55e045d7b890;  alias, 1 drivers
v0x55e045ca2480_0 .net "background_color", 3 0, v0x55e045d53fc0_0;  alias, 1 drivers
v0x55e045ca2560_0 .var "background_rgb", 11 0;
v0x55e045ca1120_0 .net "bright_colors", 0 0, L_0x55e045d73920;  alias, 1 drivers
v0x55e045ca11c0_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045c9ea60_0 .net "dac_b", 3 0, L_0x55e045d7ec30;  1 drivers
v0x55e045c9eb40_0 .net "dac_g", 3 0, L_0x55e045d7eb90;  1 drivers
v0x55e045ce5580_0 .net "dac_r", 3 0, L_0x55e045d7eaf0;  1 drivers
v0x55e045ce5660_0 .var "font_bit", 0 0;
v0x55e045cea7a0_0 .net "font_mem_addr", 13 0, L_0x55e045d7e970;  1 drivers
v0x55e045cea880 .array "font_rom", 16383 0, 0 0;
v0x55e045ce8900_0 .net "foreground", 3 0, L_0x55e045d7b930;  alias, 1 drivers
v0x55e045ce89e0_0 .var "foreground_rgb", 11 0;
v0x55e045cb7000_0 .net "g", 3 0, L_0x55e045d7eda0;  alias, 1 drivers
v0x55e045cb70e0_0 .net "glyph", 7 0, L_0x55e045d7ba20;  alias, 1 drivers
v0x55e045cb07c0_0 .net "glyph_col", 2 0, v0x55e045d3b780_0;  1 drivers
v0x55e045cb0880_0 .net "glyph_row", 2 0, v0x55e045d3b840_0;  1 drivers
v0x55e045cc4060 .array "graphics_color_lut", 15 0, 11 0;
v0x55e045d059a0_0 .net "graphics_colour", 7 0, v0x55e045d35e80_0;  alias, 1 drivers
v0x55e045d05a80_0 .net "graphics_enabled", 0 0, v0x55e045d4c570_0;  alias, 1 drivers
v0x55e045cbe2f0_0 .var "graphics_pixel_color_int", 11 0;
v0x55e045cbe3b0_0 .var "graphics_pixel_colour", 11 0;
v0x55e045d03f60_0 .net "palette_sel", 0 0, L_0x55e045d73a60;  alias, 1 drivers
v0x55e045d04020_0 .net "r", 3 0, L_0x55e045d7ed00;  alias, 1 drivers
v0x55e045b86960_0 .net "render_cursor", 0 0, v0x55e045d36340_0;  alias, 1 drivers
v0x55e045b86a20 .array "text_color_lut", 15 0, 11 0;
v0x55e045ba8340_0 .net "vga_256_color", 0 0, v0x55e045d4d4a0_0;  alias, 1 drivers
v0x55e045ba8400_0 .net "vga_dac_rd", 17 0, v0x55e045d4bd20_0;  alias, 1 drivers
E_0x55e045afdc40 .event posedge, v0x55e045ca11c0_0;
E_0x55e045afd850/0 .event anyedge, v0x55e045ba8340_0, v0x55e045ce5580_0, v0x55e045c9eb40_0, v0x55e045c9ea60_0;
v0x55e045b86a20_0 .array/port v0x55e045b86a20, 0;
v0x55e045b86a20_1 .array/port v0x55e045b86a20, 1;
E_0x55e045afd850/1 .event anyedge, v0x55e045d059a0_0, v0x55e045ca2480_0, v0x55e045b86a20_0, v0x55e045b86a20_1;
v0x55e045b86a20_2 .array/port v0x55e045b86a20, 2;
v0x55e045b86a20_3 .array/port v0x55e045b86a20, 3;
v0x55e045b86a20_4 .array/port v0x55e045b86a20, 4;
v0x55e045b86a20_5 .array/port v0x55e045b86a20, 5;
E_0x55e045afd850/2 .event anyedge, v0x55e045b86a20_2, v0x55e045b86a20_3, v0x55e045b86a20_4, v0x55e045b86a20_5;
v0x55e045b86a20_6 .array/port v0x55e045b86a20, 6;
v0x55e045b86a20_7 .array/port v0x55e045b86a20, 7;
v0x55e045b86a20_8 .array/port v0x55e045b86a20, 8;
v0x55e045b86a20_9 .array/port v0x55e045b86a20, 9;
E_0x55e045afd850/3 .event anyedge, v0x55e045b86a20_6, v0x55e045b86a20_7, v0x55e045b86a20_8, v0x55e045b86a20_9;
v0x55e045b86a20_10 .array/port v0x55e045b86a20, 10;
v0x55e045b86a20_11 .array/port v0x55e045b86a20, 11;
v0x55e045b86a20_12 .array/port v0x55e045b86a20, 12;
v0x55e045b86a20_13 .array/port v0x55e045b86a20, 13;
E_0x55e045afd850/4 .event anyedge, v0x55e045b86a20_10, v0x55e045b86a20_11, v0x55e045b86a20_12, v0x55e045b86a20_13;
v0x55e045b86a20_14 .array/port v0x55e045b86a20, 14;
v0x55e045b86a20_15 .array/port v0x55e045b86a20, 15;
E_0x55e045afd850/5 .event anyedge, v0x55e045b86a20_14, v0x55e045b86a20_15, v0x55e045d03f60_0, v0x55e045ca1120_0;
v0x55e045cc4060_0 .array/port v0x55e045cc4060, 0;
v0x55e045cc4060_1 .array/port v0x55e045cc4060, 1;
v0x55e045cc4060_2 .array/port v0x55e045cc4060, 2;
E_0x55e045afd850/6 .event anyedge, v0x55e045d059a0_0, v0x55e045cc4060_0, v0x55e045cc4060_1, v0x55e045cc4060_2;
v0x55e045cc4060_3 .array/port v0x55e045cc4060, 3;
v0x55e045cc4060_4 .array/port v0x55e045cc4060, 4;
v0x55e045cc4060_5 .array/port v0x55e045cc4060, 5;
v0x55e045cc4060_6 .array/port v0x55e045cc4060, 6;
E_0x55e045afd850/7 .event anyedge, v0x55e045cc4060_3, v0x55e045cc4060_4, v0x55e045cc4060_5, v0x55e045cc4060_6;
v0x55e045cc4060_7 .array/port v0x55e045cc4060, 7;
v0x55e045cc4060_8 .array/port v0x55e045cc4060, 8;
v0x55e045cc4060_9 .array/port v0x55e045cc4060, 9;
v0x55e045cc4060_10 .array/port v0x55e045cc4060, 10;
E_0x55e045afd850/8 .event anyedge, v0x55e045cc4060_7, v0x55e045cc4060_8, v0x55e045cc4060_9, v0x55e045cc4060_10;
v0x55e045cc4060_11 .array/port v0x55e045cc4060, 11;
v0x55e045cc4060_12 .array/port v0x55e045cc4060, 12;
v0x55e045cc4060_13 .array/port v0x55e045cc4060, 13;
v0x55e045cc4060_14 .array/port v0x55e045cc4060, 14;
E_0x55e045afd850/9 .event anyedge, v0x55e045cc4060_11, v0x55e045cc4060_12, v0x55e045cc4060_13, v0x55e045cc4060_14;
v0x55e045cc4060_15 .array/port v0x55e045cc4060, 15;
E_0x55e045afd850/10 .event anyedge, v0x55e045cc4060_15;
E_0x55e045afd850 .event/or E_0x55e045afd850/0, E_0x55e045afd850/1, E_0x55e045afd850/2, E_0x55e045afd850/3, E_0x55e045afd850/4, E_0x55e045afd850/5, E_0x55e045afd850/6, E_0x55e045afd850/7, E_0x55e045afd850/8, E_0x55e045afd850/9, E_0x55e045afd850/10;
L_0x55e045d7e970 .concat [ 3 3 8 0], v0x55e045d3b780_0, v0x55e045d3b840_0, L_0x55e045d7ba20;
L_0x55e045d7eaf0 .part v0x55e045d4bd20_0, 14, 4;
L_0x55e045d7eb90 .part v0x55e045d4bd20_0, 8, 4;
L_0x55e045d7ec30 .part v0x55e045d4bd20_0, 2, 4;
L_0x55e045d7ed00 .part L_0x55e045d7f100, 8, 4;
L_0x55e045d7eda0 .part L_0x55e045d7f100, 4, 4;
L_0x55e045d7ee80 .part L_0x55e045d7f100, 0, 4;
L_0x55e045d7ef90 .functor MUXZ 12, v0x55e045ca2560_0, v0x55e045ce89e0_0, L_0x55e045d7ef20, C4<>;
L_0x55e045d7f100 .functor MUXZ 12, L_0x55e045d7ef90, v0x55e045cbe3b0_0, v0x55e045d4c570_0, C4<>;
S_0x55e045cb74a0 .scope module, "FrameBuffer" "FrameBuffer" 5 114, 7 19 0, S_0x55e045ca6780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sys_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "is_border";
    .port_info 4 /OUTPUT 1 "fb_access";
    .port_info 5 /OUTPUT 16 "fb_address";
    .port_info 6 /INPUT 1 "fb_ack";
    .port_info 7 /INPUT 16 "fb_data";
    .port_info 8 /INPUT 10 "row";
    .port_info 9 /INPUT 10 "col";
    .port_info 10 /INPUT 1 "is_blank";
    .port_info 11 /INPUT 1 "cursor_enabled";
    .port_info 12 /INPUT 15 "cursor_pos";
    .port_info 13 /INPUT 3 "cursor_scan_start";
    .port_info 14 /INPUT 3 "cursor_scan_end";
    .port_info 15 /INPUT 1 "graphics_enabled";
    .port_info 16 /OUTPUT 8 "glyph";
    .port_info 17 /OUTPUT 4 "background";
    .port_info 18 /OUTPUT 4 "foreground";
    .port_info 19 /OUTPUT 1 "render_cursor";
    .port_info 20 /INPUT 1 "vga_256_color";
    .port_info 21 /OUTPUT 8 "graphics_colour";
L_0x55e045d7b040 .functor OR 1, L_0x55e045d76e30, L_0x55e045d7bac0, C4<0>, C4<0>;
v0x55e045d340e0_0 .net *"_ivl_10", 15 0, L_0x55e045d7bbf0;  1 drivers
L_0x7ea9642cea38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e045d341e0_0 .net/2u *"_ivl_12", 0 0, L_0x7ea9642cea38;  1 drivers
L_0x7ea9642cea80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e045d342c0_0 .net/2u *"_ivl_14", 0 0, L_0x7ea9642cea80;  1 drivers
v0x55e045d343b0_0 .net *"_ivl_16", 10 0, L_0x55e045d7bd70;  1 drivers
L_0x7ea9642ceac8 .functor BUFT 1, C4<00000010000>, C4<0>, C4<0>, C4<0>;
v0x55e045d34490_0 .net/2u *"_ivl_18", 10 0, L_0x7ea9642ceac8;  1 drivers
v0x55e045d34570_0 .net *"_ivl_20", 10 0, L_0x55e045d7bef0;  1 drivers
L_0x7ea9642ceb10 .functor BUFT 1, C4<00001010000>, C4<0>, C4<0>, C4<0>;
v0x55e045d34650_0 .net/2u *"_ivl_22", 10 0, L_0x7ea9642ceb10;  1 drivers
v0x55e045d34730_0 .net *"_ivl_25", 10 0, L_0x55e045d7c030;  1 drivers
L_0x7ea9642ceb58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e045d34810_0 .net/2u *"_ivl_26", 0 0, L_0x7ea9642ceb58;  1 drivers
v0x55e045d34980_0 .net *"_ivl_28", 10 0, L_0x55e045d7c1c0;  1 drivers
L_0x7ea9642ceba0 .functor BUFT 1, C4<00000001000>, C4<0>, C4<0>, C4<0>;
v0x55e045d34a60_0 .net/2u *"_ivl_30", 10 0, L_0x7ea9642ceba0;  1 drivers
v0x55e045d34b40_0 .net *"_ivl_32", 10 0, L_0x55e045d7c300;  1 drivers
v0x55e045d34c20_0 .net *"_ivl_34", 10 0, L_0x55e045d7c4a0;  1 drivers
L_0x7ea9642cebe8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55e045d34d00_0 .net/2u *"_ivl_40", 3 0, L_0x7ea9642cebe8;  1 drivers
v0x55e045d34de0_0 .net *"_ivl_43", 8 0, L_0x55e045d7c850;  1 drivers
L_0x7ea9642cec30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55e045d34ec0_0 .net/2u *"_ivl_46", 3 0, L_0x7ea9642cec30;  1 drivers
v0x55e045d34fa0_0 .net *"_ivl_49", 8 0, L_0x55e045d7caf0;  1 drivers
v0x55e045d35080_0 .net *"_ivl_5", 0 0, L_0x55e045d7bac0;  1 drivers
v0x55e045d35140_0 .net *"_ivl_7", 0 0, L_0x55e045d7b040;  1 drivers
L_0x7ea9642ce9f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e045d35200_0 .net/2u *"_ivl_8", 15 0, L_0x7ea9642ce9f0;  1 drivers
v0x55e045d352e0_0 .net "background", 3 0, L_0x55e045d7b890;  alias, 1 drivers
v0x55e045d353a0_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d35440_0 .net "col", 9 0, L_0x55e045d7e880;  1 drivers
v0x55e045d35510_0 .net "cursor_enabled", 0 0, L_0x55e045d739c0;  alias, 1 drivers
v0x55e045d355b0_0 .net "cursor_pos", 14 0, v0x55e045d54900_0;  alias, 1 drivers
v0x55e045d35690_0 .net "cursor_scan_end", 2 0, v0x55e045d54a10_0;  alias, 1 drivers
v0x55e045d35770_0 .net "cursor_scan_start", 2 0, v0x55e045d54b20_0;  alias, 1 drivers
v0x55e045d35850_0 .net "fb_access", 0 0, L_0x55e045d7c540;  alias, 1 drivers
v0x55e045d35920_0 .net "fb_ack", 0 0, v0x55e045d5c040_0;  alias, 1 drivers
v0x55e045d359c0_0 .net "fb_address", 15 0, v0x55e045d32d80_0;  alias, 1 drivers
v0x55e045d35a60_0 .net "fb_data", 15 0, v0x55e045d5c180_0;  alias, 1 drivers
v0x55e045d35b50_0 .net "foreground", 3 0, L_0x55e045d7b930;  alias, 1 drivers
v0x55e045d35c10_0 .net "glyph", 7 0, L_0x55e045d7ba20;  alias, 1 drivers
v0x55e045d35ce0_0 .net "glyph_row", 2 0, L_0x55e045d7c7b0;  1 drivers
v0x55e045d35da0_0 .net "graphics_col", 12 0, L_0x55e045d7cc20;  1 drivers
v0x55e045d35e80_0 .var "graphics_colour", 7 0;
v0x55e045d35f70_0 .net "graphics_enabled", 0 0, v0x55e045d4c570_0;  alias, 1 drivers
v0x55e045d36040_0 .net "graphics_row", 12 0, L_0x55e045d7ca00;  1 drivers
v0x55e045d360e0_0 .net "is_blank", 0 0, L_0x55e045d78800;  alias, 1 drivers
v0x55e045d361a0_0 .net "is_border", 0 0, L_0x55e045d76e30;  alias, 1 drivers
v0x55e045d36260_0 .var "pixel_word_offs", 2 0;
v0x55e045d36340_0 .var "render_cursor", 0 0;
v0x55e045d36410_0 .net "reset", 0 0, v0x55e045d5c9d0_0;  alias, 1 drivers
v0x55e045d36500_0 .net "row", 9 0, L_0x55e045d7e790;  1 drivers
v0x55e045d365a0_0 .net "sys_clk", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d36640_0 .net "text_address", 11 0, L_0x55e045d7c600;  1 drivers
v0x55e045d36700_0 .net "vga_256_color", 0 0, v0x55e045d4d4a0_0;  alias, 1 drivers
v0x55e045d367d0_0 .net "vga_q", 15 0, v0x55e045d31a20_0;  1 drivers
v0x55e045d368c0_0 .var "vga_valid", 0 0;
E_0x55e045ac4c20/0 .event anyedge, v0x55e045ba8340_0, v0x55e045d36260_0, v0x55e045d31a20_0, v0x55e045d31a20_0;
E_0x55e045ac4c20/1 .event anyedge, v0x55e045d31a20_0, v0x55e045d31a20_0, v0x55e045d31a20_0, v0x55e045d31a20_0;
E_0x55e045ac4c20/2 .event anyedge, v0x55e045d31a20_0, v0x55e045d31a20_0, v0x55e045d36260_0, v0x55e045d31a20_0;
E_0x55e045ac4c20/3 .event anyedge, v0x55e045d31a20_0, v0x55e045d361a0_0, v0x55e045d368c0_0;
E_0x55e045ac4c20 .event/or E_0x55e045ac4c20/0, E_0x55e045ac4c20/1, E_0x55e045ac4c20/2, E_0x55e045ac4c20/3;
L_0x55e045d7b890 .part L_0x55e045d7bbf0, 12, 4;
L_0x55e045d7b930 .part L_0x55e045d7bbf0, 8, 4;
L_0x55e045d7ba20 .part L_0x55e045d7bbf0, 0, 8;
L_0x55e045d7bac0 .reduce/nor v0x55e045d368c0_0;
L_0x55e045d7bbf0 .functor MUXZ 16, v0x55e045d31a20_0, L_0x7ea9642ce9f0, L_0x55e045d7b040, C4<>;
L_0x55e045d7bd70 .concat [ 10 1 0 0], L_0x55e045d7e790, L_0x7ea9642cea80;
L_0x55e045d7bef0 .arith/div 11, L_0x55e045d7bd70, L_0x7ea9642ceac8;
L_0x55e045d7c030 .arith/mult 11, L_0x55e045d7bef0, L_0x7ea9642ceb10;
L_0x55e045d7c1c0 .concat [ 10 1 0 0], L_0x55e045d7e880, L_0x7ea9642ceb58;
L_0x55e045d7c300 .arith/div 11, L_0x55e045d7c1c0, L_0x7ea9642ceba0;
L_0x55e045d7c4a0 .arith/sum 11, L_0x55e045d7c030, L_0x55e045d7c300;
L_0x55e045d7c600 .concat [ 11 1 0 0], L_0x55e045d7c4a0, L_0x7ea9642cea38;
L_0x55e045d7c7b0 .part L_0x55e045d7e790, 1, 3;
L_0x55e045d7c850 .part L_0x55e045d7e790, 1, 9;
L_0x55e045d7ca00 .concat [ 9 4 0 0], L_0x55e045d7c850, L_0x7ea9642cebe8;
L_0x55e045d7caf0 .part L_0x55e045d7e880, 1, 9;
L_0x55e045d7cc20 .concat [ 9 4 0 0], L_0x55e045d7caf0, L_0x7ea9642cec30;
L_0x55e045d7e600 .ufunc/vec4 TD_$unit.get_video_mode, 2, v0x55e045d4c570_0, v0x55e045d4d4a0_0 (v0x55e045d084b0_0, v0x55e045d085b0_0) S_0x55e045cbdcd0;
S_0x55e045b9a2d0 .scope module, "FBPrefetch" "FBPrefetch" 7 84, 8 20 0, S_0x55e045cb74a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "vga_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "mode";
    .port_info 4 /INPUT 10 "row";
    .port_info 5 /INPUT 10 "col";
    .port_info 6 /OUTPUT 16 "fb_address";
    .port_info 7 /OUTPUT 1 "fb_access";
    .port_info 8 /INPUT 1 "fb_ack";
    .port_info 9 /INPUT 16 "fb_data";
    .port_info 10 /OUTPUT 16 "q";
P_0x55e045baaaf0 .param/l "cols" 1 8 32, +C4<00000000000000000000001010000000>;
P_0x55e045baab30 .param/l "rows" 1 8 33, +C4<00000000000000000000000110010000>;
L_0x55e045d7c740 .functor NOT 1, v0x55e045d5c040_0, C4<0>, C4<0>, C4<0>;
L_0x55e045d7c540 .functor AND 1, L_0x55e045d7ce50, L_0x55e045d7c740, C4<1>, C4<1>;
L_0x55e045d7e160 .functor AND 1, v0x55e045d32a50_0, L_0x55e045d7dac0, C4<1>, C4<1>;
v0x55e045d31dc0_0 .net *"_ivl_12", 31 0, L_0x55e045d7d020;  1 drivers
L_0x7ea9642ced08 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e045d31ec0_0 .net *"_ivl_15", 21 0, L_0x7ea9642ced08;  1 drivers
L_0x7ea9642ced50 .functor BUFT 1, C4<00000000000000000000000110001111>, C4<0>, C4<0>, C4<0>;
v0x55e045d31fa0_0 .net/2u *"_ivl_16", 31 0, L_0x7ea9642ced50;  1 drivers
v0x55e045d32060_0 .net *"_ivl_18", 0 0, L_0x55e045d7d110;  1 drivers
v0x55e045d32120_0 .net *"_ivl_2", 0 0, L_0x55e045d7ce50;  1 drivers
L_0x7ea9642ced98 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x55e045d321e0_0 .net/2u *"_ivl_20", 9 0, L_0x7ea9642ced98;  1 drivers
L_0x7ea9642cede0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55e045d322c0_0 .net/2u *"_ivl_22", 9 0, L_0x7ea9642cede0;  1 drivers
v0x55e045d323a0_0 .net *"_ivl_24", 9 0, L_0x55e045d7d280;  1 drivers
L_0x7ea9642cee28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55e045d32480_0 .net/2u *"_ivl_28", 7 0, L_0x7ea9642cee28;  1 drivers
L_0x7ea9642cee70 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55e045d325f0_0 .net/2u *"_ivl_34", 3 0, L_0x7ea9642cee70;  1 drivers
v0x55e045d326d0_0 .net *"_ivl_37", 8 0, L_0x55e045d7d850;  1 drivers
v0x55e045d327b0_0 .net *"_ivl_4", 0 0, L_0x55e045d7c740;  1 drivers
v0x55e045d32890_0 .net "col", 9 0, L_0x55e045d7e880;  alias, 1 drivers
v0x55e045d32970_0 .net "col_address", 7 0, L_0x55e045d7d5b0;  1 drivers
v0x55e045d32a50_0 .var "do_next_row", 0 0;
v0x55e045d32b10_0 .net "fb_access", 0 0, L_0x55e045d7c540;  alias, 1 drivers
v0x55e045d32bd0_0 .net "fb_ack", 0 0, v0x55e045d5c040_0;  alias, 1 drivers
v0x55e045d32d80_0 .var "fb_address", 15 0;
v0x55e045d32e40_0 .net "fb_data", 15 0, v0x55e045d5c180_0;  alias, 1 drivers
v0x55e045d32f00_0 .net "graphics_row", 12 0, L_0x55e045d7d920;  1 drivers
v0x55e045d32fc0_0 .net/2u "mode", 1 0, L_0x55e045d7e600;  1 drivers
v0x55e045d330a0_0 .net "next_row", 9 0, L_0x55e045d7d3e0;  1 drivers
v0x55e045d33180_0 .net "q", 15 0, v0x55e045d31a20_0;  alias, 1 drivers
v0x55e045d33270_0 .net "reset", 0 0, v0x55e045d5c9d0_0;  alias, 1 drivers
v0x55e045d33340_0 .net "row", 9 0, L_0x55e045d7e790;  alias, 1 drivers
v0x55e045d333e0_0 .net "row_base", 9 0, L_0x55e045d7d6a0;  1 drivers
v0x55e045d334c0_0 .net/2u "sync_mode", 1 0, L_0x55e045d7e560;  1 drivers
v0x55e045d335a0_0 .net "sync_ready", 0 0, L_0x55e045d7dac0;  1 drivers
v0x55e045d33670_0 .net "sync_row", 9 0, L_0x55e045d7e3b0;  1 drivers
v0x55e045d33730_0 .net "sys_address", 8 0, L_0x55e045d7cd60;  1 drivers
v0x55e045d33820_0 .net "sys_clk", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d338c0_0 .var "sys_cur_buffer", 0 0;
v0x55e045d33960_0 .net "sys_load", 0 0, L_0x55e045d7dd10;  1 drivers
v0x55e045d33a00_0 .var/2u "sys_mode", 1 0;
v0x55e045d33ae0_0 .var "sys_next_row", 9 0;
v0x55e045d33bc0_0 .var "vga_address", 8 0;
v0x55e045d33c80_0 .net "vga_clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d33d20_0 .var "vga_cur_buffer", 0 0;
v0x55e045d33dc0_0 .var "words_done", 7 0;
v0x55e045d33ea0_0 .var "words_per_row", 7 0;
E_0x55e045ae8840/0 .event anyedge, v0x55e045d32fc0_0, v0x55e045d33d20_0, v0x55e045d32890_0, v0x55e045d32890_0;
E_0x55e045ae8840/1 .event anyedge, v0x55e045d32890_0;
E_0x55e045ae8840 .event/or E_0x55e045ae8840/0, E_0x55e045ae8840/1;
E_0x55e045d2f9e0 .event anyedge, v0x55e045d33a00_0, v0x55e045d33ae0_0, v0x55e045d33ae0_0;
E_0x55e045d2fa20 .event anyedge, v0x55e045d32fc0_0, v0x55e045d33340_0, v0x55e045d33340_0;
E_0x55e045b01680 .event posedge, v0x55e045d30b20_0, v0x55e045bcaf00_0;
E_0x55e045b01710 .event anyedge, v0x55e045d32890_0, v0x55e045d32fc0_0, v0x55e045d33340_0, v0x55e045d33340_0;
E_0x55e045b01780 .event anyedge, v0x55e045d33a00_0;
E_0x55e045b01820/0 .event anyedge, v0x55e045d32fc0_0, v0x55e045d333e0_0, v0x55e045d32970_0, v0x55e045d32f00_0;
E_0x55e045b01820/1 .event anyedge, v0x55e045d32f00_0, v0x55e045d333e0_0;
E_0x55e045b01820 .event/or E_0x55e045b01820/0, E_0x55e045b01820/1;
L_0x55e045d7cd60 .concat [ 8 1 0 0], v0x55e045d33dc0_0, v0x55e045d338c0_0;
L_0x55e045d7ce50 .cmp/gt 8, v0x55e045d33ea0_0, v0x55e045d33dc0_0;
L_0x55e045d7d020 .concat [ 10 22 0 0], L_0x55e045d7e790, L_0x7ea9642ced08;
L_0x55e045d7d110 .cmp/eq 32, L_0x55e045d7d020, L_0x7ea9642ced50;
L_0x55e045d7d280 .arith/sum 10, L_0x55e045d7e790, L_0x7ea9642cede0;
L_0x55e045d7d3e0 .functor MUXZ 10, L_0x55e045d7d280, L_0x7ea9642ced98, L_0x55e045d7d110, C4<>;
L_0x55e045d7d5b0 .functor MUXZ 8, v0x55e045d33dc0_0, L_0x7ea9642cee28, L_0x55e045d7dd10, C4<>;
L_0x55e045d7d6a0 .functor MUXZ 10, v0x55e045d33ae0_0, L_0x55e045d7e3b0, L_0x55e045d7dd10, C4<>;
L_0x55e045d7d850 .part L_0x55e045d7d6a0, 1, 9;
L_0x55e045d7d920 .concat [ 9 4 0 0], L_0x55e045d7d850, L_0x7ea9642cee70;
L_0x55e045d7e2b0 .concat [ 2 10 0 0], L_0x55e045d7e600, L_0x55e045d7d3e0;
L_0x55e045d7e3b0 .part v0x55e045d30c80_0, 2, 10;
L_0x55e045d7e560 .part v0x55e045d30c80_0, 0, 2;
S_0x55e045afeb80 .scope module, "RowSync" "MCP" 8 100, 9 24 0, S_0x55e045b9a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 12 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 12 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x55e045b01530 .param/l "reset_val" 0 9 25, C4<111111111111>;
P_0x55e045b01570 .param/l "width" 0 9 24, +C4<00000000000000000000000000001100>;
L_0x55e045d7d320 .functor NOT 1, v0x55e045d30bc0_0, C4<0>, C4<0>, C4<0>;
L_0x55e045d7dac0 .functor OR 1, L_0x55e045d7df40, L_0x55e045d7d320, C4<0>, C4<0>;
L_0x55e045d7dbd0 .functor AND 1, L_0x55e045d7e160, L_0x55e045d7dac0, C4<1>, C4<1>;
v0x55e045d302f0_0 .net *"_ivl_0", 0 0, L_0x55e045d7d320;  1 drivers
v0x55e045d30390_0 .net "a_ack", 0 0, L_0x55e045d7df40;  1 drivers
v0x55e045d30430_0 .net "a_datain", 11 0, L_0x55e045d7e2b0;  1 drivers
v0x55e045d304d0_0 .var "a_en", 0 0;
v0x55e045d30570_0 .net "a_load", 0 0, L_0x55e045d7dbd0;  1 drivers
v0x55e045d30660_0 .net "a_ready", 0 0, L_0x55e045d7dac0;  alias, 1 drivers
v0x55e045d30700_0 .net "a_send", 0 0, L_0x55e045d7e160;  1 drivers
v0x55e045d307c0_0 .net "b_ack", 0 0, L_0x55e045d7ddd0;  1 drivers
v0x55e045d30860_0 .net "b_data", 11 0, v0x55e045d30c80_0;  1 drivers
v0x55e045d30940_0 .net "b_load", 0 0, L_0x55e045d7dd10;  alias, 1 drivers
v0x55e045d309e0_0 .net "clk_a", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d30a80_0 .net "clk_b", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d30b20_0 .net "reset", 0 0, v0x55e045d5c9d0_0;  alias, 1 drivers
v0x55e045d30bc0_0 .var "tx_busy", 0 0;
v0x55e045d30c80_0 .var "tx_sample", 11 0;
E_0x55e045afedb0 .event posedge, v0x55e045d30b20_0, v0x55e045ca11c0_0;
S_0x55e045bb8e90 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x55e045afeb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x55e045d7df40 .functor XOR 1, v0x55e045b80200_0, v0x55e045b40c30_0, C4<0>, C4<0>;
L_0x55e045d7e000 .functor BUFZ 1, v0x55e045b40c30_0, C4<0>, C4<0>, C4<0>;
v0x55e045b40a60_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045b40b70_0 .net "d", 0 0, L_0x55e045d7ddd0;  alias, 1 drivers
v0x55e045b40c30_0 .var "last_val", 0 0;
v0x55e045b40cd0_0 .net "p", 0 0, L_0x55e045d7df40;  alias, 1 drivers
v0x55e045b40d70_0 .net "q", 0 0, L_0x55e045d7e000;  1 drivers
o0x7ea9646800c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e045b2da00_0 .net "reset", 0 0, o0x7ea9646800c8;  0 drivers
v0x55e045b2daa0_0 .net "synced", 0 0, v0x55e045b80200_0;  1 drivers
S_0x55e045bb90c0 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x55e045bb8e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x55e045b018a0_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045b80090_0 .net "d", 0 0, L_0x55e045d7ddd0;  alias, 1 drivers
v0x55e045b80130_0 .var "p1", 0 0;
v0x55e045b80200_0 .var "p2", 0 0;
v0x55e045b802c0_0 .net "q", 0 0, v0x55e045b80200_0;  alias, 1 drivers
v0x55e045b803d0_0 .net "reset", 0 0, o0x7ea9646800c8;  alias, 0 drivers
E_0x55e045afef80 .event posedge, v0x55e045b803d0_0, v0x55e045ca11c0_0;
S_0x55e045b2dc00 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x55e045afeb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x55e045d7dd10 .functor XOR 1, v0x55e045b07ac0_0, v0x55e045ac4560_0, C4<0>, C4<0>;
L_0x55e045d7ddd0 .functor BUFZ 1, v0x55e045ac4560_0, C4<0>, C4<0>, C4<0>;
v0x55e045b07dd0_0 .net "clk", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045ac4490_0 .net "d", 0 0, v0x55e045d304d0_0;  1 drivers
v0x55e045ac4560_0 .var "last_val", 0 0;
v0x55e045ac4630_0 .net "p", 0 0, L_0x55e045d7dd10;  alias, 1 drivers
v0x55e045ac46d0_0 .net "q", 0 0, L_0x55e045d7ddd0;  alias, 1 drivers
o0x7ea964680428 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e045ac4810_0 .net "reset", 0 0, o0x7ea964680428;  0 drivers
v0x55e045ac48b0_0 .net "synced", 0 0, v0x55e045b07ac0_0;  1 drivers
S_0x55e045bcacb0 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x55e045b2dc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x55e045bcaf00_0 .net "clk", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045bcafe0_0 .net "d", 0 0, v0x55e045d304d0_0;  alias, 1 drivers
v0x55e045b079f0_0 .var "p1", 0 0;
v0x55e045b07ac0_0 .var "p2", 0 0;
v0x55e045b07b80_0 .net "q", 0 0, v0x55e045b07ac0_0;  alias, 1 drivers
v0x55e045b07c90_0 .net "reset", 0 0, o0x7ea964680428;  alias, 0 drivers
E_0x55e045b804d0 .event posedge, v0x55e045b07c90_0, v0x55e045bcaf00_0;
S_0x55e045d30eb0 .scope module, "VGAPrefetchRAM" "VGAPrefetchRAM_sim" 8 43, 12 8 0, S_0x55e045b9a2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "address_a";
    .port_info 1 /INPUT 9 "address_b";
    .port_info 2 /INPUT 1 "clock_a";
    .port_info 3 /INPUT 1 "clock_b";
    .port_info 4 /INPUT 16 "data_a";
    .port_info 5 /INPUT 16 "data_b";
    .port_info 6 /INPUT 1 "wren_a";
    .port_info 7 /INPUT 1 "wren_b";
    .port_info 8 /OUTPUT 16 "q_a";
    .port_info 9 /OUTPUT 16 "q_b";
v0x55e045d311c0_0 .net "address_a", 8 0, L_0x55e045d7cd60;  alias, 1 drivers
v0x55e045d312c0_0 .net "address_b", 8 0, v0x55e045d33bc0_0;  1 drivers
v0x55e045d313a0_0 .net "clock_a", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d31440_0 .net "clock_b", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d31570_0 .net "data_a", 15 0, v0x55e045d5c180_0;  alias, 1 drivers
L_0x7ea9642cec78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e045d31630_0 .net "data_b", 15 0, L_0x7ea9642cec78;  1 drivers
v0x55e045d31710_0 .var/i "i", 31 0;
v0x55e045d317f0 .array "mem", 511 0, 15 0;
v0x55e045d318b0_0 .var "q_a", 15 0;
v0x55e045d31a20_0 .var "q_b", 15 0;
v0x55e045d31b00_0 .net "wren_a", 0 0, v0x55e045d5c040_0;  alias, 1 drivers
L_0x7ea9642cecc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e045d31bc0_0 .net "wren_b", 0 0, L_0x7ea9642cecc0;  1 drivers
E_0x55e045d31160 .event posedge, v0x55e045bcaf00_0;
S_0x55e045d36c40 .scope module, "VGASync" "VGASync" 5 97, 13 23 0, S_0x55e045ca6780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "mode_num";
    .port_info 3 /OUTPUT 1 "vsync";
    .port_info 4 /OUTPUT 1 "hsync";
    .port_info 5 /OUTPUT 1 "is_blank";
    .port_info 6 /OUTPUT 11 "row";
    .port_info 7 /OUTPUT 11 "col";
    .port_info 8 /OUTPUT 1 "V_BLANK";
    .port_info 9 /OUTPUT 1 "H_BLANK";
L_0x55e045d77dc0 .functor OR 1, L_0x55e045d77a50, L_0x55e045d77ef0, C4<0>, C4<0>;
L_0x55e045d784f0 .functor OR 1, L_0x55e045d781c0, L_0x55e045d78620, C4<0>, C4<0>;
L_0x55e045d78800 .functor OR 1, L_0x55e045d77dc0, L_0x55e045d784f0, C4<0>, C4<0>;
L_0x55e045d78910 .functor BUFZ 1, L_0x55e045d77dc0, C4<0>, C4<0>, C4<0>;
L_0x55e045d789b0 .functor BUFZ 1, L_0x55e045d784f0, C4<0>, C4<0>, C4<0>;
L_0x55e045d785b0 .functor AND 1, L_0x55e045d79560, L_0x55e045d79a80, C4<1>, C4<1>;
L_0x55e045d79cf0 .functor NOT 1, L_0x55e045d785b0, C4<0>, C4<0>, C4<0>;
L_0x55e045d7a150 .functor AND 1, L_0x55e045d7a650, L_0x55e045d7a7e0, C4<1>, C4<1>;
L_0x55e045d7acb0 .functor NOT 1, L_0x55e045d7a150, C4<0>, C4<0>, C4<0>;
v0x55e045d36f20_0 .net "H_BLANK", 0 0, L_0x55e045d789b0;  alias, 1 drivers
v0x55e045d37000_0 .net "V_BLANK", 0 0, L_0x55e045d78910;  alias, 1 drivers
v0x55e045d370c0_0 .net *"_ivl_10", 10 0, L_0x55e045d77d20;  1 drivers
L_0x7ea9642ce9a8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x55e045d37180_0 .net/2u *"_ivl_100", 10 0, L_0x7ea9642ce9a8;  1 drivers
v0x55e045d37260_0 .net *"_ivl_103", 10 0, L_0x55e045d7b3d0;  1 drivers
v0x55e045d37390_0 .net *"_ivl_104", 10 0, L_0x55e045d7b470;  1 drivers
v0x55e045d37470_0 .net *"_ivl_12", 0 0, L_0x55e045d77ef0;  1 drivers
v0x55e045d37530_0 .net *"_ivl_17", 10 0, L_0x55e045d780d0;  1 drivers
v0x55e045d37610_0 .net *"_ivl_18", 0 0, L_0x55e045d781c0;  1 drivers
v0x55e045d376d0_0 .net *"_ivl_21", 10 0, L_0x55e045d782b0;  1 drivers
v0x55e045d377b0_0 .net *"_ivl_23", 10 0, L_0x55e045d783b0;  1 drivers
v0x55e045d37890_0 .net *"_ivl_24", 10 0, L_0x55e045d78450;  1 drivers
v0x55e045d37970_0 .net *"_ivl_26", 0 0, L_0x55e045d78620;  1 drivers
v0x55e045d37a30_0 .net *"_ivl_3", 10 0, L_0x55e045d779b0;  1 drivers
v0x55e045d37b10_0 .net *"_ivl_37", 10 0, L_0x55e045d78a20;  1 drivers
v0x55e045d37bf0_0 .net *"_ivl_39", 10 0, L_0x55e045d78b40;  1 drivers
v0x55e045d37cd0_0 .net *"_ivl_4", 0 0, L_0x55e045d77a50;  1 drivers
v0x55e045d37d90_0 .net *"_ivl_43", 10 0, L_0x55e045d78db0;  1 drivers
v0x55e045d37e70_0 .net *"_ivl_45", 10 0, L_0x55e045d78e50;  1 drivers
v0x55e045d37f50_0 .net *"_ivl_49", 10 0, L_0x55e045d790d0;  1 drivers
v0x55e045d38030_0 .net *"_ivl_50", 10 0, L_0x55e045d78ef0;  1 drivers
v0x55e045d38110_0 .net *"_ivl_53", 10 0, L_0x55e045d792c0;  1 drivers
v0x55e045d381f0_0 .net *"_ivl_54", 10 0, L_0x55e045d79420;  1 drivers
v0x55e045d382d0_0 .net *"_ivl_56", 0 0, L_0x55e045d79560;  1 drivers
v0x55e045d38390_0 .net *"_ivl_59", 10 0, L_0x55e045d79720;  1 drivers
v0x55e045d38470_0 .net *"_ivl_61", 10 0, L_0x55e045d797c0;  1 drivers
v0x55e045d38550_0 .net *"_ivl_62", 10 0, L_0x55e045d79940;  1 drivers
v0x55e045d38630_0 .net *"_ivl_64", 0 0, L_0x55e045d79a80;  1 drivers
v0x55e045d386f0_0 .net *"_ivl_67", 0 0, L_0x55e045d785b0;  1 drivers
v0x55e045d387b0_0 .net *"_ivl_7", 10 0, L_0x55e045d77af0;  1 drivers
v0x55e045d38890_0 .net *"_ivl_71", 10 0, L_0x55e045d79e00;  1 drivers
v0x55e045d38970_0 .net *"_ivl_72", 10 0, L_0x55e045d7a0b0;  1 drivers
v0x55e045d38a50_0 .net *"_ivl_75", 10 0, L_0x55e045d7a360;  1 drivers
v0x55e045d38d40_0 .net *"_ivl_76", 10 0, L_0x55e045d7a400;  1 drivers
v0x55e045d38e20_0 .net *"_ivl_78", 0 0, L_0x55e045d7a650;  1 drivers
v0x55e045d38ee0_0 .net *"_ivl_81", 10 0, L_0x55e045d7a740;  1 drivers
v0x55e045d38fc0_0 .net *"_ivl_83", 10 0, L_0x55e045d7a900;  1 drivers
v0x55e045d390a0_0 .net *"_ivl_84", 10 0, L_0x55e045d7a9a0;  1 drivers
v0x55e045d39180_0 .net *"_ivl_86", 0 0, L_0x55e045d7a7e0;  1 drivers
v0x55e045d39240_0 .net *"_ivl_89", 0 0, L_0x55e045d7a150;  1 drivers
v0x55e045d39300_0 .net *"_ivl_9", 10 0, L_0x55e045d77bc0;  1 drivers
L_0x7ea9642ce960 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x55e045d393e0_0 .net/2u *"_ivl_92", 10 0, L_0x7ea9642ce960;  1 drivers
v0x55e045d394c0_0 .net *"_ivl_95", 10 0, L_0x55e045d7adc0;  1 drivers
v0x55e045d395a0_0 .net *"_ivl_96", 10 0, L_0x55e045d7afa0;  1 drivers
v0x55e045d39680_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d39720_0 .net "col", 10 0, L_0x55e045d7b6c0;  alias, 1 drivers
v0x55e045d39800_0 .net "h_blank", 0 0, L_0x55e045d784f0;  1 drivers
v0x55e045d398c0_0 .net "h_sync_width", 10 0, L_0x55e045d78be0;  1 drivers
v0x55e045d399a0_0 .var "hcount", 10 0;
v0x55e045d39a80_0 .net "hsync", 0 0, L_0x55e045d79cf0;  alias, 1 drivers
v0x55e045d39b40_0 .net "is_blank", 0 0, L_0x55e045d78800;  alias, 1 drivers
v0x55e045d39be0_0 .net "mode_num", 7 0, v0x55e045d4ddb0_0;  alias, 1 drivers
v0x55e045d39ca0_0 .net "mode_params", 127 0, L_0x55e045d77910;  1 drivers
v0x55e045d39d80_0 .net "reset", 0 0, v0x55e045d5c9d0_0;  alias, 1 drivers
v0x55e045d39e20_0 .net "row", 10 0, L_0x55e045d7b100;  alias, 1 drivers
v0x55e045d39f00_0 .net "v_blank", 0 0, L_0x55e045d77dc0;  1 drivers
v0x55e045d39fc0_0 .net "v_sync_width", 10 0, L_0x55e045d78f90;  1 drivers
v0x55e045d3a0a0_0 .var "vcount", 10 0;
v0x55e045d3a180_0 .net "vsync", 0 0, L_0x55e045d7acb0;  alias, 1 drivers
L_0x55e045d77910 .ufunc/vec4 TD_$unit.get_mode_params, 128, v0x55e045d4ddb0_0 (v0x55e045d06500_0) S_0x55e045cbf8e0;
L_0x55e045d779b0 .part L_0x55e045d77910, 18, 11;
L_0x55e045d77a50 .cmp/gt 11, L_0x55e045d779b0, v0x55e045d3a0a0_0;
L_0x55e045d77af0 .part L_0x55e045d77910, 18, 11;
L_0x55e045d77bc0 .part L_0x55e045d77910, 106, 11;
L_0x55e045d77d20 .arith/sum 11, L_0x55e045d77af0, L_0x55e045d77bc0;
L_0x55e045d77ef0 .cmp/ge 11, v0x55e045d3a0a0_0, L_0x55e045d77d20;
L_0x55e045d780d0 .part L_0x55e045d77910, 29, 11;
L_0x55e045d781c0 .cmp/gt 11, L_0x55e045d780d0, v0x55e045d399a0_0;
L_0x55e045d782b0 .part L_0x55e045d77910, 29, 11;
L_0x55e045d783b0 .part L_0x55e045d77910, 117, 11;
L_0x55e045d78450 .arith/sum 11, L_0x55e045d782b0, L_0x55e045d783b0;
L_0x55e045d78620 .cmp/ge 11, v0x55e045d399a0_0, L_0x55e045d78450;
L_0x55e045d78a20 .part L_0x55e045d77910, 62, 11;
L_0x55e045d78b40 .part L_0x55e045d77910, 73, 11;
L_0x55e045d78be0 .arith/sub 11, L_0x55e045d78a20, L_0x55e045d78b40;
L_0x55e045d78db0 .part L_0x55e045d77910, 40, 11;
L_0x55e045d78e50 .part L_0x55e045d77910, 51, 11;
L_0x55e045d78f90 .arith/sub 11, L_0x55e045d78db0, L_0x55e045d78e50;
L_0x55e045d790d0 .part L_0x55e045d77910, 95, 11;
L_0x55e045d78ef0 .arith/sub 11, L_0x55e045d790d0, L_0x55e045d78be0;
L_0x55e045d792c0 .part L_0x55e045d77910, 29, 11;
L_0x55e045d79420 .arith/sub 11, L_0x55e045d78ef0, L_0x55e045d792c0;
L_0x55e045d79560 .cmp/ge 11, v0x55e045d399a0_0, L_0x55e045d79420;
L_0x55e045d79720 .part L_0x55e045d77910, 95, 11;
L_0x55e045d797c0 .part L_0x55e045d77910, 29, 11;
L_0x55e045d79940 .arith/sub 11, L_0x55e045d79720, L_0x55e045d797c0;
L_0x55e045d79a80 .cmp/gt 11, L_0x55e045d79940, v0x55e045d399a0_0;
L_0x55e045d79e00 .part L_0x55e045d77910, 84, 11;
L_0x55e045d7a0b0 .arith/sub 11, L_0x55e045d79e00, L_0x55e045d78f90;
L_0x55e045d7a360 .part L_0x55e045d77910, 18, 11;
L_0x55e045d7a400 .arith/sub 11, L_0x55e045d7a0b0, L_0x55e045d7a360;
L_0x55e045d7a650 .cmp/ge 11, v0x55e045d3a0a0_0, L_0x55e045d7a400;
L_0x55e045d7a740 .part L_0x55e045d77910, 84, 11;
L_0x55e045d7a900 .part L_0x55e045d77910, 18, 11;
L_0x55e045d7a9a0 .arith/sub 11, L_0x55e045d7a740, L_0x55e045d7a900;
L_0x55e045d7a7e0 .cmp/gt 11, L_0x55e045d7a9a0, v0x55e045d3a0a0_0;
L_0x55e045d7adc0 .part L_0x55e045d77910, 18, 11;
L_0x55e045d7afa0 .arith/sub 11, v0x55e045d3a0a0_0, L_0x55e045d7adc0;
L_0x55e045d7b100 .functor MUXZ 11, L_0x55e045d7afa0, L_0x7ea9642ce960, L_0x55e045d77dc0, C4<>;
L_0x55e045d7b3d0 .part L_0x55e045d77910, 29, 11;
L_0x55e045d7b470 .arith/sub 11, v0x55e045d399a0_0, L_0x55e045d7b3d0;
L_0x55e045d7b6c0 .functor MUXZ 11, L_0x55e045d7b470, L_0x7ea9642ce9a8, L_0x55e045d784f0, C4<>;
S_0x55e045d3d220 .scope module, "VGARegisters_inst" "VGARegisters" 4 73, 14 21 0, S_0x55e045cbfd80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "vga_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 19 "data_m_addr";
    .port_info 5 /INPUT 16 "data_m_data_in";
    .port_info 6 /OUTPUT 16 "data_m_data_out";
    .port_info 7 /INPUT 2 "data_m_bytesel";
    .port_info 8 /INPUT 1 "data_m_wr_en";
    .port_info 9 /INPUT 1 "data_m_access";
    .port_info 10 /OUTPUT 1 "data_m_ack";
    .port_info 11 /INPUT 1 "vga_vsync";
    .port_info 12 /INPUT 1 "vga_hsync";
    .port_info 13 /OUTPUT 1 "cursor_enabled";
    .port_info 14 /OUTPUT 1 "graphics_enabled";
    .port_info 15 /OUTPUT 4 "background_color";
    .port_info 16 /OUTPUT 1 "bright_colors";
    .port_info 17 /OUTPUT 1 "palette_sel";
    .port_info 18 /OUTPUT 15 "cursor_pos";
    .port_info 19 /OUTPUT 3 "cursor_scan_start";
    .port_info 20 /OUTPUT 3 "cursor_scan_end";
    .port_info 21 /OUTPUT 1 "vga_256_color";
    .port_info 22 /INPUT 8 "vga_dac_idx";
    .port_info 23 /OUTPUT 18 "vga_dac_rd";
    .port_info 24 /OUTPUT 8 "mode_num";
L_0x55e045d5d700 .functor AND 1, v0x55e045d5b5e0_0, v0x55e045d5ba20_0, C4<1>, C4<1>;
L_0x55e045d5d8d0 .functor AND 1, L_0x55e045d5d700, L_0x55e045d5d830, C4<1>, C4<1>;
L_0x55e045d5dad0 .functor AND 1, L_0x55e045d5d8d0, L_0x55e045d5d9e0, C4<1>, C4<1>;
L_0x55e045d5ddf0 .functor AND 1, L_0x55e045d5d700, L_0x55e045d5dcb0, C4<1>, C4<1>;
L_0x55e045d5dfc0 .functor AND 1, L_0x55e045d5ddf0, L_0x55e045d5dee0, C4<1>, C4<1>;
L_0x55e045d5e340 .functor AND 1, L_0x55e045d5d700, L_0x55e045d5e200, C4<1>, C4<1>;
L_0x55e045d5e5b0 .functor AND 1, L_0x55e045d5e340, L_0x55e045d5e480, C4<1>, C4<1>;
L_0x55e045d5e860 .functor AND 1, L_0x55e045d5d700, L_0x55e045d5e770, C4<1>, C4<1>;
L_0x55e045d5ea80 .functor AND 1, L_0x55e045d5e860, L_0x55e045d5e970, C4<1>, C4<1>;
L_0x55e045d5ea10 .functor AND 1, L_0x55e045d5d700, L_0x55e045d5ec80, C4<1>, C4<1>;
L_0x55e045d5ef90 .functor AND 1, L_0x55e045d5ea10, L_0x55e045d5eef0, C4<1>, C4<1>;
L_0x55e045d5f2c0 .functor AND 1, L_0x55e045d5d700, L_0x55e045d5f180, C4<1>, C4<1>;
L_0x55e045d5f530 .functor AND 1, L_0x55e045d5f2c0, L_0x55e045d5f3f0, C4<1>, C4<1>;
L_0x55e045d5f8d0 .functor AND 1, L_0x55e045d5d700, L_0x55e045d5f6e0, C4<1>, C4<1>;
L_0x55e045d5f380 .functor AND 1, L_0x55e045d5f8d0, L_0x55e045d5f490, C4<1>, C4<1>;
L_0x55e045d5fe90 .functor AND 1, L_0x55e045d5d700, L_0x55e045d5fd20, C4<1>, C4<1>;
L_0x55e045d60150 .functor AND 1, L_0x55e045d5fe90, L_0x55e045d5ffe0, C4<1>, C4<1>;
L_0x55e045d60500 .functor AND 1, L_0x55e045d5d700, L_0x55e045d60300, C4<1>, C4<1>;
L_0x55e045d60700 .functor AND 1, L_0x55e045d60500, L_0x55e045d60660, C4<1>, C4<1>;
L_0x55e045d60810 .functor AND 1, v0x55e045d5bed0_0, L_0x55e045d5ef90, C4<1>, C4<1>;
L_0x55e045d60e90 .functor BUFZ 1, v0x55e045d55ad0_0, C4<0>, C4<0>, C4<0>;
L_0x55e045d71700 .functor AND 1, L_0x55e045d713b0, L_0x55e045d71610, C4<1>, C4<1>;
L_0x55e045d71aa0 .functor AND 1, L_0x55e045d718d0, L_0x55e045d714f0, C4<1>, C4<1>;
L_0x55e045d71f00 .functor AND 1, L_0x55e045d71bb0, L_0x55e045d71de0, C4<1>, C4<1>;
L_0x55e045d72550 .functor AND 1, L_0x55e045d720e0, L_0x55e045d72430, C4<1>, C4<1>;
L_0x55e045d72a50 .functor AND 1, L_0x55e045d72660, L_0x55e045d728e0, C4<1>, C4<1>;
L_0x55e045d72f90 .functor AND 1, L_0x55e045d72c40, L_0x55e045d72ea0, C4<1>, C4<1>;
L_0x55e045d732c0 .functor AND 1, L_0x55e045d71aa0, L_0x55e045d73050, C4<1>, C4<1>;
L_0x55e045d735b0 .functor AND 1, L_0x55e045d732c0, L_0x55e045d734c0, C4<1>, C4<1>;
L_0x55e045d75960 .functor NOT 1, v0x55e045d4ed40_0, C4<0>, C4<0>, C4<0>;
L_0x55e045d75b00 .functor NOT 1, v0x55e045d4cda0_0, C4<0>, C4<0>, C4<0>;
L_0x55e045d75ba0 .functor OR 1, L_0x55e045d75960, L_0x55e045d75b00, C4<0>, C4<0>;
L_0x55e045d76520 .functor AND 1, L_0x55e045d5ea80, v0x55e045d5bed0_0, C4<1>, C4<1>;
L_0x55e045d76950 .functor AND 1, L_0x55e045d76520, L_0x55e045d766a0, C4<1>, C4<1>;
L_0x55e045d76c50 .functor AND 1, v0x55e045d55210_0, L_0x55e045d76b80, C4<1>, C4<1>;
L_0x7ea9642ce258 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x55e045d4f200_0 .net/2u *"_ivl_100", 3 0, L_0x7ea9642ce258;  1 drivers
v0x55e045d4f300_0 .net *"_ivl_102", 0 0, L_0x55e045d60300;  1 drivers
v0x55e045d4f3c0_0 .net *"_ivl_104", 0 0, L_0x55e045d60500;  1 drivers
v0x55e045d4f480_0 .net *"_ivl_107", 0 0, L_0x55e045d60660;  1 drivers
v0x55e045d4f560_0 .net *"_ivl_11", 0 0, L_0x55e045d5d9e0;  1 drivers
v0x55e045d4f690_0 .net *"_ivl_110", 0 0, L_0x55e045d60810;  1 drivers
v0x55e045d4f770_0 .net *"_ivl_113", 5 0, L_0x55e045d605c0;  1 drivers
L_0x7ea9642ce2a0 .functor BUFT 1, C4<01000001>, C4<0>, C4<0>, C4<0>;
v0x55e045d4f850_0 .net/2u *"_ivl_116", 7 0, L_0x7ea9642ce2a0;  1 drivers
v0x55e045d4f930_0 .net *"_ivl_123", 0 0, L_0x55e045d60f00;  1 drivers
v0x55e045d4fa10_0 .net *"_ivl_125", 0 0, L_0x55e045d60fd0;  1 drivers
L_0x7ea9642ce2e8 .functor BUFT 1, C4<0010111110>, C4<0>, C4<0>, C4<0>;
v0x55e045d4faf0_0 .net/2u *"_ivl_128", 9 0, L_0x7ea9642ce2e8;  1 drivers
v0x55e045d4fbd0_0 .net *"_ivl_130", 0 0, L_0x55e045d713b0;  1 drivers
L_0x7ea9642ce330 .functor BUFT 1, C4<0011010010>, C4<0>, C4<0>, C4<0>;
v0x55e045d4fc90_0 .net/2u *"_ivl_132", 9 0, L_0x7ea9642ce330;  1 drivers
v0x55e045d4fd70_0 .net *"_ivl_134", 0 0, L_0x55e045d71610;  1 drivers
L_0x7ea9642ce378 .functor BUFT 1, C4<0101010100>, C4<0>, C4<0>, C4<0>;
v0x55e045d4fe30_0 .net/2u *"_ivl_138", 9 0, L_0x7ea9642ce378;  1 drivers
v0x55e045d4ff10_0 .net *"_ivl_140", 0 0, L_0x55e045d718d0;  1 drivers
L_0x7ea9642ce3c0 .functor BUFT 1, C4<0101101000>, C4<0>, C4<0>, C4<0>;
v0x55e045d4ffd0_0 .net/2u *"_ivl_142", 9 0, L_0x7ea9642ce3c0;  1 drivers
v0x55e045d500b0_0 .net *"_ivl_144", 0 0, L_0x55e045d714f0;  1 drivers
L_0x7ea9642ce408 .functor BUFT 1, C4<0110000110>, C4<0>, C4<0>, C4<0>;
v0x55e045d50170_0 .net/2u *"_ivl_148", 9 0, L_0x7ea9642ce408;  1 drivers
v0x55e045d50250_0 .net *"_ivl_15", 3 0, L_0x55e045d5dbe0;  1 drivers
v0x55e045d50330_0 .net *"_ivl_150", 0 0, L_0x55e045d71bb0;  1 drivers
L_0x7ea9642ce450 .functor BUFT 1, C4<0110011010>, C4<0>, C4<0>, C4<0>;
v0x55e045d503f0_0 .net/2u *"_ivl_152", 9 0, L_0x7ea9642ce450;  1 drivers
v0x55e045d504d0_0 .net *"_ivl_154", 0 0, L_0x55e045d71de0;  1 drivers
L_0x7ea9642ce498 .functor BUFT 1, C4<0111010110>, C4<0>, C4<0>, C4<0>;
v0x55e045d50590_0 .net/2u *"_ivl_158", 9 0, L_0x7ea9642ce498;  1 drivers
L_0x7ea9642ce060 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55e045d50670_0 .net/2u *"_ivl_16", 3 0, L_0x7ea9642ce060;  1 drivers
v0x55e045d50750_0 .net *"_ivl_160", 0 0, L_0x55e045d720e0;  1 drivers
L_0x7ea9642ce4e0 .functor BUFT 1, C4<0111101010>, C4<0>, C4<0>, C4<0>;
v0x55e045d50810_0 .net/2u *"_ivl_162", 9 0, L_0x7ea9642ce4e0;  1 drivers
v0x55e045d508f0_0 .net *"_ivl_164", 0 0, L_0x55e045d72430;  1 drivers
L_0x7ea9642ce528 .functor BUFT 1, C4<00100110>, C4<0>, C4<0>, C4<0>;
v0x55e045d509b0_0 .net/2u *"_ivl_168", 7 0, L_0x7ea9642ce528;  1 drivers
v0x55e045d50a90_0 .net *"_ivl_170", 0 0, L_0x55e045d72660;  1 drivers
L_0x7ea9642ce570 .functor BUFT 1, C4<00101001>, C4<0>, C4<0>, C4<0>;
v0x55e045d50b50_0 .net/2u *"_ivl_172", 7 0, L_0x7ea9642ce570;  1 drivers
v0x55e045d50c30_0 .net *"_ivl_174", 0 0, L_0x55e045d728e0;  1 drivers
L_0x7ea9642ce5b8 .functor BUFT 1, C4<01001110>, C4<0>, C4<0>, C4<0>;
v0x55e045d50cf0_0 .net/2u *"_ivl_178", 7 0, L_0x7ea9642ce5b8;  1 drivers
v0x55e045d50fe0_0 .net *"_ivl_18", 0 0, L_0x55e045d5dcb0;  1 drivers
v0x55e045d510a0_0 .net *"_ivl_180", 0 0, L_0x55e045d72c40;  1 drivers
L_0x7ea9642ce600 .functor BUFT 1, C4<01010001>, C4<0>, C4<0>, C4<0>;
v0x55e045d51160_0 .net/2u *"_ivl_182", 7 0, L_0x7ea9642ce600;  1 drivers
v0x55e045d51240_0 .net *"_ivl_184", 0 0, L_0x55e045d72ea0;  1 drivers
L_0x7ea9642ce648 .functor BUFT 1, C4<01011000>, C4<0>, C4<0>, C4<0>;
v0x55e045d51300_0 .net/2u *"_ivl_188", 7 0, L_0x7ea9642ce648;  1 drivers
v0x55e045d513e0_0 .net *"_ivl_190", 0 0, L_0x55e045d73050;  1 drivers
v0x55e045d514a0_0 .net *"_ivl_193", 0 0, L_0x55e045d732c0;  1 drivers
L_0x7ea9642ce690 .functor BUFT 1, C4<01011100>, C4<0>, C4<0>, C4<0>;
v0x55e045d51560_0 .net/2u *"_ivl_194", 7 0, L_0x7ea9642ce690;  1 drivers
v0x55e045d51640_0 .net *"_ivl_196", 0 0, L_0x55e045d734c0;  1 drivers
v0x55e045d51700_0 .net *"_ivl_20", 0 0, L_0x55e045d5ddf0;  1 drivers
L_0x7ea9642ce6d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55e045d517e0_0 .net/2u *"_ivl_200", 3 0, L_0x7ea9642ce6d8;  1 drivers
L_0x7ea9642ce720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e045d518c0_0 .net/2u *"_ivl_202", 1 0, L_0x7ea9642ce720;  1 drivers
v0x55e045d519a0_0 .net *"_ivl_204", 0 0, L_0x55e045d75960;  1 drivers
v0x55e045d51a80_0 .net *"_ivl_206", 0 0, L_0x55e045d75b00;  1 drivers
v0x55e045d51b60_0 .net *"_ivl_208", 0 0, L_0x55e045d75ba0;  1 drivers
v0x55e045d51c40_0 .net *"_ivl_215", 5 0, L_0x55e045d76160;  1 drivers
v0x55e045d51d20_0 .net *"_ivl_221", 0 0, L_0x55e045d76520;  1 drivers
L_0x7ea9642ce7b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55e045d51de0_0 .net/2u *"_ivl_222", 1 0, L_0x7ea9642ce7b0;  1 drivers
v0x55e045d51ec0_0 .net *"_ivl_224", 0 0, L_0x55e045d766a0;  1 drivers
v0x55e045d51f80_0 .net *"_ivl_23", 0 0, L_0x55e045d5dee0;  1 drivers
v0x55e045d52060_0 .net *"_ivl_231", 0 0, L_0x55e045d76b80;  1 drivers
v0x55e045d52120_0 .net *"_ivl_27", 3 0, L_0x55e045d5e0d0;  1 drivers
L_0x7ea9642ce0a8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55e045d52200_0 .net/2u *"_ivl_28", 3 0, L_0x7ea9642ce0a8;  1 drivers
v0x55e045d522e0_0 .net *"_ivl_3", 3 0, L_0x55e045d5d790;  1 drivers
v0x55e045d523c0_0 .net *"_ivl_30", 0 0, L_0x55e045d5e200;  1 drivers
v0x55e045d52480_0 .net *"_ivl_32", 0 0, L_0x55e045d5e340;  1 drivers
v0x55e045d52560_0 .net *"_ivl_35", 0 0, L_0x55e045d5e480;  1 drivers
v0x55e045d52640_0 .net *"_ivl_39", 3 0, L_0x55e045d5e670;  1 drivers
L_0x7ea9642ce018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55e045d52720_0 .net/2u *"_ivl_4", 3 0, L_0x7ea9642ce018;  1 drivers
L_0x7ea9642ce0f0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55e045d52800_0 .net/2u *"_ivl_40", 3 0, L_0x7ea9642ce0f0;  1 drivers
v0x55e045d528e0_0 .net *"_ivl_42", 0 0, L_0x55e045d5e770;  1 drivers
v0x55e045d529a0_0 .net *"_ivl_44", 0 0, L_0x55e045d5e860;  1 drivers
v0x55e045d52a80_0 .net *"_ivl_47", 0 0, L_0x55e045d5e970;  1 drivers
v0x55e045d52b60_0 .net *"_ivl_51", 3 0, L_0x55e045d5eb90;  1 drivers
L_0x7ea9642ce138 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x55e045d52c40_0 .net/2u *"_ivl_52", 3 0, L_0x7ea9642ce138;  1 drivers
v0x55e045d52d20_0 .net *"_ivl_54", 0 0, L_0x55e045d5ec80;  1 drivers
v0x55e045d52de0_0 .net *"_ivl_56", 0 0, L_0x55e045d5ea10;  1 drivers
v0x55e045d52ec0_0 .net *"_ivl_59", 0 0, L_0x55e045d5eef0;  1 drivers
v0x55e045d52fa0_0 .net *"_ivl_6", 0 0, L_0x55e045d5d830;  1 drivers
v0x55e045d53060_0 .net *"_ivl_63", 3 0, L_0x55e045d5f050;  1 drivers
L_0x7ea9642ce180 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x55e045d53140_0 .net/2u *"_ivl_64", 3 0, L_0x7ea9642ce180;  1 drivers
v0x55e045d53220_0 .net *"_ivl_66", 0 0, L_0x55e045d5f180;  1 drivers
v0x55e045d532e0_0 .net *"_ivl_68", 0 0, L_0x55e045d5f2c0;  1 drivers
v0x55e045d533c0_0 .net *"_ivl_71", 0 0, L_0x55e045d5f3f0;  1 drivers
v0x55e045d534a0_0 .net *"_ivl_75", 3 0, L_0x55e045d5f640;  1 drivers
L_0x7ea9642ce1c8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x55e045d53580_0 .net/2u *"_ivl_76", 3 0, L_0x7ea9642ce1c8;  1 drivers
v0x55e045d53660_0 .net *"_ivl_78", 0 0, L_0x55e045d5f6e0;  1 drivers
v0x55e045d53720_0 .net *"_ivl_8", 0 0, L_0x55e045d5d8d0;  1 drivers
v0x55e045d53800_0 .net *"_ivl_80", 0 0, L_0x55e045d5f8d0;  1 drivers
v0x55e045d538e0_0 .net *"_ivl_83", 0 0, L_0x55e045d5f490;  1 drivers
v0x55e045d539c0_0 .net *"_ivl_87", 3 0, L_0x55e045d5fbc0;  1 drivers
L_0x7ea9642ce210 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x55e045d53aa0_0 .net/2u *"_ivl_88", 3 0, L_0x7ea9642ce210;  1 drivers
v0x55e045d53b80_0 .net *"_ivl_90", 0 0, L_0x55e045d5fd20;  1 drivers
v0x55e045d53c40_0 .net *"_ivl_92", 0 0, L_0x55e045d5fe90;  1 drivers
v0x55e045d53d20_0 .net *"_ivl_95", 0 0, L_0x55e045d5ffe0;  1 drivers
v0x55e045d53e00_0 .net *"_ivl_99", 3 0, L_0x55e045d60260;  1 drivers
v0x55e045d53ee0_0 .var "active_index", 5 0;
v0x55e045d53fc0_0 .var "background_color", 3 0;
v0x55e045d54080_0 .var "blink_enabled", 0 0;
v0x55e045d54140_0 .net "bright_colors", 0 0, L_0x55e045d73920;  alias, 1 drivers
v0x55e045d541e0_0 .var "bw_mode", 0 0;
v0x55e045d542a0_0 .net "clk", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d54340_0 .var "crtc_horiz_display_end", 7 0;
v0x55e045d54420_0 .var "crtc_max_scan_line", 4 0;
v0x55e045d54500_0 .var "crtc_overflow", 7 0;
v0x55e045d545e0_0 .var "crtc_vert_display_end_low", 7 0;
v0x55e045d546c0_0 .net "cs", 0 0, v0x55e045d5b5e0_0;  1 drivers
v0x55e045d54780_0 .net "cursor_enabled", 0 0, L_0x55e045d739c0;  alias, 1 drivers
v0x55e045d54820_0 .var "cursor_mode", 1 0;
v0x55e045d54900_0 .var "cursor_pos", 14 0;
v0x55e045d54a10_0 .var "cursor_scan_end", 2 0;
v0x55e045d54b20_0 .var "cursor_scan_start", 2 0;
v0x55e045d54c30_0 .net "dac_ack_edge", 0 0, L_0x55e045d76c50;  1 drivers
v0x55e045d54cf0_0 .var "dac_component_rg", 11 0;
v0x55e045d54dd0_0 .var "dac_rd_idx", 7 0;
v0x55e045d54eb0_0 .var "dac_rd_offs", 1 0;
v0x55e045d54f90_0 .var "dac_wr_idx", 7 0;
v0x55e045d55070_0 .var "dac_wr_offs", 1 0;
v0x55e045d55150_0 .net "data_m_access", 0 0, v0x55e045d5ba20_0;  1 drivers
v0x55e045d55210_0 .var "data_m_ack", 0 0;
v0x55e045d552d0_0 .var "data_m_ack_prev", 0 0;
v0x55e045d55390_0 .net "data_m_addr", 19 1, v0x55e045d5bb90_0;  1 drivers
v0x55e045d55470_0 .net "data_m_bytesel", 1 0, v0x55e045d5bc60_0;  1 drivers
v0x55e045d55550_0 .net "data_m_data_in", 15 0, v0x55e045d5bd30_0;  1 drivers
v0x55e045d55630_0 .var "data_m_data_out", 15 0;
v0x55e045d55710_0 .net "data_m_wr_en", 0 0, v0x55e045d5bed0_0;  1 drivers
v0x55e045d557d0_0 .var "data_out_comb", 15 0;
v0x55e045d558b0_0 .var "display_enabled", 0 0;
v0x55e045d55970_0 .var "graphics_320", 0 0;
v0x55e045d55a30_0 .net "graphics_enabled", 0 0, v0x55e045d4c570_0;  alias, 1 drivers
v0x55e045d55ad0_0 .var "hres_mode", 0 0;
v0x55e045d55b90_0 .net "hsync", 0 0, v0x55e045d4cda0_0;  1 drivers
v0x55e045d55c30_0 .net "index", 5 0, L_0x55e045d60b10;  1 drivers
v0x55e045d55cf0_0 .var "index_value", 7 0;
v0x55e045d55dd0_0 .net "is_200_lines", 0 0, L_0x55e045d71700;  1 drivers
v0x55e045d55e90_0 .net "is_350_lines", 0 0, L_0x55e045d71aa0;  1 drivers
v0x55e045d56760_0 .net "is_400_lines", 0 0, L_0x55e045d71f00;  1 drivers
v0x55e045d56820_0 .net "is_40_col", 0 0, L_0x55e045d72a50;  1 drivers
v0x55e045d568e0_0 .net "is_480_lines", 0 0, L_0x55e045d72550;  1 drivers
v0x55e045d569a0_0 .net "is_80_col", 0 0, L_0x55e045d72f90;  1 drivers
v0x55e045d56a60_0 .net "is_mda_mode", 0 0, L_0x55e045d735b0;  1 drivers
v0x55e045d56b20_0 .net "load_background_color", 0 0, L_0x55e045d755a0;  1 drivers
v0x55e045d56bc0_0 .net "load_cursor_scan_end", 0 0, L_0x55e045d74d70;  1 drivers
v0x55e045d56cb0_0 .net "load_cursor_scan_start", 0 0, L_0x55e045d74650;  1 drivers
v0x55e045d56da0_0 .net "load_vga_cursor", 0 0, L_0x55e045d73f30;  1 drivers
v0x55e045d56e90_0 .var "mode_640", 0 0;
v0x55e045d56f50_0 .net "mode_num", 7 0, v0x55e045d4ddb0_0;  alias, 1 drivers
v0x55e045d57010_0 .net "palette_sel", 0 0, L_0x55e045d73a60;  alias, 1 drivers
v0x55e045d570b0_0 .net "rdy_vga_cursor", 0 0, L_0x55e045d73c70;  1 drivers
v0x55e045d57150_0 .net "reg_access", 0 0, L_0x55e045d5d700;  1 drivers
v0x55e045d571f0_0 .net "reset", 0 0, v0x55e045d5c9d0_0;  alias, 1 drivers
v0x55e045d57290_0 .net "sel_amcr", 0 0, L_0x55e045d5dad0;  1 drivers
v0x55e045d57350_0 .net "sel_color", 0 0, L_0x55e045d60150;  1 drivers
v0x55e045d57410_0 .net "sel_dac", 0 0, L_0x55e045d5ea80;  1 drivers
v0x55e045d574d0_0 .net "sel_dac_rd_idx", 0 0, L_0x55e045d5dfc0;  1 drivers
v0x55e045d57590_0 .net "sel_dac_wr_idx", 0 0, L_0x55e045d5e5b0;  1 drivers
v0x55e045d57650_0 .net "sel_index", 0 0, L_0x55e045d5ef90;  1 drivers
v0x55e045d57710_0 .net "sel_mode", 0 0, L_0x55e045d5f380;  1 drivers
v0x55e045d577d0_0 .net "sel_status", 0 0, L_0x55e045d60700;  1 drivers
v0x55e045d57890_0 .net "sel_value", 0 0, L_0x55e045d5f530;  1 drivers
v0x55e045d57950_0 .net "status", 7 0, L_0x55e045d75df0;  1 drivers
v0x55e045d57a30_0 .net "sys_256_color", 0 0, L_0x55e045d60c50;  1 drivers
v0x55e045d57ad0_0 .var "sys_amcr", 7 0;
v0x55e045d57b90_0 .var "sys_background_color", 3 0;
v0x55e045d57c50_0 .var "sys_bright_colors", 0 0;
v0x55e045d57cf0_0 .var "sys_cursor_enabled", 0 0;
v0x55e045d57d90_0 .var "sys_cursor_pos", 14 0;
v0x55e045d57e30_0 .var "sys_cursor_scan_end", 2 0;
v0x55e045d57ed0_0 .var "sys_cursor_scan_start", 2 0;
v0x55e045d57f70_0 .net "sys_dac_rd", 17 0, v0x55e045d4bbb0_0;  1 drivers
v0x55e045d58040_0 .var "sys_graphics_enabled", 0 0;
v0x55e045d58110_0 .var "sys_mode_num", 7 0;
v0x55e045d581e0_0 .var "sys_palette_sel", 0 0;
v0x55e045d582b0_0 .net "text_enabled", 0 0, L_0x55e045d60e90;  1 drivers
v0x55e045d58350_0 .net "vert_display_end", 9 0, L_0x55e045d61200;  1 drivers
v0x55e045d583f0_0 .net "vga_256_color", 0 0, v0x55e045d4d4a0_0;  alias, 1 drivers
v0x55e045d58520_0 .net "vga_background_color", 3 0, L_0x55e045d754b0;  1 drivers
v0x55e045d585f0_0 .net "vga_clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d58690_0 .net "vga_cursor", 14 0, L_0x55e045d73e40;  1 drivers
v0x55e045d58760_0 .net "vga_cursor_scan_end", 2 0, L_0x55e045d74c80;  1 drivers
v0x55e045d58830_0 .net "vga_cursor_scan_start", 2 0, L_0x55e045d74560;  1 drivers
v0x55e045d58900_0 .net "vga_dac_idx", 7 0, L_0x55e045d77810;  alias, 1 drivers
v0x55e045d589a0_0 .net "vga_dac_rd", 17 0, v0x55e045d4bd20_0;  alias, 1 drivers
v0x55e045d58a40_0 .net "vga_hsync", 0 0, L_0x55e045d776a0;  alias, 1 drivers
v0x55e045d58b30_0 .var "vga_send", 0 0;
v0x55e045d58c60_0 .net "vga_vsync", 0 0, L_0x55e045d77600;  alias, 1 drivers
v0x55e045d58d00_0 .net "vsync", 0 0, v0x55e045d4ed40_0;  1 drivers
E_0x55e045d3d760/0 .event anyedge, v0x55e045d55710_0, v0x55e045d57650_0, v0x55e045d53ee0_0, v0x55e045d57710_0;
E_0x55e045d3d760/1 .event anyedge, v0x55e045d54080_0, v0x55e045d56e90_0, v0x55e045d558b0_0, v0x55e045d541e0_0;
E_0x55e045d3d760/2 .event anyedge, v0x55e045d55970_0, v0x55e045d55ad0_0, v0x55e045d577d0_0, v0x55e045d57950_0;
E_0x55e045d3d760/3 .event anyedge, v0x55e045d57890_0, v0x55e045d55cf0_0, v0x55e045d57350_0, v0x55e045d4e420_0;
E_0x55e045d3d760/4 .event anyedge, v0x55e045d40d10_0, v0x55e045d40010_0, v0x55e045d57290_0, v0x55e045d57ad0_0;
E_0x55e045d3d760/5 .event anyedge, v0x55e045d57410_0, v0x55e045d54eb0_0, v0x55e045d4bbb0_0, v0x55e045d4bbb0_0;
E_0x55e045d3d760/6 .event anyedge, v0x55e045d4bbb0_0;
E_0x55e045d3d760 .event/or E_0x55e045d3d760/0, E_0x55e045d3d760/1, E_0x55e045d3d760/2, E_0x55e045d3d760/3, E_0x55e045d3d760/4, E_0x55e045d3d760/5, E_0x55e045d3d760/6;
E_0x55e045d3d870/0 .event anyedge, v0x55e045d55c30_0, v0x55e045d54340_0, v0x55e045d54500_0, v0x55e045d54420_0;
E_0x55e045d3d870/1 .event anyedge, v0x55e045d54820_0, v0x55e045d4a7f0_0, v0x55e045d47310_0, v0x55e045d43f30_0;
E_0x55e045d3d870/2 .event anyedge, v0x55e045d43f30_0, v0x55e045d545e0_0;
E_0x55e045d3d870 .event/or E_0x55e045d3d870/0, E_0x55e045d3d870/1, E_0x55e045d3d870/2;
E_0x55e045d3d910/0 .event anyedge, v0x55e045d4d310_0, v0x55e045d56a60_0, v0x55e045d568e0_0, v0x55e045d56e90_0;
E_0x55e045d3d910/1 .event anyedge, v0x55e045d55970_0, v0x55e045d541e0_0, v0x55e045d55e90_0, v0x55e045d55dd0_0;
E_0x55e045d3d910/2 .event anyedge, v0x55e045d56760_0, v0x55e045d56820_0, v0x55e045d54340_0, v0x55e045d55ad0_0;
E_0x55e045d3d910 .event/or E_0x55e045d3d910/0, E_0x55e045d3d910/1, E_0x55e045d3d910/2;
L_0x55e045d5d790 .part v0x55e045d5bb90_0, 0, 4;
L_0x55e045d5d830 .cmp/eq 4, L_0x55e045d5d790, L_0x7ea9642ce018;
L_0x55e045d5d9e0 .part v0x55e045d5bc60_0, 0, 1;
L_0x55e045d5dbe0 .part v0x55e045d5bb90_0, 0, 4;
L_0x55e045d5dcb0 .cmp/eq 4, L_0x55e045d5dbe0, L_0x7ea9642ce060;
L_0x55e045d5dee0 .part v0x55e045d5bc60_0, 1, 1;
L_0x55e045d5e0d0 .part v0x55e045d5bb90_0, 0, 4;
L_0x55e045d5e200 .cmp/eq 4, L_0x55e045d5e0d0, L_0x7ea9642ce0a8;
L_0x55e045d5e480 .part v0x55e045d5bc60_0, 0, 1;
L_0x55e045d5e670 .part v0x55e045d5bb90_0, 0, 4;
L_0x55e045d5e770 .cmp/eq 4, L_0x55e045d5e670, L_0x7ea9642ce0f0;
L_0x55e045d5e970 .part v0x55e045d5bc60_0, 1, 1;
L_0x55e045d5eb90 .part v0x55e045d5bb90_0, 0, 4;
L_0x55e045d5ec80 .cmp/eq 4, L_0x55e045d5eb90, L_0x7ea9642ce138;
L_0x55e045d5eef0 .part v0x55e045d5bc60_0, 0, 1;
L_0x55e045d5f050 .part v0x55e045d5bb90_0, 0, 4;
L_0x55e045d5f180 .cmp/eq 4, L_0x55e045d5f050, L_0x7ea9642ce180;
L_0x55e045d5f3f0 .part v0x55e045d5bc60_0, 1, 1;
L_0x55e045d5f640 .part v0x55e045d5bb90_0, 0, 4;
L_0x55e045d5f6e0 .cmp/eq 4, L_0x55e045d5f640, L_0x7ea9642ce1c8;
L_0x55e045d5f490 .part v0x55e045d5bc60_0, 0, 1;
L_0x55e045d5fbc0 .part v0x55e045d5bb90_0, 0, 4;
L_0x55e045d5fd20 .cmp/eq 4, L_0x55e045d5fbc0, L_0x7ea9642ce210;
L_0x55e045d5ffe0 .part v0x55e045d5bc60_0, 1, 1;
L_0x55e045d60260 .part v0x55e045d5bb90_0, 0, 4;
L_0x55e045d60300 .cmp/eq 4, L_0x55e045d60260, L_0x7ea9642ce258;
L_0x55e045d60660 .part v0x55e045d5bc60_0, 0, 1;
L_0x55e045d605c0 .part v0x55e045d5bd30_0, 0, 6;
L_0x55e045d60b10 .functor MUXZ 6, v0x55e045d53ee0_0, L_0x55e045d605c0, L_0x55e045d60810, C4<>;
L_0x55e045d60c50 .cmp/eq 8, v0x55e045d57ad0_0, L_0x7ea9642ce2a0;
L_0x55e045d60f00 .part v0x55e045d54500_0, 6, 1;
L_0x55e045d60fd0 .part v0x55e045d54500_0, 1, 1;
L_0x55e045d61200 .concat [ 8 1 1 0], v0x55e045d545e0_0, L_0x55e045d60fd0, L_0x55e045d60f00;
L_0x55e045d713b0 .cmp/ge 10, L_0x55e045d61200, L_0x7ea9642ce2e8;
L_0x55e045d71610 .cmp/ge 10, L_0x7ea9642ce330, L_0x55e045d61200;
L_0x55e045d718d0 .cmp/ge 10, L_0x55e045d61200, L_0x7ea9642ce378;
L_0x55e045d714f0 .cmp/ge 10, L_0x7ea9642ce3c0, L_0x55e045d61200;
L_0x55e045d71bb0 .cmp/ge 10, L_0x55e045d61200, L_0x7ea9642ce408;
L_0x55e045d71de0 .cmp/ge 10, L_0x7ea9642ce450, L_0x55e045d61200;
L_0x55e045d720e0 .cmp/ge 10, L_0x55e045d61200, L_0x7ea9642ce498;
L_0x55e045d72430 .cmp/ge 10, L_0x7ea9642ce4e0, L_0x55e045d61200;
L_0x55e045d72660 .cmp/ge 8, v0x55e045d54340_0, L_0x7ea9642ce528;
L_0x55e045d728e0 .cmp/ge 8, L_0x7ea9642ce570, v0x55e045d54340_0;
L_0x55e045d72c40 .cmp/ge 8, v0x55e045d54340_0, L_0x7ea9642ce5b8;
L_0x55e045d72ea0 .cmp/ge 8, L_0x7ea9642ce600, v0x55e045d54340_0;
L_0x55e045d73050 .cmp/ge 8, v0x55e045d54340_0, L_0x7ea9642ce648;
L_0x55e045d734c0 .cmp/ge 8, L_0x7ea9642ce690, v0x55e045d54340_0;
L_0x55e045d75df0 .concat [ 1 2 1 4], L_0x55e045d75ba0, L_0x7ea9642ce720, L_0x55e045d77600, L_0x7ea9642ce6d8;
L_0x55e045d760c0 .functor MUXZ 8, v0x55e045d54dd0_0, v0x55e045d54f90_0, v0x55e045d5bed0_0, C4<>;
L_0x55e045d76160 .part v0x55e045d5bd30_0, 8, 6;
L_0x55e045d763d0 .concat [ 6 12 0 0], L_0x55e045d76160, v0x55e045d54cf0_0;
L_0x55e045d766a0 .cmp/eq 2, v0x55e045d55070_0, L_0x7ea9642ce7b0;
L_0x55e045d76b80 .reduce/nor v0x55e045d552d0_0;
S_0x55e045d3d9c0 .scope module, "BackgroundColorMCP" "MCP" 14 344, 9 24 0, S_0x55e045d3d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 4 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 4 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x55e045d314e0 .param/l "reset_val" 0 9 25, C4<0000>;
P_0x55e045d31520 .param/l "width" 0 9 24, +C4<00000000000000000000000000000100>;
L_0x55e045d75100 .functor NOT 1, v0x55e045d40840_0, C4<0>, C4<0>, C4<0>;
L_0x55e045d751a0 .functor OR 1, L_0x55e045d75740, L_0x55e045d75100, C4<0>, C4<0>;
L_0x55e045d752e0 .functor AND 1, v0x55e045d58b30_0, L_0x55e045d751a0, C4<1>, C4<1>;
L_0x55e045d754b0 .functor BUFZ 4, v0x55e045d408e0_0, C4<0000>, C4<0000>, C4<0000>;
v0x55e045d3fe50_0 .net *"_ivl_0", 0 0, L_0x55e045d75100;  1 drivers
v0x55e045d3ff50_0 .net "a_ack", 0 0, L_0x55e045d75740;  1 drivers
v0x55e045d40010_0 .net "a_datain", 3 0, v0x55e045d57b90_0;  1 drivers
v0x55e045d400e0_0 .var "a_en", 0 0;
v0x55e045d401d0_0 .net "a_load", 0 0, L_0x55e045d752e0;  1 drivers
v0x55e045d402c0_0 .net "a_ready", 0 0, L_0x55e045d751a0;  1 drivers
v0x55e045d40380_0 .net "a_send", 0 0, v0x55e045d58b30_0;  1 drivers
v0x55e045d40440_0 .net "b_ack", 0 0, L_0x55e045d75660;  1 drivers
v0x55e045d404e0_0 .net "b_data", 3 0, L_0x55e045d754b0;  alias, 1 drivers
v0x55e045d405c0_0 .net "b_load", 0 0, L_0x55e045d755a0;  alias, 1 drivers
v0x55e045d40660_0 .net "clk_a", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d40700_0 .net "clk_b", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d407a0_0 .net "reset", 0 0, v0x55e045d5c9d0_0;  alias, 1 drivers
v0x55e045d40840_0 .var "tx_busy", 0 0;
v0x55e045d408e0_0 .var "tx_sample", 3 0;
S_0x55e045d3de80 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x55e045d3d9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x55e045d75740 .functor XOR 1, v0x55e045d3e590_0, v0x55e045d3ea20_0, C4<0>, C4<0>;
L_0x55e045d75800 .functor BUFZ 1, v0x55e045d3ea20_0, C4<0>, C4<0>, C4<0>;
v0x55e045d3e8a0_0 .net "clk", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d3e960_0 .net "d", 0 0, L_0x55e045d75660;  alias, 1 drivers
v0x55e045d3ea20_0 .var "last_val", 0 0;
v0x55e045d3eaf0_0 .net "p", 0 0, L_0x55e045d75740;  alias, 1 drivers
v0x55e045d3eb90_0 .net "q", 0 0, L_0x55e045d75800;  1 drivers
o0x7ea964683458 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e045d3ec80_0 .net "reset", 0 0, o0x7ea964683458;  0 drivers
v0x55e045d3ed20_0 .net "synced", 0 0, v0x55e045d3e590_0;  1 drivers
S_0x55e045d3e090 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x55e045d3de80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x55e045d3e340_0 .net "clk", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d3e400_0 .net "d", 0 0, L_0x55e045d75660;  alias, 1 drivers
v0x55e045d3e4c0_0 .var "p1", 0 0;
v0x55e045d3e590_0 .var "p2", 0 0;
v0x55e045d3e650_0 .net "q", 0 0, v0x55e045d3e590_0;  alias, 1 drivers
v0x55e045d3e760_0 .net "reset", 0 0, o0x7ea964683458;  alias, 0 drivers
E_0x55e045d3e2c0 .event posedge, v0x55e045d3e760_0, v0x55e045bcaf00_0;
S_0x55e045d3ee80 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x55e045d3d9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x55e045d755a0 .functor XOR 1, v0x55e045d3f560_0, v0x55e045d3f9f0_0, C4<0>, C4<0>;
L_0x55e045d75660 .functor BUFZ 1, v0x55e045d3f9f0_0, C4<0>, C4<0>, C4<0>;
v0x55e045d3f870_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d3f930_0 .net "d", 0 0, v0x55e045d400e0_0;  1 drivers
v0x55e045d3f9f0_0 .var "last_val", 0 0;
v0x55e045d3fac0_0 .net "p", 0 0, L_0x55e045d755a0;  alias, 1 drivers
v0x55e045d3fb60_0 .net "q", 0 0, L_0x55e045d75660;  alias, 1 drivers
o0x7ea964683788 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e045d3fca0_0 .net "reset", 0 0, o0x7ea964683788;  0 drivers
v0x55e045d3fd40_0 .net "synced", 0 0, v0x55e045d3f560_0;  1 drivers
S_0x55e045d3f080 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x55e045d3ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x55e045d3f310_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d3f3d0_0 .net "d", 0 0, v0x55e045d400e0_0;  alias, 1 drivers
v0x55e045d3f490_0 .var "p1", 0 0;
v0x55e045d3f560_0 .var "p2", 0 0;
v0x55e045d3f620_0 .net "q", 0 0, v0x55e045d3f560_0;  alias, 1 drivers
v0x55e045d3f730_0 .net "reset", 0 0, o0x7ea964683788;  alias, 0 drivers
E_0x55e045d3f290 .event posedge, v0x55e045d3f730_0, v0x55e045ca11c0_0;
S_0x55e045d40ac0 .scope module, "BrightColorsSync" "BitSync" 14 274, 11 19 0, S_0x55e045d3d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x55e045d73920 .functor BUFZ 1, v0x55e045d40ea0_0, C4<0>, C4<0>, C4<0>;
v0x55e045d40c70_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d40d10_0 .net "d", 0 0, v0x55e045d57c50_0;  1 drivers
v0x55e045d40dd0_0 .var "p1", 0 0;
v0x55e045d40ea0_0 .var "p2", 0 0;
v0x55e045d40f60_0 .net "q", 0 0, L_0x55e045d73920;  alias, 1 drivers
v0x55e045d410a0_0 .net "reset", 0 0, v0x55e045d5c9d0_0;  alias, 1 drivers
S_0x55e045d411c0 .scope module, "CursorEnabledSync" "BitSync" 14 281, 11 19 0, S_0x55e045d3d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x55e045d739c0 .functor BUFZ 1, v0x55e045d415d0_0, C4<0>, C4<0>, C4<0>;
v0x55e045d413a0_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d41440_0 .net "d", 0 0, v0x55e045d57cf0_0;  1 drivers
v0x55e045d41500_0 .var "p1", 0 0;
v0x55e045d415d0_0 .var "p2", 0 0;
v0x55e045d41690_0 .net "q", 0 0, L_0x55e045d739c0;  alias, 1 drivers
v0x55e045d417d0_0 .net "reset", 0 0, v0x55e045d5c9d0_0;  alias, 1 drivers
S_0x55e045d418f0 .scope module, "CursorMCP" "MCP" 14 304, 9 24 0, S_0x55e045d3d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 15 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 15 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x55e045d3dca0 .param/l "reset_val" 0 9 25, C4<000000000000000>;
P_0x55e045d3dce0 .param/l "width" 0 9 24, +C4<00000000000000000000000000001111>;
L_0x55e045d73ba0 .functor NOT 1, v0x55e045d44930_0, C4<0>, C4<0>, C4<0>;
L_0x55e045d73c70 .functor OR 1, L_0x55e045d740d0, L_0x55e045d73ba0, C4<0>, C4<0>;
L_0x55e045d73dd0 .functor AND 1, v0x55e045d58b30_0, L_0x55e045d73c70, C4<1>, C4<1>;
L_0x55e045d73e40 .functor BUFZ 15, v0x55e045d449d0_0, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v0x55e045d43d70_0 .net *"_ivl_0", 0 0, L_0x55e045d73ba0;  1 drivers
v0x55e045d43e70_0 .net "a_ack", 0 0, L_0x55e045d740d0;  1 drivers
v0x55e045d43f30_0 .net "a_datain", 14 0, v0x55e045d57d90_0;  1 drivers
v0x55e045d44000_0 .var "a_en", 0 0;
v0x55e045d440f0_0 .net "a_load", 0 0, L_0x55e045d73dd0;  1 drivers
v0x55e045d441e0_0 .net "a_ready", 0 0, L_0x55e045d73c70;  alias, 1 drivers
v0x55e045d442a0_0 .net "a_send", 0 0, v0x55e045d58b30_0;  alias, 1 drivers
v0x55e045d44340_0 .net "b_ack", 0 0, L_0x55e045d73ff0;  1 drivers
v0x55e045d443e0_0 .net "b_data", 14 0, L_0x55e045d73e40;  alias, 1 drivers
v0x55e045d444a0_0 .net "b_load", 0 0, L_0x55e045d73f30;  alias, 1 drivers
v0x55e045d44540_0 .net "clk_a", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d445e0_0 .net "clk_b", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d44890_0 .net "reset", 0 0, v0x55e045d5c9d0_0;  alias, 1 drivers
v0x55e045d44930_0 .var "tx_busy", 0 0;
v0x55e045d449d0_0 .var "tx_sample", 14 0;
S_0x55e045d41d40 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x55e045d418f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x55e045d740d0 .functor XOR 1, v0x55e045d42440_0, v0x55e045d428d0_0, C4<0>, C4<0>;
L_0x55e045d74190 .functor BUFZ 1, v0x55e045d428d0_0, C4<0>, C4<0>, C4<0>;
v0x55e045d42750_0 .net "clk", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d42810_0 .net "d", 0 0, L_0x55e045d73ff0;  alias, 1 drivers
v0x55e045d428d0_0 .var "last_val", 0 0;
v0x55e045d429a0_0 .net "p", 0 0, L_0x55e045d740d0;  alias, 1 drivers
v0x55e045d42a40_0 .net "q", 0 0, L_0x55e045d74190;  1 drivers
o0x7ea964684028 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e045d42b30_0 .net "reset", 0 0, o0x7ea964684028;  0 drivers
v0x55e045d42bd0_0 .net "synced", 0 0, v0x55e045d42440_0;  1 drivers
S_0x55e045d41f40 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x55e045d41d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x55e045d421f0_0 .net "clk", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d422b0_0 .net "d", 0 0, L_0x55e045d73ff0;  alias, 1 drivers
v0x55e045d42370_0 .var "p1", 0 0;
v0x55e045d42440_0 .var "p2", 0 0;
v0x55e045d42500_0 .net "q", 0 0, v0x55e045d42440_0;  alias, 1 drivers
v0x55e045d42610_0 .net "reset", 0 0, o0x7ea964684028;  alias, 0 drivers
E_0x55e045d42170 .event posedge, v0x55e045d42610_0, v0x55e045bcaf00_0;
S_0x55e045d42d30 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x55e045d418f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x55e045d73f30 .functor XOR 1, v0x55e045d43480_0, v0x55e045d43910_0, C4<0>, C4<0>;
L_0x55e045d73ff0 .functor BUFZ 1, v0x55e045d43910_0, C4<0>, C4<0>, C4<0>;
v0x55e045d43790_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d43850_0 .net "d", 0 0, v0x55e045d44000_0;  1 drivers
v0x55e045d43910_0 .var "last_val", 0 0;
v0x55e045d439e0_0 .net "p", 0 0, L_0x55e045d73f30;  alias, 1 drivers
v0x55e045d43a80_0 .net "q", 0 0, L_0x55e045d73ff0;  alias, 1 drivers
o0x7ea964684358 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e045d43bc0_0 .net "reset", 0 0, o0x7ea964684358;  0 drivers
v0x55e045d43c60_0 .net "synced", 0 0, v0x55e045d43480_0;  1 drivers
S_0x55e045d42f30 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x55e045d42d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x55e045d43230_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d432f0_0 .net "d", 0 0, v0x55e045d44000_0;  alias, 1 drivers
v0x55e045d433b0_0 .var "p1", 0 0;
v0x55e045d43480_0 .var "p2", 0 0;
v0x55e045d43540_0 .net "q", 0 0, v0x55e045d43480_0;  alias, 1 drivers
v0x55e045d43650_0 .net "reset", 0 0, o0x7ea964684358;  alias, 0 drivers
E_0x55e045d431b0 .event posedge, v0x55e045d43650_0, v0x55e045ca11c0_0;
S_0x55e045d44bb0 .scope module, "CursorScanEndMCP" "MCP" 14 331, 9 24 0, S_0x55e045d3d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 3 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 3 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x55e045d348b0 .param/l "reset_val" 0 9 25, C4<000>;
P_0x55e045d348f0 .param/l "width" 0 9 24, +C4<00000000000000000000000000000011>;
L_0x55e045d749e0 .functor NOT 1, v0x55e045d47b70_0, C4<0>, C4<0>, C4<0>;
L_0x55e045d74a80 .functor OR 1, L_0x55e045d74f10, L_0x55e045d749e0, C4<0>, C4<0>;
L_0x55e045d74bc0 .functor AND 1, v0x55e045d58b30_0, L_0x55e045d74a80, C4<1>, C4<1>;
L_0x55e045d74c80 .functor BUFZ 3, v0x55e045d47c10_0, C4<000>, C4<000>, C4<000>;
v0x55e045d47150_0 .net *"_ivl_0", 0 0, L_0x55e045d749e0;  1 drivers
v0x55e045d47250_0 .net "a_ack", 0 0, L_0x55e045d74f10;  1 drivers
v0x55e045d47310_0 .net "a_datain", 2 0, v0x55e045d57e30_0;  1 drivers
v0x55e045d473e0_0 .var "a_en", 0 0;
v0x55e045d474d0_0 .net "a_load", 0 0, L_0x55e045d74bc0;  1 drivers
v0x55e045d475c0_0 .net "a_ready", 0 0, L_0x55e045d74a80;  1 drivers
v0x55e045d47680_0 .net "a_send", 0 0, v0x55e045d58b30_0;  alias, 1 drivers
v0x55e045d47770_0 .net "b_ack", 0 0, L_0x55e045d74e30;  1 drivers
v0x55e045d47810_0 .net "b_data", 2 0, L_0x55e045d74c80;  alias, 1 drivers
v0x55e045d478f0_0 .net "b_load", 0 0, L_0x55e045d74d70;  alias, 1 drivers
v0x55e045d47990_0 .net "clk_a", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d47a30_0 .net "clk_b", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d47ad0_0 .net "reset", 0 0, v0x55e045d5c9d0_0;  alias, 1 drivers
v0x55e045d47b70_0 .var "tx_busy", 0 0;
v0x55e045d47c10_0 .var "tx_sample", 2 0;
S_0x55e045d45020 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x55e045d44bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x55e045d74f10 .functor XOR 1, v0x55e045d457a0_0, v0x55e045d45c30_0, C4<0>, C4<0>;
L_0x55e045d74fd0 .functor BUFZ 1, v0x55e045d45c30_0, C4<0>, C4<0>, C4<0>;
v0x55e045d45ab0_0 .net "clk", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d45b70_0 .net "d", 0 0, L_0x55e045d74e30;  alias, 1 drivers
v0x55e045d45c30_0 .var "last_val", 0 0;
v0x55e045d45d00_0 .net "p", 0 0, L_0x55e045d74f10;  alias, 1 drivers
v0x55e045d45da0_0 .net "q", 0 0, L_0x55e045d74fd0;  1 drivers
o0x7ea964684928 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e045d45e90_0 .net "reset", 0 0, o0x7ea964684928;  0 drivers
v0x55e045d45f30_0 .net "synced", 0 0, v0x55e045d457a0_0;  1 drivers
S_0x55e045d45230 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x55e045d45020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x55e045d45550_0 .net "clk", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d45610_0 .net "d", 0 0, L_0x55e045d74e30;  alias, 1 drivers
v0x55e045d456d0_0 .var "p1", 0 0;
v0x55e045d457a0_0 .var "p2", 0 0;
v0x55e045d45860_0 .net "q", 0 0, v0x55e045d457a0_0;  alias, 1 drivers
v0x55e045d45970_0 .net "reset", 0 0, o0x7ea964684928;  alias, 0 drivers
E_0x55e045d454d0 .event posedge, v0x55e045d45970_0, v0x55e045bcaf00_0;
S_0x55e045d46090 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x55e045d44bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x55e045d74d70 .functor XOR 1, v0x55e045d46860_0, v0x55e045d46cf0_0, C4<0>, C4<0>;
L_0x55e045d74e30 .functor BUFZ 1, v0x55e045d46cf0_0, C4<0>, C4<0>, C4<0>;
v0x55e045d46b70_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d46c30_0 .net "d", 0 0, v0x55e045d473e0_0;  1 drivers
v0x55e045d46cf0_0 .var "last_val", 0 0;
v0x55e045d46dc0_0 .net "p", 0 0, L_0x55e045d74d70;  alias, 1 drivers
v0x55e045d46e60_0 .net "q", 0 0, L_0x55e045d74e30;  alias, 1 drivers
o0x7ea964684c58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e045d46fa0_0 .net "reset", 0 0, o0x7ea964684c58;  0 drivers
v0x55e045d47040_0 .net "synced", 0 0, v0x55e045d46860_0;  1 drivers
S_0x55e045d46310 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x55e045d46090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x55e045d46610_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d466d0_0 .net "d", 0 0, v0x55e045d473e0_0;  alias, 1 drivers
v0x55e045d46790_0 .var "p1", 0 0;
v0x55e045d46860_0 .var "p2", 0 0;
v0x55e045d46920_0 .net "q", 0 0, v0x55e045d46860_0;  alias, 1 drivers
v0x55e045d46a30_0 .net "reset", 0 0, o0x7ea964684c58;  alias, 0 drivers
E_0x55e045d46590 .event posedge, v0x55e045d46a30_0, v0x55e045ca11c0_0;
S_0x55e045d47df0 .scope module, "CursorScanStartMCP" "MCP" 14 318, 9 24 0, S_0x55e045d3d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 3 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 3 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x55e045d47f80 .param/l "reset_val" 0 9 25, C4<000>;
P_0x55e045d47fc0 .param/l "width" 0 9 24, +C4<00000000000000000000000000000011>;
L_0x55e045d742c0 .functor NOT 1, v0x55e045d4b000_0, C4<0>, C4<0>, C4<0>;
L_0x55e045d74360 .functor OR 1, L_0x55e045d747f0, L_0x55e045d742c0, C4<0>, C4<0>;
L_0x55e045d744a0 .functor AND 1, v0x55e045d58b30_0, L_0x55e045d74360, C4<1>, C4<1>;
L_0x55e045d74560 .functor BUFZ 3, v0x55e045d4b0a0_0, C4<000>, C4<000>, C4<000>;
v0x55e045d4a630_0 .net *"_ivl_0", 0 0, L_0x55e045d742c0;  1 drivers
v0x55e045d4a730_0 .net "a_ack", 0 0, L_0x55e045d747f0;  1 drivers
v0x55e045d4a7f0_0 .net "a_datain", 2 0, v0x55e045d57ed0_0;  1 drivers
v0x55e045d4a8c0_0 .var "a_en", 0 0;
v0x55e045d4a9b0_0 .net "a_load", 0 0, L_0x55e045d744a0;  1 drivers
v0x55e045d4aaa0_0 .net "a_ready", 0 0, L_0x55e045d74360;  1 drivers
v0x55e045d4ab60_0 .net "a_send", 0 0, v0x55e045d58b30_0;  alias, 1 drivers
v0x55e045d4ac00_0 .net "b_ack", 0 0, L_0x55e045d74710;  1 drivers
v0x55e045d4aca0_0 .net "b_data", 2 0, L_0x55e045d74560;  alias, 1 drivers
v0x55e045d4ad80_0 .net "b_load", 0 0, L_0x55e045d74650;  alias, 1 drivers
v0x55e045d4ae20_0 .net "clk_a", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d4aec0_0 .net "clk_b", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d4af60_0 .net "reset", 0 0, v0x55e045d5c9d0_0;  alias, 1 drivers
v0x55e045d4b000_0 .var "tx_busy", 0 0;
v0x55e045d4b0a0_0 .var "tx_sample", 2 0;
S_0x55e045d482a0 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x55e045d47df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x55e045d747f0 .functor XOR 1, v0x55e045d48c80_0, v0x55e045d49110_0, C4<0>, C4<0>;
L_0x55e045d748b0 .functor BUFZ 1, v0x55e045d49110_0, C4<0>, C4<0>, C4<0>;
v0x55e045d48f90_0 .net "clk", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d49050_0 .net "d", 0 0, L_0x55e045d74710;  alias, 1 drivers
v0x55e045d49110_0 .var "last_val", 0 0;
v0x55e045d491e0_0 .net "p", 0 0, L_0x55e045d747f0;  alias, 1 drivers
v0x55e045d49280_0 .net "q", 0 0, L_0x55e045d748b0;  1 drivers
o0x7ea964685228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e045d49370_0 .net "reset", 0 0, o0x7ea964685228;  0 drivers
v0x55e045d49410_0 .net "synced", 0 0, v0x55e045d48c80_0;  1 drivers
S_0x55e045d48500 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x55e045d482a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x55e045d48820_0 .net "clk", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d48af0_0 .net "d", 0 0, L_0x55e045d74710;  alias, 1 drivers
v0x55e045d48bb0_0 .var "p1", 0 0;
v0x55e045d48c80_0 .var "p2", 0 0;
v0x55e045d48d40_0 .net "q", 0 0, v0x55e045d48c80_0;  alias, 1 drivers
v0x55e045d48e50_0 .net "reset", 0 0, o0x7ea964685228;  alias, 0 drivers
E_0x55e045d487a0 .event posedge, v0x55e045d48e50_0, v0x55e045bcaf00_0;
S_0x55e045d49570 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x55e045d47df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x55e045d74650 .functor XOR 1, v0x55e045d49d40_0, v0x55e045d4a1d0_0, C4<0>, C4<0>;
L_0x55e045d74710 .functor BUFZ 1, v0x55e045d4a1d0_0, C4<0>, C4<0>, C4<0>;
v0x55e045d4a050_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d4a110_0 .net "d", 0 0, v0x55e045d4a8c0_0;  1 drivers
v0x55e045d4a1d0_0 .var "last_val", 0 0;
v0x55e045d4a2a0_0 .net "p", 0 0, L_0x55e045d74650;  alias, 1 drivers
v0x55e045d4a340_0 .net "q", 0 0, L_0x55e045d74710;  alias, 1 drivers
o0x7ea964685558 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e045d4a480_0 .net "reset", 0 0, o0x7ea964685558;  0 drivers
v0x55e045d4a520_0 .net "synced", 0 0, v0x55e045d49d40_0;  1 drivers
S_0x55e045d497f0 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x55e045d49570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x55e045d49af0_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d49bb0_0 .net "d", 0 0, v0x55e045d4a8c0_0;  alias, 1 drivers
v0x55e045d49c70_0 .var "p1", 0 0;
v0x55e045d49d40_0 .var "p2", 0 0;
v0x55e045d49e00_0 .net "q", 0 0, v0x55e045d49d40_0;  alias, 1 drivers
v0x55e045d49f10_0 .net "reset", 0 0, o0x7ea964685558;  alias, 0 drivers
E_0x55e045d49a70 .event posedge, v0x55e045d49f10_0, v0x55e045ca11c0_0;
S_0x55e045d4b280 .scope module, "DACRam" "DACRam_sim" 14 389, 15 7 0, S_0x55e045d3d220;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address_a";
    .port_info 1 /INPUT 8 "address_b";
    .port_info 2 /INPUT 1 "clock_a";
    .port_info 3 /INPUT 1 "clock_b";
    .port_info 4 /INPUT 18 "data_a";
    .port_info 5 /INPUT 18 "data_b";
    .port_info 6 /INPUT 1 "wren_a";
    .port_info 7 /INPUT 1 "wren_b";
    .port_info 8 /OUTPUT 18 "q_a";
    .port_info 9 /OUTPUT 18 "q_b";
v0x55e045d4b510_0 .net "address_a", 7 0, L_0x55e045d760c0;  1 drivers
v0x55e045d4b610_0 .net "address_b", 7 0, L_0x55e045d77810;  alias, 1 drivers
v0x55e045d4b6d0_0 .net "clock_a", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d4b7a0_0 .net "clock_b", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d4b840_0 .net "data_a", 17 0, L_0x55e045d763d0;  1 drivers
L_0x7ea9642ce768 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e045d4b930_0 .net "data_b", 17 0, L_0x7ea9642ce768;  1 drivers
v0x55e045d4ba10_0 .var/i "i", 31 0;
v0x55e045d4baf0 .array "mem", 255 0, 17 0;
v0x55e045d4bbb0_0 .var "q_a", 17 0;
v0x55e045d4bd20_0 .var "q_b", 17 0;
v0x55e045d4bde0_0 .net "wren_a", 0 0, L_0x55e045d76950;  1 drivers
L_0x7ea9642ce7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e045d4bea0_0 .net "wren_b", 0 0, L_0x7ea9642ce7f8;  1 drivers
S_0x55e045d4c100 .scope module, "GraphicsEnabledSync" "BitSync" 14 267, 11 19 0, S_0x55e045d3d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x55e045d4c350_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d4c410_0 .net "d", 0 0, v0x55e045d58040_0;  1 drivers
v0x55e045d4c4d0_0 .var "p1", 0 0;
v0x55e045d4c570_0 .var "p2", 0 0;
v0x55e045d4c630_0 .net "q", 0 0, v0x55e045d4c570_0;  alias, 1 drivers
v0x55e045d4c720_0 .net "reset", 0 0, v0x55e045d5c9d0_0;  alias, 1 drivers
S_0x55e045d4c840 .scope module, "HsyncSync" "BitSync" 14 255, 11 19 0, S_0x55e045d3d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x55e045d4cb20_0 .net "clk", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d4cbe0_0 .net "d", 0 0, L_0x55e045d776a0;  alias, 1 drivers
v0x55e045d4ccd0_0 .var "p1", 0 0;
v0x55e045d4cda0_0 .var "p2", 0 0;
v0x55e045d4ce40_0 .net "q", 0 0, v0x55e045d4cda0_0;  alias, 1 drivers
v0x55e045d4cee0_0 .net "reset", 0 0, v0x55e045d5c9d0_0;  alias, 1 drivers
S_0x55e045d4d000 .scope module, "Is256ColorSelSync" "BitSync" 14 295, 11 19 0, S_0x55e045d3d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x55e045d4d250_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d4d310_0 .net "d", 0 0, L_0x55e045d60c50;  alias, 1 drivers
v0x55e045d4d3d0_0 .var "p1", 0 0;
v0x55e045d4d4a0_0 .var "p2", 0 0;
v0x55e045d4d560_0 .net "q", 0 0, v0x55e045d4d4a0_0;  alias, 1 drivers
v0x55e045d4d650_0 .net "reset", 0 0, v0x55e045d5c9d0_0;  alias, 1 drivers
S_0x55e045d4d770 .scope module, "ModeNumSync" "BusSync" 14 244, 16 23 0, S_0x55e045d3d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x55e045d4d950 .param/l "WIDTH" 0 16 24, +C4<00000000000000000000000000001000>;
v0x55e045d4db20_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d4dbe0_0 .net "d", 7 0, v0x55e045d58110_0;  1 drivers
v0x55e045d4dcc0_0 .var "p1", 7 0;
v0x55e045d4ddb0_0 .var "p2", 7 0;
v0x55e045d4de90_0 .net "q", 7 0, v0x55e045d4ddb0_0;  alias, 1 drivers
v0x55e045d4dff0_0 .net "reset", 0 0, v0x55e045d5c9d0_0;  alias, 1 drivers
S_0x55e045d4e110 .scope module, "PaletteSelSync" "BitSync" 14 288, 11 19 0, S_0x55e045d3d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x55e045d73a60 .functor BUFZ 1, v0x55e045d4e580_0, C4<0>, C4<0>, C4<0>;
v0x55e045d4e360_0 .net "clk", 0 0, v0x55e045d5cf10_0;  alias, 1 drivers
v0x55e045d4e420_0 .net "d", 0 0, v0x55e045d581e0_0;  1 drivers
v0x55e045d4e4e0_0 .var "p1", 0 0;
v0x55e045d4e580_0 .var "p2", 0 0;
v0x55e045d4e640_0 .net "q", 0 0, L_0x55e045d73a60;  alias, 1 drivers
v0x55e045d4e780_0 .net "reset", 0 0, v0x55e045d5c9d0_0;  alias, 1 drivers
S_0x55e045d4e8a0 .scope module, "VsyncSync" "BitSync" 14 261, 11 19 0, S_0x55e045d3d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x55e045d4eaf0_0 .net "clk", 0 0, v0x55e045d5ca70_0;  alias, 1 drivers
v0x55e045d4ebb0_0 .net "d", 0 0, L_0x55e045d77600;  alias, 1 drivers
v0x55e045d4ec70_0 .var "p1", 0 0;
v0x55e045d4ed40_0 .var "p2", 0 0;
v0x55e045d4ede0_0 .net "q", 0 0, v0x55e045d4ed40_0;  alias, 1 drivers
v0x55e045d4eed0_0 .net "reset", 0 0, v0x55e045d5c9d0_0;  alias, 1 drivers
S_0x55e045d59170 .scope task, "initialize_framebuffer_graphics_256color" "initialize_framebuffer_graphics_256color" 4 167, 4 167 0, S_0x55e045cbfd80;
 .timescale -9 -12;
v0x55e045d59350_0 .var/i "i", 31 0;
TD_vga_framebuffer_integration_tb.initialize_framebuffer_graphics_256color ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e045d59350_0, 0, 32;
T_2.21 ;
    %load/vec4 v0x55e045d59350_0;
    %cmpi/s 32000, 0, 32;
    %jmp/0xz T_2.22, 5;
    %pushi/vec4 43605, 0, 16;
    %ix/getv/s 4, v0x55e045d59350_0;
    %store/vec4a v0x55e045d5c370, 4, 0;
    %load/vec4 v0x55e045d59350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d59350_0, 0, 32;
    %jmp T_2.21;
T_2.22 ;
    %end;
S_0x55e045d59450 .scope task, "initialize_framebuffer_graphics_4color" "initialize_framebuffer_graphics_4color" 4 157, 4 157 0, S_0x55e045cbfd80;
 .timescale -9 -12;
v0x55e045d59680_0 .var/i "i", 31 0;
TD_vga_framebuffer_integration_tb.initialize_framebuffer_graphics_4color ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e045d59680_0, 0, 32;
T_3.23 ;
    %load/vec4 v0x55e045d59680_0;
    %cmpi/s 8000, 0, 32;
    %jmp/0xz T_3.24, 5;
    %pushi/vec4 58596, 0, 16;
    %ix/getv/s 4, v0x55e045d59680_0;
    %store/vec4a v0x55e045d5c370, 4, 0;
    %load/vec4 v0x55e045d59680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d59680_0, 0, 32;
    %jmp T_3.23;
T_3.24 ;
    %end;
S_0x55e045d59780 .scope task, "initialize_framebuffer_text" "initialize_framebuffer_text" 4 144, 4 144 0, S_0x55e045cbfd80;
 .timescale -9 -12;
v0x55e045d59960_0 .var "char_val", 7 0;
v0x55e045d59a60_0 .var/i "i", 31 0;
TD_vga_framebuffer_integration_tb.initialize_framebuffer_text ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e045d59a60_0, 0, 32;
T_4.25 ;
    %load/vec4 v0x55e045d59a60_0;
    %cmpi/s 2000, 0, 32;
    %jmp/0xz T_4.26, 5;
    %pushi/vec4 65, 0, 32;
    %load/vec4 v0x55e045d59a60_0;
    %pushi/vec4 26, 0, 32;
    %mod;
    %add;
    %pad/u 8;
    %store/vec4 v0x55e045d59960_0, 0, 8;
    %pushi/vec4 31, 0, 8;
    %load/vec4 v0x55e045d59960_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x55e045d59a60_0;
    %store/vec4a v0x55e045d5c370, 4, 0;
    %load/vec4 v0x55e045d59a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d59a60_0, 0, 32;
    %jmp T_4.25;
T_4.26 ;
    %end;
S_0x55e045d59b40 .scope task, "test_mode_03h" "test_mode_03h" 4 325, 4 325 0, S_0x55e045cbfd80;
 .timescale -9 -12;
TD_vga_framebuffer_integration_tb.test_mode_03h ;
    %vpi_call/w 4 327 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 328 "$display", "Testing Mode 03h: 80x25 Text (16 colors)" {0 0 0};
    %vpi_call/w 4 329 "$display", "========================================" {0 0 0};
    %load/vec4 v0x55e045d5ccd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d5ccd0_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.initialize_framebuffer_text, S_0x55e045d59780;
    %join;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x55e045d5af80_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_mode_register, S_0x55e045d5ada0;
    %join;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x55e045d5abc0_0, 0, 6;
    %pushi/vec4 79, 0, 8;
    %store/vec4 v0x55e045d5acc0_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x55e045d5a9e0;
    %join;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x55e045d5abc0_0, 0, 6;
    %pushi/vec4 143, 0, 8;
    %store/vec4 v0x55e045d5acc0_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x55e045d5a9e0;
    %join;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x55e045d5abc0_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e045d5acc0_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x55e045d5a9e0;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55e045d5a4e0_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.wait_frames, S_0x55e045d5a170;
    %join;
    %load/vec4 v0x55e045d5c750_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_5.27, 4;
    %vpi_call/w 4 342 "$display", "[PASS] Mode 03h correctly detected" {0 0 0};
    %load/vec4 v0x55e045d5cbf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d5cbf0_0, 0, 32;
    %jmp T_5.28;
T_5.27 ;
    %vpi_call/w 4 345 "$display", "[FAIL] Mode 03h detection failed. Got mode %02h", v0x55e045d5c750_0 {0 0 0};
    %load/vec4 v0x55e045d5cb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d5cb10_0, 0, 32;
T_5.28 ;
    %load/vec4 v0x55e045d5d480_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.29, 5;
    %vpi_call/w 4 351 "$display", "[PASS] Frame generation working (vsync count: %0d)", v0x55e045d5d480_0 {0 0 0};
    %jmp T_5.30;
T_5.29 ;
    %vpi_call/w 4 353 "$display", "[FAIL] No frame generation detected" {0 0 0};
    %load/vec4 v0x55e045d5cb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d5cb10_0, 0, 32;
T_5.30 ;
    %vpi_call/w 4 357 "$display", "\000" {0 0 0};
    %end;
S_0x55e045d59d20 .scope task, "test_mode_12h" "test_mode_12h" 4 399, 4 399 0, S_0x55e045cbfd80;
 .timescale -9 -12;
TD_vga_framebuffer_integration_tb.test_mode_12h ;
    %vpi_call/w 4 401 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 402 "$display", "Testing Mode 12h: 640x480 (16 colors)" {0 0 0};
    %vpi_call/w 4 403 "$display", "========================================" {0 0 0};
    %load/vec4 v0x55e045d5ccd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d5ccd0_0, 0, 32;
    %vpi_call/w 4 406 "$display", "[DEBUG] Initializing framebuffer for 640x480..." {0 0 0};
    %fork TD_vga_framebuffer_integration_tb.initialize_framebuffer_graphics_4color, S_0x55e045d59450;
    %join;
    %vpi_call/w 4 409 "$display", "[DEBUG] Configuring Mode 12h registers..." {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e045d5a8e0_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_amcr_register, S_0x55e045d5a680;
    %join;
    %vpi_call/w 4 411 "$display", "[DEBUG] AMCR written: 0x00" {0 0 0};
    %pushi/vec4 26, 0, 8;
    %store/vec4 v0x55e045d5af80_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_mode_register, S_0x55e045d5ada0;
    %join;
    %vpi_call/w 4 414 "$display", "[DEBUG] Mode register written: 0x1A (binary: 00011010)" {0 0 0};
    %vpi_call/w 4 415 "$display", "[DEBUG]   bit 0 (hres_mode): 0" {0 0 0};
    %vpi_call/w 4 416 "$display", "[DEBUG]   bit 1 (graphics_320): 1" {0 0 0};
    %vpi_call/w 4 417 "$display", "[DEBUG]   bit 2 (bw_mode): 0" {0 0 0};
    %vpi_call/w 4 418 "$display", "[DEBUG]   bit 3 (display_enabled): 1" {0 0 0};
    %vpi_call/w 4 419 "$display", "[DEBUG]   bit 4 (mode_640): 1" {0 0 0};
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x55e045d5abc0_0, 0, 6;
    %pushi/vec4 79, 0, 8;
    %store/vec4 v0x55e045d5acc0_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x55e045d5a9e0;
    %join;
    %vpi_call/w 4 422 "$display", "[DEBUG] CRTC 0x01 written: %d (horiz_display_end)", 32'sb00000000000000000000000001001111 {0 0 0};
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x55e045d5abc0_0, 0, 6;
    %pushi/vec4 223, 0, 8;
    %store/vec4 v0x55e045d5acc0_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x55e045d5a9e0;
    %join;
    %vpi_call/w 4 425 "$display", "[DEBUG] CRTC 0x12 written: %d = 0x%h (vert_display_end_low)", 32'sb00000000000000000000000011011111, 32'sb00000000000000000000000011011111 {0 0 0};
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x55e045d5abc0_0, 0, 6;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v0x55e045d5acc0_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x55e045d5a9e0;
    %join;
    %vpi_call/w 4 428 "$display", "[DEBUG] CRTC 0x07 written: 0x42 (overflow, binary: 01000010)" {0 0 0};
    %vpi_call/w 4 429 "$display", "[DEBUG]   bit 1 (vert_disp_end bit 8): 1" {0 0 0};
    %vpi_call/w 4 430 "$display", "[DEBUG]   bit 6 (vert_disp_end bit 9): 0" {0 0 0};
    %vpi_call/w 4 431 "$display", "[DEBUG] Expected vert_display_end = {0, 1, 223} = 479" {0 0 0};
    %vpi_call/w 4 433 "$display", "[DEBUG] Registers configured. Current mode_num: %02h", v0x55e045d5c750_0 {0 0 0};
    %vpi_call/w 4 434 "$display", "[DEBUG] Expected mode: %02h (MODE_12H)", 8'b00010010 {0 0 0};
    %pushi/vec4 100, 0, 32;
T_6.31 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.32, 5;
    %jmp/1 T_6.32, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e045d31160;
    %jmp T_6.31;
T_6.32 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 32;
T_6.33 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.34, 5;
    %jmp/1 T_6.34, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e045afdc40;
    %jmp T_6.33;
T_6.34 ;
    %pop/vec4 1;
    %vpi_call/w 4 440 "$display", "[DEBUG] After settle - mode_num: %02h", v0x55e045d5c750_0 {0 0 0};
    %vpi_call/w 4 441 "$display", "[DEBUG] graphics_enabled: %b, vga_256_color: %b", v0x55e045d5c430_0, v0x55e045d5cdb0_0 {0 0 0};
    %vpi_call/w 4 444 "$display", "[DEBUG] Checking if mode detection is working..." {0 0 0};
    %vpi_call/w 4 445 "$display", "[DEBUG] If vert_display_end = 479, is_480_lines should be true" {0 0 0};
    %vpi_call/w 4 446 "$display", "[DEBUG] If mode_640 = 1, mode detection should see 640-wide mode" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e045d5d480_0, 0, 32;
    %vpi_call/w 4 449 "$display", "[DEBUG] Starting frame wait for Mode 12h (640x480 is slower)..." {0 0 0};
    %vpi_call/w 4 450 "$display", "[INFO] Note: 640x480 mode requires ~525 lines * 800 pixels = 420,000 clocks per frame" {0 0 0};
    %vpi_call/w 4 451 "$display", "[INFO] At 25MHz VGA clock, this is ~16.8ms per frame" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55e045d5a4e0_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.wait_frames, S_0x55e045d5a170;
    %join;
    %load/vec4 v0x55e045d5c750_0;
    %cmpi/e 18, 0, 8;
    %jmp/0xz  T_6.35, 4;
    %vpi_call/w 4 456 "$display", "[PASS] Mode 12h correctly detected" {0 0 0};
    %load/vec4 v0x55e045d5cbf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d5cbf0_0, 0, 32;
    %jmp T_6.36;
T_6.35 ;
    %vpi_call/w 4 459 "$display", "[FAIL] Mode 12h detection failed. Got mode %02h", v0x55e045d5c750_0 {0 0 0};
    %load/vec4 v0x55e045d5cb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d5cb10_0, 0, 32;
T_6.36 ;
    %load/vec4 v0x55e045d5d480_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.37, 5;
    %vpi_call/w 4 464 "$display", "[PASS] Frame generation working (vsync count: %0d)", v0x55e045d5d480_0 {0 0 0};
    %jmp T_6.38;
T_6.37 ;
    %vpi_call/w 4 466 "$display", "[FAIL] No frame generation detected" {0 0 0};
    %load/vec4 v0x55e045d5cb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d5cb10_0, 0, 32;
T_6.38 ;
    %vpi_call/w 4 470 "$display", "\000" {0 0 0};
    %end;
S_0x55e045d59f00 .scope task, "test_mode_13h" "test_mode_13h" 4 362, 4 362 0, S_0x55e045cbfd80;
 .timescale -9 -12;
TD_vga_framebuffer_integration_tb.test_mode_13h ;
    %vpi_call/w 4 364 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 365 "$display", "Testing Mode 13h: 320x200 (256 colors)" {0 0 0};
    %vpi_call/w 4 366 "$display", "========================================" {0 0 0};
    %load/vec4 v0x55e045d5ccd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d5ccd0_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.initialize_framebuffer_graphics_256color, S_0x55e045d59170;
    %join;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x55e045d5a8e0_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_amcr_register, S_0x55e045d5a680;
    %join;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x55e045d5af80_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_mode_register, S_0x55e045d5ada0;
    %join;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x55e045d5abc0_0, 0, 6;
    %pushi/vec4 39, 0, 8;
    %store/vec4 v0x55e045d5acc0_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x55e045d5a9e0;
    %join;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x55e045d5abc0_0, 0, 6;
    %pushi/vec4 199, 0, 8;
    %store/vec4 v0x55e045d5acc0_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x55e045d5a9e0;
    %join;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x55e045d5abc0_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e045d5acc0_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x55e045d5a9e0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e045d5d480_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55e045d5a4e0_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.wait_frames, S_0x55e045d5a170;
    %join;
    %load/vec4 v0x55e045d5c750_0;
    %cmpi/e 19, 0, 8;
    %jmp/0xz  T_7.39, 4;
    %vpi_call/w 4 380 "$display", "[PASS] Mode 13h correctly detected" {0 0 0};
    %load/vec4 v0x55e045d5cbf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d5cbf0_0, 0, 32;
    %jmp T_7.40;
T_7.39 ;
    %vpi_call/w 4 383 "$display", "[FAIL] Mode 13h detection failed. Got mode %02h", v0x55e045d5c750_0 {0 0 0};
    %load/vec4 v0x55e045d5cb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d5cb10_0, 0, 32;
T_7.40 ;
    %load/vec4 v0x55e045d5d480_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.41, 5;
    %vpi_call/w 4 388 "$display", "[PASS] Frame generation working (vsync count: %0d)", v0x55e045d5d480_0 {0 0 0};
    %jmp T_7.42;
T_7.41 ;
    %vpi_call/w 4 390 "$display", "[FAIL] No frame generation detected" {0 0 0};
    %load/vec4 v0x55e045d5cb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d5cb10_0, 0, 32;
T_7.42 ;
    %vpi_call/w 4 394 "$display", "\000" {0 0 0};
    %end;
S_0x55e045d5a170 .scope task, "wait_frames" "wait_frames" 4 254, 4 254 0, S_0x55e045cbfd80;
 .timescale -9 -12;
v0x55e045d5a300_0 .var/i "cycles_elapsed", 31 0;
v0x55e045d5a400_0 .var/i "frame_target", 31 0;
v0x55e045d5a4e0_0 .var/i "num_frames", 31 0;
v0x55e045d5a5a0_0 .var/i "timeout_cycles", 31 0;
TD_vga_framebuffer_integration_tb.wait_frames ;
    %load/vec4 v0x55e045d5d480_0;
    %load/vec4 v0x55e045d5a4e0_0;
    %add;
    %store/vec4 v0x55e045d5a400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e045d5a300_0, 0, 32;
    %pushi/vec4 50000000, 0, 32;
    %store/vec4 v0x55e045d5a5a0_0, 0, 32;
    %vpi_call/w 4 263 "$display", "[DEBUG] Waiting for %0d frames (current vsync_count: %0d)", v0x55e045d5a4e0_0, v0x55e045d5d480_0 {0 0 0};
T_8.43 ;
    %load/vec4 v0x55e045d5d480_0;
    %load/vec4 v0x55e045d5a400_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_8.45, 5;
    %load/vec4 v0x55e045d5a300_0;
    %load/vec4 v0x55e045d5a5a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_8.45;
    %flag_set/vec4 8;
    %jmp/0xz T_8.44, 8;
    %wait E_0x55e045afdc40;
    %load/vec4 v0x55e045d5a300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d5a300_0, 0, 32;
    %load/vec4 v0x55e045d5a300_0;
    %pushi/vec4 1000000, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.46, 4;
    %load/vec4 v0x55e045d5a300_0;
    %pushi/vec4 1000000, 0, 32;
    %div/s;
    %vpi_call/w 4 271 "$display", "[DEBUG] Progress: %0d M cycles, vsync_count=%0d, target=%0d", S<0,vec4,s32>, v0x55e045d5d480_0, v0x55e045d5a400_0 {1 0 0};
T_8.46 ;
    %jmp T_8.43;
T_8.44 ;
    %load/vec4 v0x55e045d5a5a0_0;
    %load/vec4 v0x55e045d5a300_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_8.48, 5;
    %vpi_call/w 4 277 "$display", "[WARNING] wait_frames timed out after %0d cycles", v0x55e045d5a300_0 {0 0 0};
    %vpi_call/w 4 278 "$display", "[DEBUG] Final vsync_count=%0d, target was %0d", v0x55e045d5d480_0, v0x55e045d5a400_0 {0 0 0};
    %jmp T_8.49;
T_8.48 ;
    %vpi_call/w 4 280 "$display", "[DEBUG] Completed %0d frames in %0d cycles", v0x55e045d5a4e0_0, v0x55e045d5a300_0 {0 0 0};
T_8.49 ;
    %end;
S_0x55e045d5a680 .scope task, "write_amcr_register" "write_amcr_register" 4 234, 4 234 0, S_0x55e045cbfd80;
 .timescale -9 -12;
v0x55e045d5a8e0_0 .var "amcr_value", 7 0;
E_0x55e045d5a860 .event anyedge, v0x55e045d55210_0;
TD_vga_framebuffer_integration_tb.write_amcr_register ;
    %wait E_0x55e045d31160;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e045d5b5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e045d5ba20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e045d5bed0_0, 0, 1;
    %pushi/vec4 480, 0, 19;
    %store/vec4 v0x55e045d5bb90_0, 0, 19;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55e045d5a8e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045d5bd30_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55e045d5bc60_0, 0, 2;
    %wait E_0x55e045d31160;
T_9.50 ;
    %load/vec4 v0x55e045d5bac0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.51, 6;
    %wait E_0x55e045d5a860;
    %jmp T_9.50;
T_9.51 ;
    %wait E_0x55e045d31160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d5b5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d5ba20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d5bed0_0, 0, 1;
    %wait E_0x55e045d31160;
    %end;
S_0x55e045d5a9e0 .scope task, "write_crtc_register" "write_crtc_register" 4 178, 4 178 0, S_0x55e045cbfd80;
 .timescale -9 -12;
v0x55e045d5abc0_0 .var "crtc_index", 5 0;
v0x55e045d5acc0_0 .var "crtc_value", 7 0;
TD_vga_framebuffer_integration_tb.write_crtc_register ;
    %wait E_0x55e045d31160;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e045d5b5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e045d5ba20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e045d5bed0_0, 0, 1;
    %pushi/vec4 490, 0, 19;
    %store/vec4 v0x55e045d5bb90_0, 0, 19;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0x55e045d5abc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045d5bd30_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55e045d5bc60_0, 0, 2;
    %wait E_0x55e045d31160;
T_10.52 ;
    %load/vec4 v0x55e045d5bac0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.53, 6;
    %wait E_0x55e045d5a860;
    %jmp T_10.52;
T_10.53 ;
    %wait E_0x55e045d31160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d5b5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d5ba20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d5bed0_0, 0, 1;
    %wait E_0x55e045d31160;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e045d5b5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e045d5ba20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e045d5bed0_0, 0, 1;
    %pushi/vec4 490, 0, 19;
    %store/vec4 v0x55e045d5bb90_0, 0, 19;
    %load/vec4 v0x55e045d5acc0_0;
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x55e045d5bd30_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55e045d5bc60_0, 0, 2;
    %wait E_0x55e045d31160;
T_10.54 ;
    %load/vec4 v0x55e045d5bac0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.55, 6;
    %wait E_0x55e045d5a860;
    %jmp T_10.54;
T_10.55 ;
    %wait E_0x55e045d31160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d5b5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d5ba20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d5bed0_0, 0, 1;
    %wait E_0x55e045d31160;
    %end;
S_0x55e045d5ada0 .scope task, "write_mode_register" "write_mode_register" 4 214, 4 214 0, S_0x55e045cbfd80;
 .timescale -9 -12;
v0x55e045d5af80_0 .var "mode_value", 7 0;
TD_vga_framebuffer_integration_tb.write_mode_register ;
    %wait E_0x55e045d31160;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e045d5b5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e045d5ba20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e045d5bed0_0, 0, 1;
    %pushi/vec4 492, 0, 19;
    %store/vec4 v0x55e045d5bb90_0, 0, 19;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55e045d5af80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045d5bd30_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55e045d5bc60_0, 0, 2;
    %wait E_0x55e045d31160;
T_11.56 ;
    %load/vec4 v0x55e045d5bac0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.57, 6;
    %wait E_0x55e045d5a860;
    %jmp T_11.56;
T_11.57 ;
    %wait E_0x55e045d31160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d5b5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d5ba20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d5bed0_0, 0, 1;
    %wait E_0x55e045d31160;
    %end;
    .scope S_0x55e045d4d770;
T_12 ;
    %wait E_0x55e045afedb0;
    %load/vec4 v0x55e045d4dff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e045d4dcc0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55e045d4dbe0_0;
    %assign/vec4 v0x55e045d4dcc0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55e045d4d770;
T_13 ;
    %wait E_0x55e045afedb0;
    %load/vec4 v0x55e045d4dff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e045d4ddb0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55e045d4dcc0_0;
    %assign/vec4 v0x55e045d4ddb0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55e045d4c840;
T_14 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d4cee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d4ccd0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55e045d4cbe0_0;
    %assign/vec4 v0x55e045d4ccd0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55e045d4c840;
T_15 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d4cee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d4cda0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55e045d4ccd0_0;
    %assign/vec4 v0x55e045d4cda0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55e045d4e8a0;
T_16 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d4eed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d4ec70_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55e045d4ebb0_0;
    %assign/vec4 v0x55e045d4ec70_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55e045d4e8a0;
T_17 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d4eed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d4ed40_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55e045d4ec70_0;
    %assign/vec4 v0x55e045d4ed40_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55e045d4c100;
T_18 ;
    %wait E_0x55e045afedb0;
    %load/vec4 v0x55e045d4c720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d4c4d0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55e045d4c410_0;
    %assign/vec4 v0x55e045d4c4d0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55e045d4c100;
T_19 ;
    %wait E_0x55e045afedb0;
    %load/vec4 v0x55e045d4c720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d4c570_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55e045d4c4d0_0;
    %assign/vec4 v0x55e045d4c570_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55e045d40ac0;
T_20 ;
    %wait E_0x55e045afedb0;
    %load/vec4 v0x55e045d410a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d40dd0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55e045d40d10_0;
    %assign/vec4 v0x55e045d40dd0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55e045d40ac0;
T_21 ;
    %wait E_0x55e045afedb0;
    %load/vec4 v0x55e045d410a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d40ea0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55e045d40dd0_0;
    %assign/vec4 v0x55e045d40ea0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55e045d411c0;
T_22 ;
    %wait E_0x55e045afedb0;
    %load/vec4 v0x55e045d417d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d41500_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55e045d41440_0;
    %assign/vec4 v0x55e045d41500_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55e045d411c0;
T_23 ;
    %wait E_0x55e045afedb0;
    %load/vec4 v0x55e045d417d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d415d0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55e045d41500_0;
    %assign/vec4 v0x55e045d415d0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55e045d4e110;
T_24 ;
    %wait E_0x55e045afedb0;
    %load/vec4 v0x55e045d4e780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d4e4e0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55e045d4e420_0;
    %assign/vec4 v0x55e045d4e4e0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55e045d4e110;
T_25 ;
    %wait E_0x55e045afedb0;
    %load/vec4 v0x55e045d4e780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d4e580_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55e045d4e4e0_0;
    %assign/vec4 v0x55e045d4e580_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55e045d4d000;
T_26 ;
    %wait E_0x55e045afedb0;
    %load/vec4 v0x55e045d4d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d4d3d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55e045d4d310_0;
    %assign/vec4 v0x55e045d4d3d0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55e045d4d000;
T_27 ;
    %wait E_0x55e045afedb0;
    %load/vec4 v0x55e045d4d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d4d4a0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55e045d4d3d0_0;
    %assign/vec4 v0x55e045d4d4a0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55e045d42f30;
T_28 ;
    %wait E_0x55e045d431b0;
    %load/vec4 v0x55e045d43650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d433b0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55e045d432f0_0;
    %assign/vec4 v0x55e045d433b0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55e045d42f30;
T_29 ;
    %wait E_0x55e045d431b0;
    %load/vec4 v0x55e045d43650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d43480_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55e045d433b0_0;
    %assign/vec4 v0x55e045d43480_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55e045d42d30;
T_30 ;
    %wait E_0x55e045d431b0;
    %load/vec4 v0x55e045d43bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d43910_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55e045d43c60_0;
    %assign/vec4 v0x55e045d43910_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55e045d41f40;
T_31 ;
    %wait E_0x55e045d42170;
    %load/vec4 v0x55e045d42610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d42370_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55e045d422b0_0;
    %assign/vec4 v0x55e045d42370_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55e045d41f40;
T_32 ;
    %wait E_0x55e045d42170;
    %load/vec4 v0x55e045d42610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d42440_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55e045d42370_0;
    %assign/vec4 v0x55e045d42440_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55e045d41d40;
T_33 ;
    %wait E_0x55e045d42170;
    %load/vec4 v0x55e045d42b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d428d0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x55e045d42bd0_0;
    %assign/vec4 v0x55e045d428d0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55e045d418f0;
T_34 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d44890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d44000_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x55e045d44000_0;
    %load/vec4 v0x55e045d440f0_0;
    %xor;
    %assign/vec4 v0x55e045d44000_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55e045d418f0;
T_35 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d44890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d44930_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55e045d43e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d44930_0, 0;
T_35.2 ;
    %load/vec4 v0x55e045d442a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e045d44930_0, 0;
T_35.4 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55e045d418f0;
T_36 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d44890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x55e045d449d0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x55e045d440f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x55e045d43f30_0;
    %assign/vec4 v0x55e045d449d0_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55e045d497f0;
T_37 ;
    %wait E_0x55e045d49a70;
    %load/vec4 v0x55e045d49f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d49c70_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x55e045d49bb0_0;
    %assign/vec4 v0x55e045d49c70_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55e045d497f0;
T_38 ;
    %wait E_0x55e045d49a70;
    %load/vec4 v0x55e045d49f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d49d40_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x55e045d49c70_0;
    %assign/vec4 v0x55e045d49d40_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55e045d49570;
T_39 ;
    %wait E_0x55e045d49a70;
    %load/vec4 v0x55e045d4a480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d4a1d0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x55e045d4a520_0;
    %assign/vec4 v0x55e045d4a1d0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55e045d48500;
T_40 ;
    %wait E_0x55e045d487a0;
    %load/vec4 v0x55e045d48e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d48bb0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x55e045d48af0_0;
    %assign/vec4 v0x55e045d48bb0_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55e045d48500;
T_41 ;
    %wait E_0x55e045d487a0;
    %load/vec4 v0x55e045d48e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d48c80_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x55e045d48bb0_0;
    %assign/vec4 v0x55e045d48c80_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55e045d482a0;
T_42 ;
    %wait E_0x55e045d487a0;
    %load/vec4 v0x55e045d49370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d49110_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x55e045d49410_0;
    %assign/vec4 v0x55e045d49110_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55e045d47df0;
T_43 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d4af60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d4a8c0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x55e045d4a8c0_0;
    %load/vec4 v0x55e045d4a9b0_0;
    %xor;
    %assign/vec4 v0x55e045d4a8c0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55e045d47df0;
T_44 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d4af60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d4b000_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x55e045d4a730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d4b000_0, 0;
T_44.2 ;
    %load/vec4 v0x55e045d4ab60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e045d4b000_0, 0;
T_44.4 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x55e045d47df0;
T_45 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d4af60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e045d4b0a0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x55e045d4a9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x55e045d4a7f0_0;
    %assign/vec4 v0x55e045d4b0a0_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55e045d46310;
T_46 ;
    %wait E_0x55e045d46590;
    %load/vec4 v0x55e045d46a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d46790_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x55e045d466d0_0;
    %assign/vec4 v0x55e045d46790_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x55e045d46310;
T_47 ;
    %wait E_0x55e045d46590;
    %load/vec4 v0x55e045d46a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d46860_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x55e045d46790_0;
    %assign/vec4 v0x55e045d46860_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x55e045d46090;
T_48 ;
    %wait E_0x55e045d46590;
    %load/vec4 v0x55e045d46fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d46cf0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x55e045d47040_0;
    %assign/vec4 v0x55e045d46cf0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x55e045d45230;
T_49 ;
    %wait E_0x55e045d454d0;
    %load/vec4 v0x55e045d45970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d456d0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x55e045d45610_0;
    %assign/vec4 v0x55e045d456d0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x55e045d45230;
T_50 ;
    %wait E_0x55e045d454d0;
    %load/vec4 v0x55e045d45970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d457a0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x55e045d456d0_0;
    %assign/vec4 v0x55e045d457a0_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x55e045d45020;
T_51 ;
    %wait E_0x55e045d454d0;
    %load/vec4 v0x55e045d45e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d45c30_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x55e045d45f30_0;
    %assign/vec4 v0x55e045d45c30_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x55e045d44bb0;
T_52 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d47ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d473e0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x55e045d473e0_0;
    %load/vec4 v0x55e045d474d0_0;
    %xor;
    %assign/vec4 v0x55e045d473e0_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x55e045d44bb0;
T_53 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d47ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d47b70_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x55e045d47250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d47b70_0, 0;
T_53.2 ;
    %load/vec4 v0x55e045d47680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e045d47b70_0, 0;
T_53.4 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x55e045d44bb0;
T_54 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d47ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e045d47c10_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x55e045d474d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x55e045d47310_0;
    %assign/vec4 v0x55e045d47c10_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x55e045d3f080;
T_55 ;
    %wait E_0x55e045d3f290;
    %load/vec4 v0x55e045d3f730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d3f490_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x55e045d3f3d0_0;
    %assign/vec4 v0x55e045d3f490_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x55e045d3f080;
T_56 ;
    %wait E_0x55e045d3f290;
    %load/vec4 v0x55e045d3f730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d3f560_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x55e045d3f490_0;
    %assign/vec4 v0x55e045d3f560_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x55e045d3ee80;
T_57 ;
    %wait E_0x55e045d3f290;
    %load/vec4 v0x55e045d3fca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d3f9f0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x55e045d3fd40_0;
    %assign/vec4 v0x55e045d3f9f0_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x55e045d3e090;
T_58 ;
    %wait E_0x55e045d3e2c0;
    %load/vec4 v0x55e045d3e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d3e4c0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x55e045d3e400_0;
    %assign/vec4 v0x55e045d3e4c0_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x55e045d3e090;
T_59 ;
    %wait E_0x55e045d3e2c0;
    %load/vec4 v0x55e045d3e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d3e590_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x55e045d3e4c0_0;
    %assign/vec4 v0x55e045d3e590_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x55e045d3de80;
T_60 ;
    %wait E_0x55e045d3e2c0;
    %load/vec4 v0x55e045d3ec80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d3ea20_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x55e045d3ed20_0;
    %assign/vec4 v0x55e045d3ea20_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x55e045d3d9c0;
T_61 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d407a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d400e0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x55e045d400e0_0;
    %load/vec4 v0x55e045d401d0_0;
    %xor;
    %assign/vec4 v0x55e045d400e0_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x55e045d3d9c0;
T_62 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d407a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d40840_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x55e045d3ff50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d40840_0, 0;
T_62.2 ;
    %load/vec4 v0x55e045d40380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e045d40840_0, 0;
T_62.4 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x55e045d3d9c0;
T_63 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d407a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e045d408e0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x55e045d401d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x55e045d40010_0;
    %assign/vec4 v0x55e045d408e0_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x55e045d4b280;
T_64 ;
    %pushi/vec4 0, 0, 18;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045d4baf0, 4, 0;
    %pushi/vec4 42, 0, 18;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045d4baf0, 4, 0;
    %pushi/vec4 2560, 0, 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045d4baf0, 4, 0;
    %pushi/vec4 2602, 0, 18;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045d4baf0, 4, 0;
    %pushi/vec4 163840, 0, 18;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045d4baf0, 4, 0;
    %pushi/vec4 163882, 0, 18;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045d4baf0, 4, 0;
    %pushi/vec4 166400, 0, 18;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045d4baf0, 4, 0;
    %pushi/vec4 174634, 0, 18;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045d4baf0, 4, 0;
    %pushi/vec4 87381, 0, 18;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045d4baf0, 4, 0;
    %pushi/vec4 87423, 0, 18;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045d4baf0, 4, 0;
    %pushi/vec4 89941, 0, 18;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045d4baf0, 4, 0;
    %pushi/vec4 89983, 0, 18;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045d4baf0, 4, 0;
    %pushi/vec4 259413, 0, 18;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045d4baf0, 4, 0;
    %pushi/vec4 259455, 0, 18;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045d4baf0, 4, 0;
    %pushi/vec4 261973, 0, 18;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045d4baf0, 4, 0;
    %pushi/vec4 262015, 0, 18;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045d4baf0, 4, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55e045d4ba10_0, 0, 32;
T_64.0 ;
    %load/vec4 v0x55e045d4ba10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_64.1, 5;
    %load/vec4 v0x55e045d4ba10_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %pad/s 6;
    %load/vec4 v0x55e045d4ba10_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %pad/s 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e045d4ba10_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %pad/s 6;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x55e045d4ba10_0;
    %store/vec4a v0x55e045d4baf0, 4, 0;
    %load/vec4 v0x55e045d4ba10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d4ba10_0, 0, 32;
    %jmp T_64.0;
T_64.1 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55e045d4bbb0_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55e045d4bd20_0, 0, 18;
    %end;
    .thread T_64;
    .scope S_0x55e045d4b280;
T_65 ;
    %wait E_0x55e045d31160;
    %load/vec4 v0x55e045d4bde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v0x55e045d4b840_0;
    %load/vec4 v0x55e045d4b510_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e045d4baf0, 0, 4;
    %load/vec4 v0x55e045d4b840_0;
    %assign/vec4 v0x55e045d4bbb0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x55e045d4b510_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55e045d4baf0, 4;
    %assign/vec4 v0x55e045d4bbb0_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x55e045d4b280;
T_66 ;
    %wait E_0x55e045afdc40;
    %load/vec4 v0x55e045d4bea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x55e045d4b930_0;
    %load/vec4 v0x55e045d4b610_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e045d4baf0, 0, 4;
    %load/vec4 v0x55e045d4b930_0;
    %assign/vec4 v0x55e045d4bd20_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x55e045d4b610_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55e045d4baf0, 4;
    %assign/vec4 v0x55e045d4bd20_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x55e045d3d220;
T_67 ;
Ewait_0 .event/or E_0x55e045d3d910, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x55e045d58110_0, 0, 8;
    %load/vec4 v0x55e045d57a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0x55e045d58110_0, 0, 8;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x55e045d56a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x55e045d58110_0, 0, 8;
    %jmp T_67.3;
T_67.2 ;
    %load/vec4 v0x55e045d568e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %load/vec4 v0x55e045d56e90_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.8, 8;
    %load/vec4 v0x55e045d55970_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.8;
    %jmp/0xz  T_67.6, 8;
    %load/vec4 v0x55e045d541e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.9, 8;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x55e045d58110_0, 0, 8;
    %jmp T_67.10;
T_67.9 ;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0x55e045d58110_0, 0, 8;
T_67.10 ;
T_67.6 ;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x55e045d55e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.11, 8;
    %load/vec4 v0x55e045d56e90_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.15, 8;
    %load/vec4 v0x55e045d55970_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.15;
    %jmp/0xz  T_67.13, 8;
    %load/vec4 v0x55e045d541e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.16, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x55e045d58110_0, 0, 8;
    %jmp T_67.17;
T_67.16 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x55e045d58110_0, 0, 8;
T_67.17 ;
T_67.13 ;
    %jmp T_67.12;
T_67.11 ;
    %load/vec4 v0x55e045d55dd0_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.20, 8;
    %load/vec4 v0x55e045d56760_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.20;
    %jmp/0xz  T_67.18, 8;
    %load/vec4 v0x55e045d56e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.21, 8;
    %load/vec4 v0x55e045d541e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.23, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x55e045d58110_0, 0, 8;
    %jmp T_67.24;
T_67.23 ;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55e045d58110_0, 0, 8;
T_67.24 ;
    %jmp T_67.22;
T_67.21 ;
    %load/vec4 v0x55e045d55970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.25, 8;
    %load/vec4 v0x55e045d56820_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.30, 8;
    %load/vec4 v0x55e045d54340_0;
    %cmpi/u 41, 0, 8;
    %flag_or 5, 4;
    %flag_or 8, 5;
T_67.30;
    %jmp/1 T_67.29, 8;
    %load/vec4 v0x55e045d55ad0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.29;
    %jmp/0xz  T_67.27, 8;
    %load/vec4 v0x55e045d541e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.31, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55e045d58110_0, 0, 8;
    %jmp T_67.32;
T_67.31 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x55e045d58110_0, 0, 8;
T_67.32 ;
    %jmp T_67.28;
T_67.27 ;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x55e045d58110_0, 0, 8;
T_67.28 ;
    %jmp T_67.26;
T_67.25 ;
    %load/vec4 v0x55e045d56820_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.35, 8;
    %load/vec4 v0x55e045d55ad0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.35;
    %jmp/0xz  T_67.33, 8;
    %load/vec4 v0x55e045d541e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.36, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e045d58110_0, 0, 8;
    %jmp T_67.37;
T_67.36 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55e045d58110_0, 0, 8;
T_67.37 ;
    %jmp T_67.34;
T_67.33 ;
    %load/vec4 v0x55e045d541e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.38, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x55e045d58110_0, 0, 8;
    %jmp T_67.39;
T_67.38 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x55e045d58110_0, 0, 8;
T_67.39 ;
T_67.34 ;
T_67.26 ;
T_67.22 ;
T_67.18 ;
T_67.12 ;
T_67.5 ;
T_67.3 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x55e045d3d220;
T_68 ;
    %wait E_0x55e045d31160;
    %load/vec4 v0x55e045d570b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_68.0, 8;
    %load/vec4 v0x55e045d58d00_0;
    %and;
T_68.0;
    %assign/vec4 v0x55e045d58b30_0, 0;
    %jmp T_68;
    .thread T_68;
    .scope S_0x55e045d3d220;
T_69 ;
    %wait E_0x55e045afdc40;
    %load/vec4 v0x55e045d56da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v0x55e045d58690_0;
    %assign/vec4 v0x55e045d54900_0, 0;
T_69.0 ;
    %load/vec4 v0x55e045d56cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x55e045d58830_0;
    %assign/vec4 v0x55e045d54b20_0, 0;
T_69.2 ;
    %load/vec4 v0x55e045d56bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.4, 8;
    %load/vec4 v0x55e045d58760_0;
    %assign/vec4 v0x55e045d54a10_0, 0;
T_69.4 ;
    %load/vec4 v0x55e045d56b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.6, 8;
    %load/vec4 v0x55e045d58520_0;
    %assign/vec4 v0x55e045d53fc0_0, 0;
T_69.6 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x55e045d3d220;
T_70 ;
    %wait E_0x55e045d31160;
    %load/vec4 v0x55e045d54820_0;
    %pushi/vec4 1, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55e045d57cf0_0, 0;
    %jmp T_70;
    .thread T_70;
    .scope S_0x55e045d3d220;
T_71 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d571f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e045d54f90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e045d54dd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55e045d55070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55e045d54eb0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55e045d54cf0_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x55e045d57590_0;
    %load/vec4 v0x55e045d54c30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e045d54f90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55e045d55070_0, 0;
T_71.2 ;
    %load/vec4 v0x55e045d574d0_0;
    %load/vec4 v0x55e045d54c30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.4, 8;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55e045d54dd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55e045d54eb0_0, 0;
T_71.4 ;
    %load/vec4 v0x55e045d57410_0;
    %load/vec4 v0x55e045d55710_0;
    %and;
    %load/vec4 v0x55e045d54c30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.6, 8;
    %load/vec4 v0x55e045d55070_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_71.8, 4;
    %load/vec4 v0x55e045d54f90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55e045d54f90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55e045d55070_0, 0;
    %jmp T_71.9;
T_71.8 ;
    %load/vec4 v0x55e045d54cf0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 6, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55e045d54cf0_0, 0;
    %load/vec4 v0x55e045d55070_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55e045d55070_0, 0;
T_71.9 ;
T_71.6 ;
    %load/vec4 v0x55e045d57410_0;
    %load/vec4 v0x55e045d55710_0;
    %inv;
    %and;
    %load/vec4 v0x55e045d54c30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.10, 8;
    %load/vec4 v0x55e045d54eb0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_71.12, 4;
    %load/vec4 v0x55e045d54dd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55e045d54dd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55e045d54eb0_0, 0;
    %jmp T_71.13;
T_71.12 ;
    %load/vec4 v0x55e045d54eb0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55e045d54eb0_0, 0;
T_71.13 ;
T_71.10 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x55e045d3d220;
T_72 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d571f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x55e045d54340_0, 0;
    %pushi/vec4 191, 0, 8;
    %assign/vec4 v0x55e045d545e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e045d54500_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x55e045d54420_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55e045d54820_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e045d57ed0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e045d57e30_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x55e045d57d90_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x55e045d55710_0;
    %load/vec4 v0x55e045d57890_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x55e045d55c30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_72.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_72.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_72.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_72.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_72.10, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_72.11, 6;
    %jmp T_72.13;
T_72.4 ;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55e045d54340_0, 0;
    %jmp T_72.13;
T_72.5 ;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55e045d54500_0, 0;
    %jmp T_72.13;
T_72.6 ;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 5, 8, 5;
    %assign/vec4 v0x55e045d54420_0, 0;
    %jmp T_72.13;
T_72.7 ;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 2, 12, 5;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 3, 8, 5;
    %concat/vec4; draw_concat_vec4
    %split/vec4 3;
    %assign/vec4 v0x55e045d57ed0_0, 0;
    %assign/vec4 v0x55e045d54820_0, 0;
    %jmp T_72.13;
T_72.8 ;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0x55e045d57e30_0, 0;
    %jmp T_72.13;
T_72.9 ;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 7, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e045d57d90_0, 4, 5;
    %jmp T_72.13;
T_72.10 ;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e045d57d90_0, 4, 5;
    %jmp T_72.13;
T_72.11 ;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55e045d545e0_0, 0;
    %jmp T_72.13;
T_72.13 ;
    %pop/vec4 1;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x55e045d3d220;
T_73 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d571f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d581e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d57c50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e045d57b90_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x55e045d55710_0;
    %load/vec4 v0x55e045d57350_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 6, 8, 5;
    %split/vec4 4;
    %assign/vec4 v0x55e045d57b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55e045d57c50_0, 0;
    %assign/vec4 v0x55e045d581e0_0, 0;
T_73.2 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x55e045d3d220;
T_74 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d571f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e045d55ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d55970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d541e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e045d558b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d56e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d54080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d58040_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x55e045d57710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_74.4, 9;
    %load/vec4 v0x55e045d55710_0;
    %and;
T_74.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55e045d55ad0_0, 0;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x55e045d55970_0, 0;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x55e045d541e0_0, 0;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x55e045d558b0_0, 0;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x55e045d56e90_0, 0;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x55e045d54080_0, 0;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 1, 4, 4;
    %or;
    %assign/vec4 v0x55e045d58040_0, 0;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x55e045d3d220;
T_75 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d571f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55e045d53ee0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x55e045d57650_0;
    %load/vec4 v0x55e045d55710_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x55e045d53ee0_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x55e045d3d220;
T_76 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d571f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e045d57ad0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x55e045d57290_0;
    %load/vec4 v0x55e045d55710_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x55e045d55550_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e045d57ad0_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x55e045d3d220;
T_77 ;
Ewait_1 .event/or E_0x55e045d3d870, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55e045d55c30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_77.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_77.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_77.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_77.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_77.6, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_77.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e045d55cf0_0, 0, 8;
    %jmp T_77.9;
T_77.0 ;
    %load/vec4 v0x55e045d54340_0;
    %store/vec4 v0x55e045d55cf0_0, 0, 8;
    %jmp T_77.9;
T_77.1 ;
    %load/vec4 v0x55e045d54500_0;
    %store/vec4 v0x55e045d55cf0_0, 0, 8;
    %jmp T_77.9;
T_77.2 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55e045d54420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045d55cf0_0, 0, 8;
    %jmp T_77.9;
T_77.3 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55e045d54820_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x55e045d57ed0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045d55cf0_0, 0, 8;
    %jmp T_77.9;
T_77.4 ;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x55e045d57e30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045d55cf0_0, 0, 8;
    %jmp T_77.9;
T_77.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55e045d57d90_0;
    %parti/s 7, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045d55cf0_0, 0, 8;
    %jmp T_77.9;
T_77.6 ;
    %load/vec4 v0x55e045d57d90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55e045d55cf0_0, 0, 8;
    %jmp T_77.9;
T_77.7 ;
    %load/vec4 v0x55e045d545e0_0;
    %store/vec4 v0x55e045d55cf0_0, 0, 8;
    %jmp T_77.9;
T_77.9 ;
    %pop/vec4 1;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x55e045d3d220;
T_78 ;
Ewait_2 .event/or E_0x55e045d3d760, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e045d557d0_0, 0, 16;
    %load/vec4 v0x55e045d55710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x55e045d57650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55e045d53ee0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d557d0_0, 4, 8;
T_78.2 ;
    %load/vec4 v0x55e045d57710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55e045d54080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e045d56e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e045d558b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e045d541e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e045d55970_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e045d55ad0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d557d0_0, 4, 8;
T_78.4 ;
    %load/vec4 v0x55e045d577d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.6, 8;
    %load/vec4 v0x55e045d57950_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d557d0_0, 4, 8;
T_78.6 ;
    %load/vec4 v0x55e045d57890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.8, 8;
    %load/vec4 v0x55e045d55cf0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d557d0_0, 4, 8;
T_78.8 ;
    %load/vec4 v0x55e045d57350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.10, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55e045d581e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e045d57c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e045d57b90_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d557d0_0, 4, 8;
T_78.10 ;
    %load/vec4 v0x55e045d57290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.12, 8;
    %load/vec4 v0x55e045d57ad0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d557d0_0, 4, 8;
T_78.12 ;
    %load/vec4 v0x55e045d57410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.14, 8;
    %load/vec4 v0x55e045d54eb0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_78.16, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55e045d57f70_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d557d0_0, 4, 8;
    %jmp T_78.17;
T_78.16 ;
    %load/vec4 v0x55e045d54eb0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_78.18, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55e045d57f70_0;
    %parti/s 6, 6, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d557d0_0, 4, 8;
    %jmp T_78.19;
T_78.18 ;
    %load/vec4 v0x55e045d54eb0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_78.20, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55e045d57f70_0;
    %parti/s 6, 12, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e045d557d0_0, 4, 8;
T_78.20 ;
T_78.19 ;
T_78.17 ;
T_78.14 ;
T_78.0 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x55e045d3d220;
T_79 ;
    %wait E_0x55e045d31160;
    %load/vec4 v0x55e045d557d0_0;
    %assign/vec4 v0x55e045d55630_0, 0;
    %jmp T_79;
    .thread T_79;
    .scope S_0x55e045d3d220;
T_80 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d571f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d552d0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x55e045d55210_0;
    %assign/vec4 v0x55e045d552d0_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x55e045d3d220;
T_81 ;
    %wait E_0x55e045d31160;
    %load/vec4 v0x55e045d55150_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_81.0, 8;
    %load/vec4 v0x55e045d546c0_0;
    %and;
T_81.0;
    %assign/vec4 v0x55e045d55210_0, 0;
    %jmp T_81;
    .thread T_81;
    .scope S_0x55e045d36c40;
T_82 ;
    %wait E_0x55e045afedb0;
    %load/vec4 v0x55e045d39d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55e045d399a0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55e045d3a0a0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x55e045d399a0_0;
    %load/vec4 v0x55e045d39ca0_0;
    %parti/u 11, 95, 32;
    %subi 1, 0, 11;
    %cmp/e;
    %jmp/0xz  T_82.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55e045d399a0_0, 0;
    %load/vec4 v0x55e045d3a0a0_0;
    %load/vec4 v0x55e045d39ca0_0;
    %parti/u 11, 84, 32;
    %subi 1, 0, 11;
    %cmp/e;
    %jmp/0xz  T_82.4, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55e045d3a0a0_0, 0;
    %jmp T_82.5;
T_82.4 ;
    %load/vec4 v0x55e045d3a0a0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x55e045d3a0a0_0, 0;
T_82.5 ;
    %jmp T_82.3;
T_82.2 ;
    %load/vec4 v0x55e045d399a0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x55e045d399a0_0, 0;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x55e045d30eb0;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e045d31710_0, 0, 32;
T_83.0 ;
    %load/vec4 v0x55e045d31710_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_83.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x55e045d31710_0;
    %store/vec4a v0x55e045d317f0, 4, 0;
    %load/vec4 v0x55e045d31710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d31710_0, 0, 32;
    %jmp T_83.0;
T_83.1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e045d318b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e045d31a20_0, 0, 16;
    %end;
    .thread T_83;
    .scope S_0x55e045d30eb0;
T_84 ;
    %wait E_0x55e045d31160;
    %load/vec4 v0x55e045d31b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %load/vec4 v0x55e045d31570_0;
    %load/vec4 v0x55e045d311c0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e045d317f0, 0, 4;
    %load/vec4 v0x55e045d31570_0;
    %assign/vec4 v0x55e045d318b0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x55e045d311c0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55e045d317f0, 4;
    %assign/vec4 v0x55e045d318b0_0, 0;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x55e045d30eb0;
T_85 ;
    %wait E_0x55e045afdc40;
    %load/vec4 v0x55e045d31bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v0x55e045d31630_0;
    %load/vec4 v0x55e045d312c0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e045d317f0, 0, 4;
    %load/vec4 v0x55e045d31630_0;
    %assign/vec4 v0x55e045d31a20_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x55e045d312c0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55e045d317f0, 4;
    %assign/vec4 v0x55e045d31a20_0, 0;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x55e045bcacb0;
T_86 ;
    %wait E_0x55e045b804d0;
    %load/vec4 v0x55e045b07c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045b079f0_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x55e045bcafe0_0;
    %assign/vec4 v0x55e045b079f0_0, 0;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x55e045bcacb0;
T_87 ;
    %wait E_0x55e045b804d0;
    %load/vec4 v0x55e045b07c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045b07ac0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x55e045b079f0_0;
    %assign/vec4 v0x55e045b07ac0_0, 0;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x55e045b2dc00;
T_88 ;
    %wait E_0x55e045b804d0;
    %load/vec4 v0x55e045ac4810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045ac4560_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x55e045ac48b0_0;
    %assign/vec4 v0x55e045ac4560_0, 0;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x55e045bb90c0;
T_89 ;
    %wait E_0x55e045afef80;
    %load/vec4 v0x55e045b803d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045b80130_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x55e045b80090_0;
    %assign/vec4 v0x55e045b80130_0, 0;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x55e045bb90c0;
T_90 ;
    %wait E_0x55e045afef80;
    %load/vec4 v0x55e045b803d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045b80200_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x55e045b80130_0;
    %assign/vec4 v0x55e045b80200_0, 0;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x55e045bb8e90;
T_91 ;
    %wait E_0x55e045afef80;
    %load/vec4 v0x55e045b2da00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045b40c30_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x55e045b2daa0_0;
    %assign/vec4 v0x55e045b40c30_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x55e045afeb80;
T_92 ;
    %wait E_0x55e045afedb0;
    %load/vec4 v0x55e045d30b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d304d0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x55e045d304d0_0;
    %load/vec4 v0x55e045d30570_0;
    %xor;
    %assign/vec4 v0x55e045d304d0_0, 0;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x55e045afeb80;
T_93 ;
    %wait E_0x55e045afedb0;
    %load/vec4 v0x55e045d30b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d30bc0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x55e045d30390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d30bc0_0, 0;
T_93.2 ;
    %load/vec4 v0x55e045d30700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e045d30bc0_0, 0;
T_93.4 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x55e045afeb80;
T_94 ;
    %wait E_0x55e045afedb0;
    %load/vec4 v0x55e045d30b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 4095, 0, 12;
    %assign/vec4 v0x55e045d30c80_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x55e045d30570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x55e045d30430_0;
    %assign/vec4 v0x55e045d30c80_0, 0;
T_94.2 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x55e045b9a2d0;
T_95 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d33270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e045d33ae0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55e045d33a00_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x55e045d33960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %load/vec4 v0x55e045d33670_0;
    %assign/vec4 v0x55e045d33ae0_0, 0;
    %load/vec4 v0x55e045d334c0_0;
    %assign/vec4 v0x55e045d33a00_0, 0;
T_95.2 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x55e045b9a2d0;
T_96 ;
Ewait_3 .event/or E_0x55e045b01820, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x55e045d32fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_96.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_96.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_96.2, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e045d32d80_0, 0, 16;
    %jmp T_96.4;
T_96.0 ;
    %pushi/vec4 0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55e045d333e0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 16, 0, 11;
    %div;
    %muli 80, 0, 11;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55e045d32970_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 11;
    %add;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x55e045d32d80_0, 0, 16;
    %jmp T_96.4;
T_96.1 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55e045d32f00_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 12;
    %pad/u 17;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55e045d32f00_0;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %muli 40, 0, 17;
    %add;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55e045d32970_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %add;
    %pad/u 16;
    %store/vec4 v0x55e045d32d80_0, 0, 16;
    %jmp T_96.4;
T_96.2 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x55e045d333e0_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %muli 160, 0, 16;
    %load/vec4 v0x55e045d32970_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x55e045d32d80_0, 0, 16;
    %jmp T_96.4;
T_96.4 ;
    %pop/vec4 1;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x55e045b9a2d0;
T_97 ;
Ewait_4 .event/or E_0x55e045b01780, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x55e045d33a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_97.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_97.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_97.2, 6;
    %jmp T_97.4;
T_97.0 ;
    %pushi/vec4 80, 0, 8;
    %store/vec4 v0x55e045d33ea0_0, 0, 8;
    %jmp T_97.4;
T_97.1 ;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0x55e045d33ea0_0, 0, 8;
    %jmp T_97.4;
T_97.2 ;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v0x55e045d33ea0_0, 0, 8;
    %jmp T_97.4;
T_97.4 ;
    %pop/vec4 1;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x55e045b9a2d0;
T_98 ;
Ewait_5 .event/or E_0x55e045b01710, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d32a50_0, 0, 1;
    %load/vec4 v0x55e045d32890_0;
    %pad/u 32;
    %cmpi/e 639, 0, 32;
    %jmp/0xz  T_98.0, 4;
    %load/vec4 v0x55e045d32fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_98.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_98.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_98.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d32a50_0, 0, 1;
    %jmp T_98.6;
T_98.2 ;
    %load/vec4 v0x55e045d33340_0;
    %parti/s 4, 0, 2;
    %and/r;
    %store/vec4 v0x55e045d32a50_0, 0, 1;
    %jmp T_98.6;
T_98.3 ;
    %load/vec4 v0x55e045d33340_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55e045d32a50_0, 0, 1;
    %jmp T_98.6;
T_98.4 ;
    %load/vec4 v0x55e045d33340_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55e045d32a50_0, 0, 1;
    %jmp T_98.6;
T_98.6 ;
    %pop/vec4 1;
T_98.0 ;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x55e045b9a2d0;
T_99 ;
    %wait E_0x55e045b01680;
    %load/vec4 v0x55e045d33270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e045d33dc0_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x55e045d32bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0x55e045d33dc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55e045d33dc0_0, 0;
T_99.2 ;
    %load/vec4 v0x55e045d33960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e045d33dc0_0, 0;
T_99.4 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x55e045b9a2d0;
T_100 ;
Ewait_6 .event/or E_0x55e045d2fa20, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x55e045d32fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_100.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_100.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_100.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d33d20_0, 0, 1;
    %jmp T_100.4;
T_100.0 ;
    %load/vec4 v0x55e045d33340_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x55e045d33d20_0, 0, 1;
    %jmp T_100.4;
T_100.1 ;
    %load/vec4 v0x55e045d33340_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x55e045d33d20_0, 0, 1;
    %jmp T_100.4;
T_100.2 ;
    %load/vec4 v0x55e045d33340_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x55e045d33d20_0, 0, 1;
    %jmp T_100.4;
T_100.4 ;
    %pop/vec4 1;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0x55e045b9a2d0;
T_101 ;
Ewait_7 .event/or E_0x55e045d2f9e0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x55e045d33a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_101.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_101.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_101.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d338c0_0, 0, 1;
    %jmp T_101.4;
T_101.0 ;
    %load/vec4 v0x55e045d33ae0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x55e045d338c0_0, 0, 1;
    %jmp T_101.4;
T_101.1 ;
    %load/vec4 v0x55e045d33ae0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x55e045d338c0_0, 0, 1;
    %jmp T_101.4;
T_101.2 ;
    %load/vec4 v0x55e045d33ae0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x55e045d338c0_0, 0, 1;
    %jmp T_101.4;
T_101.4 ;
    %pop/vec4 1;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x55e045b9a2d0;
T_102 ;
Ewait_8 .event/or E_0x55e045ae8840, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x55e045d32fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_102.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_102.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_102.2, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55e045d33bc0_0, 0, 9;
    %jmp T_102.4;
T_102.0 ;
    %load/vec4 v0x55e045d33d20_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x55e045d32890_0;
    %parti/s 7, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045d33bc0_0, 0, 9;
    %jmp T_102.4;
T_102.1 ;
    %load/vec4 v0x55e045d33d20_0;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0x55e045d32890_0;
    %parti/s 6, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045d33bc0_0, 0, 9;
    %jmp T_102.4;
T_102.2 ;
    %load/vec4 v0x55e045d33d20_0;
    %load/vec4 v0x55e045d32890_0;
    %parti/s 8, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045d33bc0_0, 0, 9;
    %jmp T_102.4;
T_102.4 ;
    %pop/vec4 1;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x55e045cb74a0;
T_103 ;
    %wait E_0x55e045afdc40;
    %load/vec4 v0x55e045d35da0_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x55e045d36260_0, 0;
    %jmp T_103;
    .thread T_103;
    .scope S_0x55e045cb74a0;
T_104 ;
Ewait_9 .event/or E_0x55e045ac4c20, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x55e045d36700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %load/vec4 v0x55e045d36260_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_104.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_104.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_104.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_104.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_104.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_104.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_104.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_104.9, 6;
    %jmp T_104.10;
T_104.2 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55e045d367d0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045d35e80_0, 0, 8;
    %jmp T_104.10;
T_104.3 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55e045d367d0_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045d35e80_0, 0, 8;
    %jmp T_104.10;
T_104.4 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55e045d367d0_0;
    %parti/s 2, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045d35e80_0, 0, 8;
    %jmp T_104.10;
T_104.5 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55e045d367d0_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045d35e80_0, 0, 8;
    %jmp T_104.10;
T_104.6 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55e045d367d0_0;
    %parti/s 2, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045d35e80_0, 0, 8;
    %jmp T_104.10;
T_104.7 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55e045d367d0_0;
    %parti/s 2, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045d35e80_0, 0, 8;
    %jmp T_104.10;
T_104.8 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55e045d367d0_0;
    %parti/s 2, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045d35e80_0, 0, 8;
    %jmp T_104.10;
T_104.9 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55e045d367d0_0;
    %parti/s 2, 14, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045d35e80_0, 0, 8;
    %jmp T_104.10;
T_104.10 ;
    %pop/vec4 1;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x55e045d36260_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_104.11, 8;
    %load/vec4 v0x55e045d367d0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_104.12, 8;
T_104.11 ; End of true expr.
    %load/vec4 v0x55e045d367d0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_104.12, 8;
 ; End of false expr.
    %blend;
T_104.12;
    %store/vec4 v0x55e045d35e80_0, 0, 8;
T_104.1 ;
    %load/vec4 v0x55e045d361a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_104.15, 8;
    %load/vec4 v0x55e045d368c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_104.15;
    %jmp/0xz  T_104.13, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e045d35e80_0, 0, 8;
T_104.13 ;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x55e045cb74a0;
T_105 ;
    %wait E_0x55e045afdc40;
    %load/vec4 v0x55e045d360e0_0;
    %inv;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_105.3, 11;
    %load/vec4 v0x55e045d35510_0;
    %and;
T_105.3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_105.2, 10;
    %load/vec4 v0x55e045d36640_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0x55e045d355b0_0;
    %parti/s 11, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_105.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_105.1, 9;
    %load/vec4 v0x55e045d35770_0;
    %load/vec4 v0x55e045d35ce0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_105.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_105.0, 8;
    %load/vec4 v0x55e045d35ce0_0;
    %load/vec4 v0x55e045d35690_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_105.0;
    %assign/vec4 v0x55e045d36340_0, 0;
    %jmp T_105;
    .thread T_105;
    .scope S_0x55e045cb74a0;
T_106 ;
    %wait E_0x55e045afdc40;
    %load/vec4 v0x55e045d360e0_0;
    %inv;
    %assign/vec4 v0x55e045d368c0_0, 0;
    %jmp T_106;
    .thread T_106;
    .scope S_0x55e045cb66a0;
T_107 ;
    %vpi_call/w 6 46 "$readmemb", "font.bin", v0x55e045cea880 {0 0 0};
    %end;
    .thread T_107;
    .scope S_0x55e045cb66a0;
T_108 ;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045b86a20, 4, 0;
    %pushi/vec4 10, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045b86a20, 4, 0;
    %pushi/vec4 160, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045b86a20, 4, 0;
    %pushi/vec4 170, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045b86a20, 4, 0;
    %pushi/vec4 2560, 0, 12;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045b86a20, 4, 0;
    %pushi/vec4 2570, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045b86a20, 4, 0;
    %pushi/vec4 2640, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045b86a20, 4, 0;
    %pushi/vec4 2730, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045b86a20, 4, 0;
    %pushi/vec4 1365, 0, 12;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045b86a20, 4, 0;
    %pushi/vec4 1375, 0, 12;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045b86a20, 4, 0;
    %pushi/vec4 1525, 0, 12;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045b86a20, 4, 0;
    %pushi/vec4 1535, 0, 12;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045b86a20, 4, 0;
    %pushi/vec4 3925, 0, 12;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045b86a20, 4, 0;
    %pushi/vec4 3935, 0, 12;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045b86a20, 4, 0;
    %pushi/vec4 4085, 0, 12;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045b86a20, 4, 0;
    %pushi/vec4 4095, 0, 12;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045b86a20, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045cc4060, 4, 0;
    %pushi/vec4 160, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045cc4060, 4, 0;
    %pushi/vec4 2560, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045cc4060, 4, 0;
    %pushi/vec4 2640, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045cc4060, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045cc4060, 4, 0;
    %pushi/vec4 1525, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045cc4060, 4, 0;
    %pushi/vec4 3925, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045cc4060, 4, 0;
    %pushi/vec4 4085, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045cc4060, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045cc4060, 4, 0;
    %pushi/vec4 170, 0, 12;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045cc4060, 4, 0;
    %pushi/vec4 2570, 0, 12;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045cc4060, 4, 0;
    %pushi/vec4 2730, 0, 12;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045cc4060, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045cc4060, 4, 0;
    %pushi/vec4 1535, 0, 12;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045cc4060, 4, 0;
    %pushi/vec4 3935, 0, 12;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045cc4060, 4, 0;
    %pushi/vec4 4095, 0, 12;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e045cc4060, 4, 0;
    %end;
    .thread T_108;
    .scope S_0x55e045cb66a0;
T_109 ;
Ewait_10 .event/or E_0x55e045afd850, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x55e045ba8340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %load/vec4 v0x55e045ce5580_0;
    %load/vec4 v0x55e045c9eb40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e045c9ea60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e045cbe2f0_0, 0, 12;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x55e045d059a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x55e045ca2480_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55e045b86a20, 4;
    %store/vec4 v0x55e045cbe2f0_0, 0, 12;
    %jmp T_109.3;
T_109.2 ;
    %load/vec4 v0x55e045d03f60_0;
    %load/vec4 v0x55e045ca1120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e045d059a0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55e045cc4060, 4;
    %store/vec4 v0x55e045cbe2f0_0, 0, 12;
T_109.3 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x55e045cb66a0;
T_110 ;
    %wait E_0x55e045afdc40;
    %load/vec4 v0x55e045ce8900_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55e045b86a20, 4;
    %assign/vec4 v0x55e045ce89e0_0, 0;
    %load/vec4 v0x55e045ca3840_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55e045b86a20, 4;
    %assign/vec4 v0x55e045ca2560_0, 0;
    %load/vec4 v0x55e045cbe2f0_0;
    %assign/vec4 v0x55e045cbe3b0_0, 0;
    %jmp T_110;
    .thread T_110;
    .scope S_0x55e045cb66a0;
T_111 ;
    %wait E_0x55e045afdc40;
    %load/vec4 v0x55e045cea7a0_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x55e045cea880, 4;
    %assign/vec4 v0x55e045ce5660_0, 0;
    %jmp T_111;
    .thread T_111;
    .scope S_0x55e045ca6780;
T_112 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e045d3c320_0, 0, 32;
    %end;
    .thread T_112, $init;
    .scope S_0x55e045ca6780;
T_113 ;
    %wait E_0x55e045afdc40;
    %load/vec4 v0x55e045d3be40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_113.1, 9;
    %load/vec4 v0x55e045d3a460_0;
    %nor/r;
    %and;
T_113.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_113.0, 8;
    %load/vec4 v0x55e045d3a550_0;
    %nor/r;
    %and;
T_113.0;
    %assign/vec4 v0x55e045d3a380_0, 0;
    %jmp T_113;
    .thread T_113;
    .scope S_0x55e045ca6780;
T_114 ;
    %wait E_0x55e045afdc40;
    %load/vec4 v0x55e045d3ae80_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x55e045d3b780_0, 0;
    %load/vec4 v0x55e045d3c610_0;
    %parti/s 3, 1, 2;
    %assign/vec4 v0x55e045d3b840_0, 0;
    %jmp T_114;
    .thread T_114;
    .scope S_0x55e045ca6780;
T_115 ;
    %wait E_0x55e045afdc40;
    %load/vec4 v0x55e045d3cd10_0;
    %load/vec4 v0x55e045d3cde0_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55e045d3cde0_0, 0;
    %load/vec4 v0x55e045d3bce0_0;
    %load/vec4 v0x55e045d3bd80_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55e045d3bd80_0, 0;
    %jmp T_115;
    .thread T_115;
    .scope S_0x55e045ca6780;
T_116 ;
    %wait E_0x55e045afdc40;
    %load/vec4 v0x55e045d3c320_0;
    %cmpi/u 4294967295, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_116.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e045d3ad40_0, 0;
    %load/vec4 v0x55e045d3c320_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55e045d3c320_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x55e045d3c320_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_116.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d3ad40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e045d3c320_0, 0;
    %jmp T_116.3;
T_116.2 ;
    %load/vec4 v0x55e045d3c320_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55e045d3c320_0, 0;
T_116.3 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x55e045cbfd80;
T_117 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e045d5ccd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e045d5cbf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e045d5cb10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e045d5c2b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e045d5d480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e045d5c4d0_0, 0, 32;
    %end;
    .thread T_117, $init;
    .scope S_0x55e045cbfd80;
T_118 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d5ca70_0, 0, 1;
T_118.0 ;
    %delay 10000, 0;
    %load/vec4 v0x55e045d5ca70_0;
    %inv;
    %store/vec4 v0x55e045d5ca70_0, 0, 1;
    %jmp T_118.0;
    %end;
    .thread T_118;
    .scope S_0x55e045cbfd80;
T_119 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d5cf10_0, 0, 1;
T_119.0 ;
    %delay 20000, 0;
    %load/vec4 v0x55e045d5cf10_0;
    %inv;
    %store/vec4 v0x55e045d5cf10_0, 0, 1;
    %jmp T_119.0;
    %end;
    .thread T_119;
    .scope S_0x55e045cbfd80;
T_120 ;
    %wait E_0x55e045d31160;
    %load/vec4 v0x55e045d5bfa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_120.2, 9;
    %load/vec4 v0x55e045d5c040_0;
    %nor/r;
    %and;
T_120.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e045d5c040_0, 0;
    %load/vec4 v0x55e045d5c0e0_0;
    %parti/s 15, 1, 2;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x55e045d5c370, 4;
    %assign/vec4 v0x55e045d5c180_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e045d5c040_0, 0;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x55e045cbfd80;
T_121 ;
    %wait E_0x55e045afdc40;
    %load/vec4 v0x55e045d5d3e0_0;
    %assign/vec4 v0x55e045d5d560_0, 0;
    %load/vec4 v0x55e045d5d280_0;
    %assign/vec4 v0x55e045d5c5b0_0, 0;
    %load/vec4 v0x55e045d5c5b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_121.2, 9;
    %load/vec4 v0x55e045d5d280_0;
    %nor/r;
    %and;
T_121.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0x55e045d5c670_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55e045d5c670_0, 0;
T_121.0 ;
    %load/vec4 v0x55e045d5d560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_121.5, 9;
    %load/vec4 v0x55e045d5d3e0_0;
    %nor/r;
    %and;
T_121.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.3, 8;
    %load/vec4 v0x55e045d5d480_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55e045d5d480_0, 0;
    %vpi_call/w 4 302 "$display", "[DEBUG] Frame completed! vsync_count=%0d, lines=%0d, time=%0t", v0x55e045d5d480_0, v0x55e045d5c670_0, $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e045d5c670_0, 0;
T_121.3 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x55e045cbfd80;
T_122 ;
    %wait E_0x55e045afdc40;
    %load/vec4 v0x55e045d5c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e045d5d620_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x55e045d5d620_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55e045d5d620_0, 0;
    %load/vec4 v0x55e045d5d620_0;
    %pushi/vec4 10000000, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_122.2, 4;
    %vpi_call/w 4 318 "$display", "[WATCHDOG] @%0t: vsync_count=%0d, line_count=%0d, mode=%02h", $time, v0x55e045d5d480_0, v0x55e045d5c670_0, v0x55e045d5c750_0 {0 0 0};
T_122.2 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x55e045cbfd80;
T_123 ;
    %vpi_call/w 4 476 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 477 "$display", "VGA + FrameBuffer Integration Test Suite" {0 0 0};
    %vpi_call/w 4 478 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 479 "$display", "\000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e045d5c9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d5b5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d5ba20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d5bed0_0, 0, 1;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x55e045d5bb90_0, 0, 19;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e045d5bd30_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e045d5bc60_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e045d5d480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e045d5c670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e045d5d620_0, 0, 32;
    %fork t_1, S_0x55e045cb9550;
    %jmp t_0;
    .scope S_0x55e045cb9550;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e045d21460_0, 0, 32;
T_123.0 ;
    %load/vec4 v0x55e045d21460_0;
    %cmpi/s 32768, 0, 32;
    %jmp/0xz T_123.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x55e045d21460_0;
    %store/vec4a v0x55e045d5c370, 4, 0;
    %load/vec4 v0x55e045d21460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e045d21460_0, 0, 32;
    %jmp T_123.0;
T_123.1 ;
    %end;
    .scope S_0x55e045cbfd80;
t_0 %join;
    %delay 100000, 0;
    %wait E_0x55e045d31160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e045d5c9d0_0, 0, 1;
    %delay 100000, 0;
    %fork TD_vga_framebuffer_integration_tb.test_mode_03h, S_0x55e045d59b40;
    %join;
    %fork TD_vga_framebuffer_integration_tb.test_mode_13h, S_0x55e045d59f00;
    %join;
    %fork TD_vga_framebuffer_integration_tb.test_mode_12h, S_0x55e045d59d20;
    %join;
    %vpi_call/w 4 510 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 511 "$display", "Integration Test Summary" {0 0 0};
    %vpi_call/w 4 512 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 513 "$display", "Tests Run:    %0d", v0x55e045d5ccd0_0 {0 0 0};
    %vpi_call/w 4 514 "$display", "Tests Passed: %0d", v0x55e045d5cbf0_0 {0 0 0};
    %vpi_call/w 4 515 "$display", "Tests Failed: %0d", v0x55e045d5cb10_0 {0 0 0};
    %vpi_call/w 4 516 "$display", "===========================================" {0 0 0};
    %load/vec4 v0x55e045d5cb10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_123.2, 4;
    %vpi_call/w 4 519 "$display", "\342\234\223 ALL INTEGRATION TESTS PASSED" {0 0 0};
    %jmp T_123.3;
T_123.2 ;
    %vpi_call/w 4 521 "$display", "\342\234\227 SOME INTEGRATION TESTS FAILED" {0 0 0};
T_123.3 ;
    %vpi_call/w 4 524 "$display", "\000" {0 0 0};
    %vpi_call/w 4 525 "$finish" {0 0 0};
    %end;
    .thread T_123;
    .scope S_0x55e045cbfd80;
T_124 ;
    %delay 1215752192, 23;
    %vpi_call/w 4 531 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call/w 4 532 "$finish" {0 0 0};
    %end;
    .thread T_124;
    .scope S_0x55e045cbfd80;
T_125 ;
    %vpi_call/w 4 537 "$dumpfile", "vga_framebuffer_integration.vcd" {0 0 0};
    %vpi_call/w 4 538 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e045cbfd80 {0 0 0};
    %end;
    .thread T_125;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "/home/user/MyPC/Quartus/rtl/VGA/VGATypes.sv";
    "/home/user/MyPC/modelsim/vga_framebuffer_integration_tb.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/VGAController.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/FontColorLUT.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/FrameBuffer.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/FBPrefetch.sv";
    "/home/user/MyPC/Quartus/rtl/CPU/cdc/MCP.sv";
    "/home/user/MyPC/Quartus/rtl/CPU/cdc/SyncPulse.sv";
    "/home/user/MyPC/Quartus/rtl/CPU/cdc/BitSync.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/VGAPrefetchRAM_sim.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/VGASync.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/VGARegisters.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/DACRam_sim.sv";
    "/home/user/MyPC/Quartus/rtl/CPU/cdc/BusSync.sv";
