onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -color Gold -label Clock /testbench/clk
add wave -noupdate -color Gold -label Reset /testbench/reset
add wave -noupdate -expand -group {Instruction Memory} -label Memory -radix hexadecimal -childformat {{/testbench/dut/imem1/mem(63) -radix hexadecimal} {/testbench/dut/imem1/mem(62) -radix hexadecimal} {/testbench/dut/imem1/mem(61) -radix hexadecimal} {/testbench/dut/imem1/mem(60) -radix hexadecimal} {/testbench/dut/imem1/mem(59) -radix hexadecimal} {/testbench/dut/imem1/mem(58) -radix hexadecimal} {/testbench/dut/imem1/mem(57) -radix hexadecimal} {/testbench/dut/imem1/mem(56) -radix hexadecimal} {/testbench/dut/imem1/mem(55) -radix hexadecimal} {/testbench/dut/imem1/mem(54) -radix hexadecimal} {/testbench/dut/imem1/mem(53) -radix hexadecimal} {/testbench/dut/imem1/mem(52) -radix hexadecimal} {/testbench/dut/imem1/mem(51) -radix hexadecimal} {/testbench/dut/imem1/mem(50) -radix hexadecimal} {/testbench/dut/imem1/mem(49) -radix hexadecimal} {/testbench/dut/imem1/mem(48) -radix hexadecimal} {/testbench/dut/imem1/mem(47) -radix hexadecimal} {/testbench/dut/imem1/mem(46) -radix hexadecimal} {/testbench/dut/imem1/mem(45) -radix hexadecimal} {/testbench/dut/imem1/mem(44) -radix hexadecimal} {/testbench/dut/imem1/mem(43) -radix hexadecimal} {/testbench/dut/imem1/mem(42) -radix hexadecimal} {/testbench/dut/imem1/mem(41) -radix hexadecimal} {/testbench/dut/imem1/mem(40) -radix hexadecimal} {/testbench/dut/imem1/mem(39) -radix hexadecimal} {/testbench/dut/imem1/mem(38) -radix hexadecimal} {/testbench/dut/imem1/mem(37) -radix hexadecimal} {/testbench/dut/imem1/mem(36) -radix hexadecimal} {/testbench/dut/imem1/mem(35) -radix hexadecimal} {/testbench/dut/imem1/mem(34) -radix hexadecimal} {/testbench/dut/imem1/mem(33) -radix hexadecimal} {/testbench/dut/imem1/mem(32) -radix hexadecimal} {/testbench/dut/imem1/mem(31) -radix hexadecimal} {/testbench/dut/imem1/mem(30) -radix hexadecimal} {/testbench/dut/imem1/mem(29) -radix hexadecimal} {/testbench/dut/imem1/mem(28) -radix hexadecimal} {/testbench/dut/imem1/mem(27) -radix hexadecimal} {/testbench/dut/imem1/mem(26) -radix hexadecimal} {/testbench/dut/imem1/mem(25) -radix hexadecimal} {/testbench/dut/imem1/mem(24) -radix hexadecimal} {/testbench/dut/imem1/mem(23) -radix hexadecimal} {/testbench/dut/imem1/mem(22) -radix hexadecimal} {/testbench/dut/imem1/mem(21) -radix hexadecimal} {/testbench/dut/imem1/mem(20) -radix hexadecimal} {/testbench/dut/imem1/mem(19) -radix hexadecimal} {/testbench/dut/imem1/mem(18) -radix hexadecimal} {/testbench/dut/imem1/mem(17) -radix hexadecimal} {/testbench/dut/imem1/mem(16) -radix hexadecimal} {/testbench/dut/imem1/mem(15) -radix hexadecimal} {/testbench/dut/imem1/mem(14) -radix hexadecimal} {/testbench/dut/imem1/mem(13) -radix hexadecimal} {/testbench/dut/imem1/mem(12) -radix hexadecimal} {/testbench/dut/imem1/mem(11) -radix hexadecimal} {/testbench/dut/imem1/mem(10) -radix hexadecimal} {/testbench/dut/imem1/mem(9) -radix hexadecimal} {/testbench/dut/imem1/mem(8) -radix hexadecimal} {/testbench/dut/imem1/mem(7) -radix hexadecimal} {/testbench/dut/imem1/mem(6) -radix hexadecimal} {/testbench/dut/imem1/mem(5) -radix hexadecimal} {/testbench/dut/imem1/mem(4) -radix hexadecimal} {/testbench/dut/imem1/mem(3) -radix hexadecimal} {/testbench/dut/imem1/mem(2) -radix hexadecimal} {/testbench/dut/imem1/mem(1) -radix hexadecimal} {/testbench/dut/imem1/mem(0) -radix hexadecimal}} -subitemconfig {/testbench/dut/imem1/mem(63) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(62) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(61) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(60) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(59) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(58) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(57) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(56) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(55) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(54) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(53) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(52) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(51) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(50) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(49) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(48) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(47) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(46) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(45) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(44) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(43) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(42) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(41) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(40) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(39) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(38) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(37) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(36) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(35) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(34) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(33) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(32) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(31) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(30) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(29) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(28) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(27) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(26) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(25) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(24) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(23) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(22) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(21) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(20) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(19) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(18) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(17) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(16) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(15) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(14) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(13) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(12) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(11) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(10) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(9) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(8) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(7) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(6) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(5) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(4) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(3) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(2) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(1) {-height 15 -radix hexadecimal} /testbench/dut/imem1/mem(0) {-height 15 -radix hexadecimal}} /testbench/dut/imem1/mem
add wave -noupdate -expand -group {Instruction Memory} -label Address -radix hexadecimal /testbench/dut/imem1/a
add wave -noupdate -expand -group {Instruction Memory} -label {Data Out} -radix hexadecimal /testbench/dut/imem1/rd
add wave -noupdate -expand -group {Data Memory} -color Turquoise -label Memory -radix hexadecimal /testbench/dut/dmem1/mem
add wave -noupdate -expand -group {Data Memory} -color Turquoise -label Address -radix hexadecimal /testbench/dut/dmem1/a
add wave -noupdate -expand -group {Data Memory} -color Turquoise -label {Data In} -radix hexadecimal /testbench/dut/dmem1/wd
add wave -noupdate -expand -group {Data Memory} -color Turquoise -label {Data Out} -radix hexadecimal /testbench/dut/dmem1/rd
add wave -noupdate -expand -group {Data Memory} -color Turquoise -label {Write Enable} /testbench/dut/dmem1/we
add wave -noupdate -expand -group {Fetch Stage} -label Stall /testbench/dut/rvsingle/StallF
add wave -noupdate -expand -group {Decode Stage} -color {Violet Red} -label RegWrite /testbench/dut/rvsingle/RegWriteD
add wave -noupdate -expand -group {Decode Stage} -color {Violet Red} -label MemWrite /testbench/dut/rvsingle/MemWriteD
add wave -noupdate -expand -group {Decode Stage} -color {Violet Red} -label Jump /testbench/dut/rvsingle/JumpD
add wave -noupdate -expand -group {Decode Stage} -color {Violet Red} -label Branch /testbench/dut/rvsingle/BranchD
add wave -noupdate -expand -group {Decode Stage} -color {Violet Red} -label ALUSrc /testbench/dut/rvsingle/ALUSrcD
add wave -noupdate -expand -group {Decode Stage} -color {Violet Red} -label Stall /testbench/dut/rvsingle/StallD
add wave -noupdate -expand -group {Decode Stage} -color {Violet Red} -label Flush /testbench/dut/rvsingle/FlushD
add wave -noupdate -expand -group {Decode Stage} -color {Violet Red} -label ResultSrc /testbench/dut/rvsingle/ResultSrcD
add wave -noupdate -expand -group {Decode Stage} -color {Violet Red} -label ImmSrc /testbench/dut/rvsingle/ImmSrcD
add wave -noupdate -expand -group {Decode Stage} -color {Violet Red} -label AluControl /testbench/dut/rvsingle/ALUControlD
add wave -noupdate -expand -group {Decode Stage} -color {Violet Red} -label Rs1 /testbench/dut/rvsingle/Rs1D
add wave -noupdate -expand -group {Decode Stage} -color {Violet Red} -label Rs2 /testbench/dut/rvsingle/Rs2D
add wave -noupdate -expand -group {Decode Stage} -color {Violet Red} -label Instr -radix hexadecimal -radixshowbase 0 /testbench/dut/rvsingle/InstrD
add wave -noupdate -expand -group {Execute Stage} -label Flush /testbench/dut/rvsingle/FlushE
add wave -noupdate -expand -group {Execute Stage} -label PCSrc /testbench/dut/rvsingle/PCSrcE
add wave -noupdate -expand -group {Execute Stage} -label ResultSrc(0) /testbench/dut/rvsingle/ResultSrcE0
add wave -noupdate -expand -group {Execute Stage} -label ForwardA /testbench/dut/rvsingle/ForwardAE
add wave -noupdate -expand -group {Execute Stage} -label ForwardB /testbench/dut/rvsingle/ForwardBE
add wave -noupdate -expand -group {Execute Stage} -label Rs1 /testbench/dut/rvsingle/Rs1E
add wave -noupdate -expand -group {Execute Stage} -label Rs2 /testbench/dut/rvsingle/Rs2E
add wave -noupdate -expand -group {Execute Stage} -label Rd /testbench/dut/rvsingle/RdE
add wave -noupdate -expand -group {Memory Stage} -color {Orange Red} -label Regwrite /testbench/dut/rvsingle/RegWriteM
add wave -noupdate -expand -group {Memory Stage} -color {Orange Red} -label Rd /testbench/dut/rvsingle/RdM
add wave -noupdate -expand -group {WriteBack Stage} -label Rd /testbench/dut/rvsingle/RdW
add wave -noupdate -expand -group {WriteBack Stage} -label RegWrite /testbench/dut/rvsingle/RegWriteW
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {272968 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 379
configure wave -valuecolwidth 92
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {66171 ps} {285991 ps}
