# Lab 11: Display Counter on FPGA



Objective

&nbsp;   1. To design a 2-digit decimal counter and interface it with a 7-segment display.

&nbsp;   2. To apply multiplexing to control multiple digits with limited FPGA I/O.

&nbsp;   3. To simulate and implement the design on a real FPGA board.



