{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685804160692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685804160702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 03 20:26:00 2023 " "Processing started: Sat Jun 03 20:26:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685804160702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685804160702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Display -c Display " "Command: quartus_map --read_settings_files=on --write_settings_files=off Display -c Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685804160703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1685804161273 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Display.v(119) " "Verilog HDL Module Instantiation warning at Display.v(119): ignored dangling comma in List of Port Connections" {  } { { "Display.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/Display.v" 119 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1685804175461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadigit1.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadigit1.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexadigit1 " "Found entity 1: hexadigit1" {  } { { "hexadigit1.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/hexadigit1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadigit2.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadigit2.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexadigit2 " "Found entity 1: hexadigit2" {  } { { "hexadigit2.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/hexadigit2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadigit3.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadigit3.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexadigit3 " "Found entity 1: hexadigit3" {  } { { "hexadigit3.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/hexadigit3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadigit4.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadigit4.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexadigit4 " "Found entity 1: hexadigit4" {  } { { "hexadigit4.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/hexadigit4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175476 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lfsr.v(25) " "Verilog HDL information at lfsr.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1685804175478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1hz " "Found entity 1: clock_1hz" {  } { { "clock_1hz.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/clock_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "baudrate.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/baudrate.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_100hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_100hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_100hz " "Found entity 1: clock_100hz" {  } { { "clock_100hz.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/clock_100hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_400hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_400hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_400hz " "Found entity 1: clk_400hz" {  } { { "clk_400hz.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/clk_400hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_800hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_800hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_800hz " "Found entity 1: clk_800hz" {  } { { "clk_800hz.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/clk_800hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadigit5.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadigit5.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexadigit5 " "Found entity 1: hexadigit5" {  } { { "hexadigit5.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/hexadigit5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadigit6.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadigit6.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexadigit6 " "Found entity 1: hexadigit6" {  } { { "hexadigit6.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/hexadigit6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadigit7.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadigit7.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexadigit7 " "Found entity 1: hexadigit7" {  } { { "hexadigit7.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/hexadigit7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadigit8.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadigit8.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexadigit8 " "Found entity 1: hexadigit8" {  } { { "hexadigit8.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/hexadigit8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clk_800hz Display.v(107) " "Verilog HDL Implicit Net warning at Display.v(107): created implicit net for \"Clk_800hz\"" {  } { { "Display.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/Display.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685804175512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Display " "Elaborating entity \"Display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1685804175581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexadigit1 hexadigit1:hexadigit1 " "Elaborating entity \"hexadigit1\" for hierarchy \"hexadigit1:hexadigit1\"" {  } { { "Display.v" "hexadigit1" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/Display.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexadigit2 hexadigit2:hexadigit2 " "Elaborating entity \"hexadigit2\" for hierarchy \"hexadigit2:hexadigit2\"" {  } { { "Display.v" "hexadigit2" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/Display.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexadigit3 hexadigit3:hexadigit3 " "Elaborating entity \"hexadigit3\" for hierarchy \"hexadigit3:hexadigit3\"" {  } { { "Display.v" "hexadigit3" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/Display.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexadigit4 hexadigit4:hexadigit4 " "Elaborating entity \"hexadigit4\" for hierarchy \"hexadigit4:hexadigit4\"" {  } { { "Display.v" "hexadigit4" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/Display.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexadigit5 hexadigit5:hexadigit5 " "Elaborating entity \"hexadigit5\" for hierarchy \"hexadigit5:hexadigit5\"" {  } { { "Display.v" "hexadigit5" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/Display.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexadigit6 hexadigit6:hexadigit6 " "Elaborating entity \"hexadigit6\" for hierarchy \"hexadigit6:hexadigit6\"" {  } { { "Display.v" "hexadigit6" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/Display.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexadigit7 hexadigit7:hexadigit7 " "Elaborating entity \"hexadigit7\" for hierarchy \"hexadigit7:hexadigit7\"" {  } { { "Display.v" "hexadigit7" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/Display.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexadigit8 hexadigit8:hexadigit8 " "Elaborating entity \"hexadigit8\" for hierarchy \"hexadigit8:hexadigit8\"" {  } { { "Display.v" "hexadigit8" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/Display.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:lfsr " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:lfsr\"" {  } { { "Display.v" "lfsr" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/Display.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_100hz clock_100hz:clock_100hz " "Elaborating entity \"clock_100hz\" for hierarchy \"clock_100hz:clock_100hz\"" {  } { { "Display.v" "clock_100hz" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/Display.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clock_100hz.v(14) " "Verilog HDL assignment warning at clock_100hz.v(14): truncated value with size 32 to match size of target (26)" {  } { { "clock_100hz.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/clock_100hz.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685804175625 "|Display|clock_100hz:clock_100hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_800hz clk_800hz:clk_800hz " "Elaborating entity \"clk_800hz\" for hierarchy \"clk_800hz:clk_800hz\"" {  } { { "Display.v" "clk_800hz" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/Display.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clk_800hz.v(14) " "Verilog HDL assignment warning at clk_800hz.v(14): truncated value with size 32 to match size of target (26)" {  } { { "clk_800hz.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/clk_800hz.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685804175627 "|Display|clk_800hz:clk_800hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:FIFO " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:FIFO\"" {  } { { "Display.v" "FIFO" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/Display.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/FIFO.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/FIFO.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685804175704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 11 " "Parameter \"lpm_widthu_r\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175707 ""}  } { { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/FIFO.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1685804175707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_qfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_qfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_qfg1 " "Found entity 1: dcfifo_qfg1" {  } { { "db/dcfifo_qfg1.tdf" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/dcfifo_qfg1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_qfg1 FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated " "Elaborating entity \"dcfifo_qfg1\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_qfg1.tdf" "rdptr_g1p" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/dcfifo_qfg1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_n5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_n5c " "Found entity 1: a_graycounter_n5c" {  } { { "db/a_graycounter_n5c.tdf" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/a_graycounter_n5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_n5c FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\|a_graycounter_n5c:wrptr_g1p " "Elaborating entity \"a_graycounter_n5c\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\|a_graycounter_n5c:wrptr_g1p\"" {  } { { "db/dcfifo_qfg1.tdf" "wrptr_g1p" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/dcfifo_qfg1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6011 " "Found entity 1: altsyncram_6011" {  } { { "db/altsyncram_6011.tdf" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/altsyncram_6011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6011 FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\|altsyncram_6011:fifo_ram " "Elaborating entity \"altsyncram_6011\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\|altsyncram_6011:fifo_ram\"" {  } { { "db/dcfifo_qfg1.tdf" "fifo_ram" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/dcfifo_qfg1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_36d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_36d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_36d " "Found entity 1: alt_synch_pipe_36d" {  } { { "db/alt_synch_pipe_36d.tdf" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/alt_synch_pipe_36d.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_36d FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\|alt_synch_pipe_36d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_36d\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\|alt_synch_pipe_36d:rs_dgwp\"" {  } { { "db/dcfifo_qfg1.tdf" "rs_dgwp" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/dcfifo_qfg1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\|alt_synch_pipe_36d:rs_dgwp\|dffpipe_2v8:dffpipe12 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\|alt_synch_pipe_36d:rs_dgwp\|dffpipe_2v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_36d.tdf" "dffpipe12" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/alt_synch_pipe_36d.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_46d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_46d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_46d " "Found entity 1: alt_synch_pipe_46d" {  } { { "db/alt_synch_pipe_46d.tdf" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/alt_synch_pipe_46d.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804175999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804175999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_46d FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\|alt_synch_pipe_46d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_46d\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\|alt_synch_pipe_46d:ws_dgrp\"" {  } { { "db/dcfifo_qfg1.tdf" "ws_dgrp" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/dcfifo_qfg1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804175999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804176017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804176017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\|alt_synch_pipe_46d:ws_dgrp\|dffpipe_3v8:dffpipe15 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\|alt_synch_pipe_46d:ws_dgrp\|dffpipe_3v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_46d.tdf" "dffpipe15" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/alt_synch_pipe_46d.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804176017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804176077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804176077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_qfg1.tdf" "rdempty_eq_comp" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/dcfifo_qfg1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804176077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qld " "Found entity 1: cntr_qld" {  } { { "db/cntr_qld.tdf" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/cntr_qld.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685804176134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685804176134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qld FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\|cntr_qld:cntr_b " "Elaborating entity \"cntr_qld\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qfg1:auto_generated\|cntr_qld:cntr_b\"" {  } { { "db/dcfifo_qfg1.tdf" "cntr_b" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/db/dcfifo_qfg1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804176135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate baudrate:uart_baud " "Elaborating entity \"baudrate\" for hierarchy \"baudrate:uart_baud\"" {  } { { "Display.v" "uart_baud" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/Display.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804176138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:uart_Tx " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:uart_Tx\"" {  } { { "Display.v" "uart_Tx" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/Display.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685804176140 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1685804177062 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1685804177062 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[2\] lfsr:lfsr\|data_out\[2\]~_emulated lfsr:lfsr\|data_out\[2\]~1 " "Register \"lfsr:lfsr\|data_out\[2\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[2\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[2\]~1\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[10\] lfsr:lfsr\|data_out\[10\]~_emulated lfsr:lfsr\|data_out\[10\]~5 " "Register \"lfsr:lfsr\|data_out\[10\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[10\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[10\]~5\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[18\] lfsr:lfsr\|data_out\[18\]~_emulated lfsr:lfsr\|data_out\[18\]~9 " "Register \"lfsr:lfsr\|data_out\[18\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[18\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[18\]~9\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[26\] lfsr:lfsr\|data_out\[26\]~_emulated lfsr:lfsr\|data_out\[26\]~13 " "Register \"lfsr:lfsr\|data_out\[26\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[26\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[26\]~13\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[34\] lfsr:lfsr\|data_out\[34\]~_emulated lfsr:lfsr\|data_out\[34\]~17 " "Register \"lfsr:lfsr\|data_out\[34\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[34\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[34\]~17\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[42\] lfsr:lfsr\|data_out\[42\]~_emulated lfsr:lfsr\|data_out\[42\]~21 " "Register \"lfsr:lfsr\|data_out\[42\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[42\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[42\]~21\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[42]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[50\] lfsr:lfsr\|data_out\[50\]~_emulated lfsr:lfsr\|data_out\[50\]~25 " "Register \"lfsr:lfsr\|data_out\[50\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[50\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[50\]~25\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[50]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[1\] lfsr:lfsr\|data_out\[1\]~_emulated lfsr:lfsr\|data_out\[1\]~29 " "Register \"lfsr:lfsr\|data_out\[1\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[1\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[1\]~29\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[9\] lfsr:lfsr\|data_out\[9\]~_emulated lfsr:lfsr\|data_out\[9\]~33 " "Register \"lfsr:lfsr\|data_out\[9\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[9\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[9\]~33\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[17\] lfsr:lfsr\|data_out\[17\]~_emulated lfsr:lfsr\|data_out\[17\]~37 " "Register \"lfsr:lfsr\|data_out\[17\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[17\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[17\]~37\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[25\] lfsr:lfsr\|data_out\[25\]~_emulated lfsr:lfsr\|data_out\[25\]~41 " "Register \"lfsr:lfsr\|data_out\[25\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[25\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[25\]~41\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[33\] lfsr:lfsr\|data_out\[33\]~_emulated lfsr:lfsr\|data_out\[33\]~45 " "Register \"lfsr:lfsr\|data_out\[33\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[33\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[33\]~45\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[41\] lfsr:lfsr\|data_out\[41\]~_emulated lfsr:lfsr\|data_out\[41\]~49 " "Register \"lfsr:lfsr\|data_out\[41\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[41\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[41\]~49\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[49\] lfsr:lfsr\|data_out\[49\]~_emulated lfsr:lfsr\|data_out\[49\]~53 " "Register \"lfsr:lfsr\|data_out\[49\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[49\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[49\]~53\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[49]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[8\] lfsr:lfsr\|data_out\[8\]~_emulated lfsr:lfsr\|data_out\[8\]~57 " "Register \"lfsr:lfsr\|data_out\[8\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[8\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[8\]~57\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[16\] lfsr:lfsr\|data_out\[16\]~_emulated lfsr:lfsr\|data_out\[16\]~61 " "Register \"lfsr:lfsr\|data_out\[16\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[16\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[16\]~61\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[24\] lfsr:lfsr\|data_out\[24\]~_emulated lfsr:lfsr\|data_out\[24\]~65 " "Register \"lfsr:lfsr\|data_out\[24\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[24\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[24\]~65\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[32\] lfsr:lfsr\|data_out\[32\]~_emulated lfsr:lfsr\|data_out\[32\]~69 " "Register \"lfsr:lfsr\|data_out\[32\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[32\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[32\]~69\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[40\] lfsr:lfsr\|data_out\[40\]~_emulated lfsr:lfsr\|data_out\[40\]~73 " "Register \"lfsr:lfsr\|data_out\[40\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[40\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[40\]~73\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[48\] lfsr:lfsr\|data_out\[48\]~_emulated lfsr:lfsr\|data_out\[48\]~77 " "Register \"lfsr:lfsr\|data_out\[48\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[48\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[48\]~77\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[48]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[3\] lfsr:lfsr\|data_out\[3\]~_emulated lfsr:lfsr\|data_out\[3\]~81 " "Register \"lfsr:lfsr\|data_out\[3\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[3\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[3\]~81\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[11\] lfsr:lfsr\|data_out\[11\]~_emulated lfsr:lfsr\|data_out\[11\]~85 " "Register \"lfsr:lfsr\|data_out\[11\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[11\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[11\]~85\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[19\] lfsr:lfsr\|data_out\[19\]~_emulated lfsr:lfsr\|data_out\[19\]~89 " "Register \"lfsr:lfsr\|data_out\[19\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[19\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[19\]~89\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[27\] lfsr:lfsr\|data_out\[27\]~_emulated lfsr:lfsr\|data_out\[27\]~93 " "Register \"lfsr:lfsr\|data_out\[27\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[27\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[27\]~93\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[35\] lfsr:lfsr\|data_out\[35\]~_emulated lfsr:lfsr\|data_out\[35\]~97 " "Register \"lfsr:lfsr\|data_out\[35\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[35\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[35\]~97\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[43\] lfsr:lfsr\|data_out\[43\]~_emulated lfsr:lfsr\|data_out\[43\]~101 " "Register \"lfsr:lfsr\|data_out\[43\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[43\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[43\]~101\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[43]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[4\] lfsr:lfsr\|data_out\[4\]~_emulated lfsr:lfsr\|data_out\[4\]~105 " "Register \"lfsr:lfsr\|data_out\[4\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[4\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[4\]~105\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[12\] lfsr:lfsr\|data_out\[12\]~_emulated lfsr:lfsr\|data_out\[12\]~109 " "Register \"lfsr:lfsr\|data_out\[12\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[12\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[12\]~109\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[20\] lfsr:lfsr\|data_out\[20\]~_emulated lfsr:lfsr\|data_out\[20\]~113 " "Register \"lfsr:lfsr\|data_out\[20\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[20\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[20\]~113\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[28\] lfsr:lfsr\|data_out\[28\]~_emulated lfsr:lfsr\|data_out\[28\]~117 " "Register \"lfsr:lfsr\|data_out\[28\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[28\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[28\]~117\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[36\] lfsr:lfsr\|data_out\[36\]~_emulated lfsr:lfsr\|data_out\[36\]~121 " "Register \"lfsr:lfsr\|data_out\[36\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[36\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[36\]~121\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lfsr:lfsr\|data_out\[44\] lfsr:lfsr\|data_out\[44\]~_emulated lfsr:lfsr\|data_out\[44\]~125 " "Register \"lfsr:lfsr\|data_out\[44\]\" is converted into an equivalent circuit using register \"lfsr:lfsr\|data_out\[44\]~_emulated\" and latch \"lfsr:lfsr\|data_out\[44\]~125\"" {  } { { "lfsr.v" "" { Text "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/lfsr.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1685804177069 "|Display|lfsr:lfsr|data_out[44]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1685804177069 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1685804177310 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1685804178000 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/output_files/Display.map.smsg " "Generated suppressed messages file C:/Users/Anjana/Desktop/Github_FPGA/FPGA-Implementation-and-interfacing/Altera DE2-115 method/Quartus/LFSR_32bit/output_files/Display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1685804178085 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1685804178259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685804178259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "517 " "Implemented 517 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1685804178357 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1685804178357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "444 " "Implemented 444 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1685804178357 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1685804178357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1685804178357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685804178425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 03 20:26:18 2023 " "Processing ended: Sat Jun 03 20:26:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685804178425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685804178425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685804178425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685804178425 ""}
