#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jul 13 12:48:33 2021
# Process ID: 2324
# Current directory: D:/UNI/Low_Power/Esercitazioni/Esercitazione_3/gate_no_opt_classe/gate_no_opt_classe.runs/synth_1
# Command line: vivado.exe -log TOP_1_RCA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_1_RCA.tcl
# Log file: D:/UNI/Low_Power/Esercitazioni/Esercitazione_3/gate_no_opt_classe/gate_no_opt_classe.runs/synth_1/TOP_1_RCA.vds
# Journal file: D:/UNI/Low_Power/Esercitazioni/Esercitazione_3/gate_no_opt_classe/gate_no_opt_classe.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_1_RCA.tcl -notrace
Command: synth_design -top TOP_1_RCA -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 387.586 ; gain = 97.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_1_RCA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/TOP_1_RCA.vhd:41]
INFO: [Synth 8-3491] module 'RCA32' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:34' bound to instance 'Adder32EF' of component 'RCA32' [D:/UNI/Low_Power/Materiale_Corso/Week 9/TOP_1_RCA.vhd:129]
INFO: [Synth 8-638] synthesizing module 'RCA32' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FA0' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:51]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:56]
INFO: [Synth 8-3491] module 'Half_adder' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:25' bound to instance 'HA1' of component 'Half_adder' [D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Half_adder' [D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Half_adder' (1#1) [D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:29]
INFO: [Synth 8-3491] module 'Half_adder' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:25' bound to instance 'HA2' of component 'Half_adder' [D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:69]
INFO: [Synth 8-3491] module 'Or_gate' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:39' bound to instance 'OR1' of component 'Or_gate' [D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Or_gate' [D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Or_gate' (2#1) [D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'FA' (3#1) [D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FA31' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:52]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FAX' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'RCA32' (4#1) [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA32.vhd:40]
INFO: [Synth 8-3491] module 'MUX32' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/MUX32.vhd:34' bound to instance 'MUX_AC' of component 'MUX32' [D:/UNI/Low_Power/Materiale_Corso/Week 9/TOP_1_RCA.vhd:131]
INFO: [Synth 8-638] synthesizing module 'MUX32' [D:/UNI/Low_Power/Materiale_Corso/Week 9/MUX32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX32' (5#1) [D:/UNI/Low_Power/Materiale_Corso/Week 9/MUX32.vhd:41]
INFO: [Synth 8-3491] module 'MUX32' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/MUX32.vhd:34' bound to instance 'MUX_BD' of component 'MUX32' [D:/UNI/Low_Power/Materiale_Corso/Week 9/TOP_1_RCA.vhd:132]
INFO: [Synth 8-3491] module 'RCA8' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA8.vhd:34' bound to instance 'AdderSel' of component 'RCA8' [D:/UNI/Low_Power/Materiale_Corso/Week 9/TOP_1_RCA.vhd:135]
INFO: [Synth 8-638] synthesizing module 'RCA8' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA8.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FA0' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA8.vhd:50]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FA1' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA8.vhd:51]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FA2' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA8.vhd:52]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FA3' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA8.vhd:53]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FA4' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA8.vhd:54]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FA5' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA8.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FA6' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA8.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/FA.vhd:52' bound to instance 'FA7' of component 'FA' [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA8.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'RCA8' (6#1) [D:/UNI/Low_Power/Materiale_Corso/Week 9/RCA8.vhd:39]
INFO: [Synth 8-3491] module 'parity_check' declared at 'D:/UNI/Low_Power/Materiale_Corso/Week 9/parity_check.vhd:34' bound to instance 'Pattern' of component 'parity_check' [D:/UNI/Low_Power/Materiale_Corso/Week 9/TOP_1_RCA.vhd:136]
INFO: [Synth 8-638] synthesizing module 'parity_check' [D:/UNI/Low_Power/Materiale_Corso/Week 9/parity_check.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'parity_check' (7#1) [D:/UNI/Low_Power/Materiale_Corso/Week 9/parity_check.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'TOP_1_RCA' (8#1) [D:/UNI/Low_Power/Materiale_Corso/Week 9/TOP_1_RCA.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 440.172 ; gain = 150.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 440.172 ; gain = 150.316
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/UNI/Low_Power/Materiale_Corso/Week 9/clock_constr.xdc]
Finished Parsing XDC File [D:/UNI/Low_Power/Materiale_Corso/Week 9/clock_constr.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 803.926 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 803.926 ; gain = 514.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 803.926 ; gain = 514.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 803.926 ; gain = 514.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 803.926 ; gain = 514.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 80    
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP_1_RCA 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 2     
Module Half_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module MUX32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module parity_check 
Detailed RTL Component Info : 
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 803.926 ; gain = 514.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 805.562 ; gain = 515.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 872.926 ; gain = 583.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 873.992 ; gain = 584.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 873.992 ; gain = 584.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 873.992 ; gain = 584.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 873.992 ; gain = 584.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 873.992 ; gain = 584.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 873.992 ; gain = 584.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 873.992 ; gain = 584.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     3|
|3     |LUT3 |    45|
|4     |LUT4 |     8|
|5     |LUT5 |    28|
|6     |LUT6 |    67|
|7     |FDRE |   177|
|8     |IBUF |   146|
|9     |OBUF |    33|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   508|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 873.992 ; gain = 584.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 873.992 ; gain = 220.383
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 873.992 ; gain = 584.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 873.992 ; gain = 597.316
INFO: [Common 17-1381] The checkpoint 'D:/UNI/Low_Power/Esercitazioni/Esercitazione_3/gate_no_opt_classe/gate_no_opt_classe.runs/synth_1/TOP_1_RCA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_1_RCA_utilization_synth.rpt -pb TOP_1_RCA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 873.992 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 13 12:49:13 2021...
