;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 2/24/2022 2:28:37 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x04C10000  	1217
0x0008	0x03610000  	865
0x000C	0x03610000  	865
0x0010	0x03610000  	865
0x0014	0x03610000  	865
0x0018	0x03610000  	865
0x001C	0x03610000  	865
0x0020	0x03610000  	865
0x0024	0x03610000  	865
0x0028	0x03610000  	865
0x002C	0x03610000  	865
0x0030	0x03610000  	865
0x0034	0x03610000  	865
0x0038	0x03610000  	865
0x003C	0x03610000  	865
0x0040	0x03610000  	865
0x0044	0x03610000  	865
0x0048	0x03610000  	865
0x004C	0x03610000  	865
0x0050	0x03610000  	865
0x0054	0x03610000  	865
0x0058	0x03610000  	865
0x005C	0x03610000  	865
0x0060	0x03610000  	865
0x0064	0x03610000  	865
0x0068	0x03610000  	865
0x006C	0x03610000  	865
0x0070	0x03610000  	865
0x0074	0x03610000  	865
0x0078	0x03610000  	865
0x007C	0x03610000  	865
0x0080	0x03610000  	865
0x0084	0x03610000  	865
0x0088	0x03610000  	865
0x008C	0x03610000  	865
0x0090	0x03610000  	865
0x0094	0x03610000  	865
0x0098	0x03610000  	865
0x009C	0x03610000  	865
0x00A0	0x03610000  	865
0x00A4	0x03610000  	865
0x00A8	0x03610000  	865
0x00AC	0x03610000  	865
0x00B0	0x03610000  	865
0x00B4	0x03610000  	865
0x00B8	0x03610000  	865
0x00BC	0x03610000  	865
0x00C0	0x03610000  	865
0x00C4	0x03610000  	865
0x00C8	0x03610000  	865
0x00CC	0x03610000  	865
0x00D0	0x03610000  	865
0x00D4	0x03610000  	865
0x00D8	0x03610000  	865
0x00DC	0x03610000  	865
0x00E0	0x03610000  	865
0x00E4	0x03610000  	865
0x00E8	0x03610000  	865
0x00EC	0x03610000  	865
0x00F0	0x03610000  	865
0x00F4	0x03610000  	865
0x00F8	0x03610000  	865
0x00FC	0x03610000  	865
0x0100	0x03610000  	865
0x0104	0x03610000  	865
0x0108	0x03610000  	865
0x010C	0x03610000  	865
0x0110	0x03610000  	865
0x0114	0x03610000  	865
0x0118	0x03610000  	865
0x011C	0x03610000  	865
0x0120	0x03610000  	865
0x0124	0x03610000  	865
0x0128	0x03610000  	865
0x012C	0x03610000  	865
0x0130	0x03610000  	865
0x0134	0x03610000  	865
0x0138	0x03610000  	865
0x013C	0x03610000  	865
0x0140	0x03610000  	865
0x0144	0x03610000  	865
0x0148	0x03610000  	865
0x014C	0x03610000  	865
; end of ____SysVT
_main:
;P3_LED_manip.c, 125 :: 		void main() {
0x04C0	0xB084    SUB	SP, SP, #16
0x04C2	0xF7FFFF51  BL	872
0x04C6	0xF000F9AF  BL	2088
0x04CA	0xF7FFFF3F  BL	844
0x04CE	0xF000F96B  BL	1960
;P3_LED_manip.c, 127 :: 		uint32_t i               = 0;
;P3_LED_manip.c, 129 :: 		uint16_t combined_num    = 0;
;P3_LED_manip.c, 130 :: 		uint16_t target_count    = PD_LOW_NUM;       // Set the lower bound number
0x04D2	0x48A0    LDR	R0, [PC, #640]
0x04D4	0x7800    LDRB	R0, [R0, #0]
0x04D6	0xF8AD0004  STRH	R0, [SP, #4]
;P3_LED_manip.c, 131 :: 		uint8_t  count_mode      = INCREMENT_MODE;   // Default start state
0x04DA	0x2001    MOVS	R0, #1
0x04DC	0xF88D0006  STRB	R0, [SP, #6]
;P3_LED_manip.c, 132 :: 		uint32_t PA0_led_counter=0;
0x04E0	0xF04F0000  MOV	R0, #0
0x04E4	0x9002    STR	R0, [SP, #8]
0x04E6	0x2000    MOVS	R0, #0
0x04E8	0xF88D000C  STRB	R0, [SP, #12]
;P3_LED_manip.c, 133 :: 		uint8_t PA0_PWM_phase = 0;
;P3_LED_manip.c, 136 :: 		combined_num = (PD_LOW_NUM & 0x00FF) | (PD_HIGH_NUM << 8);
0x04EC	0x4B99    LDR	R3, [PC, #612]
0x04EE	0x7818    LDRB	R0, [R3, #0]
0x04F0	0xF00001FF  AND	R1, R0, #255
0x04F4	0xB2C9    UXTB	R1, R1
0x04F6	0x4898    LDR	R0, [PC, #608]
0x04F8	0x7800    LDRB	R0, [R0, #0]
0x04FA	0x0200    LSLS	R0, R0, #8
0x04FC	0xB280    UXTH	R0, R0
0x04FE	0xEA410200  ORR	R2, R1, R0, LSL #0
0x0502	0xB292    UXTH	R2, R2
0x0504	0xF8AD200E  STRH	R2, [SP, #14]
;P3_LED_manip.c, 144 :: 		RCC_APB2ENR |= 1 << 2; // Enable GPIO Clock - Port B
0x0508	0x4894    LDR	R0, [PC, #592]
0x050A	0x6800    LDR	R0, [R0, #0]
0x050C	0xF0400104  ORR	R1, R0, #4
0x0510	0x4892    LDR	R0, [PC, #584]
0x0512	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 145 :: 		RCC_APB2ENR |= 1 << 3; // Enable GPIO Clock - Port B
0x0514	0x4891    LDR	R0, [PC, #580]
0x0516	0x6800    LDR	R0, [R0, #0]
0x0518	0xF0400108  ORR	R1, R0, #8
0x051C	0x488F    LDR	R0, [PC, #572]
0x051E	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 146 :: 		RCC_APB2ENR |= 1 << 4; // Enable GPIO Clock - Port C
0x0520	0x488E    LDR	R0, [PC, #568]
0x0522	0x6800    LDR	R0, [R0, #0]
0x0524	0xF0400110  ORR	R1, R0, #16
0x0528	0x488C    LDR	R0, [PC, #560]
0x052A	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 147 :: 		RCC_APB2ENR |= 1 << 5; // Enable GPIO Clock - Port D
0x052C	0x488B    LDR	R0, [PC, #556]
0x052E	0x6800    LDR	R0, [R0, #0]
0x0530	0xF0400120  ORR	R1, R0, #32
0x0534	0x4889    LDR	R0, [PC, #548]
0x0536	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 148 :: 		RCC_APB2ENR |= 1 << 6; // Enable GPIO Clock - Port E
0x0538	0x4888    LDR	R0, [PC, #544]
0x053A	0x6800    LDR	R0, [R0, #0]
0x053C	0xF0400140  ORR	R1, R0, #64
0x0540	0x4886    LDR	R0, [PC, #536]
0x0542	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 155 :: 		GPIOA_CRL = GPIO_DIR_OUTPUT;
0x0544	0xF04F3133  MOV	R1, #858993459
0x0548	0x4885    LDR	R0, [PC, #532]
0x054A	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 158 :: 		GPIOB_CRL = GPIO_DIR_INPUT;
0x054C	0xF04F3144  MOV	R1, #1145324612
0x0550	0x4884    LDR	R0, [PC, #528]
0x0552	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 161 :: 		GPIOC_CRL = GPIO_DIR_INPUT;
0x0554	0xF04F3144  MOV	R1, #1145324612
0x0558	0x4883    LDR	R0, [PC, #524]
0x055A	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 164 :: 		GPIOD_CRL = GPIO_DIR_OUTPUT;
0x055C	0xF04F3133  MOV	R1, #858993459
0x0560	0x4882    LDR	R0, [PC, #520]
0x0562	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 165 :: 		GPIOD_CRH = GPIO_DIR_OUTPUT;
0x0564	0xF04F3133  MOV	R1, #858993459
0x0568	0x4881    LDR	R0, [PC, #516]
0x056A	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 168 :: 		GPIOE_CRL = GPIO_DIR_OUTPUT;
0x056C	0xF04F3133  MOV	R1, #858993459
0x0570	0x4880    LDR	R0, [PC, #512]
0x0572	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 169 :: 		GPIOE_CRH = GPIO_DIR_OUTPUT;
0x0574	0xF04F3133  MOV	R1, #858993459
0x0578	0x487F    LDR	R0, [PC, #508]
0x057A	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 173 :: 		GPIOD_ODR = (combined_num & 0x0000FFFF);     // Pad for 32-bit ODR
0x057C	0xF64F70FF  MOVW	R0, #65535
0x0580	0xEA020100  AND	R1, R2, R0, LSL #0
0x0584	0xB289    UXTH	R1, R1
0x0586	0x487D    LDR	R0, [PC, #500]
0x0588	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 174 :: 		GPIOE_ODR = (PD_LOW_NUM & 0x0000FFFF) << 8;
0x058A	0x4618    MOV	R0, R3
0x058C	0x7801    LDRB	R1, [R0, #0]
0x058E	0xF64F70FF  MOVW	R0, #65535
0x0592	0xEA010000  AND	R0, R1, R0, LSL #0
0x0596	0xB280    UXTH	R0, R0
0x0598	0x0201    LSLS	R1, R0, #8
0x059A	0xB289    UXTH	R1, R1
0x059C	0x4878    LDR	R0, [PC, #480]
0x059E	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 177 :: 		Delay_ms(1000);
0x05A0	0xF64127FF  MOVW	R7, #6911
0x05A4	0xF2C007B7  MOVT	R7, #183
L_main27:
0x05A8	0x1E7F    SUBS	R7, R7, #1
0x05AA	0xD1FD    BNE	L_main27
0x05AC	0xBF00    NOP
0x05AE	0xBF00    NOP
0x05B0	0xBF00    NOP
0x05B2	0xBF00    NOP
0x05B4	0xBF00    NOP
;P3_LED_manip.c, 182 :: 		for (;;) {
L_main29:
;P3_LED_manip.c, 185 :: 		if (target_count == combined_num) {
0x05B6	0xF8BD100E  LDRH	R1, [SP, #14]
0x05BA	0xF8BD0004  LDRH	R0, [SP, #4]
0x05BE	0x4288    CMP	R0, R1
0x05C0	0xD103    BNE	L_main32
;P3_LED_manip.c, 186 :: 		count_mode = DECREMENT_MODE;
0x05C2	0x2000    MOVS	R0, #0
0x05C4	0xF88D0006  STRB	R0, [SP, #6]
;P3_LED_manip.c, 187 :: 		}
0x05C8	0xE008    B	L_main33
L_main32:
;P3_LED_manip.c, 188 :: 		else if (target_count == PD_LOW_NUM) {
0x05CA	0x4862    LDR	R0, [PC, #392]
0x05CC	0x7801    LDRB	R1, [R0, #0]
0x05CE	0xF8BD0004  LDRH	R0, [SP, #4]
0x05D2	0x4288    CMP	R0, R1
0x05D4	0xD102    BNE	L_main34
;P3_LED_manip.c, 189 :: 		count_mode = INCREMENT_MODE;
0x05D6	0x2001    MOVS	R0, #1
0x05D8	0xF88D0006  STRB	R0, [SP, #6]
;P3_LED_manip.c, 190 :: 		}
L_main34:
L_main33:
;P3_LED_manip.c, 193 :: 		if (count_mode == INCREMENT_MODE) {
0x05DC	0xF89D0006  LDRB	R0, [SP, #6]
0x05E0	0x2801    CMP	R0, #1
0x05E2	0xD105    BNE	L_main35
;P3_LED_manip.c, 194 :: 		++target_count;
0x05E4	0xF8BD0004  LDRH	R0, [SP, #4]
0x05E8	0x1C40    ADDS	R0, R0, #1
0x05EA	0xF8AD0004  STRH	R0, [SP, #4]
;P3_LED_manip.c, 195 :: 		} else{
0x05EE	0xE004    B	L_main36
L_main35:
;P3_LED_manip.c, 196 :: 		--target_count;
0x05F0	0xF8BD0004  LDRH	R0, [SP, #4]
0x05F4	0x1E40    SUBS	R0, R0, #1
0x05F6	0xF8AD0004  STRH	R0, [SP, #4]
;P3_LED_manip.c, 197 :: 		}
L_main36:
;P3_LED_manip.c, 200 :: 		update_PD_LED(&target_count);
0x05FA	0xA801    ADD	R0, SP, #4
0x05FC	0xF7FFFDA8  BL	_update_PD_LED+0
;P3_LED_manip.c, 205 :: 		GPIOA_ODR.B0=1;
0x0600	0x2101    MOVS	R1, #1
0x0602	0xB249    SXTB	R1, R1
0x0604	0x485F    LDR	R0, [PC, #380]
0x0606	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 207 :: 		for (i = 0; i < delay_time_ms; i++) {
; i start address is: 12 (R3)
0x0608	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
L_main37:
; i start address is: 12 (R3)
0x060A	0x485F    LDR	R0, [PC, #380]
0x060C	0x8800    LDRH	R0, [R0, #0]
0x060E	0x4283    CMP	R3, R0
0x0610	0xF080809E  BCS	L_main38
;P3_LED_manip.c, 208 :: 		Delay_ms(1);
0x0614	0xF64267DF  MOVW	R7, #11999
0x0618	0xF2C00700  MOVT	R7, #0
0x061C	0xBF00    NOP
0x061E	0xBF00    NOP
L_main40:
0x0620	0x1E7F    SUBS	R7, R7, #1
0x0622	0xD1FD    BNE	L_main40
0x0624	0xBF00    NOP
0x0626	0xBF00    NOP
0x0628	0xBF00    NOP
;P3_LED_manip.c, 209 :: 		PA0_led_counter++;
0x062A	0x9802    LDR	R0, [SP, #8]
0x062C	0x1C40    ADDS	R0, R0, #1
0x062E	0x9002    STR	R0, [SP, #8]
;P3_LED_manip.c, 213 :: 		if (PA0_PWM_phase == 0) {
0x0630	0xF89D000C  LDRB	R0, [SP, #12]
0x0634	0xBB10    CBNZ	R0, L_main42
;P3_LED_manip.c, 214 :: 		if (PA0_led_counter % 25 == 0 )
0x0636	0x9A02    LDR	R2, [SP, #8]
0x0638	0x2119    MOVS	R1, #25
0x063A	0xFBB2F0F1  UDIV	R0, R2, R1
0x063E	0xFB012010  MLS	R0, R1, R0, R2
0x0642	0xB920    CBNZ	R0, L_main43
;P3_LED_manip.c, 215 :: 		GPIOA_ODR.B0=1;
0x0644	0x2101    MOVS	R1, #1
0x0646	0xB249    SXTB	R1, R1
0x0648	0x484E    LDR	R0, [PC, #312]
0x064A	0x6001    STR	R1, [R0, #0]
0x064C	0xE00A    B	L_main44
L_main43:
;P3_LED_manip.c, 216 :: 		else if (PA0_led_counter % 12 == 0)
0x064E	0x9A02    LDR	R2, [SP, #8]
0x0650	0x210C    MOVS	R1, #12
0x0652	0xFBB2F0F1  UDIV	R0, R2, R1
0x0656	0xFB012010  MLS	R0, R1, R0, R2
0x065A	0xB918    CBNZ	R0, L_main45
;P3_LED_manip.c, 217 :: 		GPIOA_ODR.B0=0;
0x065C	0x2100    MOVS	R1, #0
0x065E	0xB249    SXTB	R1, R1
0x0660	0x4848    LDR	R0, [PC, #288]
0x0662	0x6001    STR	R1, [R0, #0]
L_main45:
L_main44:
;P3_LED_manip.c, 219 :: 		if (PA0_led_counter > 1000)
0x0664	0x9802    LDR	R0, [SP, #8]
0x0666	0xF5B07F7A  CMP	R0, #1000
0x066A	0xD906    BLS	L_main46
;P3_LED_manip.c, 221 :: 		PA0_PWM_phase++;
0x066C	0xF89D000C  LDRB	R0, [SP, #12]
0x0670	0x1C40    ADDS	R0, R0, #1
0x0672	0xF88D000C  STRB	R0, [SP, #12]
;P3_LED_manip.c, 222 :: 		PA0_led_counter =0;
0x0676	0x2000    MOVS	R0, #0
0x0678	0x9002    STR	R0, [SP, #8]
;P3_LED_manip.c, 224 :: 		}
L_main46:
;P3_LED_manip.c, 227 :: 		}
0x067A	0xE062    B	L_main47
L_main42:
;P3_LED_manip.c, 228 :: 		else if ( PA0_PWM_phase == 1)
0x067C	0xF89D000C  LDRB	R0, [SP, #12]
0x0680	0x2801    CMP	R0, #1
0x0682	0xD122    BNE	L_main48
;P3_LED_manip.c, 230 :: 		if (PA0_led_counter % 10 == 0 )
0x0684	0x9A02    LDR	R2, [SP, #8]
0x0686	0x210A    MOVS	R1, #10
0x0688	0xFBB2F0F1  UDIV	R0, R2, R1
0x068C	0xFB012010  MLS	R0, R1, R0, R2
0x0690	0xB920    CBNZ	R0, L_main49
;P3_LED_manip.c, 231 :: 		GPIOA_ODR.B0=1;
0x0692	0x2101    MOVS	R1, #1
0x0694	0xB249    SXTB	R1, R1
0x0696	0x483B    LDR	R0, [PC, #236]
0x0698	0x6001    STR	R1, [R0, #0]
0x069A	0xE00A    B	L_main50
L_main49:
;P3_LED_manip.c, 232 :: 		else if (PA0_led_counter % 5 == 0)
0x069C	0x9A02    LDR	R2, [SP, #8]
0x069E	0x2105    MOVS	R1, #5
0x06A0	0xFBB2F0F1  UDIV	R0, R2, R1
0x06A4	0xFB012010  MLS	R0, R1, R0, R2
0x06A8	0xB918    CBNZ	R0, L_main51
;P3_LED_manip.c, 233 :: 		GPIOA_ODR.B0=0;
0x06AA	0x2100    MOVS	R1, #0
0x06AC	0xB249    SXTB	R1, R1
0x06AE	0x4835    LDR	R0, [PC, #212]
0x06B0	0x6001    STR	R1, [R0, #0]
L_main51:
L_main50:
;P3_LED_manip.c, 235 :: 		if (PA0_led_counter > 1000)
0x06B2	0x9802    LDR	R0, [SP, #8]
0x06B4	0xF5B07F7A  CMP	R0, #1000
0x06B8	0xD906    BLS	L_main52
;P3_LED_manip.c, 237 :: 		PA0_PWM_phase++;
0x06BA	0xF89D000C  LDRB	R0, [SP, #12]
0x06BE	0x1C40    ADDS	R0, R0, #1
0x06C0	0xF88D000C  STRB	R0, [SP, #12]
;P3_LED_manip.c, 238 :: 		PA0_led_counter =0;
0x06C4	0x2000    MOVS	R0, #0
0x06C6	0x9002    STR	R0, [SP, #8]
;P3_LED_manip.c, 239 :: 		}
L_main52:
;P3_LED_manip.c, 240 :: 		}
0x06C8	0xE03B    B	L_main53
L_main48:
;P3_LED_manip.c, 241 :: 		else if ( PA0_PWM_phase == 2)
0x06CA	0xF89D000C  LDRB	R0, [SP, #12]
0x06CE	0x2802    CMP	R0, #2
0x06D0	0xD11F    BNE	L_main54
;P3_LED_manip.c, 243 :: 		if (PA0_led_counter % 5 == 0 )
0x06D2	0x9A02    LDR	R2, [SP, #8]
0x06D4	0x2105    MOVS	R1, #5
0x06D6	0xFBB2F0F1  UDIV	R0, R2, R1
0x06DA	0xFB012010  MLS	R0, R1, R0, R2
0x06DE	0xB920    CBNZ	R0, L_main55
;P3_LED_manip.c, 244 :: 		GPIOA_ODR.B0=1;
0x06E0	0x2101    MOVS	R1, #1
0x06E2	0xB249    SXTB	R1, R1
0x06E4	0x4827    LDR	R0, [PC, #156]
0x06E6	0x6001    STR	R1, [R0, #0]
0x06E8	0xE007    B	L_main56
L_main55:
;P3_LED_manip.c, 245 :: 		else if (PA0_led_counter % 2 == 0)
0x06EA	0x9802    LDR	R0, [SP, #8]
0x06EC	0xF0000001  AND	R0, R0, #1
0x06F0	0xB918    CBNZ	R0, L_main57
;P3_LED_manip.c, 246 :: 		GPIOA_ODR.B0=0;
0x06F2	0x2100    MOVS	R1, #0
0x06F4	0xB249    SXTB	R1, R1
0x06F6	0x4823    LDR	R0, [PC, #140]
0x06F8	0x6001    STR	R1, [R0, #0]
L_main57:
L_main56:
;P3_LED_manip.c, 248 :: 		if (PA0_led_counter > 1000)
0x06FA	0x9802    LDR	R0, [SP, #8]
0x06FC	0xF5B07F7A  CMP	R0, #1000
0x0700	0xD906    BLS	L_main58
;P3_LED_manip.c, 250 :: 		PA0_PWM_phase++;
0x0702	0xF89D000C  LDRB	R0, [SP, #12]
0x0706	0x1C40    ADDS	R0, R0, #1
0x0708	0xF88D000C  STRB	R0, [SP, #12]
;P3_LED_manip.c, 251 :: 		PA0_led_counter =0;
0x070C	0x2000    MOVS	R0, #0
0x070E	0x9002    STR	R0, [SP, #8]
;P3_LED_manip.c, 252 :: 		}
L_main58:
;P3_LED_manip.c, 253 :: 		}
0x0710	0xE017    B	L_main59
L_main54:
;P3_LED_manip.c, 254 :: 		else if ( PA0_PWM_phase == 3)
0x0712	0xF89D000C  LDRB	R0, [SP, #12]
0x0716	0x2803    CMP	R0, #3
0x0718	0xD113    BNE	L_main60
;P3_LED_manip.c, 256 :: 		if (PA0_led_counter % 5 == 0 )
0x071A	0x9A02    LDR	R2, [SP, #8]
0x071C	0x2105    MOVS	R1, #5
0x071E	0xFBB2F0F1  UDIV	R0, R2, R1
0x0722	0xFB012010  MLS	R0, R1, R0, R2
0x0726	0xB918    CBNZ	R0, L_main61
;P3_LED_manip.c, 257 :: 		GPIOA_ODR.B0=1;
0x0728	0x2101    MOVS	R1, #1
0x072A	0xB249    SXTB	R1, R1
0x072C	0x4815    LDR	R0, [PC, #84]
0x072E	0x6001    STR	R1, [R0, #0]
L_main61:
;P3_LED_manip.c, 259 :: 		if (PA0_led_counter > 1000)
0x0730	0x9802    LDR	R0, [SP, #8]
0x0732	0xF5B07F7A  CMP	R0, #1000
0x0736	0xD904    BLS	L_main62
;P3_LED_manip.c, 261 :: 		PA0_PWM_phase=0;
0x0738	0x2000    MOVS	R0, #0
0x073A	0xF88D000C  STRB	R0, [SP, #12]
;P3_LED_manip.c, 262 :: 		PA0_led_counter =0;
0x073E	0x2000    MOVS	R0, #0
0x0740	0x9002    STR	R0, [SP, #8]
;P3_LED_manip.c, 263 :: 		}
L_main62:
;P3_LED_manip.c, 264 :: 		}
L_main60:
L_main59:
L_main53:
L_main47:
;P3_LED_manip.c, 266 :: 		PC_btn_check(&PE_display_mode);
0x0742	0x4812    LDR	R0, [PC, #72]
0x0744	0xF7FFFD10  BL	_PC_btn_check+0
;P3_LED_manip.c, 207 :: 		for (i = 0; i < delay_time_ms; i++) {
0x0748	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 20 (R5)
0x074A	0x4605    MOV	R5, R0
;P3_LED_manip.c, 269 :: 		}
0x074C	0x462B    MOV	R3, R5
; i end address is: 20 (R5)
0x074E	0xE75C    B	L_main37
L_main38:
;P3_LED_manip.c, 361 :: 		}
0x0750	0xE731    B	L_main29
;P3_LED_manip.c, 365 :: 		}
L_end_main:
L__main_end_loop:
0x0752	0xE7FE    B	L__main_end_loop
0x0754	0x00012000  	_PD_LOW_NUM+0
0x0758	0x00002000  	_PD_HIGH_NUM+0
0x075C	0x10184002  	RCC_APB2ENR+0
0x0760	0x08004001  	GPIOA_CRL+0
0x0764	0x0C004001  	GPIOB_CRL+0
0x0768	0x10004001  	GPIOC_CRL+0
0x076C	0x14004001  	GPIOD_CRL+0
0x0770	0x14044001  	GPIOD_CRH+0
0x0774	0x18004001  	GPIOE_CRL+0
0x0778	0x18044001  	GPIOE_CRH+0
0x077C	0x140C4001  	GPIOD_ODR+0
0x0780	0x180C4001  	GPIOE_ODR+0
0x0784	0x01804221  	GPIOA_ODR+0
0x0788	0x00022000  	_delay_time_ms+0
0x078C	0x00042000  	_PE_display_mode+0
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x02FC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x02FE	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x0302	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x0306	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x030A	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x030C	0xB001    ADD	SP, SP, #4
0x030E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x0310	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x0312	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x0316	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x031A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x031E	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x0320	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x0324	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x0326	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x0328	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x032A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x032E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x0332	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x0334	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x0338	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x033A	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x033C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x0340	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x0344	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x0346	0xB001    ADD	SP, SP, #4
0x0348	0x4770    BX	LR
; end of ___FillZeros
_update_PD_LED:
;P3_LED_manip.c, 51 :: 		void update_PD_LED(uint16_t *target_count) {
; target_count start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; target_count end address is: 0 (R0)
; target_count start address is: 0 (R0)
;P3_LED_manip.c, 52 :: 		GPIOD_ODR = (*target_count & 0x000FFFF);  // GPIOD_ODR is 32bit, must pad target_count it will be promoted to uint32
0x0152	0x8802    LDRH	R2, [R0, #0]
; target_count end address is: 0 (R0)
0x0154	0xF64F71FF  MOVW	R1, #65535
0x0158	0x400A    ANDS	R2, R1
0x015A	0xB292    UXTH	R2, R2
0x015C	0x4901    LDR	R1, [PC, #4]
0x015E	0x600A    STR	R2, [R1, #0]
;P3_LED_manip.c, 53 :: 		}
L_end_update_PD_LED:
0x0160	0xB001    ADD	SP, SP, #4
0x0162	0x4770    BX	LR
0x0164	0x140C4001  	GPIOD_ODR+0
; end of _update_PD_LED
_PC_btn_check:
;P3_LED_manip.c, 56 :: 		void PC_btn_check(uint8_t *PE_display_mode) {
; PE_display_mode start address is: 0 (R0)
0x0168	0xB081    SUB	SP, SP, #4
; PE_display_mode end address is: 0 (R0)
; PE_display_mode start address is: 0 (R0)
;P3_LED_manip.c, 59 :: 		if (GPIOC_IDR.B0 == 1) {
0x016A	0x4943    LDR	R1, [PC, #268]
0x016C	0x6809    LDR	R1, [R1, #0]
0x016E	0xB311    CBZ	R1, L__PC_btn_check69
; PE_display_mode end address is: 0 (R0)
;P3_LED_manip.c, 61 :: 		while (GPIOC_IDR.B0 == 1 ) {
L_PC_btn_check1:
; PE_display_mode start address is: 0 (R0)
0x0170	0x4941    LDR	R1, [PC, #260]
0x0172	0x6809    LDR	R1, [R1, #0]
0x0174	0xB159    CBZ	R1, L_PC_btn_check2
;P3_LED_manip.c, 62 :: 		Delay_ms(1);
0x0176	0xF64267DF  MOVW	R7, #11999
0x017A	0xF2C00700  MOVT	R7, #0
0x017E	0xBF00    NOP
0x0180	0xBF00    NOP
L_PC_btn_check3:
0x0182	0x1E7F    SUBS	R7, R7, #1
0x0184	0xD1FD    BNE	L_PC_btn_check3
0x0186	0xBF00    NOP
0x0188	0xBF00    NOP
0x018A	0xBF00    NOP
;P3_LED_manip.c, 63 :: 		}
0x018C	0xE7F0    B	L_PC_btn_check1
L_PC_btn_check2:
;P3_LED_manip.c, 65 :: 		if (*PE_display_mode == PE_MODE_LOW) {
0x018E	0x7801    LDRB	R1, [R0, #0]
0x0190	0xB941    CBNZ	R1, L_PC_btn_check5
;P3_LED_manip.c, 66 :: 		GPIOE_ODR = PD_HIGH_NUM << 8;
0x0192	0x493A    LDR	R1, [PC, #232]
0x0194	0x7809    LDRB	R1, [R1, #0]
0x0196	0x020A    LSLS	R2, R1, #8
0x0198	0xB292    UXTH	R2, R2
0x019A	0x4939    LDR	R1, [PC, #228]
0x019C	0x600A    STR	R2, [R1, #0]
;P3_LED_manip.c, 67 :: 		*PE_display_mode = PE_MODE_HIGH;
0x019E	0x2101    MOVS	R1, #1
0x01A0	0x7001    STRB	R1, [R0, #0]
;P3_LED_manip.c, 68 :: 		}
0x01A2	0xE007    B	L_PC_btn_check6
L_PC_btn_check5:
;P3_LED_manip.c, 70 :: 		GPIOE_ODR = PD_LOW_NUM  << 8;
0x01A4	0x4937    LDR	R1, [PC, #220]
0x01A6	0x7809    LDRB	R1, [R1, #0]
0x01A8	0x020A    LSLS	R2, R1, #8
0x01AA	0xB292    UXTH	R2, R2
0x01AC	0x4934    LDR	R1, [PC, #208]
0x01AE	0x600A    STR	R2, [R1, #0]
;P3_LED_manip.c, 71 :: 		*PE_display_mode = PE_MODE_LOW;
0x01B0	0x2100    MOVS	R1, #0
0x01B2	0x7001    STRB	R1, [R0, #0]
;P3_LED_manip.c, 72 :: 		}
L_PC_btn_check6:
;P3_LED_manip.c, 73 :: 		}
0x01B4	0xE7FF    B	L_PC_btn_check0
; PE_display_mode end address is: 0 (R0)
L__PC_btn_check69:
;P3_LED_manip.c, 59 :: 		if (GPIOC_IDR.B0 == 1) {
;P3_LED_manip.c, 73 :: 		}
L_PC_btn_check0:
;P3_LED_manip.c, 76 :: 		if ( GPIOB_IDR.B0 == 1 && (PD_LOW_NUM != PD_HIGH_NUM) ) {
; PE_display_mode start address is: 0 (R0)
0x01B6	0x4934    LDR	R1, [PC, #208]
0x01B8	0x6809    LDR	R1, [R1, #0]
0x01BA	0x2900    CMP	R1, #0
0x01BC	0xD02A    BEQ	L__PC_btn_check70
0x01BE	0x492F    LDR	R1, [PC, #188]
0x01C0	0x780A    LDRB	R2, [R1, #0]
0x01C2	0x4930    LDR	R1, [PC, #192]
0x01C4	0x7809    LDRB	R1, [R1, #0]
0x01C6	0x4291    CMP	R1, R2
0x01C8	0xD025    BEQ	L__PC_btn_check71
L__PC_btn_check64:
;P3_LED_manip.c, 78 :: 		while ( GPIOB_IDR.B0 == 1) {
L_PC_btn_check10:
; PE_display_mode end address is: 0 (R0)
; PE_display_mode start address is: 0 (R0)
0x01CA	0x492F    LDR	R1, [PC, #188]
0x01CC	0x6809    LDR	R1, [R1, #0]
0x01CE	0xB159    CBZ	R1, L_PC_btn_check11
;P3_LED_manip.c, 79 :: 		Delay_ms(1);
0x01D0	0xF64267DF  MOVW	R7, #11999
0x01D4	0xF2C00700  MOVT	R7, #0
L_PC_btn_check12:
0x01D8	0x1E7F    SUBS	R7, R7, #1
0x01DA	0xD1FD    BNE	L_PC_btn_check12
0x01DC	0xBF00    NOP
0x01DE	0xBF00    NOP
0x01E0	0xBF00    NOP
0x01E2	0xBF00    NOP
0x01E4	0xBF00    NOP
;P3_LED_manip.c, 80 :: 		}
0x01E6	0xE7F0    B	L_PC_btn_check10
L_PC_btn_check11:
;P3_LED_manip.c, 82 :: 		if (*PE_display_mode == PE_MODE_LOW) {
0x01E8	0x7801    LDRB	R1, [R0, #0]
0x01EA	0xB949    CBNZ	R1, L_PC_btn_check14
;P3_LED_manip.c, 84 :: 		--PD_LOW_NUM;
0x01EC	0x4A25    LDR	R2, [PC, #148]
0x01EE	0x7811    LDRB	R1, [R2, #0]
0x01F0	0x1E49    SUBS	R1, R1, #1
0x01F2	0xB2C9    UXTB	R1, R1
0x01F4	0x7011    STRB	R1, [R2, #0]
;P3_LED_manip.c, 85 :: 		GPIOE_ODR = PD_LOW_NUM << 8;
0x01F6	0x020A    LSLS	R2, R1, #8
0x01F8	0xB292    UXTH	R2, R2
0x01FA	0x4921    LDR	R1, [PC, #132]
0x01FC	0x600A    STR	R2, [R1, #0]
;P3_LED_manip.c, 86 :: 		}
0x01FE	0xE008    B	L_PC_btn_check15
L_PC_btn_check14:
;P3_LED_manip.c, 88 :: 		--PD_HIGH_NUM;
0x0200	0x4A1E    LDR	R2, [PC, #120]
0x0202	0x7811    LDRB	R1, [R2, #0]
0x0204	0x1E49    SUBS	R1, R1, #1
0x0206	0xB2C9    UXTB	R1, R1
0x0208	0x7011    STRB	R1, [R2, #0]
;P3_LED_manip.c, 89 :: 		GPIOE_ODR = PD_HIGH_NUM  << 8;
0x020A	0x020A    LSLS	R2, R1, #8
0x020C	0xB292    UXTH	R2, R2
0x020E	0x491C    LDR	R1, [PC, #112]
0x0210	0x600A    STR	R2, [R1, #0]
;P3_LED_manip.c, 90 :: 		}
L_PC_btn_check15:
;P3_LED_manip.c, 76 :: 		if ( GPIOB_IDR.B0 == 1 && (PD_LOW_NUM != PD_HIGH_NUM) ) {
0x0212	0xE7FF    B	L__PC_btn_check66
; PE_display_mode end address is: 0 (R0)
L__PC_btn_check70:
L__PC_btn_check66:
; PE_display_mode start address is: 0 (R0)
; PE_display_mode end address is: 0 (R0)
0x0214	0xE7FF    B	L__PC_btn_check65
L__PC_btn_check71:
L__PC_btn_check65:
;P3_LED_manip.c, 93 :: 		if (  GPIOB_IDR.B4 == 1 && (PD_HIGH_NUM != PD_LOW_NUM) )
; PE_display_mode start address is: 0 (R0)
0x0216	0x491D    LDR	R1, [PC, #116]
0x0218	0x6809    LDR	R1, [R1, #0]
0x021A	0x2900    CMP	R1, #0
0x021C	0xD029    BEQ	L__PC_btn_check68
0x021E	0x4919    LDR	R1, [PC, #100]
0x0220	0x780A    LDRB	R2, [R1, #0]
0x0222	0x4916    LDR	R1, [PC, #88]
0x0224	0x7809    LDRB	R1, [R1, #0]
0x0226	0x4291    CMP	R1, R2
0x0228	0xD023    BEQ	L__PC_btn_check67
L__PC_btn_check63:
;P3_LED_manip.c, 96 :: 		while ( GPIOB_IDR.B4 == 1 ) {
L_PC_btn_check19:
; PE_display_mode end address is: 0 (R0)
; PE_display_mode start address is: 0 (R0)
0x022A	0x4918    LDR	R1, [PC, #96]
0x022C	0x6809    LDR	R1, [R1, #0]
0x022E	0xB159    CBZ	R1, L_PC_btn_check20
;P3_LED_manip.c, 97 :: 		Delay_ms(1);
0x0230	0xF64267DF  MOVW	R7, #11999
0x0234	0xF2C00700  MOVT	R7, #0
L_PC_btn_check21:
0x0238	0x1E7F    SUBS	R7, R7, #1
0x023A	0xD1FD    BNE	L_PC_btn_check21
0x023C	0xBF00    NOP
0x023E	0xBF00    NOP
0x0240	0xBF00    NOP
0x0242	0xBF00    NOP
0x0244	0xBF00    NOP
;P3_LED_manip.c, 98 :: 		}
0x0246	0xE7F0    B	L_PC_btn_check19
L_PC_btn_check20:
;P3_LED_manip.c, 100 :: 		if (*PE_display_mode == PE_MODE_LOW) {
0x0248	0x7801    LDRB	R1, [R0, #0]
; PE_display_mode end address is: 0 (R0)
0x024A	0xB949    CBNZ	R1, L_PC_btn_check23
;P3_LED_manip.c, 102 :: 		++PD_LOW_NUM;
0x024C	0x4A0D    LDR	R2, [PC, #52]
0x024E	0x7811    LDRB	R1, [R2, #0]
0x0250	0x1C49    ADDS	R1, R1, #1
0x0252	0xB2C9    UXTB	R1, R1
0x0254	0x7011    STRB	R1, [R2, #0]
;P3_LED_manip.c, 103 :: 		GPIOE_ODR = PD_LOW_NUM << 8;
0x0256	0x020A    LSLS	R2, R1, #8
0x0258	0xB292    UXTH	R2, R2
0x025A	0x4909    LDR	R1, [PC, #36]
0x025C	0x600A    STR	R2, [R1, #0]
;P3_LED_manip.c, 104 :: 		}
0x025E	0xE008    B	L_PC_btn_check24
L_PC_btn_check23:
;P3_LED_manip.c, 106 :: 		++PD_HIGH_NUM;
0x0260	0x4A06    LDR	R2, [PC, #24]
0x0262	0x7811    LDRB	R1, [R2, #0]
0x0264	0x1C49    ADDS	R1, R1, #1
0x0266	0xB2C9    UXTB	R1, R1
0x0268	0x7011    STRB	R1, [R2, #0]
;P3_LED_manip.c, 107 :: 		GPIOE_ODR = PD_HIGH_NUM  << 8;
0x026A	0x020A    LSLS	R2, R1, #8
0x026C	0xB292    UXTH	R2, R2
0x026E	0x4904    LDR	R1, [PC, #16]
0x0270	0x600A    STR	R2, [R1, #0]
;P3_LED_manip.c, 108 :: 		}
L_PC_btn_check24:
;P3_LED_manip.c, 93 :: 		if (  GPIOB_IDR.B4 == 1 && (PD_HIGH_NUM != PD_LOW_NUM) )
L__PC_btn_check68:
L__PC_btn_check67:
;P3_LED_manip.c, 110 :: 		}
L_end_PC_btn_check:
0x0272	0xB001    ADD	SP, SP, #4
0x0274	0x4770    BX	LR
0x0276	0xBF00    NOP
0x0278	0x01004222  	GPIOC_IDR+0
0x027C	0x00002000  	_PD_HIGH_NUM+0
0x0280	0x180C4001  	GPIOE_ODR+0
0x0284	0x00012000  	_PD_LOW_NUM+0
0x0288	0x81004221  	GPIOB_IDR+0
0x028C	0x81104221  	GPIOB_IDR+0
; end of _PC_btn_check
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 391 :: 		
0x0368	0xB081    SUB	SP, SP, #4
0x036A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CR start address is: 8 (R2)
0x036E	0x4A4A    LDR	R2, [PC, #296]
;__Lib_System_105_107.c, 396 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0370	0x4B4A    LDR	R3, [PC, #296]
;__Lib_System_105_107.c, 397 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x0372	0x4C4B    LDR	R4, [PC, #300]
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 20 (R5)
0x0374	0x4D4B    LDR	R5, [PC, #300]
;__Lib_System_105_107.c, 407 :: 		
0x0376	0xF00300F0  AND	R0, R3, #240
;__Lib_System_105_107.c, 408 :: 		
0x037A	0x0901    LSRS	R1, R0, #4
;__Lib_System_105_107.c, 409 :: 		
0x037C	0x484A    LDR	R0, [PC, #296]
0x037E	0x1840    ADDS	R0, R0, R1
0x0380	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_105_107.c, 411 :: 		
0x0382	0xFA05F100  LSL	R1, R5, R0
; Fosc_kHz end address is: 20 (R5)
; presc end address is: 0 (R0)
; SYS_clk start address is: 20 (R5)
0x0386	0x460D    MOV	R5, R1
;__Lib_System_105_107.c, 413 :: 		
0x0388	0xF64B3080  MOVW	R0, #48000
0x038C	0x4281    CMP	R1, R0
0x038E	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 414 :: 		
0x0390	0x4846    LDR	R0, [PC, #280]
0x0392	0x6800    LDR	R0, [R0, #0]
0x0394	0xF0400102  ORR	R1, R0, #2
0x0398	0x4844    LDR	R0, [PC, #272]
0x039A	0x6001    STR	R1, [R0, #0]
0x039C	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 415 :: 		
; SYS_clk start address is: 20 (R5)
0x039E	0xF64550C0  MOVW	R0, #24000
0x03A2	0x4285    CMP	R5, R0
0x03A4	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 416 :: 		
0x03A6	0x4841    LDR	R0, [PC, #260]
0x03A8	0x6800    LDR	R0, [R0, #0]
0x03AA	0xF0400101  ORR	R1, R0, #1
0x03AE	0x483F    LDR	R0, [PC, #252]
0x03B0	0x6001    STR	R1, [R0, #0]
0x03B2	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 418 :: 		
0x03B4	0x483D    LDR	R0, [PC, #244]
0x03B6	0x6801    LDR	R1, [R0, #0]
0x03B8	0xF06F0007  MVN	R0, #7
0x03BC	0x4001    ANDS	R1, R0
0x03BE	0x483B    LDR	R0, [PC, #236]
0x03C0	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 420 :: 		
0x03C2	0xF7FFFF65  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 422 :: 		
0x03C6	0x483A    LDR	R0, [PC, #232]
0x03C8	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 423 :: 		
0x03CA	0x483A    LDR	R0, [PC, #232]
0x03CC	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 424 :: 		
0x03CE	0x483A    LDR	R0, [PC, #232]
0x03D0	0xEA020100  AND	R1, R2, R0, LSL #0
0x03D4	0x4839    LDR	R0, [PC, #228]
0x03D6	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 426 :: 		
0x03D8	0xF0020001  AND	R0, R2, #1
0x03DC	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x03DE	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x03E0	0x4836    LDR	R0, [PC, #216]
0x03E2	0x6800    LDR	R0, [R0, #0]
0x03E4	0xF0000002  AND	R0, R0, #2
0x03E8	0x2800    CMP	R0, #0
0x03EA	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 428 :: 		
0x03EC	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x03EE	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 426 :: 		
0x03F0	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x03F2	0xF4023080  AND	R0, R2, #65536
0x03F6	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x03F8	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 432 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x03FA	0x4830    LDR	R0, [PC, #192]
0x03FC	0x6800    LDR	R0, [R0, #0]
0x03FE	0xF4003000  AND	R0, R0, #131072
0x0402	0x2800    CMP	R0, #0
0x0404	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 433 :: 		
0x0406	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 434 :: 		
; ulRCC_CR end address is: 8 (R2)
0x0408	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 431 :: 		
0x040A	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 434 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 436 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x040C	0xF0025080  AND	R0, R2, #268435456
0x0410	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 437 :: 		
0x0412	0x482A    LDR	R0, [PC, #168]
0x0414	0x6800    LDR	R0, [R0, #0]
0x0416	0xF0405180  ORR	R1, R0, #268435456
0x041A	0x4828    LDR	R0, [PC, #160]
0x041C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 438 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x041E	0x4827    LDR	R0, [PC, #156]
0x0420	0x6800    LDR	R0, [R0, #0]
0x0422	0xF0005000  AND	R0, R0, #536870912
0x0426	0x2800    CMP	R0, #0
0x0428	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 439 :: 		
0x042A	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CR end address is: 8 (R2)
0x042C	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 436 :: 		
;__Lib_System_105_107.c, 440 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 442 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x042E	0xF0026080  AND	R0, R2, #67108864
0x0432	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 443 :: 		
0x0434	0x4821    LDR	R0, [PC, #132]
0x0436	0x6800    LDR	R0, [R0, #0]
0x0438	0xF0406180  ORR	R1, R0, #67108864
0x043C	0x481F    LDR	R0, [PC, #124]
0x043E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0440	0x4611    MOV	R1, R2
0x0442	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 444 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0444	0x481D    LDR	R0, [PC, #116]
0x0446	0x6800    LDR	R0, [R0, #0]
0x0448	0xF0006000  AND	R0, R0, #134217728
0x044C	0x2800    CMP	R0, #0
0x044E	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 445 :: 		
0x0450	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 446 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0452	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 442 :: 		
0x0454	0x4611    MOV	R1, R2
0x0456	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 446 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 448 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0458	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x045C	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 449 :: 		
0x045E	0x4817    LDR	R0, [PC, #92]
0x0460	0x6800    LDR	R0, [R0, #0]
0x0462	0xF0407180  ORR	R1, R0, #16777216
0x0466	0x4815    LDR	R0, [PC, #84]
0x0468	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x046A	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 450 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x046C	0x4813    LDR	R0, [PC, #76]
0x046E	0x6800    LDR	R0, [R0, #0]
0x0470	0xF0007000  AND	R0, R0, #33554432
0x0474	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 451 :: 		
0x0476	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 452 :: 		
0x0478	0x460A    MOV	R2, R1
0x047A	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 448 :: 		
;__Lib_System_105_107.c, 452 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 456 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x047C	0x480C    LDR	R0, [PC, #48]
0x047E	0x6800    LDR	R0, [R0, #0]
0x0480	0xF000010C  AND	R1, R0, #12
0x0484	0x0090    LSLS	R0, R2, #2
0x0486	0xF000000C  AND	R0, R0, #12
0x048A	0x4281    CMP	R1, R0
0x048C	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 457 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x048E	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 458 :: 		
L_end_InitialSetUpRCCRCC2:
0x0490	0xF8DDE000  LDR	LR, [SP, #0]
0x0494	0xB001    ADD	SP, SP, #4
0x0496	0x4770    BX	LR
0x0498	0x00811501  	#352387201
0x049C	0x8402091D  	#152929282
0x04A0	0xF6440001  	#128580
0x04A4	0x19400001  	#72000
0x04A8	0x07900000  	__Lib_System_105_107_APBAHBPrescTable+0
0x04AC	0x20004002  	FLASH_ACR+0
0x04B0	0x10044002  	RCC_CFGR+0
0x04B4	0x102C4002  	RCC_CFGR2+0
0x04B8	0xFFFF000F  	#1048575
0x04BC	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x0290	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x0292	0x4815    LDR	R0, [PC, #84]
0x0294	0x6800    LDR	R0, [R0, #0]
0x0296	0xF0400101  ORR	R1, R0, #1
0x029A	0x4813    LDR	R0, [PC, #76]
0x029C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x029E	0x4913    LDR	R1, [PC, #76]
0x02A0	0x4813    LDR	R0, [PC, #76]
0x02A2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x02A4	0x4810    LDR	R0, [PC, #64]
0x02A6	0x6801    LDR	R1, [R0, #0]
0x02A8	0x4812    LDR	R0, [PC, #72]
0x02AA	0x4001    ANDS	R1, R0
0x02AC	0x480E    LDR	R0, [PC, #56]
0x02AE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x02B0	0x480D    LDR	R0, [PC, #52]
0x02B2	0x6801    LDR	R1, [R0, #0]
0x02B4	0xF46F2080  MVN	R0, #262144
0x02B8	0x4001    ANDS	R1, R0
0x02BA	0x480B    LDR	R0, [PC, #44]
0x02BC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x02BE	0x480C    LDR	R0, [PC, #48]
0x02C0	0x6801    LDR	R1, [R0, #0]
0x02C2	0xF46F00FE  MVN	R0, #8323072
0x02C6	0x4001    ANDS	R1, R0
0x02C8	0x4809    LDR	R0, [PC, #36]
0x02CA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x02CC	0x4806    LDR	R0, [PC, #24]
0x02CE	0x6801    LDR	R1, [R0, #0]
0x02D0	0xF06F50A0  MVN	R0, #335544320
0x02D4	0x4001    ANDS	R1, R0
0x02D6	0x4804    LDR	R0, [PC, #16]
0x02D8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x02DA	0xF04F0100  MOV	R1, #0
0x02DE	0x4806    LDR	R0, [PC, #24]
0x02E0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x02E2	0xB001    ADD	SP, SP, #4
0x02E4	0x4770    BX	LR
0x02E6	0xBF00    NOP
0x02E8	0x10004002  	RCC_CR+0
0x02EC	0x0000F0FF  	#-251723776
0x02F0	0x10044002  	RCC_CFGR+0
0x02F4	0xFFFFFEF6  	#-17367041
0x02F8	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 460 :: 		
0x034C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 461 :: 		
0x034E	0x4902    LDR	R1, [PC, #8]
0x0350	0x4802    LDR	R0, [PC, #8]
0x0352	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 462 :: 		
L_end_InitialSetUpFosc:
0x0354	0xB001    ADD	SP, SP, #4
0x0356	0x4770    BX	LR
0x0358	0x19400001  	#72000
0x035C	0x00082000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x0360	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x0362	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x0364	0xB001    ADD	SP, SP, #4
0x0366	0x4770    BX	LR
; end of ___GenExcept
0x07A8	0xB500    PUSH	(R14)
0x07AA	0xF8DFB014  LDR	R11, [PC, #20]
0x07AE	0xF8DFA014  LDR	R10, [PC, #20]
0x07B2	0xF8DFC014  LDR	R12, [PC, #20]
0x07B6	0xF7FFFDA1  BL	764
0x07BA	0xBD00    POP	(R15)
0x07BC	0x4770    BX	LR
0x07BE	0xBF00    NOP
0x07C0	0x00002000  	#536870912
0x07C4	0x00052000  	#536870917
0x07C8	0x07A00000  	#1952
0x0828	0xB500    PUSH	(R14)
0x082A	0xF8DFB010  LDR	R11, [PC, #16]
0x082E	0xF8DFA010  LDR	R10, [PC, #16]
0x0832	0xF7FFFD6D  BL	784
0x0836	0xBD00    POP	(R15)
0x0838	0x4770    BX	LR
0x083A	0xBF00    NOP
0x083C	0x00002000  	#536870912
0x0840	0x000C2000  	#536870924
;__Lib_System_105_107.c,388 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x0790	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x0794	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x0798	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x079C	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
;,0 :: _initBlock_1 [2]
; Containing: ?ICS_PD_HIGH_NUM [1]
;             ?ICS_PD_LOW_NUM [1]
0x07A0	0xFF33 ;_initBlock_1+0 : ?ICS_PD_HIGH_NUM at 0x07A0 : ?ICS_PD_LOW_NUM at 0x07A1
; end of _initBlock_1
;P3_LED_manip.c,0 :: ?ICS_delay_time_ms [2]
0x07A2	0x03E8 ;?ICS_delay_time_ms+0
; end of ?ICS_delay_time_ms
;P3_LED_manip.c,0 :: ?ICS_PE_display_mode [1]
0x07A4	0x00 ;?ICS_PE_display_mode+0
; end of ?ICS_PE_display_mode
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [24]    _update_PD_LED
0x0168     [296]    _PC_btn_check
0x0290     [108]    __Lib_System_105_107_SystemClockSetDefault
0x02FC      [20]    ___CC2DW
0x0310      [58]    ___FillZeros
0x034C      [20]    __Lib_System_105_107_InitialSetUpFosc
0x0360       [8]    ___GenExcept
0x0368     [344]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x04C0     [720]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    _PD_HIGH_NUM
0x20000001       [1]    _PD_LOW_NUM
0x20000002       [2]    _delay_time_ms
0x20000004       [1]    _PE_display_mode
0x20000008       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0790      [16]    __Lib_System_105_107_APBAHBPrescTable
0x07A0       [1]    ?ICS_PD_HIGH_NUM
0x07A1       [1]    ?ICS_PD_LOW_NUM
0x07A2       [2]    ?ICS_delay_time_ms
0x07A4       [1]    ?ICS_PE_display_mode
