From: Chunfeng Yun <chunfeng.yun@mediatek.com>
Subject: Re: [PATCH v2 2/3] phy: phy-mtk-tphy: add configurable parameters
 for slew rate calibrate
Date: Wed, 14 Mar 2018 14:08:43 +0800
Message-ID: <1521007723.3717.16.camel@mhfsdcap03>
References: <c9679bc6e969ebf0f97a01c6d1aff3bbc0e8e4f7.1520832210.git.chunfeng.yun@mediatek.com>
         <123d1a24659be168d0b040de4a67612acacf66f1.1520832210.git.chunfeng.yun@mediatek.com>
         <9abfde61-f81e-1a17-7ff9-85a7017f649b@gmail.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: 7bit
Return-path: <linux-kernel-owner@vger.kernel.org>
In-Reply-To: <9abfde61-f81e-1a17-7ff9-85a7017f649b@gmail.com>
Sender: linux-kernel-owner@vger.kernel.org
To: Matthias Brugger <matthias.bgg@gmail.com>
Cc: Kishon Vijay Abraham I <kishon@ti.com>, Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>, Ian Campbell <ijc+devicetree@hellion.org.uk>, Ryder Lee <ryder.lee@mediatek.com>, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-usb@vger.kernel.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org
List-Id: linux-mediatek@lists.infradead.org

On Wed, 2018-03-14 at 00:21 +0100, Matthias Brugger wrote:
> 
> On 03/12/2018 06:25 AM, Chunfeng Yun wrote:
> > There are two parameters, ref_clk and coefficient, for U2 slew rate
> > calibrate which may vary on different SoCs, here allow them to be
> > configurable
> > 
> > Signed-off-by: Chunfeng Yun <chunfeng.yun@mediatek.com>
> 
> Reviewed-by: Matthias Brugger <matthias.bgg@gmail.com>
> 
Thanks
> 
> > ---
> >  drivers/phy/mediatek/phy-mtk-tphy.c | 20 +++++++++++++++-----
> >  1 file changed, 15 insertions(+), 5 deletions(-)
> > 
> > diff --git a/drivers/phy/mediatek/phy-mtk-tphy.c b/drivers/phy/mediatek/phy-mtk-tphy.c
> > index 6073c25..38c281b 100644
> > --- a/drivers/phy/mediatek/phy-mtk-tphy.c
> > +++ b/drivers/phy/mediatek/phy-mtk-tphy.c
> > @@ -306,6 +306,8 @@ struct mtk_tphy {
> >  	const struct mtk_phy_pdata *pdata;
> >  	struct mtk_phy_instance **phys;
> >  	int nphys;
> > +	int src_ref_clk; /* MHZ, reference clock for slew rate calibrate */
> > +	int src_coef; /* coefficient for slew rate calibrate */
> >  };
> >  
> >  static void hs_slew_rate_calibrate(struct mtk_tphy *tphy,
> > @@ -360,16 +362,17 @@ static void hs_slew_rate_calibrate(struct mtk_tphy *tphy,
> >  	writel(tmp, fmreg + U3P_U2FREQ_FMMONR1);
> >  
> >  	if (fm_out) {
> > -		/* ( 1024 / FM_OUT ) x reference clock frequency x 0.028 */
> > -		tmp = U3P_FM_DET_CYCLE_CNT * U3P_REF_CLK * U3P_SLEW_RATE_COEF;
> > -		tmp /= fm_out;
> > +		/* ( 1024 / FM_OUT ) x reference clock frequency x coef */
> > +		tmp = tphy->src_ref_clk * tphy->src_coef;
> > +		tmp = (tmp * U3P_FM_DET_CYCLE_CNT) / fm_out;
> >  		calibration_val = DIV_ROUND_CLOSEST(tmp, U3P_SR_COEF_DIVISOR);
> >  	} else {
> >  		/* if FM detection fail, set default value */
> >  		calibration_val = 4;
> >  	}
> > -	dev_dbg(tphy->dev, "phy:%d, fm_out:%d, calib:%d\n",
> > -		instance->index, fm_out, calibration_val);
> > +	dev_dbg(tphy->dev, "phy:%d, fm_out:%d, calib:%d (clk:%d, coef:%d)\n",
> > +		instance->index, fm_out, calibration_val,
> > +		tphy->src_ref_clk, tphy->src_coef);
> >  
> >  	/* set HS slew rate */
> >  	tmp = readl(com + U3P_USBPHYACR5);
> > @@ -1041,6 +1044,13 @@ static int mtk_tphy_probe(struct platform_device *pdev)
> >  		tphy->u3phya_ref = NULL;
> >  	}
> >  
> > +	tphy->src_ref_clk = U3P_REF_CLK;
> > +	tphy->src_coef = U3P_SLEW_RATE_COEF;
> > +	/* update parameters of slew rate calibrate if exist */
> > +	device_property_read_u32(dev, "mediatek,src-ref-clk-mhz",
> > +		&tphy->src_ref_clk);
> > +	device_property_read_u32(dev, "mediatek,src-coef", &tphy->src_coef);
> > +
> >  	port = 0;
> >  	for_each_child_of_node(np, child_np) {
> >  		struct mtk_phy_instance *instance;
> > 
