// Seed: 1026532505
module module_0;
  wire  id_1;
  logic id_2;
  ;
  wire id_3;
  assign id_2 = id_3;
  assign module_1.id_8 = 0;
  reg id_4;
  parameter id_5 = "";
  final begin : LABEL_0
    while (id_4) id_4 = 1'b0 == id_5[1'h0];
  end
endmodule
module module_1 #(
    parameter id_8 = 32'd61
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout logic [7:0] id_6;
  module_0 modCall_1 ();
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  _id_8 :
  assert property (@({id_7, 1, id_6[id_8], id_7}) -"")
  else;
endmodule
