{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 16:11:10 2018 " "Info: Processing started: Fri May 04 16:11:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TDM -c TDM --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TDM -c TDM --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TDM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TDM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TDM-behav " "Info: Found design unit 1: TDM-behav" {  } { { "TDM.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/time_division_multiplexing/TDM.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 TDM " "Info: Found entity 1: TDM" {  } { { "TDM.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/time_division_multiplexing/TDM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "TDM " "Info: Elaborating entity \"TDM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f TDM.vhd(24) " "Warning (10492): VHDL Process Statement warning at TDM.vhd(24): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TDM.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/time_division_multiplexing/TDM.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f TDM.vhd(25) " "Warning (10492): VHDL Process Statement warning at TDM.vhd(25): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TDM.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/time_division_multiplexing/TDM.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f TDM.vhd(26) " "Warning (10492): VHDL Process Statement warning at TDM.vhd(26): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TDM.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/time_division_multiplexing/TDM.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f TDM.vhd(27) " "Warning (10492): VHDL Process Statement warning at TDM.vhd(27): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TDM.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/time_division_multiplexing/TDM.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "state\[0\] TDM.vhd(12) " "Warning (10873): Using initial value X (don't care) for net \"state\[0\]\" at TDM.vhd(12)" {  } { { "TDM.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/time_division_multiplexing/TDM.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 16:11:12 2018 " "Info: Processing ended: Fri May 04 16:11:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
