;; .........................
;;
;; DFA-based pipeline description for MIPS32 model R74k.
;;
;; Reference:
;;   "MIPS32 74K Microarchitecure Specification Rev. 01.02 Jun 15, 2006"
;;   "MIPS32 74Kf Processor Core Datasheet Jun 2, 2006"
;;
;; .........................

(define_automaton "r74k_mdu_pipe, r74k_alu_pipe, r74k_agen_pipe, r74k_fpu")
(define_cpu_unit "r74k_mul" "r74k_mdu_pipe")
(define_cpu_unit "r74k_alu" "r74k_alu_pipe")
(define_cpu_unit "r74k_agen" "r74k_agen_pipe")
(define_cpu_unit "r74k_fpu_arith" "r74k_fpu")
(define_cpu_unit "r74k_fpu_ldst" "r74k_fpu")


;; --------------------------------------------------------------
;; Producers
;; --------------------------------------------------------------

;; ALU: Logicals/Arithmetics
;; - Logicals, Set less than, sign extend - 1 cycle
(define_insn_reservation "r74k_int_logical" 1
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "logical,signext,slt"))
  "r74k_alu")

;; - addu/addiu with rt=0 - 1 cycle
(define_insn_reservation "r74k_int_move" 1
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (and (eq_attr "type" "move")
	    (eq_attr "mode" "!SF,DF")))
  "r74k_alu")

;; - Arithmetics - 2 cycles
(define_insn_reservation "r74k_int_arith" 2
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "arith,const,shift,vshift"))
  "r74k_alu")

;(define_insn_reservation "r74k_int_nop" 0
;  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
;       (eq_attr "type" "nop"))
;  "")

(define_insn_reservation "r74k_int_cmove" 4
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (and (eq_attr "type" "condmove")
	    (eq_attr "mode" "!SF,DF")))
  "r74k_agen*2")

;; MDU: fully pipelined multiplier
;; - mult, madd, msub - delivers result to hi/lo in 4 cycle (pipelined)
(define_insn_reservation "r74k_int_mult" 4
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "imul,imadd"))
  "r74k_alu+r74k_mul")

;; - mul - delivers result to general register in 7 cycles
(define_insn_reservation "r74k_int_mul3" 7
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "imul3"))
  "r74k_alu+r74k_mul")

;; - mfhi, mflo, mflhxu - deliver result to gpr in 7 cycles
(define_insn_reservation "r74k_int_mfhilo" 7
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "mfhilo"))
  "r74k_alu+r74k_mul")

;; - mthi, mtlo, mtlhx - deliver result to hi/lo, thence madd, handled as bypass
(define_insn_reservation "r74k_int_mthilo" 7
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "mthilo"))
  "r74k_alu+r74k_mul")

;; - div - default to 50 cycles for 32bit operands.  Faster for 8 bit,
;;         but is tricky to identify.
(define_insn_reservation "r74k_int_div" 50
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "idiv"))
  "r74k_alu+r74k_mul*50")


;; AGEN: branch/call/jump
;; - call (block all pipes for 50 cycles, such that all insns
;;         currently in the pipe will be finished after the call.
;;         This is equivalent to calling reset_state().)
(define_insn_reservation "r74k_int_call" 4
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "call"))
  "r74k_agen,(r74k_alu+r74k_agen)*49")

;; - branch/jump
(define_insn_reservation "r74k_int_jump" 4
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "branch,jump"))
  "r74k_agen")

;; - loads: lb, lbu, lh, lhu, ll, lw, lwl, lwr, lwpc, lwxs
;; - prefetch: prefetch, prefetchx
(define_insn_reservation "r74k_int_load" 3 
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "load,prefetch,prefetchx"))
  "r74k_agen")

;; - stores
(define_insn_reservation "r74k_int_store" 1
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "store"))
  "r74k_agen")

;; Unknowns - Currently these include blockage, consttable and alignment
;;            rtls.  They do not really affect scheduling latency, (blockage
;;            affects scheduling via log links, but not used here).
;;
(define_insn_reservation "r74k_unknown" 1 
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "unknown"))
  "r74k_alu")

;; Multiples - like macros that are made up by a sequence of insns.
(define_insn_reservation "r74k_darith" 10
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "darith"))
  "(r74k_alu+r74k_agen)*10")

(define_insn_reservation "r74k_multi" 10
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "multi"))
  "(r74k_alu+r74k_agen)*10")

;; 7. DSP instructins
;; dpaq_s, dpau, dpsq_s, dpsu, maq_s, mulsaq
(define_insn_reservation "r74k_dsp_mac" 1
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "dspmac"))
  "r74k_alu+r74k_mul")

;; dpaq_sa, dpsq_sa, maq_sa
(define_insn_reservation "r74k_dsp_mac_sat" 4
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "dspmacsat"))
  "r74k_alu+r74k_mul")

;; extp, extpdp, extpdpv, extpv, extr, extrv
(define_insn_reservation "r74k_dsp_acc_ext" 7
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "accext"))
  "r74k_alu+r74k_mul")

;; mthlip, shilo, shilov
(define_insn_reservation "r74k_dsp_acc_mod" 7
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "accmod"))
  "r74k_alu+r74k_mul")

;; absq, addq, addsc, addu, addwc, bitrev, cmp, cmpgu, cmpu, insv, modsub,
;; packrl, pick, preceq, preceu, precequ, precrq, precrqu, raddu, rddsp, repl,
;; replv, shll, shllv, shra, shrav, shrl, shrlv, subq, subu, wrdsp
;; dspalu latency is 2
;; dspalusat latency is 3
(define_insn_reservation "r74k_dsp_alu" 2
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "dspalu"))
  "r74k_alu")

(define_insn_reservation "r74k_dsp_alu_sat" 3
  (and (eq_attr "cpu" "r74k,r74kx,r74kz")
       (eq_attr "type" "dspalusat"))
  "r74k_alu")

;; --------------------------------------------------------------
;; Bypass to Consumer
;; --------------------------------------------------------------

;; load->next use :  3 cycles (Default)
;; load->load base:  4 cycles
;; load->store base: 4 cycles
(define_bypass 4 "r74k_int_load" "r74k_int_load")
(define_bypass 4 "r74k_int_load" "r74k_int_store" "!store_data_bypass_p")

;; logical/slt/signext/move->next use :  1 cycles (Default)
;; logical/slt/signext/move->load base:  2 cycles
;; logical/slt/signext/move->store base: 2 cycles
(define_bypass 2 "r74k_int_logical" "r74k_int_load")
(define_bypass 2 "r74k_int_logical" "r74k_int_store" "!store_data_bypass_p")
(define_bypass 2 "r74k_int_move"  "r74k_int_load")
(define_bypass 2 "r74k_int_move"  "r74k_int_store" "!store_data_bypass_p")

;; arith->next use :  2 cycles (Default)
;; arith->load base:  3 cycles
;; arith->store base: 3 cycles
(define_bypass 3 "r74k_int_arith" "r74k_int_load")
(define_bypass 3 "r74k_int_arith" "r74k_int_store" "!store_data_bypass_p")

;; cmove->next use :  4 cycles (Default)
;; cmove->load base:  5 cycles
;; cmove->store base: 5 cycles
(define_bypass 5 "r74k_int_cmove"  "r74k_int_load")
(define_bypass 5 "r74k_int_cmove"  "r74k_int_store" "!store_data_bypass_p")

;; mult/madd->int_mfhilo  : 4 cycles (default)
;; mult/madd->mult/madd   : 1 cycles
(define_bypass 1 "r74k_int_mult" "r74k_int_mult")

;; dsp_mac->next use    : 1 cycles (default)
;; dsp_mac->dsp_acc_ext : 5 cycles
;; dsp_mac->dsp_acc_mod : 5 cycles
(define_bypass 5 "r74k_dsp_mac" "r74k_dsp_acc_ext")
(define_bypass 5 "r74k_dsp_mac" "r74k_dsp_acc_mod")

;; dsp_mac_sat->next use    : 4 cycles (default)
;; dsp_mac_sat->dsp_acc_ext : 7 cycles
;; dsp_mac_sat->dsp_acc_mod : 7 cycles
(define_bypass 7 "r74k_dsp_mac_sat" "r74k_dsp_acc_ext")
(define_bypass 7 "r74k_dsp_mac_sat" "r74k_dsp_acc_mod")

;; --------------------------------------------------------------
;; Floating Point Instructions
;; --------------------------------------------------------------

;; 74Kf FPU runs at 1:1, 3:2 or 2:1 core/FPU clock ratio 
;; In GCC, the following names are used for the different CPUs.
;;  74kf - 2:1  core/FPU clock ratio
;;  74kz - 3:2  core/FPU clock ratio
;;  74kx - 1:1  core/FPU clock ratio

; fadd, fabs, fneg, 
(define_insn_reservation "r74k_fadd" 8
  (and (eq_attr "cpu" "r74k")
       (eq_attr "type" "fadd,fabs,fneg"))
  "r74k_fpu_arith*2")
(define_insn_reservation "r74kz_fadd" 6
  (and (eq_attr "cpu" "r74kz")
       (eq_attr "type" "fadd,fabs,fneg"))
  "r74k_fpu_arith")
(define_insn_reservation "r74kx_fadd" 4
  (and (eq_attr "cpu" "r74kx")
       (eq_attr "type" "fadd,fabs,fneg"))
  "r74k_fpu_arith")

; fmove, fcmove
(define_insn_reservation "r74k_fmove" 8
  (and (eq_attr "cpu" "r74k")
       (and (eq_attr "type" "move,condmove")
	    (eq_attr "mode" "SF,DF")))
  "r74k_fpu_arith*2")
(define_insn_reservation "r74kz_fmove" 6
  (and (eq_attr "cpu" "r74kz")
       (and (eq_attr "type" "move,condmove")
	    (eq_attr "mode" "SF,DF")))
  "r74k_fpu_arith")
(define_insn_reservation "r74kx_fmove" 4
  (and (eq_attr "cpu" "r74kx")
       (and (eq_attr "type" "move,condmove")
	    (eq_attr "mode" "SF,DF")))
  "r74k_fpu_arith")

; fload
(define_insn_reservation "r74k_fload" 8
  (and (eq_attr "cpu" "r74k")
       (eq_attr "type" "fpload"))
  "r74k_agen+r74k_fpu_ldst*2")
(define_insn_reservation "r74kz_fload" 6
  (and (eq_attr "cpu" "r74kz")
       (eq_attr "type" "fpload"))
  "r74k_agen+r74k_fpu_ldst")
(define_insn_reservation "r74kx_fload" 4
  (and (eq_attr "cpu" "r74kx")
       (eq_attr "type" "fpload"))
  "r74k_agen+r74k_fpu_ldst")

; fstore
(define_insn_reservation "r74k_fstore" 2
  (and (eq_attr "cpu" "r74k")
       (eq_attr "type" "fpstore"))
  "r74k_agen+r74k_fpu_ldst*2")
(define_insn_reservation "r74kz_fstore" 1
  (and (eq_attr "cpu" "r74kz")
       (eq_attr "type" "fpstore"))
  "r74k_agen+r74k_fpu_ldst")
(define_insn_reservation "r74kx_fstore" 1
  (and (eq_attr "cpu" "r74kx")
       (eq_attr "type" "fpstore"))
  "r74k_agen+r74k_fpu_ldst")

; fmul, fmadd
(define_insn_reservation "r74k_fmul_sf" 8
  (and (eq_attr "cpu" "r74k")
       (and (eq_attr "type" "fmul,fmadd")
	    (eq_attr "mode" "SF")))
  "r74k_fpu_arith*2")
(define_insn_reservation "r74kz_fmul_sf" 6
  (and (eq_attr "cpu" "r74kz")
       (and (eq_attr "type" "fmul,fmadd")
	    (eq_attr "mode" "SF")))
  "r74k_fpu_arith")
(define_insn_reservation "r74kx_fmul_sf" 4
  (and (eq_attr "cpu" "r74kx")
       (and (eq_attr "type" "fmul,fmadd")
	    (eq_attr "mode" "SF")))
  "r74k_fpu_arith")

(define_insn_reservation "r74k_fmul_df" 10
  (and (eq_attr "cpu" "r74k")
       (and (eq_attr "type" "fmul,fmadd")
	    (eq_attr "mode" "DF")))
  "r74k_fpu_arith*4")
(define_insn_reservation "r74kz_fmul_df" 7
  (and (eq_attr "cpu" "r74kz")
       (and (eq_attr "type" "fmul,fmadd")
	    (eq_attr "mode" "DF")))
  "r74k_fpu_arith*2")
(define_insn_reservation "r74kx_fmul_df" 5
  (and (eq_attr "cpu" "r74kx")
       (and (eq_attr "type" "fmul,fmadd")
	    (eq_attr "mode" "DF")))
  "r74k_fpu_arith*2")

; fdiv, fsqrt
(define_insn_reservation "r74k_fdiv_sf" 34
  (and (eq_attr "cpu" "r74k")
       (and (eq_attr "type" "fdiv,fsqrt")
	    (eq_attr "mode" "SF")))
  "r74k_fpu_arith*28")
(define_insn_reservation "r74kz_fdiv_sf" 34
  (and (eq_attr "cpu" "r74kz")
       (and (eq_attr "type" "fdiv,fsqrt")
	    (eq_attr "mode" "SF")))
  "r74k_fpu_arith*14")
(define_insn_reservation "r74kx_fdiv_sf" 17
  (and (eq_attr "cpu" "r74kx")
       (and (eq_attr "type" "fdiv,fsqrt")
	    (eq_attr "mode" "SF")))
  "r74k_fpu_arith*14")

(define_insn_reservation "r74k_fdiv_df" 64
  (and (eq_attr "cpu" "r74k")
       (and (eq_attr "type" "fdiv,fsqrt")
	    (eq_attr "mode" "DF")))
  "r74k_fpu_arith*58")
(define_insn_reservation "r74kz_fdiv_df" 48
  (and (eq_attr "cpu" "r74kz")
       (and (eq_attr "type" "fdiv,fsqrt")
	    (eq_attr "mode" "DF")))
  "r74k_fpu_arith*29")
(define_insn_reservation "r74kx_fdiv_df" 32
  (and (eq_attr "cpu" "r74kx")
       (and (eq_attr "type" "fdiv,fsqrt")
	    (eq_attr "mode" "DF")))
  "r74k_fpu_arith*29")

; frsqrt
(define_insn_reservation "r74k_frsqrt_sf" 34
  (and (eq_attr "cpu" "r74k")
       (and (eq_attr "type" "frsqrt")
	    (eq_attr "mode" "SF")))
  "r74k_fpu_arith*28")
(define_insn_reservation "r74kz_frsqrt_sf" 25
  (and (eq_attr "cpu" "r74kz")
       (and (eq_attr "type" "frsqrt")
	    (eq_attr "mode" "SF")))
  "r74k_fpu_arith*14")
(define_insn_reservation "r74kx_frsqrt_sf" 17
  (and (eq_attr "cpu" "r74kx")
       (and (eq_attr "type" "frsqrt")
	    (eq_attr "mode" "SF")))
  "r74k_fpu_arith*14")

(define_insn_reservation "r74k_frsqrt_df" 72
  (and (eq_attr "cpu" "r74k")
       (and (eq_attr "type" "frsqrt")
	    (eq_attr "mode" "DF")))
  "r74k_fpu_arith*62")
(define_insn_reservation "r74kz_frsqrt_df" 54
  (and (eq_attr "cpu" "r74kz")
       (and (eq_attr "type" "frsqrt")
	    (eq_attr "mode" "DF")))
  "r74k_fpu_arith*31")
(define_insn_reservation "r74kx_frsqrt_df" 36
  (and (eq_attr "cpu" "r74kx")
       (and (eq_attr "type" "frsqrt")
	    (eq_attr "mode" "DF")))
  "r74k_fpu_arith*31")

; fcmp
(define_insn_reservation "r74k_fcmp" 8
  (and (eq_attr "cpu" "r74k")
       (eq_attr "type" "fcmp"))
  "r74k_fpu_arith*2")
(define_insn_reservation "r74kz_fcmp" 6
  (and (eq_attr "cpu" "r74kz")
       (eq_attr "type" "fcmp"))
  "r74k_fpu_arith")
(define_insn_reservation "r74kx_fcmp" 4
  (and (eq_attr "cpu" "r74kx")
       (eq_attr "type" "fcmp"))
  "r74k_fpu_arith")

; fcvt
(define_insn_reservation "r74k_fcvt" 8
  (and (eq_attr "cpu" "r74k")
       (eq_attr "type" "fcvt"))
  "r74k_fpu_arith*2")
(define_insn_reservation "r74kz_fcvt" 6
  (and (eq_attr "cpu" "r74kz")
       (eq_attr "type" "fcvt"))
  "r74k_fpu_arith")
(define_insn_reservation "r74kx_fcvt" 4
  (and (eq_attr "cpu" "r74kx")
       (eq_attr "type" "fcvt"))
  "r74k_fpu_arith")

; fxfer (MTC1, DMTC1: latency is 4) (MFC1, DMFC1: latency is 1)
(define_insn_reservation "r74k_fxfer_to_c1" 8
  (and (eq_attr "cpu" "r74k")
       (and (eq_attr "type" "xfer")
	    (ior (eq_attr "cnv_mode" "I2D")
		 (eq_attr "cnv_mode" "I2S"))))
  "r74k_fpu_arith*2")
(define_insn_reservation "r74kz_fxfer_to_c1" 6
  (and (eq_attr "cpu" "r74kz")
       (and (eq_attr "type" "xfer")
	    (ior (eq_attr "cnv_mode" "I2D")
		 (eq_attr "cnv_mode" "I2S"))))
  "r74k_fpu_arith")
(define_insn_reservation "r74kx_fxfer_to_c1" 4
  (and (eq_attr "cpu" "r74kx")
       (and (eq_attr "type" "xfer")
	    (ior (eq_attr "cnv_mode" "I2D")
		 (eq_attr "cnv_mode" "I2S"))))
  "r74k_fpu_arith")

(define_insn_reservation "r74k_fxfer_from_c1" 2
  (and (eq_attr "cpu" "r74k")
       (and (eq_attr "type" "xfer")
	    (eq_attr "cnv_mode" "F2I")))
  "r74k_fpu_arith*2")
(define_insn_reservation "r74kz_fxfer_from_c1" 1
  (and (eq_attr "cpu" "r74kz")
       (and (eq_attr "type" "xfer")
	    (eq_attr "cnv_mode" "F2I")))
  "r74k_fpu_arith")
(define_insn_reservation "r74kx_fxfer_from_c1" 1
  (and (eq_attr "cpu" "r74kx")
       (and (eq_attr "type" "xfer")
	    (eq_attr "cnv_mode" "F2I")))
  "r74k_fpu_arith")

; FIXME!!! recip.s and recip.d are not modeled.
; recip.s 13/10 (latency/repeat rate)
; recip.d 26/21 (latency/repeat rate)

;; --------------------------------------------------------------
;; Bypass to Consumer
;; --------------------------------------------------------------

