
;; Function setup_return (setup_return)[0:1448]


21 basic blocks, 28 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d8(2){ }d10(3){ }d11(11){ }d13(12){ }d14(13){ }d16(14){ }d37(25){ }d38(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 141 144 146 147 148 149 150 151 152 153
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 141 144 146 147 148 149 150 151 152 153
;; live  kill	

Successors:  3 [50.0%]  (fallthru) 4 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  2 [50.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 138 143
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; live  gen 	 138 143
;; live  kill	

Successors:  4 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [50.0%]  3 [100.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 154 155 156
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; live  gen 	 24 [cc] 154 155 156
;; live  kill	

Successors:  6 [50.0%]  5 [50.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150 155
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150 155


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  4 [50.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150 155
;; live  gen 	 139
;; live  kill	

Successors:  9 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  4 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; live  gen 	 24 [cc] 139
;; live  kill	

Successors:  7 [50.0%]  (fallthru) 8 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 2500, maybe hot.
Predecessors:  6 [50.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(11){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 133 138 139 157
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; live  gen 	 133 138 139 157
;; live  kill	

Successors:  9 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 2500, maybe hot.
Predecessors:  6 [50.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150
;; live  gen 	 138
;; live  kill	

Successors:  9 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  5 [100.0%]  (fallthru) 7 [100.0%]  (fallthru) 8 [100.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 158
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150
;; live  gen 	 24 [cc] 158
;; live  kill	

Successors:  10 [50.0%]  (fallthru) 11 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  9 [50.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u65(11){ }u66(13){ }u67(25){ }u68(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 146 147 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 146 147 149 150
;; live  gen 	 140
;; live  kill	

Successors:  18 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 146 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 146 149 150


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  9 [50.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u70(11){ }u71(13){ }u72(25){ }u73(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 144
;; lr  def 	 24 [cc] 137 159
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 148 149 150
;; live  gen 	 24 [cc] 137 159
;; live  kill	

Successors:  12 [50.0%]  (fallthru) 13 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 2500, maybe hot.
Predecessors:  11 [50.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; live  gen 	 137
;; live  kill	

Successors:  13 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  11 [50.0%]  12 [100.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u83(11){ }u84(13){ }u85(25){ }u86(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 148
;; lr  def 	 24 [cc] 136 160 161 162
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; live  gen 	 24 [cc] 136 160 161 162
;; live  kill	 24 [cc]

Successors:  19 [39.0%]  14 [61.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 139 141 146 148 149 150 160
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 139 141 146 148 149 150 160


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 3050, maybe hot.
Predecessors:  13 [61.0%]  (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u95(11){ }u96(13){ }u97(25){ }u98(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 139 141 146 148 149 150 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 148 160
;; lr  def 	 24 [cc] 134 164 165 166
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 139 141 146 148 149 150 160
;; live  gen 	 24 [cc] 134 164 165 166
;; live  kill	 24 [cc]

Successors:  19 [39.0%]  15 [61.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 1860, maybe hot.
Predecessors:  14 [61.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u110(11){ }u111(13){ }u112(25){ }u113(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc] 168
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; live  gen 	 24 [cc] 168
;; live  kill	

Successors:  16 [71.0%]  (fallthru) 17 [29.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 1321, maybe hot.
Predecessors:  15 [71.0%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u117(11){ }u118(13){ }u119(25){ }u120(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; lr  def 	 140 169 170
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 149 150
;; live  gen 	 140 169 170
;; live  kill	

Successors:  18 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 146 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 146 149 150


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 540, maybe hot.
Predecessors:  15 [29.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u125(11){ }u126(13){ }u127(25){ }u128(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 141 146 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 171 172 173
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 141 146 148 149 150
;; live  gen 	 0 [r0] 1 [r1] 140 171 172 173
;; live  kill	 14 [lr]

Successors:  18 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 146 149 150
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140 141 146 149 150


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 6860, maybe hot.
Predecessors:  10 [100.0%]  (fallthru) 16 [100.0%]  (fallthru) 17 [100.0%]  (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u139(11){ }u140(13){ }u141(25){ }u142(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 146 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140 141 146 149 150
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 146 149 150
;; live  gen 	 142
;; live  kill	

Successors:  20 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142


Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 3140, maybe hot.
Predecessors:  14 [39.0%]  13 [39.0%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u153(11){ }u154(13){ }u155(25){ }u156(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 142
;; live  kill	

Successors:  20 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142


Basic block 20 , prev 19, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  19 [100.0%]  (fallthru) 18 [100.0%]  (fallthru)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u157(11){ }u158(13){ }u159(25){ }u160(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


Basic block 1 , prev 20, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  20 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u164(0){ }u165(11){ }u166(13){ }u167(14){ }u168(25){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 15 sets: 2 3 
;; Following path with 9 sets: 4 6 8 
;; Following path with 12 sets: 4 6 7 
;; Following path with 6 sets: 4 5 
;; Following path with 8 sets: 9 11 12 
;; Following path with 4 sets: 9 10 
;; Following path with 26 sets: 13 14 15 17 
;; Following path with 20 sets: 13 14 15 16 
;; Following path with 1 sets: 19 
;; Following path with 6 sets: 18 
;; Following path with 2 sets: 20 


setup_return

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={2d,1u} r3={2d,1u} r11={1d,20u} r12={2d} r13={1d,21u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={11d,8u} r25={1d,20u} r26={1d,20u,1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u,1d} r134={1d,1u} r136={1d,2u} r137={2d,4u,1d} r138={4d,5u} r139={3d,4u} r140={3d,1u} r141={1d,2u} r142={2d,1u} r143={1d,1u} r144={1d,3u} r146={1d,6u} r147={1d,3u} r148={1d,5u} r149={1d,1u} r150={1d,1u} r151={1d,1u,1d} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,2u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,2u} r161={1d,1u} r162={1d,1u} r164={1d,1u,1d} r165={1d,1u} r166={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} 
;;    total ref usage 353{186d,162u,5e} in 72{71 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 141 144 146 147 148 149 150 151 152 153
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 141 144 146 147 148 149 150 151 152 153
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 8 3 2 arch/arm/kernel/signal.c:468 (set (reg/v/f:SI 146 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ regs ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/signal.c:468 (set (reg/v/f:SI 147 [ ka ])
        (reg:SI 1 r1 [ ka ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ ka ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/signal.c:468 (set (reg/v/f:SI 148 [ rc ])
        (reg:SI 2 r2 [ rc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ rc ])
        (nil)))

(insn 5 4 6 2 arch/arm/kernel/signal.c:468 (set (reg/v/f:SI 149 [ frame ])
        (reg:SI 3 r3 [ frame ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ frame ])
        (nil)))

(insn 6 5 7 2 arch/arm/kernel/signal.c:468 (set (reg/v:SI 150 [ usig ])
        (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 usig+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 usig+0 S4 A32])
        (nil)))

(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 7 11 2 arch/arm/kernel/signal.c:469 (set (reg/v:SI 141 [ handler ])
        (mem/s/f/j:SI (reg/v/f:SI 147 [ ka ]) [0 <variable>.sa.sa_handler+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/signal.c:472 (set (reg:SI 151 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/signal.c:472 (set (reg:SI 152)
        (and:SI (reg:SI 151 [ <variable>.uregs+64 ])
            (const_int 16777215 [0xffffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 151 [ <variable>.uregs+64 ])
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/signal.c:472 (set (reg/v:SI 138 [ cpsr ])
        (and:SI (reg:SI 152)
            (const_int -513 [0xfffffffffffffdff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_EQUAL (and:SI (reg:SI 151 [ <variable>.uregs+64 ])
                (const_int 16776703 [0xfffdff]))
            (nil))))

(insn 14 13 15 2 arch/arm/kernel/signal.c:479 (set (reg:SI 144 [ D.24830 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ ka ])
                (const_int 4 [0x4])) [0 <variable>.sa.sa_flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/kernel/signal.c:479 (set (reg:SI 153)
        (and:SI (reg:SI 144 [ D.24830 ])
            (const_int 33554432 [0x2000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 16 15 17 2 arch/arm/kernel/signal.c:479 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 153)
        (nil)))

(jump_insn 17 16 18 2 arch/arm/kernel/signal.c:479 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 21)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 138 143
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; live  gen 	 138 143
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 3 arch/arm/kernel/signal.c:480 (set (reg:SI 143 [ D.24834 ])
        (and:SI (reg/v:SI 138 [ cpsr ])
            (const_int -32 [0xffffffffffffffe0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ cpsr ])
        (nil)))

(insn 20 19 21 3 arch/arm/kernel/signal.c:480 (set (reg/v:SI 138 [ cpsr ])
        (ior:SI (reg:SI 143 [ D.24834 ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 143 [ D.24834 ])
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 154 155 156
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; live  gen 	 24 [cc] 154 155 156
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 21 20 22 4 2 "" [1 uses])

(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 4 arch/arm/kernel/signal.c:483 (set (reg/f:SI 154)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 4 arch/arm/kernel/signal.c:483 (set (reg:SI 156 [ elf_hwcap ])
        (mem/c/i:SI (reg/f:SI 154) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 154)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>) [0 elf_hwcap+0 S4 A32])
            (nil))))

(insn 25 24 26 4 arch/arm/kernel/signal.c:483 (set (reg:SI 155)
        (and:SI (reg:SI 156 [ elf_hwcap ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 156 [ elf_hwcap ])
        (nil)))

(insn 26 25 27 4 arch/arm/kernel/signal.c:483 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 27 26 28 4 arch/arm/kernel/signal.c:483 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 6 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150 155
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150 155


;; Succ edge  6 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150 155
;; live  gen 	 139
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 28 27 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 32 5 arch/arm/kernel/signal.c:471 (set (reg/v:SI 139 [ thumb ])
        (reg:SI 155)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 5 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; live  gen 	 24 [cc] 139
;; live  kill	

;; Pred edge  4 [50.0%] 
(code_label 32 29 33 6 3 "" [1 uses])

(note 33 32 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 6 arch/arm/kernel/signal.c:488 (set (reg/v:SI 139 [ thumb ])
        (and:SI (reg/v:SI 141 [ handler ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 35 34 36 6 arch/arm/kernel/signal.c:490 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ thumb ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 36 35 37 6 arch/arm/kernel/signal.c:490 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 44)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(11){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 133 138 139 157
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 144 146 147 148 149 150
;; live  gen 	 133 138 139 157
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 37 36 38 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 7 arch/arm/kernel/signal.c:491 (set (reg/v:SI 133 [ cpsr.358 ])
        (ior:SI (reg/v:SI 138 [ cpsr ])
            (const_int 32 [0x20]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:SI 138 [ cpsr ])
        (nil)))

(insn 39 38 40 7 arch/arm/kernel/signal.c:494 (set (reg:SI 157)
        (and:SI (reg/v:SI 133 [ cpsr.358 ])
            (const_int -100663297 [0xfffffffff9ffffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ cpsr.358 ])
        (nil)))

(insn 40 39 41 7 arch/arm/kernel/signal.c:494 (set (reg/v:SI 138 [ cpsr ])
        (and:SI (reg:SI 157)
            (const_int -64513 [0xffffffffffff03ff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 133 [ cpsr.358 ])
                (const_int -100727809 [0xfffffffff9ff03ff]))
            (nil))))

(insn 41 40 44 7 arch/arm/kernel/signal.c:494 (set (reg/v:SI 139 [ thumb ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150
;; live  gen 	 138
;; live  kill	

;; Pred edge  6 [50.0%] 
(code_label 44 41 45 8 5 "" [1 uses])

(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 8 arch/arm/kernel/signal.c:497 (set (reg/v:SI 138 [ cpsr ])
        (and:SI (reg/v:SI 138 [ cpsr ])
            (const_int -33 [0xffffffffffffffdf]))) 67 {*arm_andsi3_insn} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 158
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150
;; live  gen 	 24 [cc] 158
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 47 46 48 9 4 "" [0 uses])

(note 48 47 49 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 9 arch/arm/kernel/signal.c:501 (set (reg:SI 158)
        (and:SI (reg:SI 144 [ D.24830 ])
            (const_int 67108864 [0x4000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 50 49 51 9 arch/arm/kernel/signal.c:501 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(jump_insn 51 50 52 9 arch/arm/kernel/signal.c:501 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 147 148 149 150


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  11 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u65(11){ }u66(13){ }u67(25){ }u68(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 146 147 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141 146 147 149 150
;; live  gen 	 140
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 52 51 53 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 56 10 arch/arm/kernel/signal.c:502 (set (reg/v:SI 140 [ retcode ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ ka ])
                (const_int 8 [0x8])) [0 <variable>.sa.sa_restorer+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 147 [ ka ])
        (nil)))
;; End of basic block 10 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 146 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 146 149 150


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u70(11){ }u71(13){ }u72(25){ }u73(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 144
;; lr  def 	 24 [cc] 137 159
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 141 144 146 148 149 150
;; live  gen 	 24 [cc] 137 159
;; live  kill	

;; Pred edge  9 [50.0%] 
(code_label 56 53 57 11 6 "" [1 uses])

(note 57 56 58 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 11 arch/arm/kernel/signal.c:504 (set (reg/v:SI 137 [ idx ])
        (ashift:SI (reg/v:SI 139 [ thumb ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 59 58 60 11 arch/arm/kernel/signal.c:506 (set (reg:SI 159)
        (and:SI (reg:SI 144 [ D.24830 ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 144 [ D.24830 ])
        (nil)))

(insn 60 59 61 11 arch/arm/kernel/signal.c:506 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 159)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 159)
        (nil)))

(jump_insn 61 60 62 11 arch/arm/kernel/signal.c:506 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150


;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; live  gen 	 137
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 62 61 63 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 12 arch/arm/kernel/signal.c:507 (set (reg/v:SI 137 [ idx ])
        (plus:SI (reg/v:SI 137 [ idx ])
            (const_int 3 [0x3]))) 4 {*arm_addsi3} (nil))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u83(11){ }u84(13){ }u85(25){ }u86(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 148
;; lr  def 	 24 [cc] 136 160 161 162
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; live  gen 	 24 [cc] 136 160 161 162
;; live  kill	 24 [cc]

;; Pred edge  11 [50.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 64 63 65 13 8 "" [1 uses])

(note 65 64 67 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 67 65 68 13 arch/arm/kernel/signal.c:509 discrim 4 (set (reg/f:SI 160)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 68 67 69 13 arch/arm/kernel/signal.c:509 discrim 4 (set (reg:SI 161)
        (mem/s/u/j:SI (plus:SI (mult:SI (reg/v:SI 137 [ idx ])
                    (const_int 4 [0x4]))
                (reg/f:SI 160)) [0 sigreturn_codes S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/u/j:SI (plus:SI (mult:SI (reg/v:SI 137 [ idx ])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 sigreturn_codes S4 A32])
        (nil)))

(insn 69 68 70 13 arch/arm/kernel/signal.c:509 discrim 4 (set (reg:SI 162)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 70 69 71 13 arch/arm/kernel/signal.c:509 discrim 4 (parallel [
            (set (reg/v:SI 136 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 161)
                        (reg/v/f:SI 148 [ rc ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 162)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691006))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_DEAD (reg:SI 161)
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 71 70 72 13 arch/arm/kernel/signal.c:509 discrim 6 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ __pu_err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 72 71 73 13 arch/arm/kernel/signal.c:509 discrim 6 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 111)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 13 -> ( 19 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 139 141 146 148 149 150 160
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 139 141 146 148 149 150 160


;; Succ edge  19 [39.0%] 
;; Succ edge  14 [61.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u95(11){ }u96(13){ }u97(25){ }u98(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 139 141 146 148 149 150 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 148 160
;; lr  def 	 24 [cc] 134 164 165 166
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 139 141 146 148 149 150 160
;; live  gen 	 24 [cc] 134 164 165 166
;; live  kill	 24 [cc]

;; Pred edge  13 [61.0%]  (fallthru)
(note 73 72 75 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 75 73 76 14 arch/arm/kernel/signal.c:510 discrim 4 (set (reg:SI 164)
        (plus:SI (reg/v:SI 137 [ idx ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 76 75 77 14 arch/arm/kernel/signal.c:510 discrim 4 (set (reg:SI 165)
        (mem/s/u/j:SI (plus:SI (mult:SI (reg:SI 164)
                    (const_int 4 [0x4]))
                (reg/f:SI 160)) [0 sigreturn_codes S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg/f:SI 160)
            (expr_list:REG_EQUAL (mem/s/u/j:SI (plus:SI (mult:SI (reg:SI 164)
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 sigreturn_codes S4 A32])
                (nil)))))

(insn 77 76 79 14 arch/arm/kernel/signal.c:510 discrim 4 (set (reg/f:SI 166)
        (plus:SI (reg/v/f:SI 148 [ rc ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 79 77 80 14 arch/arm/kernel/signal.c:510 discrim 4 (parallel [
            (set (reg/v:SI 134 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 165)
                        (reg/f:SI 166)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 136 [ __pu_err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691012))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 166)
        (expr_list:REG_DEAD (reg:SI 165)
            (expr_list:REG_DEAD (reg/v:SI 136 [ __pu_err ])
                (expr_list:REG_UNUSED (reg:QI 24 cc)
                    (nil))))))

(insn 80 79 81 14 arch/arm/kernel/signal.c:509 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ __pu_err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ __pu_err ])
        (nil)))

(jump_insn 81 80 82 14 arch/arm/kernel/signal.c:509 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 111)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 14 -> ( 19 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150


;; Succ edge  19 [39.0%] 
;; Succ edge  15 [61.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u110(11){ }u111(13){ }u112(25){ }u113(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc] 168
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; live  gen 	 24 [cc] 168
;; live  kill	

;; Pred edge  14 [61.0%]  (fallthru)
(note 82 81 83 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 15 arch/arm/kernel/signal.c:513 (set (reg:SI 168)
        (and:SI (reg/v:SI 138 [ cpsr ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (nil))

(insn 84 83 85 15 arch/arm/kernel/signal.c:513 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168)
        (nil)))

(jump_insn 85 84 86 15 arch/arm/kernel/signal.c:513 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 92)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 148 149 150


;; Succ edge  16 [71.0%]  (fallthru)
;; Succ edge  17 [29.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u117(11){ }u118(13){ }u119(25){ }u120(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; lr  def 	 140 169 170
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 141 146 149 150
;; live  gen 	 140 169 170
;; live  kill	

;; Pred edge  15 [71.0%]  (fallthru)
(note 86 85 87 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 87 86 88 16 arch/arm/kernel/signal.c:518 (set (reg:SI 169)
        (plus:SI (reg/v:SI 139 [ thumb ])
            (const_int -64256 [0xffffffffffff0500]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 139 [ thumb ])
        (nil)))

(insn 88 87 89 16 arch/arm/kernel/signal.c:518 (set (reg:SI 170)
        (ashift:SI (reg/v:SI 137 [ idx ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 137 [ idx ])
        (nil)))

(insn 89 88 92 16 arch/arm/kernel/signal.c:518 (set (reg/v:SI 140 [ retcode ])
        (plus:SI (reg:SI 169)
            (reg:SI 170))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_DEAD (reg:SI 169)
            (nil))))
;; End of basic block 16 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 146 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 146 149 150


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 15) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u125(11){ }u126(13){ }u127(25){ }u128(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 141 146 148 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 171 172 173
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 141 146 148 149 150
;; live  gen 	 0 [r0] 1 [r1] 140 171 172 173
;; live  kill	 14 [lr]

;; Pred edge  15 [29.0%] 
(code_label 92 89 93 17 10 "" [1 uses])

(note 93 92 94 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 17 arch/arm/kernel/signal.c:524 (set (reg/f:SI 171)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x113df900 cpu_cache>)) 167 {*arm_movsi_insn} (nil))

(insn 95 94 96 17 arch/arm/kernel/signal.c:524 (set (reg/f:SI 172)
        (plus:SI (reg/v/f:SI 148 [ rc ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 96 95 97 17 arch/arm/kernel/signal.c:524 (set (reg/f:SI 173 [ cpu_cache.coherent_kern_range ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 171)
                (const_int 16 [0x10])) [0 cpu_cache.coherent_kern_range+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 171)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x113df900 cpu_cache>)
                        (const_int 16 [0x10]))) [0 cpu_cache.coherent_kern_range+0 S4 A32])
            (nil))))

(insn 97 96 98 17 arch/arm/kernel/signal.c:524 (set (reg:SI 0 r0)
        (reg/v/f:SI 148 [ rc ])) 167 {*arm_movsi_insn} (nil))

(insn 98 97 99 17 arch/arm/kernel/signal.c:524 (set (reg:SI 1 r1)
        (reg/f:SI 172)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 172)
        (nil)))

(call_insn 99 98 100 17 arch/arm/kernel/signal.c:524 (parallel [
            (call (mem:SI (reg/f:SI 173 [ cpu_cache.coherent_kern_range ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 173 [ cpu_cache.coherent_kern_range ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 100 99 101 17 arch/arm/kernel/signal.c:527 (set (reg/v:SI 140 [ retcode ])
        (plus:SI (reg/v:SI 139 [ thumb ])
            (reg/v/f:SI 148 [ rc ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 148 [ rc ])
        (expr_list:REG_DEAD (reg/v:SI 139 [ thumb ])
            (nil))))
;; End of basic block 17 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 146 149 150
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140 141 146 149 150


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 10 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u139(11){ }u140(13){ }u141(25){ }u142(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 146 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140 141 146 149 150
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 146 149 150
;; live  gen 	 142
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 101 100 102 18 7 "" [0 uses])

(note 102 101 103 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 103 102 104 18 arch/arm/kernel/signal.c:531 (set (mem/s/j:SI (reg/v/f:SI 146 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg/v:SI 150 [ usig ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 150 [ usig ])
        (nil)))

(insn 104 103 105 18 arch/arm/kernel/signal.c:532 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])
        (reg/v/f:SI 149 [ frame ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 149 [ frame ])
        (nil)))

(insn 105 104 106 18 arch/arm/kernel/signal.c:533 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])
        (reg/v:SI 140 [ retcode ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ retcode ])
        (nil)))

(insn 106 105 107 18 arch/arm/kernel/signal.c:534 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 141 [ handler ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ handler ])
        (nil)))

(insn 107 106 108 18 arch/arm/kernel/signal.c:535 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg/v:SI 138 [ cpsr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 146 [ regs ])
        (expr_list:REG_DEAD (reg/v:SI 138 [ cpsr ])
            (nil))))

(insn 108 107 111 18 arch/arm/kernel/signal.c:537 (set (reg:SI 142 [ D.24862 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 14 13) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u153(11){ }u154(13){ }u155(25){ }u156(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 142
;; live  kill	

;; Pred edge  14 [39.0%] 
;; Pred edge  13 [39.0%] 
(code_label 111 108 112 19 9 "" [2 uses])

(note 112 111 113 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 19 arch/arm/kernel/signal.c:511 (set (reg:SI 142 [ D.24862 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 19 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u157(11){ }u158(13){ }u159(25){ }u160(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 114 113 115 20 11 "" [0 uses])

(note 115 114 120 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 120 115 126 20 arch/arm/kernel/signal.c:538 (set (reg/i:SI 0 r0)
        (reg:SI 142 [ D.24862 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ D.24862 ])
        (nil)))

(insn 126 120 0 20 arch/arm/kernel/signal.c:538 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 20 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function setup_sigframe (setup_sigframe)[0:1446]


5 basic blocks, 5 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d7(0){ }d13(1){ }d19(2){ }d23(3){ }d24(11){ }d28(12){ }d29(13){ }d33(14){ }d94(25){ }d95(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 143 144 146 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 194 195 199 200 201 202 203
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 134 143 144 146 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 194 195 199 200 201 202 203
;; live  kill	 14 [lr] 24 [cc]

Successors:  3 [39.0%]  (fallthru) 4 [61.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144 148 186
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 148 186


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 3898, maybe hot.
Predecessors:  2 [39.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u141(11){ }u142(13){ }u143(25){ }u144(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 148 186
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 148 186
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 136 138 143 205 207 208 209 210 211 212 213 214 215 216 217 218
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 148 186
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 133 135 136 138 143 205 207 208 209 210 211 212 213 214 215 216 217 218
;; live  kill	 14 [lr] 24 [cc]

Successors:  4 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144


Basic block 4 , prev 3, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [61.0%]  3 [100.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u198(11){ }u199(13){ }u200(25){ }u201(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
;; lr  def 	 0 [r0] 24 [cc] 143 219 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
;; live  gen 	 0 [r0] 143 219 220
;; live  kill	 24 [cc]

Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


Basic block 1 , prev 4, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  4 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u209(0){ }u210(11){ }u211(13){ }u212(14){ }u213(25){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 144 sets: 2 3 
deferring rescan insn with uid = 151.
deferring rescan insn with uid = 152.
;; Following path with 6 sets: 4 
deferring deletion of insn with uid = 151.
Deleted 1 trivially dead insns


setup_sigframe

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={8d,8u} r1={6d,3u} r2={6d,3u} r3={4d} r11={1d,4u} r12={4d} r13={1d,8u,1d} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={34d,2u} r25={1d,4u} r26={1d,3u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={5d,5u} r134={21d,21u} r135={1d,1u} r136={1d,2u} r138={2d,2u} r143={3d,5u} r144={1d,2u} r146={1d,1u} r148={1d,29u} r149={1d,17u} r150={1d,2u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,7u} r187={1d,1u} r188={1d,3u} r189={1d,1u} r190={1d,1u} r194={1d,1u} r195={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r205={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} 
;;    total ref usage 694{500d,193u,1e} in 115{112 regular + 3 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 143 144 146 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 194 195 199 200 201 202 203
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 134 143 144 146 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 194 195 199 200 201 202 203
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/signal.c:392 (set (reg/v/f:SI 148 [ sf ])
        (reg:SI 0 r0 [ sf ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sf ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/signal.c:392 (set (reg/v/f:SI 149 [ regs ])
        (reg:SI 1 r1 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ regs ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/signal.c:392 (set (reg/v/f:SI 150 [ set ])
        (reg:SI 2 r2 [ set ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ set ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/signal.c:396 discrim 4 (set (reg:SI 151 [ <variable>.uregs ])
        (mem/s/j:SI (reg/v/f:SI 149 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/signal.c:396 discrim 4 (set (reg/f:SI 152)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))

(insn 10 9 11 2 arch/arm/kernel/signal.c:396 discrim 4 (set (reg:SI 153)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/signal.c:396 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 151 [ <variable>.uregs ])
                        (reg/f:SI 152)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 153)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690863))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/f:SI 152)
            (expr_list:REG_DEAD (reg:SI 151 [ <variable>.uregs ])
                (expr_list:REG_UNUSED (reg:QI 24 cc)
                    (nil))))))

(insn 12 11 13 2 arch/arm/kernel/signal.c:397 discrim 4 (set (reg:SI 154 [ <variable>.uregs+4 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/signal.c:397 discrim 4 (set (reg/f:SI 155)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 36 [0x24]))) 4 {*arm_addsi3} (nil))

(insn 14 13 15 2 arch/arm/kernel/signal.c:397 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 154 [ <variable>.uregs+4 ])
                        (reg/f:SI 155)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690868))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 155)
        (expr_list:REG_DEAD (reg:SI 154 [ <variable>.uregs+4 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 15 14 16 2 arch/arm/kernel/signal.c:398 discrim 4 (set (reg:SI 156 [ <variable>.uregs+8 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/kernel/signal.c:398 discrim 4 (set (reg/f:SI 157)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 40 [0x28]))) 4 {*arm_addsi3} (nil))

(insn 17 16 18 2 arch/arm/kernel/signal.c:398 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 156 [ <variable>.uregs+8 ])
                        (reg/f:SI 157)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690873))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 157)
        (expr_list:REG_DEAD (reg:SI 156 [ <variable>.uregs+8 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 18 17 19 2 arch/arm/kernel/signal.c:399 discrim 4 (set (reg:SI 158 [ <variable>.uregs+12 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 12 [0xc])) [0 <variable>.uregs+12 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 2 arch/arm/kernel/signal.c:399 discrim 4 (set (reg/f:SI 159)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 44 [0x2c]))) 4 {*arm_addsi3} (nil))

(insn 20 19 21 2 arch/arm/kernel/signal.c:399 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 158 [ <variable>.uregs+12 ])
                        (reg/f:SI 159)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690878))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 159)
        (expr_list:REG_DEAD (reg:SI 158 [ <variable>.uregs+12 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 21 20 22 2 arch/arm/kernel/signal.c:400 discrim 4 (set (reg:SI 160 [ <variable>.uregs+16 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 16 [0x10])) [0 <variable>.uregs+16 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 2 arch/arm/kernel/signal.c:400 discrim 4 (set (reg/f:SI 161)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 48 [0x30]))) 4 {*arm_addsi3} (nil))

(insn 23 22 24 2 arch/arm/kernel/signal.c:400 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 160 [ <variable>.uregs+16 ])
                        (reg/f:SI 161)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690883))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 161)
        (expr_list:REG_DEAD (reg:SI 160 [ <variable>.uregs+16 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 24 23 25 2 arch/arm/kernel/signal.c:401 discrim 4 (set (reg:SI 162 [ <variable>.uregs+20 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 20 [0x14])) [0 <variable>.uregs+20 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 2 arch/arm/kernel/signal.c:401 discrim 4 (set (reg/f:SI 163)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 52 [0x34]))) 4 {*arm_addsi3} (nil))

(insn 26 25 27 2 arch/arm/kernel/signal.c:401 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 162 [ <variable>.uregs+20 ])
                        (reg/f:SI 163)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690888))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 163)
        (expr_list:REG_DEAD (reg:SI 162 [ <variable>.uregs+20 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 27 26 28 2 arch/arm/kernel/signal.c:402 discrim 4 (set (reg:SI 164 [ <variable>.uregs+24 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 24 [0x18])) [0 <variable>.uregs+24 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 2 arch/arm/kernel/signal.c:402 discrim 4 (set (reg/f:SI 165)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 56 [0x38]))) 4 {*arm_addsi3} (nil))

(insn 29 28 30 2 arch/arm/kernel/signal.c:402 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 164 [ <variable>.uregs+24 ])
                        (reg/f:SI 165)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690893))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 165)
        (expr_list:REG_DEAD (reg:SI 164 [ <variable>.uregs+24 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 30 29 31 2 arch/arm/kernel/signal.c:403 discrim 4 (set (reg:SI 166 [ <variable>.uregs+28 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 2 arch/arm/kernel/signal.c:403 discrim 4 (set (reg/f:SI 167)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))

(insn 32 31 33 2 arch/arm/kernel/signal.c:403 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 166 [ <variable>.uregs+28 ])
                        (reg/f:SI 167)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690898))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 167)
        (expr_list:REG_DEAD (reg:SI 166 [ <variable>.uregs+28 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 33 32 34 2 arch/arm/kernel/signal.c:404 discrim 4 (set (reg:SI 168 [ <variable>.uregs+32 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 32 [0x20])) [0 <variable>.uregs+32 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 2 arch/arm/kernel/signal.c:404 discrim 4 (set (reg/f:SI 169)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 64 [0x40]))) 4 {*arm_addsi3} (nil))

(insn 35 34 36 2 arch/arm/kernel/signal.c:404 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 168 [ <variable>.uregs+32 ])
                        (reg/f:SI 169)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690903))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 169)
        (expr_list:REG_DEAD (reg:SI 168 [ <variable>.uregs+32 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 36 35 37 2 arch/arm/kernel/signal.c:405 discrim 4 (set (reg:SI 170 [ <variable>.uregs+36 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 36 [0x24])) [0 <variable>.uregs+36 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 2 arch/arm/kernel/signal.c:405 discrim 4 (set (reg/f:SI 171)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 68 [0x44]))) 4 {*arm_addsi3} (nil))

(insn 38 37 39 2 arch/arm/kernel/signal.c:405 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 170 [ <variable>.uregs+36 ])
                        (reg/f:SI 171)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690908))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 171)
        (expr_list:REG_DEAD (reg:SI 170 [ <variable>.uregs+36 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 39 38 40 2 arch/arm/kernel/signal.c:406 discrim 4 (set (reg:SI 172 [ <variable>.uregs+40 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 40 [0x28])) [0 <variable>.uregs+40 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 2 arch/arm/kernel/signal.c:406 discrim 4 (set (reg/f:SI 173)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 72 [0x48]))) 4 {*arm_addsi3} (nil))

(insn 41 40 42 2 arch/arm/kernel/signal.c:406 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 172 [ <variable>.uregs+40 ])
                        (reg/f:SI 173)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690913))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 173)
        (expr_list:REG_DEAD (reg:SI 172 [ <variable>.uregs+40 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 42 41 43 2 arch/arm/kernel/signal.c:407 discrim 4 (set (reg:SI 174 [ <variable>.uregs+44 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 2 arch/arm/kernel/signal.c:407 discrim 4 (set (reg/f:SI 175)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 76 [0x4c]))) 4 {*arm_addsi3} (nil))

(insn 44 43 45 2 arch/arm/kernel/signal.c:407 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 174 [ <variable>.uregs+44 ])
                        (reg/f:SI 175)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690918))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 175)
        (expr_list:REG_DEAD (reg:SI 174 [ <variable>.uregs+44 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 45 44 46 2 arch/arm/kernel/signal.c:408 discrim 4 (set (reg:SI 176 [ <variable>.uregs+48 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 48 [0x30])) [0 <variable>.uregs+48 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 2 arch/arm/kernel/signal.c:408 discrim 4 (set (reg/f:SI 177)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(insn 47 46 48 2 arch/arm/kernel/signal.c:408 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 176 [ <variable>.uregs+48 ])
                        (reg/f:SI 177)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690923))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 177)
        (expr_list:REG_DEAD (reg:SI 176 [ <variable>.uregs+48 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 48 47 49 2 arch/arm/kernel/signal.c:409 discrim 4 (set (reg:SI 178 [ <variable>.uregs+52 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 2 arch/arm/kernel/signal.c:409 discrim 4 (set (reg/f:SI 179)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 84 [0x54]))) 4 {*arm_addsi3} (nil))

(insn 50 49 51 2 arch/arm/kernel/signal.c:409 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 178 [ <variable>.uregs+52 ])
                        (reg/f:SI 179)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690928))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 179)
        (expr_list:REG_DEAD (reg:SI 178 [ <variable>.uregs+52 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 51 50 52 2 arch/arm/kernel/signal.c:410 discrim 4 (set (reg:SI 180 [ <variable>.uregs+56 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 2 arch/arm/kernel/signal.c:410 discrim 4 (set (reg/f:SI 181)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 88 [0x58]))) 4 {*arm_addsi3} (nil))

(insn 53 52 54 2 arch/arm/kernel/signal.c:410 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 180 [ <variable>.uregs+56 ])
                        (reg/f:SI 181)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690933))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 181)
        (expr_list:REG_DEAD (reg:SI 180 [ <variable>.uregs+56 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 54 53 55 2 arch/arm/kernel/signal.c:411 discrim 4 (set (reg:SI 182 [ <variable>.uregs+60 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 2 arch/arm/kernel/signal.c:411 discrim 4 (set (reg/f:SI 183)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 92 [0x5c]))) 4 {*arm_addsi3} (nil))

(insn 56 55 57 2 arch/arm/kernel/signal.c:411 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 182 [ <variable>.uregs+60 ])
                        (reg/f:SI 183)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690938))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 183)
        (expr_list:REG_DEAD (reg:SI 182 [ <variable>.uregs+60 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 57 56 58 2 arch/arm/kernel/signal.c:412 discrim 4 (set (reg:SI 184 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 149 [ regs ])
        (nil)))

(insn 58 57 59 2 arch/arm/kernel/signal.c:412 discrim 4 (set (reg/f:SI 185)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 96 [0x60]))) 4 {*arm_addsi3} (nil))

(insn 59 58 61 2 arch/arm/kernel/signal.c:412 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 184 [ <variable>.uregs+64 ])
                        (reg/f:SI 185)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690943))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 185)
        (expr_list:REG_DEAD (reg:SI 184 [ <variable>.uregs+64 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 61 59 62 2 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 187)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 62 61 63 2 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 186)
        (and:SI (reg:SI 187)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 63 62 64 2 arch/arm/kernel/signal.c:414 discrim 4 (set (reg/f:SI 188 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 186)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 64 63 65 2 arch/arm/kernel/signal.c:414 discrim 4 (set (reg:SI 189 [ <variable>.thread.trap_no ])
        (mem/s/j:SI (plus:SI (reg/f:SI 188 [ <variable>.task ])
                (const_int 788 [0x314])) [0 <variable>.thread.trap_no+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 65 64 66 2 arch/arm/kernel/signal.c:414 discrim 4 (set (reg/f:SI 190)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 20 [0x14]))) 4 {*arm_addsi3} (nil))

(insn 66 65 71 2 arch/arm/kernel/signal.c:414 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 189 [ <variable>.thread.trap_no ])
                        (reg/f:SI 190)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690948))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 190)
        (expr_list:REG_DEAD (reg:SI 189 [ <variable>.thread.trap_no ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 71 66 72 2 arch/arm/kernel/signal.c:415 discrim 4 (set (reg:SI 194 [ <variable>.thread.error_code ])
        (mem/s/j:SI (plus:SI (reg/f:SI 188 [ <variable>.task ])
                (const_int 792 [0x318])) [0 <variable>.thread.error_code+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 72 71 73 2 arch/arm/kernel/signal.c:415 discrim 4 (set (reg/f:SI 195)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (nil))

(insn 73 72 78 2 arch/arm/kernel/signal.c:415 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 194 [ <variable>.thread.error_code ])
                        (reg/f:SI 195)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690953))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 195)
        (expr_list:REG_DEAD (reg:SI 194 [ <variable>.thread.error_code ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 78 73 79 2 arch/arm/kernel/signal.c:416 discrim 4 (set (reg:SI 199 [ <variable>.thread.address ])
        (mem/s/j:SI (plus:SI (reg/f:SI 188 [ <variable>.task ])
                (const_int 784 [0x310])) [0 <variable>.thread.address+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 188 [ <variable>.task ])
        (nil)))

(insn 79 78 80 2 arch/arm/kernel/signal.c:416 discrim 4 (set (reg/f:SI 200)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 100 [0x64]))) 4 {*arm_addsi3} (nil))

(insn 80 79 81 2 arch/arm/kernel/signal.c:416 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 199 [ <variable>.thread.address ])
                        (reg/f:SI 200)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690958))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 200)
        (expr_list:REG_DEAD (reg:SI 199 [ <variable>.thread.address ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 81 80 82 2 arch/arm/kernel/signal.c:417 discrim 4 (set (reg:SI 201 [ <variable>.sig ])
        (mem/s/j:SI (reg/v/f:SI 150 [ set ]) [0 <variable>.sig+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 82 81 83 2 arch/arm/kernel/signal.c:417 discrim 4 (set (reg/f:SI 202)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 28 [0x1c]))) 4 {*arm_addsi3} (nil))

(insn 83 82 84 2 arch/arm/kernel/signal.c:417 discrim 4 (parallel [
            (set (reg/v:SI 134 [ err.382 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 201 [ <variable>.sig ])
                        (reg/f:SI 202)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.382 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690963))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 202)
        (expr_list:REG_DEAD (reg:SI 201 [ <variable>.sig ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 84 83 85 2 arch/arm/kernel/signal.c:419 (set (reg/f:SI 203)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 104 [0x68]))) 4 {*arm_addsi3} (nil))

(insn 85 84 86 2 arch/arm/kernel/signal.c:419 (set (reg:SI 0 r0)
        (reg/f:SI 203)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 203)
        (nil)))

(insn 86 85 87 2 arch/arm/kernel/signal.c:419 (set (reg:SI 1 r1)
        (reg/v/f:SI 150 [ set ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ set ])
        (nil)))

(insn 87 86 88 2 arch/arm/kernel/signal.c:419 (set (reg:SI 2 r2)
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))

(call_insn 88 87 89 2 arch/arm/kernel/signal.c:419 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_to_user") [flags 0x41] <function_decl 0x10f3df00 __copy_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 89 88 90 2 arch/arm/kernel/signal.c:419 (set (reg:SI 146 [ D.24755 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 90 89 92 2 arch/arm/kernel/signal.c:419 (set (reg/v:SI 143 [ err ])
        (ior:SI (reg/v:SI 134 [ err.382 ])
            (reg:SI 146 [ D.24755 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 146 [ D.24755 ])
        (expr_list:REG_DEAD (reg/v:SI 134 [ err.382 ])
            (nil))))

(insn 92 90 93 2 arch/arm/kernel/signal.c:421 (set (reg/v/f:SI 144 [ aux ])
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 232 [0xe8]))) 4 {*arm_addsi3} (nil))

(insn 93 92 94 2 arch/arm/kernel/signal.c:431 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 94 93 95 2 arch/arm/kernel/signal.c:431 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 132)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144 148 186
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 148 186


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u141(11){ }u142(13){ }u143(25){ }u144(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 148 186
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 148 186
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 136 138 143 205 207 208 209 210 211 212 213 214 215 216 217 218
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 148 186
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 133 135 136 138 143 205 207 208 209 210 211 212 213 214 215 216 217 218
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  2 [39.0%]  (fallthru)
(note 95 94 99 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 99 95 100 3 arch/arm/kernel/signal.c:188 (set (reg:SI 0 r0)
        (reg:SI 186)) 167 {*arm_movsi_insn} (nil))

(call_insn 100 99 101 3 arch/arm/kernel/signal.c:188 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_sync_hwstate") [flags 0x41] <function_decl 0x10b07680 vfp_sync_hwstate>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 101 100 103 3 arch/arm/kernel/signal.c:189 discrim 4 (set (reg:SI 205)
        (const_int 1447448577 [0x56465001])) 167 {*arm_movsi_insn} (nil))

(insn 103 101 104 3 arch/arm/kernel/signal.c:189 discrim 4 (parallel [
            (set (reg/v:SI 138 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 205)
                        (reg/v/f:SI 144 [ aux ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 143 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690973))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 205)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 104 103 105 3 arch/arm/kernel/signal.c:190 discrim 4 (set (reg:SI 207)
        (const_int 288 [0x120])) 167 {*arm_movsi_insn} (nil))

(insn 105 104 106 3 arch/arm/kernel/signal.c:190 discrim 4 (set (reg/f:SI 208)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 236 [0xec]))) 4 {*arm_addsi3} (nil))

(insn 106 105 107 3 arch/arm/kernel/signal.c:190 discrim 4 (parallel [
            (set (reg/v:SI 138 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 207)
                        (reg/f:SI 208)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 138 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690978))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 208)
        (expr_list:REG_DEAD (reg:SI 207)
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 107 106 108 3 arch/arm/kernel/signal.c:196 (set (reg/f:SI 209)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 240 [0xf0]))) 4 {*arm_addsi3} (nil))

(insn 108 107 109 3 arch/arm/kernel/signal.c:196 (set (reg/f:SI 210)
        (plus:SI (reg:SI 186)
            (const_int 432 [0x1b0]))) 4 {*arm_addsi3} (nil))

(insn 109 108 110 3 arch/arm/kernel/signal.c:196 (set (reg:SI 0 r0)
        (reg/f:SI 209)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 209)
        (nil)))

(insn 110 109 111 3 arch/arm/kernel/signal.c:196 (set (reg:SI 1 r1)
        (reg/f:SI 210)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 210)
        (nil)))

(insn 111 110 112 3 arch/arm/kernel/signal.c:196 (set (reg:SI 2 r2)
        (const_int 256 [0x100])) 167 {*arm_movsi_insn} (nil))

(call_insn 112 111 113 3 arch/arm/kernel/signal.c:196 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_to_user") [flags 0x41] <function_decl 0x10f3df00 __copy_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 113 112 114 3 arch/arm/kernel/signal.c:196 (set (reg:SI 135 [ D.25345 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 114 113 115 3 arch/arm/kernel/signal.c:196 (set (reg:SI 136 [ D.25344 ])
        (ior:SI (reg/v:SI 138 [ err ])
            (reg:SI 135 [ D.25345 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:SI 138 [ err ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.25345 ])
            (nil))))

(insn 115 114 116 3 arch/arm/kernel/signal.c:196 (set (reg/v:SI 133 [ err.383 ])
        (reg:SI 136 [ D.25344 ])) 167 {*arm_movsi_insn} (expr_list:REG_UNUSED (reg/v:SI 133 [ err.383 ])
        (nil)))

(insn 116 115 117 3 arch/arm/kernel/signal.c:201 discrim 4 (set (reg:SI 211 [ <variable>.vfpstate.hard.fpscr ])
        (mem/s/j:SI (plus:SI (reg:SI 186)
                (const_int 692 [0x2b4])) [0 <variable>.vfpstate.hard.fpscr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 117 116 118 3 arch/arm/kernel/signal.c:201 discrim 4 (set (reg/f:SI 212)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 496 [0x1f0]))) 4 {*arm_addsi3} (nil))

(insn 118 117 119 3 arch/arm/kernel/signal.c:201 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.383 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 211 [ <variable>.vfpstate.hard.fpscr ])
                        (reg/f:SI 212)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 136 [ D.25344 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690983))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 212)
        (expr_list:REG_DEAD (reg:SI 211 [ <variable>.vfpstate.hard.fpscr ])
            (expr_list:REG_DEAD (reg:SI 136 [ D.25344 ])
                (expr_list:REG_UNUSED (reg:QI 24 cc)
                    (nil))))))

(insn 119 118 120 3 arch/arm/kernel/signal.c:206 discrim 4 (set (reg:SI 213 [ <variable>.vfpstate.hard.fpexc ])
        (mem/s/j:SI (plus:SI (reg:SI 186)
                (const_int 688 [0x2b0])) [0 <variable>.vfpstate.hard.fpexc+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 120 119 121 3 arch/arm/kernel/signal.c:206 discrim 4 (set (reg/f:SI 214)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 504 [0x1f8]))) 4 {*arm_addsi3} (nil))

(insn 121 120 122 3 arch/arm/kernel/signal.c:206 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.383 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 213 [ <variable>.vfpstate.hard.fpexc ])
                        (reg/f:SI 214)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.383 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690988))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 214)
        (expr_list:REG_DEAD (reg:SI 213 [ <variable>.vfpstate.hard.fpexc ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 122 121 123 3 arch/arm/kernel/signal.c:207 discrim 4 (set (reg:SI 215 [ <variable>.vfpstate.hard.fpinst ])
        (mem/s/j:SI (plus:SI (reg:SI 186)
                (const_int 696 [0x2b8])) [0 <variable>.vfpstate.hard.fpinst+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 123 122 124 3 arch/arm/kernel/signal.c:207 discrim 4 (set (reg/f:SI 216)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 508 [0x1fc]))) 4 {*arm_addsi3} (nil))

(insn 124 123 125 3 arch/arm/kernel/signal.c:207 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.383 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 215 [ <variable>.vfpstate.hard.fpinst ])
                        (reg/f:SI 216)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.383 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690993))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 216)
        (expr_list:REG_DEAD (reg:SI 215 [ <variable>.vfpstate.hard.fpinst ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 125 124 126 3 arch/arm/kernel/signal.c:208 discrim 4 (set (reg:SI 217 [ <variable>.vfpstate.hard.fpinst2 ])
        (mem/s/j:SI (plus:SI (reg:SI 186)
                (const_int 700 [0x2bc])) [0 <variable>.vfpstate.hard.fpinst2+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 186)
        (nil)))

(insn 126 125 127 3 arch/arm/kernel/signal.c:208 discrim 4 (set (reg/f:SI 218)
        (plus:SI (reg/v/f:SI 148 [ sf ])
            (const_int 512 [0x200]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 148 [ sf ])
        (nil)))

(insn 127 126 128 3 arch/arm/kernel/signal.c:208 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.383 ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 217 [ <variable>.vfpstate.hard.fpinst2 ])
                        (reg/f:SI 218)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.383 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690998))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 218)
        (expr_list:REG_DEAD (reg:SI 217 [ <variable>.vfpstate.hard.fpinst2 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 128 127 152 3 arch/arm/kernel/signal.c:210 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ err.383 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ err.383 ])
        (nil)))

(insn 152 128 132 3 arch/arm/kernel/signal.c:210 discrim 1 (set (reg/v:SI 143 [ err ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 0 [0x0])
            (const_int -14 [0xfffffffffffffff2]))) 240 {*movsicc_insn} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u198(11){ }u199(13){ }u200(25){ }u201(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
;; lr  def 	 0 [r0] 24 [cc] 143 219 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
;; live  gen 	 0 [r0] 143 219 220
;; live  kill	 24 [cc]

;; Pred edge  2 [61.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 132 152 133 4 17 "" [1 uses])

(note 133 132 134 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 134 133 135 4 arch/arm/kernel/signal.c:434 discrim 4 (set (reg:SI 219)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 135 134 136 4 arch/arm/kernel/signal.c:434 discrim 4 (set (reg/f:SI 220)
        (plus:SI (reg/v/f:SI 144 [ aux ])
            (const_int 288 [0x120]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 144 [ aux ])
        (nil)))

(insn 136 135 141 4 arch/arm/kernel/signal.c:434 discrim 4 (parallel [
            (set (reg/v:SI 143 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 219)
                        (reg/f:SI 220)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 143 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690968))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 220)
        (expr_list:REG_DEAD (reg:SI 219)
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 141 136 147 4 arch/arm/kernel/signal.c:437 (set (reg/i:SI 0 r0)
        (reg/v:SI 143 [ err ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ err ])
        (nil)))

(insn 147 141 0 4 arch/arm/kernel/signal.c:437 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 151.
rescanning insn with uid = 152.
deleting insn with uid = 152.
ending the processing of deferred insns

;; Function do_signal (do_signal)[0:1452]


73 basic blocks, 116 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d30(0){ }d59(1){ }d83(2){ }d103(3){ }d104(11){ }d121(12){ }d122(13){ }d139(14){ }d353(25){ }d354(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 212 213 214 215
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 212 213 214 215
;; live  kill	

Successors:  72 [39.0%]  3 [61.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 212 213 214
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 212 213 214


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 6100, maybe hot.
Predecessors:  2 [61.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 212 213 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 212 213 214
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  5 [50.0%]  4 [50.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 212 213 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 212 213 214


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 3050, maybe hot.
Predecessors:  3 [50.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214
;; lr  def 	 208 209 210
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213 214
;; live  gen 	 208 209 210
;; live  kill	

Successors:  10 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 3050, maybe hot.
Predecessors:  3 [50.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 212 213 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 212 213
;; lr  def 	 24 [cc] 208 209 210 211 216
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 212 213 214
;; live  gen 	 24 [cc] 208 209 210 211 216
;; live  kill	

Successors:  9 [29.0%]  6 [71.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 208 209 210 213 214


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 2166, maybe hot.
Predecessors:  5 [71.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 208 209 210 213 214
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  gen 	
;; live  kill	

Successors:  10 [50.0%]  7 [50.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 1083, maybe hot.
Predecessors:  6 [50.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u54(11){ }u55(13){ }u56(25){ }u57(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 210
;; lr  def 	 24 [cc] 217 218
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  gen 	 24 [cc] 217 218
;; live  kill	

Successors:  10 [50.0%]  8 [50.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 1017, maybe hot.
Predecessors:  7 [50.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u63(11){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 213
;; lr  def 	 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  gen 	 219
;; live  kill	

Successors:  10 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214

Invalid sum of incoming frequencies 542, should be 1017

Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 1017, maybe hot.
Predecessors:  5 [29.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u72(11){ }u73(13){ }u74(25){ }u75(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213
;; lr  def 	 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  gen 	 220
;; live  kill	

Successors:  10 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214

Invalid sum of incoming frequencies 885, should be 1017

Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 6100, maybe hot.
Predecessors:  4 [100.0%]  (fallthru) 7 [50.0%]  8 [100.0%]  (fallthru) 9 [100.0%]  (fallthru) 6 [50.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 204 205 221 222 223 224
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  gen 	 24 [cc] 204 205 221 222 223 224
;; live  kill	

Successors:  11 [29.0%]  (fallthru) 12 [71.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214 224
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214 224

Invalid sum of incoming frequencies 6709, should be 6100

Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 1769, maybe hot.
Predecessors:  10 [29.0%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u92(11){ }u93(13){ }u94(25){ }u95(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 210 213 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 210 213 214
;; live  gen 	
;; live  kill	 14 [lr]

Successors:  62 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 210 213 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 210 213 214


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 4331, maybe hot.
Predecessors:  10 [71.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u97(11){ }u98(13){ }u99(25){ }u100(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214 224
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213 224
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 207 225 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214 224
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 207 225 226
;; live  kill	 14 [lr]

Successors:  13 [73.0%]  (fallthru) 62 [27.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 207 208 209 210 213 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 208 209 210 213 214


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 1291, maybe hot.
Predecessors:  12 [73.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u117(11){ }u118(13){ }u119(25){ }u120(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 208 209 210 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 213
;; lr  def 	 24 [cc] 227
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 208 209 210 213
;; live  gen 	 24 [cc] 227
;; live  kill	

Successors:  14 [28.0%]  (fallthru) 18 [72.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 210 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 210 213

Invalid sum of incoming frequencies 3162, should be 1291

Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 362, maybe hot.
Predecessors:  13 [28.0%]  (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u125(11){ }u126(13){ }u127(25){ }u128(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 210 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 210
;; lr  def 	 24 [cc] 228
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 210 213
;; live  gen 	 24 [cc] 228
;; live  kill	

Successors:  17 [28.0%]  15 [72.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 210 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 210 213


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 260, maybe hot.
Predecessors:  14 [72.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u132(11){ }u133(13){ }u134(25){ }u135(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 210 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 210
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 210 213
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  16 [28.0%]  (fallthru) 18 [72.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 213


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 73, maybe hot.
Predecessors:  15 [28.0%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u138(11){ }u139(13){ }u140(25){ }u141(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 229 230
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 213
;; live  gen 	 24 [cc] 229 230
;; live  kill	

Successors:  17 [50.0%]  (fallthru) 18 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 213


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 138, maybe hot.
Predecessors:  14 [28.0%]  16 [50.0%]  (fallthru)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u146(11){ }u147(13){ }u148(25){ }u149(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213
;; lr  def 	 231
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 213
;; live  gen 	 231
;; live  kill	

Successors:  18 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 1291, maybe hot.
Predecessors:  15 [72.0%]  13 [72.0%]  17 [100.0%]  (fallthru) 16 [50.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u154(11){ }u155(13){ }u156(25){ }u157(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 200 201 232 233 408
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213
;; live  gen 	 24 [cc] 200 201 232 233 408
;; live  kill	

Successors:  19 [50.0%]  (fallthru) 20 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213 408
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213 408


Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  18 [50.0%]  (fallthru)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u166(11){ }u167(13){ }u168(25){ }u169(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213 408
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 408
;; lr  def 	 206
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213 408
;; live  gen 	 206
;; live  kill	

Successors:  21 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 206 207 213


Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  18 [50.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u176(11){ }u177(13){ }u178(25){ }u179(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213 408
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 408
;; lr  def 	 206
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213 408
;; live  gen 	 206
;; live  kill	

Successors:  21 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 206 207 213


Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 1291, maybe hot.
Predecessors:  19 [100.0%]  (fallthru) 20 [100.0%]  (fallthru)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u186(11){ }u187(13){ }u188(25){ }u189(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207
;; lr  def 	 24 [cc] 147 240 241
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 206 207 213
;; live  gen 	 24 [cc] 147 240 241
;; live  kill	

Successors:  22 [50.0%]  (fallthru) 25 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 206 207 213 240
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 206 207 213 240


Basic block 22 , prev 21, next 23, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  21 [50.0%]  (fallthru)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u198(11){ }u199(13){ }u200(25){ }u201(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 206 207 213 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 240
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 206 207 213 240
;; live  gen 	 24 [cc] 143
;; live  kill	

Successors:  23 [85.0%]  (fallthru) 25 [15.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 206 207 213


Basic block 23 , prev 22, next 24, loop_depth 0, count 0, freq 549, maybe hot.
Predecessors:  22 [85.0%]  (fallthru)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u208(11){ }u209(13){ }u210(25){ }u211(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 206 207 213
;; live  gen 	 24 [cc] 144
;; live  kill	

Successors:  24 [85.0%]  (fallthru) 25 [15.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147 206 207 213


Basic block 24 , prev 23, next 25, loop_depth 0, count 0, freq 466, maybe hot.
Predecessors:  23 [85.0%]  (fallthru)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u215(11){ }u216(13){ }u217(25){ }u218(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 207
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147 206 207 213
;; live  gen 	 133
;; live  kill	

Successors:  26 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213


Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 825, maybe hot.
Predecessors:  21 [50.0%]  22 [15.0%]  23 [15.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u222(11){ }u223(13){ }u224(25){ }u225(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 206 207 213
;; live  gen 	 133
;; live  kill	

Successors:  26 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213


Basic block 26 , prev 25, next 27, loop_depth 0, count 0, freq 1291, maybe hot.
Predecessors:  25 [100.0%]  (fallthru) 24 [100.0%]  (fallthru)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u227(11){ }u228(13){ }u229(25){ }u230(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213
;; lr  def 	 24 [cc] 146 244 409 410
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213
;; live  gen 	 24 [cc] 146 244 409 410
;; live  kill	

Successors:  27 [50.0%]  (fallthru) 40 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213 409 410
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213 409 410


Basic block 27 , prev 26, next 28, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  26 [50.0%]  (fallthru)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u235(11){ }u236(13){ }u237(25){ }u238(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213 409 410
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 409 410
;; lr  def 	 24 [cc] 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213 409 410
;; live  gen 	 24 [cc] 158
;; live  kill	

Successors:  28 [50.0%]  (fallthru) 31 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 409
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 409


Basic block 28 , prev 27, next 29, loop_depth 0, count 0, freq 323, maybe hot.
Predecessors:  27 [50.0%]  (fallthru)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u243(11){ }u244(13){ }u245(25){ }u246(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 409
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 246 247 248 249
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 409
;; live  gen 	 24 [cc] 246 247 248 249
;; live  kill	

Successors:  29 [50.0%]  (fallthru) 31 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 248 249 409
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 248 249 409


Basic block 29 , prev 28, next 30, loop_depth 0, count 0, freq 161, maybe hot.
Predecessors:  28 [50.0%]  (fallthru)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u255(11){ }u256(13){ }u257(25){ }u258(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 248 249 409
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 248 409
;; lr  def 	 24 [cc] 253
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 248 249 409
;; live  gen 	 24 [cc] 253
;; live  kill	

Successors:  30 [50.0%]  (fallthru) 70 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 249 253 409
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 249 253 409


Basic block 30 , prev 29, next 31, loop_depth 0, count 0, freq 81, maybe hot.
Predecessors:  29 [50.0%]  (fallthru)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u268(11){ }u269(13){ }u270(25){ }u271(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 249 253 409
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 249 253 409
;; lr  def 	 24 [cc] 257
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 249 253 409
;; live  gen 	 24 [cc] 257
;; live  kill	

Successors:  31 [50.0%]  (fallthru) 70 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213


Basic block 31 , prev 30, next 32, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  27 [50.0%]  30 [50.0%]  (fallthru) 70 [100.0%]  (fallthru) 28 [50.0%] 
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u289(11){ }u290(13){ }u291(25){ }u292(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 159 160 161 263 264 265 266
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213
;; live  gen 	 24 [cc] 159 160 161 263 264 265 266
;; live  kill	 24 [cc]

Successors:  48 [30.2%]  32 [69.8%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 206 207 213


Basic block 32 , prev 31, next 33, loop_depth 0, count 0, freq 451, maybe hot.
Predecessors:  31 [69.8%]  (fallthru)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u315(11){ }u316(13){ }u317(25){ }u318(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159 213
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 169 174 175 267 268 269 271 272 273 274 275 276 280
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 206 207 213
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 169 174 175 267 268 269 271 272 273 274 275 276 280
;; live  kill	 14 [lr] 24 [cc]

Successors:  34 [50.0%]  33 [50.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 174 206 207 213 275 280
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 174 206 207 213 275 280


Basic block 33 , prev 32, next 34, loop_depth 0, count 0, freq 226, maybe hot.
Predecessors:  32 [50.0%]  (fallthru)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u360(11){ }u361(13){ }u362(25){ }u363(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 206 207 213
;; live  gen 	 156
;; live  kill	

Successors:  37 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 156 159 169 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 156 159 169 206 207 213


Basic block 34 , prev 33, next 35, loop_depth 0, count 0, freq 225, maybe hot.
Predecessors:  32 [50.0%] 
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u364(11){ }u365(13){ }u366(25){ }u367(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 174 206 207 213 275 280
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 174 275
;; lr  def 	 24 [cc] 284
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 174 206 207 213 275 280
;; live  gen 	 24 [cc] 284
;; live  kill	

Successors:  36 [50.0%]  35 [50.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 174 206 207 213 280 284
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 174 206 207 213 280 284


Basic block 35 , prev 34, next 36, loop_depth 0, count 0, freq 113, maybe hot.
Predecessors:  34 [50.0%]  (fallthru)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u377(11){ }u378(13){ }u379(25){ }u380(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 206 207 213
;; live  gen 	 156
;; live  kill	

Successors:  37 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 156 159 169 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 156 159 169 206 207 213


Basic block 36 , prev 35, next 37, loop_depth 0, count 0, freq 113, maybe hot.
Predecessors:  34 [50.0%] 
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u382(11){ }u383(13){ }u384(25){ }u385(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 174 206 207 213 280 284
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 174 280 284
;; lr  def 	 24 [cc] 156 288
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 174 206 207 213 280 284
;; live  gen 	 24 [cc] 156 288
;; live  kill	

Successors:  37 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 156 159 169 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 156 159 169 206 207 213


Basic block 37 , prev 36, next 38, loop_depth 0, count 0, freq 451, maybe hot.
Predecessors:  33 [100.0%]  (fallthru) 35 [100.0%]  (fallthru) 36 [100.0%]  (fallthru)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u404(11){ }u405(13){ }u406(25){ }u407(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 156 159 169 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 159 169 206 213
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 148 171 172 173 296 297 298 299 300 301 302
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 156 159 169 206 207 213
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 148 171 172 173 296 297 298 299 300 301 302
;; live  kill	 14 [lr]

Successors:  38 [29.0%]  (fallthru) 49 [71.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 148 159 207 213 302
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 148 159 207 213 302


Basic block 38 , prev 37, next 39, loop_depth 0, count 0, freq 131, maybe hot.
Predecessors:  37 [29.0%]  (fallthru)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u443(11){ }u444(13){ }u445(25){ }u446(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 207 213 302
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 159 213
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 148 303 304
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 207 213 302
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 148 303 304
;; live  kill	 14 [lr]

Successors:  39 [100.0%]  (fallthru) 49
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 159 207 213 302
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 159 207 213 302


Basic block 39 , prev 38, next 40, loop_depth 0, count 0, freq 225, maybe hot.
Predecessors:  38 [100.0%]  (fallthru)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u464(11){ }u465(13){ }u466(25){ }u467(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 159 207 213 302
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159 213 302
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 159 207 213 302
;; live  gen 	
;; live  kill	

Successors:  49 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207 213


Basic block 40 , prev 39, next 41, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  26 [50.0%] 
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u473(11){ }u474(13){ }u475(25){ }u476(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213 409 410
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 409 410
;; lr  def 	 24 [cc] 177
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213 409 410
;; live  gen 	 24 [cc] 177
;; live  kill	

Successors:  41 [50.0%]  (fallthru) 44 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 409
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 409


Basic block 41 , prev 40, next 42, loop_depth 0, count 0, freq 323, maybe hot.
Predecessors:  40 [50.0%]  (fallthru)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u481(11){ }u482(13){ }u483(25){ }u484(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 409
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 307 308 309 310
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 409
;; live  gen 	 24 [cc] 307 308 309 310
;; live  kill	

Successors:  42 [50.0%]  (fallthru) 44 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 309 310 409
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 309 310 409


Basic block 42 , prev 41, next 43, loop_depth 0, count 0, freq 161, maybe hot.
Predecessors:  41 [50.0%]  (fallthru)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u493(11){ }u494(13){ }u495(25){ }u496(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 309 310 409
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 309 409
;; lr  def 	 24 [cc] 314
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 309 310 409
;; live  gen 	 24 [cc] 314
;; live  kill	

Successors:  43 [50.0%]  (fallthru) 71 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 310 314 409
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 310 314 409


Basic block 43 , prev 42, next 44, loop_depth 0, count 0, freq 81, maybe hot.
Predecessors:  42 [50.0%]  (fallthru)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u506(11){ }u507(13){ }u508(25){ }u509(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 310 314 409
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 310 314 409
;; lr  def 	 24 [cc] 318
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 310 314 409
;; live  gen 	 24 [cc] 318
;; live  kill	

Successors:  44 [50.0%]  (fallthru) 71 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213


Basic block 44 , prev 43, next 45, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  40 [50.0%]  43 [50.0%]  (fallthru) 71 [100.0%]  (fallthru) 41 [50.0%] 
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u527(11){ }u528(13){ }u529(25){ }u530(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177
;; lr  def 	 24 [cc] 178 179 180 324 325 326 327
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213
;; live  gen 	 24 [cc] 178 179 180 324 325 326 327
;; live  kill	 24 [cc]

Successors:  48 [50.0%]  (fallthru) 45 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 206 207 213


Basic block 45 , prev 44, next 46, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  44 [50.0%] 
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u546(11){ }u547(13){ }u548(25){ }u549(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 206 207 213
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  48 [30.2%]  46 [69.8%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 206 207 213

Invalid sum of incoming frequencies 323, should be 646

Basic block 46 , prev 45, next 47, loop_depth 0, count 0, freq 451, maybe hot.
Predecessors:  45 [69.8%]  (fallthru)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u553(11){ }u554(13){ }u555(25){ }u556(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178 206 213
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 148 188 190 328 329
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 206 207 213
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 148 188 190 328 329
;; live  kill	 14 [lr] 24 [cc]

Successors:  47 [29.0%]  (fallthru) 49 [71.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 148 178 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 148 178 207 213


Basic block 47 , prev 46, next 48, loop_depth 0, count 0, freq 131, maybe hot.
Predecessors:  46 [29.0%]  (fallthru)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u572(11){ }u573(13){ }u574(25){ }u575(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 178 213
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 148 330 331
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 207 213
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 148 330 331
;; live  kill	 14 [lr]

Successors:  49 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207 213


Basic block 48 , prev 47, next 49, loop_depth 0, count 0, freq 295, maybe hot.
Predecessors:  31 [30.2%]  45 [30.2%]  44 [50.0%]  (fallthru)
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u591(11){ }u592(13){ }u593(25){ }u594(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207 213
;; live  gen 	 148
;; live  kill	

Successors:  49 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207 213

Invalid sum of incoming frequencies 713, should be 295

Basic block 49 , prev 48, next 50, loop_depth 0, count 0, freq 1291, maybe hot.
Predecessors:  48 [100.0%]  (fallthru) 37 [71.0%]  38 39 [100.0%]  (fallthru) 46 [71.0%]  47 [100.0%]  (fallthru)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u595(11){ }u596(13){ }u597(25){ }u598(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213
;; lr  def 	 24 [cc] 194 195 332
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207 213
;; live  gen 	 24 [cc] 194 195 332
;; live  kill	

Successors:  50 [50.0%]  (fallthru) 52 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 194 195 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 194 195 207 213


Basic block 50 , prev 49, next 51, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  49 [50.0%]  (fallthru)
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u606(11){ }u607(13){ }u608(25){ }u609(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 194 195 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 195
;; lr  def 	 24 [cc] 192
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 194 195 207 213
;; live  gen 	 24 [cc] 192
;; live  kill	

Successors:  55 [28.0%]  51 [72.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 192 194 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 192 194 207 213


Basic block 51 , prev 50, next 52, loop_depth 0, count 0, freq 465, maybe hot.
Predecessors:  50 [72.0%]  (fallthru)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u613(11){ }u614(13){ }u615(25){ }u616(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 192 194 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192
;; lr  def 	 24 [cc] 334 335 336 337 339 341 342 343
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 192 194 207 213
;; live  gen 	 24 [cc] 334 335 336 337 339 341 342 343
;; live  kill	

Successors:  55 [50.0%]  52 [50.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 194 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 194 207 213


Basic block 52 , prev 51, next 53, loop_depth 0, count 0, freq 878, maybe hot.
Predecessors:  49 [50.0%]  51 [50.0%]  (fallthru)
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u631(11){ }u632(13){ }u633(25){ }u634(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 194 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 194 213
;; lr  def 	 24 [cc] 193 344 345 346
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 194 207 213
;; live  gen 	 24 [cc] 193 344 345 346
;; live  kill	

Successors:  54 [50.0%]  53 [50.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 193 207 213 345
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 193 207 213 345


Basic block 53 , prev 52, next 54, loop_depth 0, count 0, freq 439, maybe hot.
Predecessors:  52 [50.0%]  (fallthru)
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u642(11){ }u643(13){ }u644(25){ }u645(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 191
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207
;; live  gen 	 191
;; live  kill	

Successors:  56 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 191 207
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 191 207


Basic block 54 , prev 53, next 55, loop_depth 0, count 0, freq 439, maybe hot.
Predecessors:  52 [50.0%] 
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u646(11){ }u647(13){ }u648(25){ }u649(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 193 207 213 345
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 193 213 345
;; lr  def 	 191 347
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 193 207 213 345
;; live  gen 	 191 347
;; live  kill	

Successors:  56 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 191 207
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 191 207


Basic block 55 , prev 54, next 56, loop_depth 0, count 0, freq 413, maybe hot.
Predecessors:  50 [28.0%]  51 [50.0%] 
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u654(11){ }u655(13){ }u656(25){ }u657(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 191
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207
;; live  gen 	 191
;; live  kill	

Successors:  56 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 191 207
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 191 207


Basic block 56 , prev 55, next 57, loop_depth 0, count 0, freq 1291, maybe hot.
Predecessors:  55 [100.0%]  (fallthru) 53 [100.0%]  (fallthru) 54 [100.0%]  (fallthru)
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u658(11){ }u659(13){ }u660(25){ }u661(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 191 207
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 191
;; lr  def 	 24 [cc] 348 349
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 191 207
;; live  gen 	 24 [cc] 348 349
;; live  kill	

Successors:  57 [50.0%]  (fallthru) 58 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207


Basic block 57 , prev 56, next 58, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  56 [50.0%]  (fallthru)
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u667(11){ }u668(13){ }u669(25){ }u670(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

Successors:  72 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


Basic block 58 , prev 57, next 59, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  56 [50.0%] 
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u676(11){ }u677(13){ }u678(25){ }u679(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 350 351 352 353 354 355 356 357 358 359 360
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; live  gen 	 0 [r0] 24 [cc] 350 351 352 353 354 355 356 357 358 359 360
;; live  kill	 14 [lr]

Successors:  59 [50.0%]  (fallthru) 60 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207


Basic block 59 , prev 58, next 60, loop_depth 0, count 0, freq 323, maybe hot.
Predecessors:  58 [50.0%]  (fallthru)
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u703(11){ }u704(13){ }u705(25){ }u706(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; lr  def 	 196 197 361 363 364 365 366 367
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; live  gen 	 196 197 361 363 364 365 366 367
;; live  kill	

Successors:  60 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147


Basic block 60 , prev 59, next 61, loop_depth 0, count 0, freq 646, maybe hot.
Predecessors:  58 [50.0%]  59 [100.0%]  (fallthru)
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u721(11){ }u722(13){ }u723(25){ }u724(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 141 368 369 370 371 372
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 0 [r0] 24 [cc] 140 141 368 369 370 371 372
;; live  kill	 14 [lr]

Successors:  61 [29.0%]  (fallthru) 72 [71.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140


Basic block 61 , prev 60, next 62, loop_depth 0, count 0, freq 228, maybe hot.
Predecessors:  60 [29.0%]  (fallthru)
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u741(11){ }u742(13){ }u743(25){ }u744(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

Successors:  72 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


Basic block 62 , prev 61, next 63, loop_depth 0, count 0, freq 4808, maybe hot.
Predecessors:  11 [100.0%]  (fallthru) 12 [27.0%] 
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u753(11){ }u754(13){ }u755(25){ }u756(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 210 213 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 210 213 214
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  63 [61.0%]  (fallthru) 72 [39.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 210 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 210 213

Invalid sum of incoming frequencies 2938, should be 4808

Basic block 63 , prev 62, next 64, loop_depth 0, count 0, freq 2933, maybe hot.
Predecessors:  62 [61.0%]  (fallthru)
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u759(11){ }u760(13){ }u761(25){ }u762(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 210 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 210
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 210 213
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  64 [28.0%]  (fallthru) 68 [72.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213


Basic block 64 , prev 63, next 65, loop_depth 0, count 0, freq 821, maybe hot.
Predecessors:  63 [28.0%]  (fallthru)
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u765(11){ }u766(13){ }u767(25){ }u768(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213
;; lr  def 	 24 [cc] 375
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213
;; live  gen 	 24 [cc] 375
;; live  kill	

Successors:  65 [28.0%]  (fallthru) 68 [72.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213


Basic block 65 , prev 64, next 66, loop_depth 0, count 0, freq 230, maybe hot.
Predecessors:  64 [28.0%]  (fallthru)
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u773(11){ }u774(13){ }u775(25){ }u776(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213
;; lr  def 	 24 [cc] 376 377
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213
;; live  gen 	 24 [cc] 376 377
;; live  kill	

Successors:  66 [50.0%]  (fallthru) 67 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 213 376
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213 376


Basic block 66 , prev 65, next 67, loop_depth 0, count 0, freq 115, maybe hot.
Predecessors:  65 [50.0%]  (fallthru)
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u781(11){ }u782(13){ }u783(25){ }u784(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213
;; lr  def 	 378 380
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213
;; live  gen 	 378 380
;; live  kill	

Successors:  68 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


Basic block 67 , prev 66, next 68, loop_depth 0, count 0, freq 115, maybe hot.
Predecessors:  65 [50.0%] 
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u791(11){ }u792(13){ }u793(25){ }u794(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 213 376
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213 376
;; lr  def 	 383
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213 376
;; live  gen 	 383
;; live  kill	

Successors:  68 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


Basic block 68 , prev 67, next 69, loop_depth 0, count 0, freq 2933, maybe hot.
Predecessors:  64 [72.0%]  63 [72.0%]  67 [100.0%]  (fallthru) 66 [100.0%]  (fallthru)
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u802(11){ }u803(13){ }u804(25){ }u805(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136 137 384 385
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 136 137 384 385
;; live  kill	

Successors:  69 [39.0%]  (fallthru) 72 [61.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


Basic block 69 , prev 68, next 70, loop_depth 0, count 0, freq 1143, maybe hot.
Predecessors:  68 [39.0%]  (fallthru)
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u814(11){ }u815(13){ }u816(25){ }u817(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 390 391
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 390 391
;; live  kill	 14 [lr]

Successors:  72 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


Basic block 70 , prev 69, next 71, loop_depth 0, count 0, freq 122, maybe hot.
Predecessors:  29 [50.0%]  30 [50.0%] 
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u837(11){ }u838(13){ }u839(25){ }u840(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 158 392 393 394 398 399
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213
;; live  gen 	 158 392 393 394 398 399
;; live  kill	

Successors:  31 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213


Basic block 71 , prev 70, next 72, loop_depth 0, count 0, freq 122, maybe hot.
Predecessors:  42 [50.0%]  43 [50.0%] 
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u855(11){ }u856(13){ }u857(25){ }u858(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 177 400 401 402 406 407
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213
;; live  gen 	 177 400 401 402 406 407
;; live  kill	

Successors:  44 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213


Basic block 72 , prev 71, next 1, loop_depth 0, count 0, freq 20000, maybe hot.
Predecessors:  69 [100.0%]  (fallthru) 2 [39.0%]  57 [100.0%]  (fallthru) 60 [71.0%]  61 [100.0%]  (fallthru) 62 [39.0%]  68 [61.0%] 
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u873(11){ }u874(13){ }u875(25){ }u876(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

Invalid sum of incoming frequencies 10041, should be 20000

Basic block 1 , prev 72, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  72 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u877(11){ }u878(13){ }u879(14){ }u880(25){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	

Invalid sum of incoming frequencies 20000, should be 10000

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 19 sets: 2 3 5 9 
deferring rescan insn with uid = 634.
;; Following path with 25 sets: 2 3 5 6 7 8 
;; Following path with 11 sets: 2 3 4 
;; Following path with 32 sets: 10 12 13 14 15 16 
;; Following path with 11 sets: 10 11 
;; Following path with 3 sets: 17 
;; Following path with 8 sets: 18 20 
;; Following path with 8 sets: 18 19 
;; Following path with 12 sets: 21 22 23 24 
;; Following path with 1 sets: 25 
;; Following path with 21 sets: 26 40 41 42 43 
deferring rescan insn with uid = 346.
deferring rescan insn with uid = 355.
;; Following path with 21 sets: 26 27 28 29 30 
deferring rescan insn with uid = 184.
deferring rescan insn with uid = 193.
;; Following path with 6 sets: 71 
;; Following path with 37 sets: 44 45 46 47 
deferring rescan insn with uid = 382.
deferring rescan insn with uid = 383.
;; Following path with 6 sets: 70 
;; Following path with 48 sets: 31 32 34 36 
deferring rescan insn with uid = 636.
deferring rescan insn with uid = 236.
deferring rescan insn with uid = 237.
deferring rescan insn with uid = 237.
deferring rescan insn with uid = 238.
;; Following path with 46 sets: 31 32 34 35 
deferring rescan insn with uid = 263.
;; Following path with 43 sets: 31 32 33 
;; Following path with 42 sets: 37 38 39 
;; Following path with 1 sets: 48 
;; Following path with 20 sets: 49 50 51 
;; Following path with 10 sets: 52 54 
;; Following path with 8 sets: 52 53 
;; Following path with 1 sets: 55 
;; Following path with 32 sets: 56 58 59 
;; Following path with 9 sets: 56 57 
;; Following path with 21 sets: 60 61 
;; Following path with 14 sets: 62 63 64 65 67 
;; Following path with 15 sets: 62 63 64 65 66 
;; Following path with 19 sets: 68 69 
deferring deletion of insn with uid = 382.
deferring deletion of insn with uid = 237.
deferring deletion of insn with uid = 236.
deferring deletion of insn with uid = 636.
deferring deletion of insn with uid = 634.
Deleted 5 trivially dead insns


do_signal

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={31d,22u} r1={29d,13u} r2={24d,7u} r3={20d,3u} r11={1d,72u} r12={17d} r13={1d,103u,13d} r14={17d,1u} r15={16d} r16={16d} r17={16d} r18={16d} r19={16d} r20={16d} r21={16d} r22={16d} r23={16d} r24={70d,48u} r25={1d,87u,7d} r26={1d,71u} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r53={16d} r54={16d} r55={16d} r56={16d} r57={16d} r58={16d} r59={16d} r60={16d} r61={16d} r62={16d} r63={16d} r64={16d} r65={16d} r66={16d} r67={16d} r68={16d} r69={16d} r70={16d} r71={16d} r72={16d} r73={16d} r74={16d} r75={16d} r76={16d} r77={16d} r78={16d} r79={16d} r80={16d} r81={16d} r82={16d} r83={16d} r84={16d} r85={16d} r86={16d} r87={16d} r88={16d} r89={16d} r90={16d} r91={16d} r92={16d} r93={16d} r94={16d} r95={16d} r96={16d} r97={16d} r98={16d} r99={16d} r100={16d} r101={16d} r102={16d} r103={16d} r104={16d} r105={16d} r106={16d} r107={16d} r108={16d} r109={16d} r110={16d} r111={16d} r112={16d} r113={16d} r114={16d} r115={16d} r116={16d} r117={16d} r118={16d} r119={16d} r120={16d} r121={16d} r122={16d} r123={16d} r124={16d} r125={16d} r126={16d} r127={16d} r133={2d,2u} r136={1d,3u} r137={1d,1u} r140={1d,2u} r141={1d,1u} r143={1d,2u} r144={1d,2u} r146={1d,2u} r147={1d,9u} r148={5d,4u} r156={3d,1u} r158={2d,1u} r159={2d,11u} r160={1d,2u} r161={1d} r169={2d,2u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,2u} r175={1d,1u} r177={2d,1u} r178={1d,6u} r179={1d,1u} r180={1d} r188={1d,1u} r190={1d,1u} r191={3d,1u} r192={1d,2u} r193={1d,2u} r194={1d,2u} r195={1d,3u} r196={1d,1u} r197={1d,2u} r200={1d,2u} r201={1d,1u} r204={1d,1u} r205={1d,1u} r206={2d,2u} r207={1d,6u} r208={2d,2u} r209={2d,5u} r210={2d,5u,2d} r211={1d,1u} r212={1d,2u} r213={1d,29u,2d} r214={1d,5u} r215={1d,1u} r216={1d,2u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,2u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r240={1d,2u} r241={1d,1u} r244={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,2u} r249={1d,2u} r253={1d,2u} r257={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,2u} r269={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,3u} r276={1d,1u} r280={1d,2u} r284={1d,2u} r288={1d,1u} r296={1d,1u} r297={1d,1u} r298={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,2u} r303={1d,1u} r304={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,2u} r310={1d,2u} r314={1d,2u} r318={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r337={1d,1u} r339={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={1d,2u} r346={1d,1u} r347={1d,1u} r348={1d,1u} r349={1d,1u} r350={1d,1u} r351={1d,1u,1d} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,1u} r356={1d,1u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,2u} r363={1d,1u,1d} r364={1d,1u} r365={1d,1u} r366={1d,1u} r367={1d,1u} r368={1d,1u} r369={1d,1u,1d} r370={1d,1u} r371={1d,1u} r372={1d,1u} r375={1d,1u} r376={1d,2u} r377={1d,1u} r378={1d,1u} r380={1d,1u} r383={1d,1u} r384={1d,1u} r385={1d,1u} r390={1d,1u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,2u} r398={1d,1u} r399={1d,1u} r400={1d,1u} r401={1d,1u} r402={1d,2u} r406={1d,1u} r407={1d,1u} r408={1d,2u} r409={1d,6u} r410={1d,2u} 
;;    total ref usage 2907{2163d,717u,27e} in 351{335 regular + 16 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 212 213 214 215
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 212 213 214 215
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/signal.c:661 (set (reg/v/f:SI 213 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ regs ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/signal.c:661 (set (reg/v:SI 214 [ syscall ])
        (reg:SI 1 r1 [ syscall ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ syscall ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/signal.c:673 (set (reg:SI 212 [ D.25035 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/signal.c:673 (set (reg:SI 215)
        (and:SI (reg:SI 212 [ D.25035 ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/signal.c:673 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 215)
        (nil)))

(jump_insn 10 9 11 2 arch/arm/kernel/signal.c:673 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 616)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 72 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 212 213 214
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 212 213 214


;; Succ edge  72 [39.0%] 
;; Succ edge  3 [61.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 212 213 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 212 213 214
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 3 arch/arm/kernel/signal.c:679 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 214 [ syscall ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 3 arch/arm/kernel/signal.c:679 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 212 213 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 212 213 214


;; Succ edge  5 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214
;; lr  def 	 208 209 210
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213 214
;; live  gen 	 208 209 210
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 arch/arm/kernel/signal.c:662 (set (reg/v:SI 208 [ restart_addr ])
        (reg/v:SI 214 [ syscall ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 16 15 17 4 arch/arm/kernel/signal.c:662 (set (reg/v:SI 209 [ continue_addr ])
        (reg/v:SI 214 [ syscall ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 17 16 20 4 arch/arm/kernel/signal.c:662 (set (reg/v:SI 210 [ retval ])
        (reg/v:SI 214 [ syscall ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 4 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 212 213 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 212 213
;; lr  def 	 24 [cc] 208 209 210 211 216
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 212 213 214
;; live  gen 	 24 [cc] 208 209 210 211 216
;; live  kill	

;; Pred edge  3 [50.0%] 
(code_label 20 17 21 5 23 "" [1 uses])

(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 5 arch/arm/kernel/signal.c:680 (set (reg/v:SI 209 [ continue_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 5 arch/arm/kernel/signal.c:681 (set (reg:SI 216)
        (and:SI (reg:SI 212 [ D.25035 ])
            (const_int 32 [0x20]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 212 [ D.25035 ])
        (nil)))

(insn 24 23 635 5 arch/arm/kernel/signal.c:681 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 216)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 635 24 35 5 arch/arm/kernel/signal.c:681 discrim 2 (set (reg:SI 211 [ iftmp.331 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 2 [0x2])
            (const_int 4 [0x4]))) 240 {*movsicc_insn} (nil))

(insn 35 635 36 5 arch/arm/kernel/signal.c:681 discrim 3 (set (reg/v:SI 208 [ restart_addr ])
        (minus:SI (reg/v:SI 209 [ continue_addr ])
            (reg:SI 211 [ iftmp.331 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 211 [ iftmp.331 ])
        (nil)))

(insn 36 35 37 5 arch/arm/kernel/signal.c:682 (set (reg/v:SI 210 [ retval ])
        (mem/s/j:SI (reg/v/f:SI 213 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 5 arch/arm/kernel/signal.c:688 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (const_int -516 [0xfffffffffffffdfc]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 38 37 618 5 arch/arm/kernel/signal.c:688 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 5 -> ( 9 6)
;; lr  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  out 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 208 209 210 213 214


;; Succ edge  9 [29.0%] 
;; Succ edge  6 [71.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 208 209 210 213 214
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  gen 	
;; live  kill	

;; Pred edge  5 [71.0%]  (fallthru)
(note 618 38 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(jump_insn 40 618 619 6 arch/arm/kernel/signal.c:688 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 60)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 10 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214


;; Succ edge  10 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u54(11){ }u55(13){ }u56(25){ }u57(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 210
;; lr  def 	 24 [cc] 217 218
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  gen 	 24 [cc] 217 218
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 619 40 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 41 619 42 7 arch/arm/kernel/signal.c:688 (set (reg:SI 218)
        (plus:SI (reg/v:SI 210 [ retval ])
            (const_int 512 [0x200]))) 4 {*arm_addsi3} (nil))

(insn 42 41 43 7 arch/arm/kernel/signal.c:688 (set (reg:SI 217)
        (plus:SI (reg:SI 218)
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 218)
        (expr_list:REG_EQUAL (plus:SI (reg/v:SI 210 [ retval ])
                (const_int 514 [0x202]))
            (nil))))

(insn 43 42 44 7 arch/arm/kernel/signal.c:688 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 217)
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 217)
        (nil)))

(jump_insn 44 43 50 7 arch/arm/kernel/signal.c:688 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 60)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 10 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214


;; Succ edge  10 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u63(11){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 213
;; lr  def 	 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  gen 	 219
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 50 44 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 8 arch/arm/kernel/signal.c:692 (set (reg:SI 219 [ <variable>.uregs+68 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 68 [0x44])) [0 <variable>.uregs+68 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 8 arch/arm/kernel/signal.c:692 (set (mem/s/j:SI (reg/v/f:SI 213 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg:SI 219 [ <variable>.uregs+68 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 219 [ <variable>.uregs+68 ])
        (nil)))

(insn 53 52 56 8 arch/arm/kernel/signal.c:693 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 208 [ restart_addr ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u72(11){ }u73(13){ }u74(25){ }u75(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213
;; lr  def 	 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  gen 	 220
;; live  kill	

;; Pred edge  5 [29.0%] 
(code_label 56 53 57 9 27 "" [1 uses])

(note 57 56 58 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 9 arch/arm/kernel/signal.c:696 (set (reg:SI 220)
        (const_int -4 [0xfffffffffffffffc])) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 9 arch/arm/kernel/signal.c:696 (set (mem/s/j:SI (reg/v/f:SI 213 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg:SI 220)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 220)
        (expr_list:REG_EQUAL (const_int -4 [0xfffffffffffffffc])
            (nil))))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 4 7 8 9 6) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 204 205 221 222 223 224
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214
;; live  gen 	 24 [cc] 204 205 221 222 223 224
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  6 [50.0%] 
(code_label 60 59 61 10 24 "" [2 uses])

(note 61 60 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 63 61 64 10 include/linux/thread_info.h:84 (set (reg:SI 222)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 64 63 65 10 include/linux/thread_info.h:84 (set (reg:SI 221)
        (and:SI (reg:SI 222)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 65 64 66 10 include/linux/thread_info.h:84 (set (reg/f:SI 223 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 221)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 221)
        (nil)))

(insn 66 65 67 10 include/linux/thread_info.h:84 (set (reg/f:SI 205 [ D.25743 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 223 [ <variable>.task ])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 223 [ <variable>.task ])
        (nil)))

(insn 67 66 68 10 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 204 [ D.25746 ])
        (mem/v:SI (reg/f:SI 205 [ D.25743 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 205 [ D.25743 ])
        (nil)))

(insn 68 67 69 10 include/linux/freezer.h:56 (set (reg:SI 224)
        (and:SI (reg:SI 204 [ D.25746 ])
            (const_int 524288 [0x80000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 204 [ D.25746 ])
        (nil)))

(insn 69 68 70 10 include/linux/freezer.h:56 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 224)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 70 69 71 10 include/linux/freezer.h:56 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 75)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214 224
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214 224


;; Succ edge  11 [29.0%]  (fallthru)
;; Succ edge  12 [71.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u92(11){ }u93(13){ }u94(25){ }u95(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 210 213 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 210 213 214
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  10 [29.0%]  (fallthru)
(note 71 70 72 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(call_insn 72 71 75 11 include/linux/freezer.h:57 (parallel [
            (call (mem:SI (symbol_ref:SI ("refrigerator") [flags 0x41] <function_decl 0x10f34f80 refrigerator>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 11 -> ( 62)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 210 213 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 210 213 214


;; Succ edge  62 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u97(11){ }u98(13){ }u99(25){ }u100(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214 224
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213 224
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 207 225 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 209 210 213 214 224
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 207 225 226
;; live  kill	 14 [lr]

;; Pred edge  10 [71.0%] 
(code_label 75 72 76 12 29 "" [1 uses])

(note 76 75 77 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 12 arch/arm/kernel/signal.c:708 (set (reg/f:SI 225)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -160 [0xffffffffffffff60]))) 4 {*arm_addsi3} (nil))

(insn 78 77 79 12 arch/arm/kernel/signal.c:708 (set (reg/f:SI 226)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 79 78 80 12 arch/arm/kernel/signal.c:708 (set (reg:SI 0 r0)
        (reg/f:SI 225)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 225)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -160 [0xffffffffffffff60]))
            (nil))))

(insn 80 79 81 12 arch/arm/kernel/signal.c:708 (set (reg:SI 1 r1)
        (reg/f:SI 226)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 226)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(insn 81 80 82 12 arch/arm/kernel/signal.c:708 (set (reg:SI 2 r2)
        (reg/v/f:SI 213 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 82 81 83 12 arch/arm/kernel/signal.c:708 (set (reg:SI 3 r3)
        (reg:SI 224)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 224)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 83 82 84 12 arch/arm/kernel/signal.c:708 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_signal_to_deliver") [flags 0x41] <function_decl 0x10a8d580 get_signal_to_deliver>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 84 83 85 12 arch/arm/kernel/signal.c:708 (set (reg/v:SI 207 [ signr ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 85 84 86 12 arch/arm/kernel/signal.c:709 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 207 [ signr ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 86 85 87 12 arch/arm/kernel/signal.c:709 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 523)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
            (nil))))
;; End of basic block 12 -> ( 13 62)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 207 208 209 210 213 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 208 209 210 213 214


;; Succ edge  13 [73.0%]  (fallthru)
;; Succ edge  62 [27.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u117(11){ }u118(13){ }u119(25){ }u120(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 208 209 210 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 208 213
;; lr  def 	 24 [cc] 227
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 208 209 210 213
;; live  gen 	 24 [cc] 227
;; live  kill	

;; Pred edge  12 [73.0%]  (fallthru)
(note 87 86 88 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 13 arch/arm/kernel/signal.c:717 (set (reg:SI 227 [ <variable>.uregs+60 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 89 88 90 13 arch/arm/kernel/signal.c:717 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 227 [ <variable>.uregs+60 ])
            (reg/v:SI 208 [ restart_addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 227 [ <variable>.uregs+60 ])
        (expr_list:REG_DEAD (reg/v:SI 208 [ restart_addr ])
            (nil))))

(jump_insn 90 89 91 13 arch/arm/kernel/signal.c:717 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 108)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 13 -> ( 14 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 210 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 210 213


;; Succ edge  14 [28.0%]  (fallthru)
;; Succ edge  18 [72.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u125(11){ }u126(13){ }u127(25){ }u128(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 210 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 210
;; lr  def 	 24 [cc] 228
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 210 213
;; live  gen 	 24 [cc] 228
;; live  kill	

;; Pred edge  13 [28.0%]  (fallthru)
(note 91 90 92 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 14 arch/arm/kernel/signal.c:718 (set (reg:SI 228)
        (const_int -514 [0xfffffffffffffdfe])) 167 {*arm_movsi_insn} (nil))

(insn 93 92 94 14 arch/arm/kernel/signal.c:718 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (reg:SI 228))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 228)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 210 [ retval ])
                (const_int -514 [0xfffffffffffffdfe]))
            (nil))))

(jump_insn 94 93 95 14 arch/arm/kernel/signal.c:718 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 14 -> ( 17 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 210 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 210 213


;; Succ edge  17 [28.0%] 
;; Succ edge  15 [72.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u132(11){ }u133(13){ }u134(25){ }u135(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 210 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 210
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 210 213
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  14 [72.0%]  (fallthru)
(note 95 94 96 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 15 arch/arm/kernel/signal.c:718 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (const_int -512 [0xfffffffffffffe00]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 210 [ retval ])
        (nil)))

(jump_insn 97 96 98 15 arch/arm/kernel/signal.c:718 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 108)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 15 -> ( 16 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 213


;; Succ edge  16 [28.0%]  (fallthru)
;; Succ edge  18 [72.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u138(11){ }u139(13){ }u140(25){ }u141(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 229 230
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 213
;; live  gen 	 24 [cc] 229 230
;; live  kill	

;; Pred edge  15 [28.0%]  (fallthru)
(note 98 97 99 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 99 98 100 16 arch/arm/kernel/signal.c:720 (set (reg:SI 230 [ ka.sa.sa_flags ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -28 [0xffffffffffffffe4])) [0 ka.sa.sa_flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 100 99 101 16 arch/arm/kernel/signal.c:720 (set (reg:SI 229)
        (and:SI (reg:SI 230 [ ka.sa.sa_flags ])
            (const_int 268435456 [0x10000000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 230 [ ka.sa.sa_flags ])
        (nil)))

(insn 101 100 102 16 arch/arm/kernel/signal.c:720 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 229)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 229)
        (nil)))

(jump_insn 102 101 103 16 arch/arm/kernel/signal.c:720 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 108)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 213


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  18 [50.0%] 

;; Start of basic block ( 14 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u146(11){ }u147(13){ }u148(25){ }u149(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213
;; lr  def 	 231
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 209 213
;; live  gen 	 231
;; live  kill	

;; Pred edge  14 [28.0%] 
;; Pred edge  16 [50.0%]  (fallthru)
(code_label 103 102 104 17 32 "" [1 uses])

(note 104 103 105 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 17 arch/arm/kernel/signal.c:721 (set (reg:SI 231)
        (const_int -4 [0xfffffffffffffffc])) 167 {*arm_movsi_insn} (nil))

(insn 106 105 107 17 arch/arm/kernel/signal.c:721 (set (mem/s/j:SI (reg/v/f:SI 213 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg:SI 231)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 231)
        (expr_list:REG_EQUAL (const_int -4 [0xfffffffffffffffc])
            (nil))))

(insn 107 106 108 17 arch/arm/kernel/signal.c:722 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 209 [ continue_addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 209 [ continue_addr ])
        (nil)))
;; End of basic block 17 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 15 13 17 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u154(11){ }u155(13){ }u156(25){ }u157(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 200 201 232 233 408
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213
;; live  gen 	 24 [cc] 200 201 232 233 408
;; live  kill	

;; Pred edge  15 [72.0%] 
;; Pred edge  13 [72.0%] 
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  16 [50.0%] 
(code_label 108 107 109 18 31 "" [3 uses])

(note 109 108 111 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 111 109 112 18 include/linux/thread_info.h:84 (set (reg:SI 232)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 112 111 113 18 include/linux/thread_info.h:84 (set (reg/f:SI 200 [ D.25774 ])
        (and:SI (reg:SI 232)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 232)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 113 112 114 18 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 201 [ D.25769 ])
        (mem/v:SI (reg/f:SI 200 [ D.25774 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 18 arch/arm/kernel/signal.c:726 (set (reg:SI 233)
        (and:SI (reg:SI 201 [ D.25769 ])
            (const_int 1048576 [0x100000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 201 [ D.25769 ])
        (nil)))

(insn 115 114 625 18 arch/arm/kernel/signal.c:726 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 233)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 233)
        (nil)))

(insn 625 115 116 18 (set (reg/f:SI 408 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 200 [ D.25774 ])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) -1 (expr_list:REG_DEAD (reg/f:SI 200 [ D.25774 ])
        (nil)))

(jump_insn 116 625 117 18 arch/arm/kernel/signal.c:726 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213 408
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213 408


;; Succ edge  19 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u166(11){ }u167(13){ }u168(25){ }u169(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213 408
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 408
;; lr  def 	 206
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213 408
;; live  gen 	 206
;; live  kill	

;; Pred edge  18 [50.0%]  (fallthru)
(note 117 116 122 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 122 117 125 19 arch/arm/kernel/signal.c:727 (set (reg/v/f:SI 206 [ oldset ])
        (plus:SI (reg/f:SI 408 [ <variable>.task ])
            (const_int 960 [0x3c0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 408 [ <variable>.task ])
        (nil)))
;; End of basic block 19 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 206 207 213


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u176(11){ }u177(13){ }u178(25){ }u179(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213 408
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 408
;; lr  def 	 206
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207 213 408
;; live  gen 	 206
;; live  kill	

;; Pred edge  18 [50.0%] 
(code_label 125 122 126 20 33 "" [1 uses])

(note 126 125 131 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 131 126 132 20 arch/arm/kernel/signal.c:729 (set (reg/v/f:SI 206 [ oldset ])
        (plus:SI (reg/f:SI 408 [ <variable>.task ])
            (const_int 944 [0x3b0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 408 [ <variable>.task ])
        (nil)))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 206 207 213


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 19 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u186(11){ }u187(13){ }u188(25){ }u189(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207
;; lr  def 	 24 [cc] 147 240 241
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 206 207 213
;; live  gen 	 24 [cc] 147 240 241
;; live  kill	

;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 132 131 133 21 34 "" [0 uses])

(note 133 132 136 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 136 133 137 21 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 241)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 137 136 138 21 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 240)
        (and:SI (reg:SI 241)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 241)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 138 137 139 21 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/v/f:SI 147 [ tsk ])
        (mem/s/f/j:SI (plus:SI (reg:SI 240)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 139 138 140 21 arch/arm/kernel/signal.c:616 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 207 [ signr ])
            (const_int 31 [0x1f]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 140 139 141 21 arch/arm/kernel/signal.c:616 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 21 -> ( 22 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 206 207 213 240
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 206 207 213 240


;; Succ edge  22 [50.0%]  (fallthru)
;; Succ edge  25 [50.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u198(11){ }u199(13){ }u200(25){ }u201(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 206 207 213 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 240
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 206 207 213 240
;; live  gen 	 24 [cc] 143
;; live  kill	

;; Pred edge  21 [50.0%]  (fallthru)
(note 141 140 144 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 144 141 145 22 arch/arm/kernel/signal.c:616 discrim 1 (set (reg/f:SI 143 [ D.26019 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 240)
                (const_int 16 [0x10])) [0 <variable>.exec_domain+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(insn 145 144 146 22 arch/arm/kernel/signal.c:616 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 143 [ D.26019 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 146 145 147 22 arch/arm/kernel/signal.c:616 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil))))
;; End of basic block 22 -> ( 23 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 206 207 213


;; Succ edge  23 [85.0%]  (fallthru)
;; Succ edge  25 [15.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u208(11){ }u209(13){ }u210(25){ }u211(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 206 207 213
;; live  gen 	 24 [cc] 144
;; live  kill	

;; Pred edge  22 [85.0%]  (fallthru)
(note 147 146 148 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 148 147 149 23 arch/arm/kernel/signal.c:616 discrim 2 (set (reg/f:SI 144 [ D.26018 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 143 [ D.26019 ])
                (const_int 16 [0x10])) [0 <variable>.signal_invmap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 143 [ D.26019 ])
        (nil)))

(insn 149 148 150 23 arch/arm/kernel/signal.c:616 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 144 [ D.26018 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 150 149 151 23 arch/arm/kernel/signal.c:616 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil))))
;; End of basic block 23 -> ( 24 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147 206 207 213


;; Succ edge  24 [85.0%]  (fallthru)
;; Succ edge  25 [15.0%] 

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u215(11){ }u216(13){ }u217(25){ }u218(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 207
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147 206 207 213
;; live  gen 	 133
;; live  kill	

;; Pred edge  23 [85.0%]  (fallthru)
(note 151 150 152 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 156 24 arch/arm/kernel/signal.c:617 (set (reg/v:SI 133 [ signr.423 ])
        (mem:SI (plus:SI (mult:SI (reg/v:SI 207 [ signr ])
                    (const_int 4 [0x4]))
                (reg/f:SI 144 [ D.26018 ])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 144 [ D.26018 ])
        (nil)))
;; End of basic block 24 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 21 22 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u222(11){ }u223(13){ }u224(25){ }u225(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 207
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 206 207 213
;; live  gen 	 133
;; live  kill	

;; Pred edge  21 [50.0%] 
;; Pred edge  22 [15.0%] 
;; Pred edge  23 [15.0%] 
(code_label 156 152 157 25 35 "" [3 uses])

(note 157 156 158 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 25 arch/arm/kernel/signal.c:617 (set (reg/v:SI 133 [ signr.423 ])
        (reg/v:SI 207 [ signr ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 25 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u227(11){ }u228(13){ }u229(25){ }u230(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213
;; lr  def 	 24 [cc] 146 244 409 410
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213
;; live  gen 	 24 [cc] 146 244 409 410
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 159 158 160 26 36 "" [0 uses])

(note 160 159 161 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 26 arch/arm/kernel/signal.c:622 (set (reg:SI 146 [ D.26013 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -28 [0xffffffffffffffe4])) [0 ka.sa.sa_flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 162 161 163 26 arch/arm/kernel/signal.c:622 (set (reg:SI 244)
        (and:SI (reg:SI 146 [ D.26013 ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 163 162 628 26 arch/arm/kernel/signal.c:622 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 244)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 244)
        (nil)))

(insn 628 163 631 26 (set (reg:SI 409 [ sp ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) -1 (nil))

(insn 631 628 164 26 (set (reg:SI 410)
        (and:SI (reg:SI 146 [ D.26013 ])
            (const_int 134217728 [0x8000000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 146 [ D.26013 ])
        (nil)))

(jump_insn 164 631 165 26 arch/arm/kernel/signal.c:622 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 326)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 27 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213 409 410
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213 409 410


;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  40 [50.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u235(11){ }u236(13){ }u237(25){ }u238(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213 409 410
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 409 410
;; lr  def 	 24 [cc] 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213 409 410
;; live  gen 	 24 [cc] 158
;; live  kill	

;; Pred edge  26 [50.0%]  (fallthru)
(note 165 164 629 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 629 165 168 27 arch/arm/kernel/signal.c:442 (set (reg/v:SI 158 [ sp ])
        (reg:SI 409 [ sp ])) -1 (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])
        (nil)))

(insn 168 629 169 27 arch/arm/kernel/signal.c:448 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 410)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 410)
        (nil)))

(jump_insn 169 168 170 27 arch/arm/kernel/signal.c:448 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 200)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 27 -> ( 28 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 409
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 409


;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  31 [50.0%] 

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u243(11){ }u244(13){ }u245(25){ }u246(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 409
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 246 247 248 249
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 409
;; live  gen 	 24 [cc] 246 247 248 249
;; live  kill	

;; Pred edge  27 [50.0%]  (fallthru)
(note 170 169 172 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 172 170 173 28 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 247)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 173 172 174 28 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 246)
        (and:SI (reg:SI 247)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 174 173 175 28 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 248 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 246)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 246)
        (nil)))

(insn 175 174 176 28 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 249 [ <variable>.sas_ss_size ])
        (mem/s/j:SI (plus:SI (reg/f:SI 248 [ <variable>.task ])
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 176 175 177 28 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 249 [ <variable>.sas_ss_size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 177 176 178 28 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 200)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 28 -> ( 29 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 248 249 409
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 248 249 409


;; Succ edge  29 [50.0%]  (fallthru)
;; Succ edge  31 [50.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u255(11){ }u256(13){ }u257(25){ }u258(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 248 249 409
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 248 409
;; lr  def 	 24 [cc] 253
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 248 249 409
;; live  gen 	 24 [cc] 253
;; live  kill	

;; Pred edge  28 [50.0%]  (fallthru)
(note 178 177 183 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 183 178 184 29 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 253 [ <variable>.sas_ss_sp ])
        (mem/s/j:SI (plus:SI (reg/f:SI 248 [ <variable>.task ])
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 248 [ <variable>.task ])
        (nil)))

(insn 184 183 185 29 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 158 [ sp ])
            (reg:SI 253 [ <variable>.sas_ss_sp ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 185 184 186 29 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 583)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 29 -> ( 30 70)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 249 253 409
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 249 253 409


;; Succ edge  30 [50.0%]  (fallthru)
;; Succ edge  70 [50.0%] 

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u268(11){ }u269(13){ }u270(25){ }u271(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 249 253 409
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 249 253 409
;; lr  def 	 24 [cc] 257
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213 249 253 409
;; live  gen 	 24 [cc] 257
;; live  kill	

;; Pred edge  29 [50.0%]  (fallthru)
(note 186 185 193 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 193 186 198 30 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 257)
        (minus:SI (reg/v:SI 158 [ sp ])
            (reg:SI 253 [ <variable>.sas_ss_sp ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 409 [ sp ])
        (expr_list:REG_DEAD (reg:SI 253 [ <variable>.sas_ss_sp ])
            (nil))))

(insn 198 193 199 30 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 257)
            (reg:SI 249 [ <variable>.sas_ss_size ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 257)
        (expr_list:REG_DEAD (reg:SI 249 [ <variable>.sas_ss_size ])
            (nil))))

(jump_insn 199 198 200 30 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 583)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 30 -> ( 31 70)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213


;; Succ edge  31 [50.0%]  (fallthru)
;; Succ edge  70 [50.0%] 

;; Start of basic block ( 27 30 70 28) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u289(11){ }u290(13){ }u291(25){ }u292(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 159 160 161 263 264 265 266
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213
;; live  gen 	 24 [cc] 159 160 161 263 264 265 266
;; live  kill	 24 [cc]

;; Pred edge  27 [50.0%] 
;; Pred edge  30 [50.0%]  (fallthru)
;; Pred edge  70 [100.0%]  (fallthru)
;; Pred edge  28 [50.0%] 
(code_label 200 199 201 31 38 "" [2 uses])

(note 201 200 202 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 202 201 203 31 arch/arm/kernel/signal.c:454 (set (reg:SI 263)
        (plus:SI (reg/v:SI 158 [ sp ])
            (const_int -880 [0xfffffffffffffc90]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 158 [ sp ])
        (nil)))

(insn 203 202 205 31 arch/arm/kernel/signal.c:454 (set (reg/v/f:SI 159 [ frame ])
        (and:SI (reg:SI 263)
            (const_int -8 [0xfffffffffffffff8]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 263)
        (nil)))

(insn 205 203 206 31 arch/arm/kernel/signal.c:459 (set (reg:SI 265)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 206 205 207 31 arch/arm/kernel/signal.c:459 (set (reg:SI 264)
        (and:SI (reg:SI 265)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 265)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 207 206 208 31 arch/arm/kernel/signal.c:459 (set (reg:SI 266 [ <variable>.addr_limit ])
        (mem/s/j:SI (plus:SI (reg:SI 264)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 264)
        (nil)))

(insn 208 207 209 31 arch/arm/kernel/signal.c:459 (parallel [
            (set (reg/v:SI 160 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 159 [ frame ])
                        (const_int 880 [0x370])
                        (reg:SI 266 [ <variable>.addr_limit ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (set (reg/v:SI 161 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 159 [ frame ])
                        (const_int 880 [0x370])
                        (reg:SI 266 [ <variable>.addr_limit ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 266 [ <variable>.addr_limit ])
        (expr_list:REG_UNUSED (reg/v:SI 161 [ roksum ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 209 208 637 31 arch/arm/kernel/signal.c:459 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ flag ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 160 [ flag ])
        (nil)))

(insn 637 209 216 31 arch/arm/kernel/signal.c:460 (set (reg/v/f:SI 159 [ frame ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg/v/f:SI 159 [ frame ])
            (const_int 0 [0x0]))) 240 {*movsicc_insn} (nil))

(insn 216 637 217 31 arch/arm/kernel/signal.c:569 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 159 [ frame ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 217 216 218 31 arch/arm/kernel/signal.c:569 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 404)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 31 -> ( 48 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 206 207 213


;; Succ edge  48 [30.2%] 
;; Succ edge  32 [69.8%]  (fallthru)

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u315(11){ }u316(13){ }u317(25){ }u318(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159 213
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 169 174 175 267 268 269 271 272 273 274 275 276 280
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 206 207 213
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 169 174 175 267 268 269 271 272 273 274 275 276 280
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  31 [69.8%]  (fallthru)
(note 218 217 220 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 220 218 221 32 arch/arm/kernel/signal.c:572 (set (reg/f:SI 267)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -160 [0xffffffffffffff60]))) 4 {*arm_addsi3} (nil))

(insn 221 220 222 32 arch/arm/kernel/signal.c:572 (set (reg:SI 0 r0)
        (reg/v/f:SI 159 [ frame ])) 167 {*arm_movsi_insn} (nil))

(insn 222 221 223 32 arch/arm/kernel/signal.c:572 (set (reg:SI 1 r1)
        (reg/f:SI 267)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 267)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -160 [0xffffffffffffff60]))
            (nil))))

(call_insn 223 222 224 32 arch/arm/kernel/signal.c:572 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("copy_siginfo_to_user") [flags 0x41] <function_decl 0x512b7280 copy_siginfo_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 224 223 225 32 arch/arm/kernel/signal.c:572 (set (reg:SI 175 [ D.25916 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 225 224 226 32 arch/arm/kernel/signal.c:574 discrim 4 (set (reg:SI 268)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 226 225 227 32 arch/arm/kernel/signal.c:574 discrim 4 (set (reg/f:SI 269)
        (plus:SI (reg/v/f:SI 159 [ frame ])
            (const_int 128 [0x80]))) 4 {*arm_addsi3} (nil))

(insn 227 226 229 32 arch/arm/kernel/signal.c:574 discrim 4 (parallel [
            (set (reg/v:SI 169 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 268)
                        (reg/f:SI 269)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 175 [ D.25916 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690844))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 269)
        (expr_list:REG_DEAD (reg:SI 175 [ D.25916 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 229 227 230 32 arch/arm/kernel/signal.c:575 discrim 4 (set (reg/f:SI 271)
        (plus:SI (reg/v/f:SI 159 [ frame ])
            (const_int 132 [0x84]))) 4 {*arm_addsi3} (nil))

(insn 230 229 231 32 arch/arm/kernel/signal.c:575 discrim 4 (parallel [
            (set (reg/v:SI 169 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 268)
                        (reg/f:SI 271)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 169 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8690849))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 271)
        (expr_list:REG_DEAD (reg:SI 268)
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 231 230 232 32 arch/arm/kernel/signal.c:577 discrim 1 (set (reg/f:SI 272)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))

(insn 232 231 233 32 arch/arm/kernel/signal.c:577 discrim 1 (set (reg:SI 0 r0)
        (reg/f:SI 272)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 272)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4]))
            (nil))))

(insn 233 232 234 32 arch/arm/kernel/signal.c:577 discrim 1 (set (reg:SI 1 r1)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(call_insn 234 233 238 32 arch/arm/kernel/signal.c:577 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x5118a980 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 238 234 239 32 arch/arm/kernel/signal.c:578 (set (reg/f:SI 275 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 264)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 273)
        (nil)))

(insn 239 238 240 32 arch/arm/kernel/signal.c:578 (set (reg:SI 276 [ <variable>.sas_ss_sp ])
        (mem/s/j:SI (plus:SI (reg/f:SI 275 [ <variable>.task ])
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 240 239 241 32 arch/arm/kernel/signal.c:578 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 stack.ss_sp+0 S4 A32])
        (reg:SI 276 [ <variable>.sas_ss_sp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 276 [ <variable>.sas_ss_sp ])
        (nil)))

(insn 241 240 246 32 arch/arm/kernel/signal.c:579 (set (reg:SI 174 [ D.25921 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 246 241 247 32 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 280 [ <variable>.sas_ss_size ])
        (mem/s/j:SI (plus:SI (reg/f:SI 275 [ <variable>.task ])
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 247 246 248 32 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 280 [ <variable>.sas_ss_size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 248 247 249 32 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 32 -> ( 34 33)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 174 206 207 213 275 280
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 174 206 207 213 275 280


;; Succ edge  34 [50.0%] 
;; Succ edge  33 [50.0%]  (fallthru)

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u360(11){ }u361(13){ }u362(25){ }u363(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 206 207 213
;; live  gen 	 156
;; live  kill	

;; Pred edge  32 [50.0%]  (fallthru)
(note 249 248 250 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 250 249 253 33 include/linux/sched.h:2213 discrim 1 (set (reg:SI 156 [ D.25977 ])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 33 -> ( 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 156 159 169 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 156 159 169 206 207 213


;; Succ edge  37 [100.0%]  (fallthru)

;; Start of basic block ( 32) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u364(11){ }u365(13){ }u366(25){ }u367(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 174 206 207 213 275 280
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 174 275
;; lr  def 	 24 [cc] 284
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 174 206 207 213 275 280
;; live  gen 	 24 [cc] 284
;; live  kill	

;; Pred edge  32 [50.0%] 
(code_label 253 250 254 34 42 "" [1 uses])

(note 254 253 259 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 259 254 260 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 284 [ <variable>.sas_ss_sp ])
        (mem/s/j:SI (plus:SI (reg/f:SI 275 [ <variable>.task ])
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 275 [ <variable>.task ])
        (nil)))

(insn 260 259 261 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174 [ D.25921 ])
            (reg:SI 284 [ <variable>.sas_ss_sp ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 261 260 262 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 266)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 34 -> ( 36 35)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 174 206 207 213 280 284
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 174 206 207 213 280 284


;; Succ edge  36 [50.0%] 
;; Succ edge  35 [50.0%]  (fallthru)

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u377(11){ }u378(13){ }u379(25){ }u380(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 206 207 213
;; live  gen 	 156
;; live  kill	

;; Pred edge  34 [50.0%]  (fallthru)
(note 262 261 263 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 263 262 266 35 include/linux/sched.h:2206 discrim 2 (set (reg:SI 156 [ D.25977 ])
        (reg:SI 268)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 35 -> ( 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 156 159 169 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 156 159 169 206 207 213


;; Succ edge  37 [100.0%]  (fallthru)

;; Start of basic block ( 34) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u382(11){ }u383(13){ }u384(25){ }u385(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 174 206 207 213 280 284
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 174 280 284
;; lr  def 	 24 [cc] 156 288
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 169 174 206 207 213 280 284
;; live  gen 	 24 [cc] 156 288
;; live  kill	

;; Pred edge  34 [50.0%] 
(code_label 266 263 267 36 44 "" [1 uses])

(note 267 266 274 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 274 267 279 36 include/linux/sched.h:2206 discrim 3 (set (reg:SI 288)
        (minus:SI (reg:SI 174 [ D.25921 ])
            (reg:SI 284 [ <variable>.sas_ss_sp ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 284 [ <variable>.sas_ss_sp ])
        (expr_list:REG_DEAD (reg:SI 174 [ D.25921 ])
            (nil))))

(insn 279 274 280 36 include/linux/sched.h:2206 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 288)
            (reg:SI 280 [ <variable>.sas_ss_size ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 288)
        (expr_list:REG_DEAD (reg:SI 280 [ <variable>.sas_ss_size ])
            (nil))))

(insn 280 279 282 36 include/linux/sched.h:2206 discrim 3 (set (reg:SI 156 [ D.25977 ])
        (leu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 36 -> ( 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 156 159 169 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 156 159 169 206 207 213


;; Succ edge  37 [100.0%]  (fallthru)

;; Start of basic block ( 33 35 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u404(11){ }u405(13){ }u406(25){ }u407(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 156 159 169 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 159 169 206 213
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 148 171 172 173 296 297 298 299 300 301 302
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 156 159 169 206 207 213
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 148 171 172 173 296 297 298 299 300 301 302
;; live  kill	 14 [lr]

;; Pred edge  33 [100.0%]  (fallthru)
;; Pred edge  35 [100.0%]  (fallthru)
;; Pred edge  36 [100.0%]  (fallthru)
(code_label 282 280 283 37 43 "" [0 uses])

(note 283 282 284 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 284 283 286 37 arch/arm/kernel/signal.c:579 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 stack.ss_flags+0 S4 A32])
        (reg:SI 156 [ D.25977 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 156 [ D.25977 ])
        (nil)))

(insn 286 284 287 37 arch/arm/kernel/signal.c:580 (set (reg:SI 297)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 287 286 288 37 arch/arm/kernel/signal.c:580 (set (reg:SI 296)
        (and:SI (reg:SI 297)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 297)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 288 287 289 37 arch/arm/kernel/signal.c:580 (set (reg/f:SI 298 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 296)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 296)
        (nil)))

(insn 289 288 290 37 arch/arm/kernel/signal.c:580 (set (reg:SI 299 [ <variable>.sas_ss_size ])
        (mem/s/j:SI (plus:SI (reg/f:SI 298 [ <variable>.task ])
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 298 [ <variable>.task ])
        (nil)))

(insn 290 289 291 37 arch/arm/kernel/signal.c:580 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 stack.ss_size+0 S4 A32])
        (reg:SI 299 [ <variable>.sas_ss_size ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 299 [ <variable>.sas_ss_size ])
        (nil)))

(insn 291 290 292 37 arch/arm/kernel/signal.c:581 (set (reg/f:SI 300)
        (plus:SI (reg/v/f:SI 159 [ frame ])
            (const_int 136 [0x88]))) 4 {*arm_addsi3} (nil))

(insn 292 291 293 37 arch/arm/kernel/signal.c:581 (set (reg/f:SI 301)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))

(insn 293 292 294 37 arch/arm/kernel/signal.c:581 (set (reg:SI 0 r0)
        (reg/f:SI 300)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 300)
        (nil)))

(insn 294 293 295 37 arch/arm/kernel/signal.c:581 (set (reg:SI 1 r1)
        (reg/f:SI 301)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 301)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4]))
            (nil))))

(insn 295 294 296 37 arch/arm/kernel/signal.c:581 (set (reg:SI 2 r2)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(call_insn 296 295 297 37 arch/arm/kernel/signal.c:581 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_to_user") [flags 0x41] <function_decl 0x10f3df00 __copy_to_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 297 296 298 37 arch/arm/kernel/signal.c:581 (set (reg:SI 173 [ D.25925 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 298 297 299 37 arch/arm/kernel/signal.c:581 (set (reg:SI 172 [ D.25926 ])
        (ior:SI (reg:SI 173 [ D.25925 ])
            (reg/v:SI 169 [ err ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 173 [ D.25925 ])
        (expr_list:REG_DEAD (reg/v:SI 169 [ err ])
            (nil))))

(insn 299 298 300 37 arch/arm/kernel/signal.c:583 (set (reg/f:SI 302)
        (plus:SI (reg/v/f:SI 159 [ frame ])
            (const_int 128 [0x80]))) 4 {*arm_addsi3} (nil))

(insn 300 299 301 37 arch/arm/kernel/signal.c:583 (set (reg:SI 0 r0)
        (reg/f:SI 302)) 167 {*arm_movsi_insn} (nil))

(insn 301 300 302 37 arch/arm/kernel/signal.c:583 (set (reg:SI 1 r1)
        (reg/v/f:SI 213 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 302 301 303 37 arch/arm/kernel/signal.c:583 (set (reg:SI 2 r2)
        (reg/v/f:SI 206 [ oldset ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 206 [ oldset ])
        (nil)))

(call_insn 303 302 304 37 arch/arm/kernel/signal.c:583 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_sigframe") [flags 0x3] <function_decl 0x1140a680 setup_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 304 303 305 37 arch/arm/kernel/signal.c:583 (set (reg:SI 171 [ D.25928 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 305 304 306 37 arch/arm/kernel/signal.c:583 (set (reg/v:SI 148 [ ret ])
        (ior:SI (reg:SI 172 [ D.25926 ])
            (reg:SI 171 [ D.25928 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 172 [ D.25926 ])
        (expr_list:REG_DEAD (reg:SI 171 [ D.25928 ])
            (nil))))

(insn 306 305 307 37 arch/arm/kernel/signal.c:584 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 307 306 308 37 arch/arm/kernel/signal.c:584 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 407)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 37 -> ( 38 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 148 159 207 213 302
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 148 159 207 213 302


;; Succ edge  38 [29.0%]  (fallthru)
;; Succ edge  49 [71.0%] 

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u443(11){ }u444(13){ }u445(25){ }u446(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 207 213 302
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 159 213
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 148 303 304
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 159 207 213 302
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 148 303 304
;; live  kill	 14 [lr]

;; Pred edge  37 [29.0%]  (fallthru)
(note 308 307 309 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 309 308 310 38 arch/arm/kernel/signal.c:585 (set (reg/f:SI 303)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 310 309 311 38 arch/arm/kernel/signal.c:585 (set (reg/f:SI 304)
        (plus:SI (reg/v/f:SI 159 [ frame ])
            (const_int 872 [0x368]))) 4 {*arm_addsi3} (nil))

(insn 311 310 312 38 arch/arm/kernel/signal.c:585 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v:SI 133 [ signr.423 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ signr.423 ])
        (nil)))

(insn 312 311 313 38 arch/arm/kernel/signal.c:585 (set (reg:SI 0 r0)
        (reg/v/f:SI 213 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 313 312 314 38 arch/arm/kernel/signal.c:585 (set (reg:SI 1 r1)
        (reg/f:SI 303)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 303)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(insn 314 313 315 38 arch/arm/kernel/signal.c:585 (set (reg:SI 2 r2)
        (reg/f:SI 304)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 304)
        (nil)))

(insn 315 314 316 38 arch/arm/kernel/signal.c:585 (set (reg:SI 3 r3)
        (reg/v/f:SI 159 [ frame ])) 167 {*arm_movsi_insn} (nil))

(call_insn 316 315 317 38 arch/arm/kernel/signal.c:585 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_return") [flags 0x3] <function_decl 0x1140a880 setup_return>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 317 316 318 38 arch/arm/kernel/signal.c:585 (set (reg/v:SI 148 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 318 317 319 38 arch/arm/kernel/signal.c:587 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 319 318 320 38 arch/arm/kernel/signal.c:587 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 407)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 38 -> ( 39 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 159 207 213 302
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 159 207 213 302


;; Succ edge  39 [100.0%]  (fallthru)
;; Succ edge  49

;; Start of basic block ( 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u464(11){ }u465(13){ }u466(25){ }u467(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 159 207 213 302
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159 213 302
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 159 207 213 302
;; live  gen 	
;; live  kill	

;; Pred edge  38 [100.0%]  (fallthru)
(note 320 319 321 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 321 320 323 39 arch/arm/kernel/signal.c:593 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
        (reg/v/f:SI 159 [ frame ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 159 [ frame ])
        (nil)))

(insn 323 321 326 39 arch/arm/kernel/signal.c:594 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
        (reg/f:SI 302)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 302)
        (nil)))
;; End of basic block 39 -> ( 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207 213


;; Succ edge  49 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u473(11){ }u474(13){ }u475(25){ }u476(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213 409 410
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 409 410
;; lr  def 	 24 [cc] 177
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213 409 410
;; live  gen 	 24 [cc] 177
;; live  kill	

;; Pred edge  26 [50.0%] 
(code_label 326 323 327 40 37 "" [1 uses])

(note 327 326 627 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 627 327 330 40 arch/arm/kernel/signal.c:442 (set (reg/v:SI 177 [ sp ])
        (reg:SI 409 [ sp ])) -1 (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])
        (nil)))

(insn 330 627 331 40 arch/arm/kernel/signal.c:448 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 410)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 410)
        (nil)))

(jump_insn 331 330 332 40 arch/arm/kernel/signal.c:448 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 362)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 40 -> ( 41 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 409
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 409


;; Succ edge  41 [50.0%]  (fallthru)
;; Succ edge  44 [50.0%] 

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u481(11){ }u482(13){ }u483(25){ }u484(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 409
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 307 308 309 310
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 409
;; live  gen 	 24 [cc] 307 308 309 310
;; live  kill	

;; Pred edge  40 [50.0%]  (fallthru)
(note 332 331 334 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 334 332 335 41 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 308)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 335 334 336 41 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 307)
        (and:SI (reg:SI 308)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 308)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 336 335 337 41 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 309 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 307)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 307)
        (nil)))

(insn 337 336 338 41 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 310 [ <variable>.sas_ss_size ])
        (mem/s/j:SI (plus:SI (reg/f:SI 309 [ <variable>.task ])
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 338 337 339 41 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 310 [ <variable>.sas_ss_size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 339 338 340 41 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 362)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 41 -> ( 42 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 309 310 409
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 309 310 409


;; Succ edge  42 [50.0%]  (fallthru)
;; Succ edge  44 [50.0%] 

;; Start of basic block ( 41) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u493(11){ }u494(13){ }u495(25){ }u496(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 309 310 409
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 309 409
;; lr  def 	 24 [cc] 314
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 309 310 409
;; live  gen 	 24 [cc] 314
;; live  kill	

;; Pred edge  41 [50.0%]  (fallthru)
(note 340 339 345 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 345 340 346 42 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 314 [ <variable>.sas_ss_sp ])
        (mem/s/j:SI (plus:SI (reg/f:SI 309 [ <variable>.task ])
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 309 [ <variable>.task ])
        (nil)))

(insn 346 345 347 42 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 177 [ sp ])
            (reg:SI 314 [ <variable>.sas_ss_sp ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 347 346 348 42 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 598)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 42 -> ( 43 71)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 310 314 409
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 310 314 409


;; Succ edge  43 [50.0%]  (fallthru)
;; Succ edge  71 [50.0%] 

;; Start of basic block ( 42) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u506(11){ }u507(13){ }u508(25){ }u509(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 310 314 409
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 310 314 409
;; lr  def 	 24 [cc] 318
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213 310 314 409
;; live  gen 	 24 [cc] 318
;; live  kill	

;; Pred edge  42 [50.0%]  (fallthru)
(note 348 347 355 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 355 348 360 43 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 318)
        (minus:SI (reg/v:SI 177 [ sp ])
            (reg:SI 314 [ <variable>.sas_ss_sp ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 409 [ sp ])
        (expr_list:REG_DEAD (reg:SI 314 [ <variable>.sas_ss_sp ])
            (nil))))

(insn 360 355 361 43 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 318)
            (reg:SI 310 [ <variable>.sas_ss_size ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 318)
        (expr_list:REG_DEAD (reg:SI 310 [ <variable>.sas_ss_size ])
            (nil))))

(jump_insn 361 360 362 43 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 598)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 43 -> ( 44 71)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213


;; Succ edge  44 [50.0%]  (fallthru)
;; Succ edge  71 [50.0%] 

;; Start of basic block ( 40 43 71 41) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u527(11){ }u528(13){ }u529(25){ }u530(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177
;; lr  def 	 24 [cc] 178 179 180 324 325 326 327
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213
;; live  gen 	 24 [cc] 178 179 180 324 325 326 327
;; live  kill	 24 [cc]

;; Pred edge  40 [50.0%] 
;; Pred edge  43 [50.0%]  (fallthru)
;; Pred edge  71 [100.0%]  (fallthru)
;; Pred edge  41 [50.0%] 
(code_label 362 361 363 44 46 "" [2 uses])

(note 363 362 364 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 364 363 365 44 arch/arm/kernel/signal.c:454 (set (reg:SI 324)
        (plus:SI (reg/v:SI 177 [ sp ])
            (const_int -752 [0xfffffffffffffd10]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 177 [ sp ])
        (nil)))

(insn 365 364 367 44 arch/arm/kernel/signal.c:454 (set (reg/v/f:SI 178 [ frame ])
        (and:SI (reg:SI 324)
            (const_int -8 [0xfffffffffffffff8]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 324)
        (nil)))

(insn 367 365 368 44 arch/arm/kernel/signal.c:459 (set (reg:SI 326)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 368 367 369 44 arch/arm/kernel/signal.c:459 (set (reg:SI 325)
        (and:SI (reg:SI 326)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 326)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 369 368 370 44 arch/arm/kernel/signal.c:459 (set (reg:SI 327 [ <variable>.addr_limit ])
        (mem/s/j:SI (plus:SI (reg:SI 325)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 325)
        (nil)))

(insn 370 369 371 44 arch/arm/kernel/signal.c:459 (parallel [
            (set (reg/v:SI 179 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 178 [ frame ])
                        (const_int 752 [0x2f0])
                        (reg:SI 327 [ <variable>.addr_limit ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (set (reg/v:SI 180 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 178 [ frame ])
                        (const_int 752 [0x2f0])
                        (reg:SI 327 [ <variable>.addr_limit ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8647573))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 327 [ <variable>.addr_limit ])
        (expr_list:REG_UNUSED (reg/v:SI 180 [ roksum ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 371 370 372 44 arch/arm/kernel/signal.c:459 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 179 [ flag ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 179 [ flag ])
        (nil)))

(jump_insn 372 371 375 44 arch/arm/kernel/signal.c:459 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 375)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 44 -> ( 48 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 206 207 213


;; Succ edge  48 [50.0%]  (fallthru)
;; Succ edge  45 [50.0%] 

;; Start of basic block ( 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u546(11){ }u547(13){ }u548(25){ }u549(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 206 207 213
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  44 [50.0%] 
(code_label 375 372 376 45 48 "" [1 uses])

(note 376 375 378 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 378 376 379 45 arch/arm/kernel/signal.c:546 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 178 [ frame ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 379 378 380 45 arch/arm/kernel/signal.c:546 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 404)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 45 -> ( 48 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 206 207 213


;; Succ edge  48 [30.2%] 
;; Succ edge  46 [69.8%]  (fallthru)

;; Start of basic block ( 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u553(11){ }u554(13){ }u555(25){ }u556(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178 206 213
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 148 188 190 328 329
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 206 207 213
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 148 188 190 328 329
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  45 [69.8%]  (fallthru)
(note 380 379 381 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 381 380 383 46 arch/arm/kernel/signal.c:552 discrim 4 (set (reg:SI 328)
        (const_int 1522778970 [0x5ac3c35a])) 167 {*arm_movsi_insn} (nil))

(insn 383 381 384 46 arch/arm/kernel/signal.c:552 discrim 4 (parallel [
            (set (reg/v:SI 188 [ err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 328)
                        (reg/v/f:SI 178 [ frame ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 179 [ flag ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691018))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 329)
        (expr_list:REG_DEAD (reg:SI 328)
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 384 383 385 46 arch/arm/kernel/signal.c:554 (set (reg:SI 0 r0)
        (reg/v/f:SI 178 [ frame ])) 167 {*arm_movsi_insn} (nil))

(insn 385 384 386 46 arch/arm/kernel/signal.c:554 (set (reg:SI 1 r1)
        (reg/v/f:SI 213 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 386 385 387 46 arch/arm/kernel/signal.c:554 (set (reg:SI 2 r2)
        (reg/v/f:SI 206 [ oldset ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 206 [ oldset ])
        (nil)))

(call_insn 387 386 388 46 arch/arm/kernel/signal.c:554 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_sigframe") [flags 0x3] <function_decl 0x1140a680 setup_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 388 387 389 46 arch/arm/kernel/signal.c:554 (set (reg:SI 190 [ D.25873 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 389 388 390 46 arch/arm/kernel/signal.c:554 (set (reg/v:SI 148 [ ret ])
        (ior:SI (reg:SI 190 [ D.25873 ])
            (reg/v:SI 188 [ err ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 190 [ D.25873 ])
        (expr_list:REG_DEAD (reg/v:SI 188 [ err ])
            (nil))))

(insn 390 389 391 46 arch/arm/kernel/signal.c:555 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 391 390 392 46 arch/arm/kernel/signal.c:555 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 407)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 46 -> ( 47 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 148 178 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 148 178 207 213


;; Succ edge  47 [29.0%]  (fallthru)
;; Succ edge  49 [71.0%] 

;; Start of basic block ( 46) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u572(11){ }u573(13){ }u574(25){ }u575(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 178 213
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 148 330 331
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 178 207 213
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 148 330 331
;; live  kill	 14 [lr]

;; Pred edge  46 [29.0%]  (fallthru)
(note 392 391 393 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 393 392 394 47 arch/arm/kernel/signal.c:556 (set (reg/f:SI 330)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 394 393 395 47 arch/arm/kernel/signal.c:556 (set (reg/f:SI 331)
        (plus:SI (reg/v/f:SI 178 [ frame ])
            (const_int 744 [0x2e8]))) 4 {*arm_addsi3} (nil))

(insn 395 394 396 47 arch/arm/kernel/signal.c:556 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v:SI 133 [ signr.423 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ signr.423 ])
        (nil)))

(insn 396 395 397 47 arch/arm/kernel/signal.c:556 (set (reg:SI 0 r0)
        (reg/v/f:SI 213 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 397 396 398 47 arch/arm/kernel/signal.c:556 (set (reg:SI 1 r1)
        (reg/f:SI 330)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 330)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(insn 398 397 399 47 arch/arm/kernel/signal.c:556 (set (reg:SI 2 r2)
        (reg/f:SI 331)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 331)
        (nil)))

(insn 399 398 400 47 arch/arm/kernel/signal.c:556 (set (reg:SI 3 r3)
        (reg/v/f:SI 178 [ frame ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 178 [ frame ])
        (nil)))

(call_insn 400 399 401 47 arch/arm/kernel/signal.c:556 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setup_return") [flags 0x3] <function_decl 0x1140a880 setup_return>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 401 400 404 47 arch/arm/kernel/signal.c:556 (set (reg/v:SI 148 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 47 -> ( 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207 213


;; Succ edge  49 [100.0%]  (fallthru)

;; Start of basic block ( 31 45 44) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u591(11){ }u592(13){ }u593(25){ }u594(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207 213
;; live  gen 	 148
;; live  kill	

;; Pred edge  31 [30.2%] 
;; Pred edge  45 [30.2%] 
;; Pred edge  44 [50.0%]  (fallthru)
(code_label 404 401 405 48 41 "" [2 uses])

(note 405 404 406 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 406 405 407 48 arch/arm/kernel/signal.c:547 (set (reg/v:SI 148 [ ret ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 48 -> ( 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207 213


;; Succ edge  49 [100.0%]  (fallthru)

;; Start of basic block ( 48 37 38 39 46 47) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u595(11){ }u596(13){ }u597(25){ }u598(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213
;; lr  def 	 24 [cc] 194 195 332
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207 213
;; live  gen 	 24 [cc] 194 195 332
;; live  kill	

;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  37 [71.0%] 
;; Pred edge  38
;; Pred edge  39 [100.0%]  (fallthru)
;; Pred edge  46 [71.0%] 
;; Pred edge  47 [100.0%]  (fallthru)
(code_label 407 406 408 49 45 "" [3 uses])

(note 408 407 409 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 409 408 410 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:168 (set (reg:SI 195 [ D.25861 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 410 409 411 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (reg:SI 194 [ D.25862 ])
        (and:SI (reg:SI 195 [ D.25861 ])
            (const_int -321 [0xfffffffffffffebf]))) 67 {*arm_andsi3_insn} (nil))

(insn 411 410 412 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 194 [ D.25862 ])) 167 {*arm_movsi_insn} (nil))

(insn 412 411 413 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (reg:SI 332)
        (and:SI (reg:SI 195 [ D.25861 ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (nil))

(insn 413 412 414 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 332)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 332)
        (nil)))

(jump_insn 414 413 415 49 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 434)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 49 -> ( 50 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 194 195 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 194 195 207 213


;; Succ edge  50 [50.0%]  (fallthru)
;; Succ edge  52 [50.0%] 

;; Start of basic block ( 49) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u606(11){ }u607(13){ }u608(25){ }u609(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 194 195 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 195
;; lr  def 	 24 [cc] 192
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 194 195 207 213
;; live  gen 	 24 [cc] 192
;; live  kill	

;; Pred edge  49 [50.0%]  (fallthru)
(note 415 414 416 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 416 415 417 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:168 (set (reg/v:SI 192 [ mode ])
        (and:SI (reg:SI 195 [ D.25861 ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 195 [ D.25861 ])
        (nil)))

(insn 417 416 418 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 192 [ mode ])
            (const_int 16 [0x10]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 418 417 419 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 454)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 50 -> ( 55 51)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 192 194 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 192 194 207 213


;; Succ edge  55 [28.0%] 
;; Succ edge  51 [72.0%]  (fallthru)

;; Start of basic block ( 50) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u613(11){ }u614(13){ }u615(25){ }u616(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 192 194 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192
;; lr  def 	 24 [cc] 334 335 336 337 339 341 342 343
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 192 194 207 213
;; live  gen 	 24 [cc] 334 335 336 337 339 341 342 343
;; live  kill	

;; Pred edge  50 [72.0%]  (fallthru)
(note 419 418 420 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 420 419 421 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 192 [ mode ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 192 [ mode ])
        (nil)))

(insn 421 420 423 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 334)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 423 421 424 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg/f:SI 335)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) 167 {*arm_movsi_insn} (nil))

(insn 424 423 425 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 337 [ elf_hwcap ])
        (mem/c/i:SI (reg/f:SI 335) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 335)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>) [0 elf_hwcap+0 S4 A32])
            (nil))))

(insn 425 424 427 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 336)
        (lshiftrt:SI (reg:SI 337 [ elf_hwcap ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 337 [ elf_hwcap ])
        (nil)))

(insn 427 425 429 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 339)
        (and:SI (reg:SI 336)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 336)
        (nil)))

(insn 429 427 430 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 341)
        (and:SI (reg:SI 334)
            (reg:SI 339))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 339)
        (expr_list:REG_DEAD (reg:SI 334)
            (nil))))

(insn 430 429 431 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 342)
        (subreg:QI (reg:SI 341) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 341)
        (nil)))

(insn 431 430 432 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 343)
        (zero_extend:SI (reg:QI 342))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 342)
        (nil)))

(insn 432 431 433 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 343)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 343)
        (nil)))

(jump_insn 433 432 434 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 454)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 51 -> ( 55 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 194 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 194 207 213


;; Succ edge  55 [50.0%] 
;; Succ edge  52 [50.0%]  (fallthru)

;; Start of basic block ( 49 51) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u631(11){ }u632(13){ }u633(25){ }u634(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 194 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 194 213
;; lr  def 	 24 [cc] 193 344 345 346
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 194 207 213
;; live  gen 	 24 [cc] 193 344 345 346
;; live  kill	

;; Pred edge  49 [50.0%] 
;; Pred edge  51 [50.0%]  (fallthru)
(code_label 434 433 435 52 49 "" [1 uses])

(note 435 434 436 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 436 435 437 52 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (reg:SI 193 [ D.25869 ])
        (and:SI (reg:SI 194 [ D.25862 ])
            (const_int -208 [0xffffffffffffff30]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 194 [ D.25862 ])
        (nil)))

(insn 437 436 438 52 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 193 [ D.25869 ])) 167 {*arm_movsi_insn} (nil))

(insn 438 437 439 52 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg/f:SI 344)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) 167 {*arm_movsi_insn} (nil))

(insn 439 438 440 52 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:SI 346 [ elf_hwcap ])
        (mem/c/i:SI (reg/f:SI 344) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 344)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>) [0 elf_hwcap+0 S4 A32])
            (nil))))

(insn 440 439 441 52 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:SI 345)
        (and:SI (reg:SI 346 [ elf_hwcap ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 346 [ elf_hwcap ])
        (nil)))

(insn 441 440 442 52 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 345)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 442 441 443 52 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 447)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 52 -> ( 54 53)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 193 207 213 345
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 193 207 213 345


;; Succ edge  54 [50.0%] 
;; Succ edge  53 [50.0%]  (fallthru)

;; Start of basic block ( 52) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u642(11){ }u643(13){ }u644(25){ }u645(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 191
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207
;; live  gen 	 191
;; live  kill	

;; Pred edge  52 [50.0%]  (fallthru)
(note 443 442 444 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 444 443 447 53 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (reg:SI 191 [ D.25871 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 53 -> ( 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 191 207
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 191 207


;; Succ edge  56 [100.0%]  (fallthru)

;; Start of basic block ( 52) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u646(11){ }u647(13){ }u648(25){ }u649(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 193 207 213 345
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 193 213 345
;; lr  def 	 191 347
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 193 207 213 345
;; live  gen 	 191 347
;; live  kill	

;; Pred edge  52 [50.0%] 
(code_label 447 444 448 54 51 "" [1 uses])

(note 448 447 449 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 449 448 450 54 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (set (reg:SI 347)
        (ior:SI (reg:SI 193 [ D.25869 ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 193 [ D.25869 ])
        (nil)))

(insn 450 449 451 54 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 347)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 347)
        (expr_list:REG_DEAD (reg/v/f:SI 213 [ regs ])
            (nil))))

(insn 451 450 454 54 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (reg:SI 191 [ D.25871 ])
        (reg:SI 345)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 345)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 54 -> ( 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 191 207
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 191 207


;; Succ edge  56 [100.0%]  (fallthru)

;; Start of basic block ( 50 51) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u654(11){ }u655(13){ }u656(25){ }u657(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 191
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 207
;; live  gen 	 191
;; live  kill	

;; Pred edge  50 [28.0%] 
;; Pred edge  51 [50.0%] 
(code_label 454 451 455 55 50 "" [2 uses])

(note 455 454 456 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 456 455 457 55 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:177 (set (reg:SI 191 [ D.25871 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 55 -> ( 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 191 207
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 191 207


;; Succ edge  56 [100.0%]  (fallthru)

;; Start of basic block ( 55 53 54) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u658(11){ }u659(13){ }u660(25){ }u661(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 191 207
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 191
;; lr  def 	 24 [cc] 348 349
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 191 207
;; live  gen 	 24 [cc] 348 349
;; live  kill	

;; Pred edge  55 [100.0%]  (fallthru)
;; Pred edge  53 [100.0%]  (fallthru)
;; Pred edge  54 [100.0%]  (fallthru)
(code_label 457 456 458 56 52 "" [0 uses])

(note 458 457 459 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 459 458 460 56 arch/arm/kernel/signal.c:630 (set (reg:SI 348)
        (xor:SI (reg:SI 191 [ D.25871 ])
            (const_int 1 [0x1]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 191 [ D.25871 ])
        (nil)))

(insn 460 459 461 56 arch/arm/kernel/signal.c:630 (set (reg:SI 349)
        (ior:SI (reg:SI 348)
            (reg/v:SI 148 [ ret ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 348)
        (expr_list:REG_DEAD (reg/v:SI 148 [ ret ])
            (nil))))

(insn 461 460 462 56 arch/arm/kernel/signal.c:630 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 349)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 349)
        (nil)))

(jump_insn 462 461 463 56 arch/arm/kernel/signal.c:630 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 469)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 56 -> ( 57 58)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207


;; Succ edge  57 [50.0%]  (fallthru)
;; Succ edge  58 [50.0%] 

;; Start of basic block ( 56) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u667(11){ }u668(13){ }u669(25){ }u670(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  56 [50.0%]  (fallthru)
(note 463 462 464 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 464 463 465 57 arch/arm/kernel/signal.c:633 (set (reg:SI 0 r0)
        (reg/v:SI 207 [ signr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 207 [ signr ])
        (nil)))

(insn 465 464 466 57 arch/arm/kernel/signal.c:633 (set (reg:SI 1 r1)
        (reg/v/f:SI 147 [ tsk ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 147 [ tsk ])
        (nil)))

(call_insn 466 465 469 57 arch/arm/kernel/signal.c:633 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("force_sigsegv") [flags 0x41] <function_decl 0x10f06780 force_sigsegv>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 57 -> ( 72)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  72 [100.0%]  (fallthru)

;; Start of basic block ( 56) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u676(11){ }u677(13){ }u678(25){ }u679(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 350 351 352 353 354 355 356 357 358 359 360
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; live  gen 	 0 [r0] 24 [cc] 350 351 352 353 354 355 356 357 358 359 360
;; live  kill	 14 [lr]

;; Pred edge  56 [50.0%] 
(code_label 469 466 470 58 53 "" [1 uses])

(note 470 469 471 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 471 470 472 58 include/linux/spinlock.h:310 (set (reg/f:SI 351 [ <variable>.sighand ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 472 471 473 58 include/linux/spinlock.h:310 (set (reg/f:SI 352)
        (plus:SI (reg/f:SI 351 [ <variable>.sighand ])
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 351 [ <variable>.sighand ])
        (nil)))

(insn 473 472 474 58 include/linux/spinlock.h:310 (set (reg/f:SI 350)
        (plus:SI (reg/f:SI 352)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 352)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 351 [ <variable>.sighand ])
                (const_int 1284 [0x504]))
            (nil))))

(insn 474 473 475 58 include/linux/spinlock.h:310 (set (reg:SI 0 r0)
        (reg/f:SI 350)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 350)
        (nil)))

(call_insn 475 474 476 58 include/linux/spinlock.h:310 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irq") [flags 0x41] <function_decl 0x10b48280 _raw_spin_lock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 476 475 477 58 include/linux/signal.h:123 discrim 3 (set (reg:SI 353 [ <variable>.blocked.sig+4 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 948 [0x3b4])) [0 <variable>.blocked.sig+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 477 476 478 58 include/linux/signal.h:123 discrim 3 (set (reg:SI 354 [ ka.sa.sa_mask.sig+4 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ka.sa.sa_mask.sig+4 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 478 477 479 58 include/linux/signal.h:123 discrim 3 (set (reg:SI 355)
        (ior:SI (reg:SI 353 [ <variable>.blocked.sig+4 ])
            (reg:SI 354 [ ka.sa.sa_mask.sig+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 354 [ ka.sa.sa_mask.sig+4 ])
        (expr_list:REG_DEAD (reg:SI 353 [ <variable>.blocked.sig+4 ])
            (nil))))

(insn 479 478 480 58 include/linux/signal.h:123 discrim 3 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 948 [0x3b4])) [0 <variable>.blocked.sig+4 S4 A32])
        (reg:SI 355)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 355)
        (nil)))

(insn 480 479 481 58 include/linux/signal.h:123 discrim 2 (set (reg:SI 356 [ <variable>.blocked.sig ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 944 [0x3b0])) [0 <variable>.blocked.sig+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 481 480 482 58 include/linux/signal.h:123 discrim 2 (set (reg:SI 357 [ ka.sa.sa_mask.sig ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ka.sa.sa_mask.sig+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 482 481 483 58 include/linux/signal.h:123 discrim 2 (set (reg:SI 358)
        (ior:SI (reg:SI 356 [ <variable>.blocked.sig ])
            (reg:SI 357 [ ka.sa.sa_mask.sig ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 357 [ ka.sa.sa_mask.sig ])
        (expr_list:REG_DEAD (reg:SI 356 [ <variable>.blocked.sig ])
            (nil))))

(insn 483 482 484 58 include/linux/signal.h:123 discrim 2 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 944 [0x3b0])) [0 <variable>.blocked.sig+0 S4 A64])
        (reg:SI 358)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 358)
        (nil)))

(insn 484 483 485 58 arch/arm/kernel/signal.c:643 (set (reg:SI 360 [ ka.sa.sa_flags ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -28 [0xffffffffffffffe4])) [0 ka.sa.sa_flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 485 484 486 58 arch/arm/kernel/signal.c:643 (set (reg:SI 359)
        (and:SI (reg:SI 360 [ ka.sa.sa_flags ])
            (const_int 1073741824 [0x40000000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 360 [ ka.sa.sa_flags ])
        (nil)))

(insn 486 485 487 58 arch/arm/kernel/signal.c:643 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 359)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 359)
        (nil)))

(jump_insn 487 486 488 58 arch/arm/kernel/signal.c:643 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 499)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 58 -> ( 59 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207


;; Succ edge  59 [50.0%]  (fallthru)
;; Succ edge  60 [50.0%] 

;; Start of basic block ( 58) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u703(11){ }u704(13){ }u705(25){ }u706(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; lr  def 	 196 197 361 363 364 365 366 367
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 207
;; live  gen 	 196 197 361 363 364 365 366 367
;; live  kill	

;; Pred edge  58 [50.0%]  (fallthru)
(note 488 487 489 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 489 488 490 59 include/linux/signal.h:44 (set (reg:SI 197 [ D.25851 ])
        (plus:SI (reg/v:SI 207 [ signr ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 207 [ signr ])
        (nil)))

(insn 490 489 491 59 include/linux/signal.h:48 (set (reg:SI 196 [ D.25853 ])
        (lshiftrt:SI (reg:SI 197 [ D.25851 ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 491 490 493 59 include/linux/signal.h:48 (set (reg:SI 361)
        (plus:SI (reg:SI 196 [ D.25853 ])
            (const_int 236 [0xec]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 196 [ D.25853 ])
        (nil)))

(insn 493 491 494 59 include/linux/signal.h:48 (set (reg:SI 363)
        (and:SI (reg:SI 197 [ D.25851 ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 197 [ D.25851 ])
        (nil)))

(insn 494 493 495 59 include/linux/signal.h:48 (set (reg:SI 365)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 495 494 496 59 include/linux/signal.h:48 (set (reg:SI 364)
        (ashift:SI (reg:SI 365)
            (reg:SI 363))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 365)
        (expr_list:REG_DEAD (reg:SI 363)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 363))
                (nil)))))

(insn 496 495 497 59 include/linux/signal.h:48 (set (reg:SI 366)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 361)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 147 [ tsk ])) [0 <variable>.blocked.sig S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 497 496 498 59 include/linux/signal.h:48 (set (reg:SI 367)
        (ior:SI (reg:SI 366)
            (reg:SI 364))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 366)
        (expr_list:REG_DEAD (reg:SI 364)
            (nil))))

(insn 498 497 499 59 include/linux/signal.h:48 (set (mem/s/j:SI (plus:SI (mult:SI (reg:SI 361)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 147 [ tsk ])) [0 <variable>.blocked.sig S4 A32])
        (reg:SI 367)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 367)
        (expr_list:REG_DEAD (reg:SI 361)
            (nil))))
;; End of basic block 59 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147


;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 58 59) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u721(11){ }u722(13){ }u723(25){ }u724(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 141 368 369 370 371 372
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 0 [r0] 24 [cc] 140 141 368 369 370 371 372
;; live  kill	 14 [lr]

;; Pred edge  58 [50.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 499 498 500 60 54 "" [1 uses])

(note 500 499 501 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(call_insn 501 500 502 60 arch/arm/kernel/signal.c:645 (parallel [
            (call (mem:SI (symbol_ref:SI ("recalc_sigpending") [flags 0x41] <function_decl 0x10f2c680 recalc_sigpending>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 502 501 503 60 include/linux/spinlock.h:335 (set (reg/f:SI 369 [ <variable>.sighand ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ tsk ])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 147 [ tsk ])
        (nil)))

(insn 503 502 504 60 include/linux/spinlock.h:335 (set (reg/f:SI 370)
        (plus:SI (reg/f:SI 369 [ <variable>.sighand ])
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 369 [ <variable>.sighand ])
        (nil)))

(insn 504 503 505 60 include/linux/spinlock.h:335 (set (reg/f:SI 368)
        (plus:SI (reg/f:SI 370)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 370)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 369 [ <variable>.sighand ])
                (const_int 1284 [0x504]))
            (nil))))

(insn 505 504 506 60 include/linux/spinlock.h:335 (set (reg:SI 0 r0)
        (reg/f:SI 368)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 368)
        (nil)))

(call_insn 506 505 508 60 include/linux/spinlock.h:335 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irq") [flags 0x41] <function_decl 0x10b48600 _raw_spin_unlock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 508 506 509 60 include/linux/thread_info.h:84 (set (reg:SI 371)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 509 508 510 60 include/linux/thread_info.h:84 (set (reg/f:SI 140 [ D.26039 ])
        (and:SI (reg:SI 371)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 371)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 510 509 511 60 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 141 [ D.26034 ])
        (mem/v:SI (reg/f:SI 140 [ D.26039 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 511 510 512 60 arch/arm/kernel/signal.c:737 (set (reg:SI 372)
        (and:SI (reg:SI 141 [ D.26034 ])
            (const_int 1048576 [0x100000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 141 [ D.26034 ])
        (nil)))

(insn 512 511 513 60 arch/arm/kernel/signal.c:737 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 372)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 372)
        (nil)))

(jump_insn 513 512 514 60 arch/arm/kernel/signal.c:737 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 616)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 60 -> ( 61 72)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140


;; Succ edge  61 [29.0%]  (fallthru)
;; Succ edge  72 [71.0%] 

;; Start of basic block ( 60) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u741(11){ }u742(13){ }u743(25){ }u744(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  60 [29.0%]  (fallthru)
(note 514 513 518 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 518 514 519 61 include/linux/thread_info.h:69 (set (reg:SI 0 r0)
        (const_int 20 [0x14])) 167 {*arm_movsi_insn} (nil))

(insn 519 518 520 61 include/linux/thread_info.h:69 (set (reg:SI 1 r1)
        (reg/f:SI 140 [ D.26039 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140 [ D.26039 ])
        (nil)))

(call_insn 520 519 523 61 include/linux/thread_info.h:69 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109cef00 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 61 -> ( 72)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  72 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u753(11){ }u754(13){ }u755(25){ }u756(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 210 213 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 210 213 214
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  12 [27.0%] 
(code_label 523 520 524 62 30 ("no_signal") [1 uses])

(note 524 523 525 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 525 524 526 62 arch/arm/kernel/signal.c:744 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 214 [ syscall ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 214 [ syscall ])
        (nil)))

(jump_insn 526 525 527 62 arch/arm/kernel/signal.c:744 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 616)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 62 -> ( 63 72)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 210 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 210 213


;; Succ edge  63 [61.0%]  (fallthru)
;; Succ edge  72 [39.0%] 

;; Start of basic block ( 62) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u759(11){ }u760(13){ }u761(25){ }u762(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 210 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 210
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 210 213
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  62 [61.0%]  (fallthru)
(note 527 526 528 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 528 527 529 63 arch/arm/kernel/signal.c:750 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 210 [ retval ])
            (const_int -516 [0xfffffffffffffdfc]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 210 [ retval ])
        (nil)))

(jump_insn 529 528 530 63 arch/arm/kernel/signal.c:750 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 554)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 63 -> ( 64 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213


;; Succ edge  64 [28.0%]  (fallthru)
;; Succ edge  68 [72.0%] 

;; Start of basic block ( 63) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u765(11){ }u766(13){ }u767(25){ }u768(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213
;; lr  def 	 24 [cc] 375
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213
;; live  gen 	 24 [cc] 375
;; live  kill	

;; Pred edge  63 [28.0%]  (fallthru)
(note 530 529 531 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 531 530 532 64 arch/arm/kernel/signal.c:751 (set (reg:SI 375 [ <variable>.uregs+60 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 532 531 533 64 arch/arm/kernel/signal.c:751 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 375 [ <variable>.uregs+60 ])
            (reg/v:SI 209 [ continue_addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 375 [ <variable>.uregs+60 ])
        (nil)))

(jump_insn 533 532 534 64 arch/arm/kernel/signal.c:751 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 554)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 64 -> ( 65 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213


;; Succ edge  65 [28.0%]  (fallthru)
;; Succ edge  68 [72.0%] 

;; Start of basic block ( 64) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u773(11){ }u774(13){ }u775(25){ }u776(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 213
;; lr  def 	 24 [cc] 376 377
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213
;; live  gen 	 24 [cc] 376 377
;; live  kill	

;; Pred edge  64 [28.0%]  (fallthru)
(note 534 533 535 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 535 534 536 65 arch/arm/kernel/signal.c:752 (set (reg:SI 377 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 536 535 537 65 arch/arm/kernel/signal.c:752 (set (reg:SI 376)
        (and:SI (reg:SI 377 [ <variable>.uregs+64 ])
            (const_int 32 [0x20]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 377 [ <variable>.uregs+64 ])
        (nil)))

(insn 537 536 538 65 arch/arm/kernel/signal.c:752 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 376)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 538 537 539 65 arch/arm/kernel/signal.c:752 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 547)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 65 -> ( 66 67)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 213 376
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213 376


;; Succ edge  66 [50.0%]  (fallthru)
;; Succ edge  67 [50.0%] 

;; Start of basic block ( 65) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u781(11){ }u782(13){ }u783(25){ }u784(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213
;; lr  def 	 378 380
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213
;; live  gen 	 378 380
;; live  kill	

;; Pred edge  65 [50.0%]  (fallthru)
(note 539 538 540 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 540 539 541 66 arch/arm/kernel/signal.c:753 (set (reg:SI 378)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 541 540 543 66 arch/arm/kernel/signal.c:753 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])
        (reg:SI 378)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 378)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 543 541 544 66 arch/arm/kernel/signal.c:754 (set (reg:SI 380)
        (plus:SI (reg/v:SI 209 [ continue_addr ])
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 209 [ continue_addr ])
        (nil)))

(insn 544 543 547 66 arch/arm/kernel/signal.c:754 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg:SI 380)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 380)
        (expr_list:REG_DEAD (reg/v/f:SI 213 [ regs ])
            (nil))))
;; End of basic block 66 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 65) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u791(11){ }u792(13){ }u793(25){ }u794(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 209 213 376
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213 376
;; lr  def 	 383
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 209 213 376
;; live  gen 	 383
;; live  kill	

;; Pred edge  65 [50.0%] 
(code_label 547 544 548 67 56 "" [1 uses])

(note 548 547 550 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 550 548 552 67 arch/arm/kernel/signal.c:757 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])
        (reg:SI 376)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 376)
        (nil)))

(insn 552 550 553 67 arch/arm/kernel/signal.c:758 (set (reg:SI 383)
        (plus:SI (reg/v:SI 209 [ continue_addr ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 209 [ continue_addr ])
        (nil)))

(insn 553 552 554 67 arch/arm/kernel/signal.c:758 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 213 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg:SI 383)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 383)
        (expr_list:REG_DEAD (reg/v/f:SI 213 [ regs ])
            (nil))))
;; End of basic block 67 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 64 63 67 66) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u802(11){ }u803(13){ }u804(25){ }u805(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136 137 384 385
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 136 137 384 385
;; live  kill	

;; Pred edge  64 [72.0%] 
;; Pred edge  63 [72.0%] 
;; Pred edge  67 [100.0%]  (fallthru)
;; Pred edge  66 [100.0%]  (fallthru)
(code_label 554 553 555 68 55 "" [2 uses])

(note 555 554 557 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 557 555 558 68 include/linux/thread_info.h:84 (set (reg:SI 384)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 558 557 559 68 include/linux/thread_info.h:84 (set (reg/f:SI 136 [ D.26069 ])
        (and:SI (reg:SI 384)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 384)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 559 558 560 68 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 137 [ D.26064 ])
        (mem/v:SI (reg/f:SI 136 [ D.26069 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 560 559 561 68 arch/arm/kernel/signal.c:778 (set (reg:SI 385)
        (and:SI (reg:SI 137 [ D.26064 ])
            (const_int 1048576 [0x100000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 137 [ D.26064 ])
        (nil)))

(insn 561 560 562 68 arch/arm/kernel/signal.c:778 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 385)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 385)
        (nil)))

(jump_insn 562 561 563 68 arch/arm/kernel/signal.c:778 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 616)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 68 -> ( 69 72)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


;; Succ edge  69 [39.0%]  (fallthru)
;; Succ edge  72 [61.0%] 

;; Start of basic block ( 68) -> 69
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u814(11){ }u815(13){ }u816(25){ }u817(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 390 391
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 390 391
;; live  kill	 14 [lr]

;; Pred edge  68 [39.0%]  (fallthru)
(note 563 562 567 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 567 563 568 69 include/linux/thread_info.h:69 (set (reg:SI 0 r0)
        (const_int 20 [0x14])) 167 {*arm_movsi_insn} (nil))

(insn 568 567 569 69 include/linux/thread_info.h:69 (set (reg:SI 1 r1)
        (reg/f:SI 136 [ D.26069 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 569 568 573 69 include/linux/thread_info.h:69 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109cef00 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 573 569 574 69 arch/arm/kernel/signal.c:780 (set (reg/f:SI 391 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 136 [ D.26069 ])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136 [ D.26069 ])
        (nil)))

(insn 574 573 575 69 arch/arm/kernel/signal.c:780 (set (reg/f:SI 390)
        (plus:SI (reg/f:SI 391 [ <variable>.task ])
            (const_int 960 [0x3c0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 391 [ <variable>.task ])
        (nil)))

(insn 575 574 576 69 arch/arm/kernel/signal.c:780 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 576 575 577 69 arch/arm/kernel/signal.c:780 (set (reg:SI 1 r1)
        (reg/f:SI 390)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 390)
        (nil)))

(insn 577 576 578 69 arch/arm/kernel/signal.c:780 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 578 577 583 69 arch/arm/kernel/signal.c:780 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sigprocmask") [flags 0x41] <function_decl 0x10a8d480 sigprocmask>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 69 -> ( 72)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  72 [100.0%]  (fallthru)

;; Start of basic block ( 29 30) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u837(11){ }u838(13){ }u839(25){ }u840(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 158 392 393 394 398 399
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213
;; live  gen 	 158 392 393 394 398 399
;; live  kill	

;; Pred edge  29 [50.0%] 
;; Pred edge  30 [50.0%] 
(code_label 583 578 584 70 39 "" [2 uses])

(note 584 583 587 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 587 584 588 70 arch/arm/kernel/signal.c:449 (set (reg:SI 393)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 588 587 589 70 arch/arm/kernel/signal.c:449 (set (reg:SI 392)
        (and:SI (reg:SI 393)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 393)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 589 588 593 70 arch/arm/kernel/signal.c:449 (set (reg/f:SI 394 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 392)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 392)
        (nil)))

(insn 593 589 594 70 arch/arm/kernel/signal.c:449 (set (reg:SI 398 [ <variable>.sas_ss_size ])
        (mem/s/j:SI (plus:SI (reg/f:SI 394 [ <variable>.task ])
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 594 593 595 70 arch/arm/kernel/signal.c:449 (set (reg:SI 399 [ <variable>.sas_ss_sp ])
        (mem/s/j:SI (plus:SI (reg/f:SI 394 [ <variable>.task ])
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 394 [ <variable>.task ])
        (nil)))

(insn 595 594 598 70 arch/arm/kernel/signal.c:449 (set (reg/v:SI 158 [ sp ])
        (plus:SI (reg:SI 398 [ <variable>.sas_ss_size ])
            (reg:SI 399 [ <variable>.sas_ss_sp ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 399 [ <variable>.sas_ss_sp ])
        (expr_list:REG_DEAD (reg:SI 398 [ <variable>.sas_ss_size ])
            (nil))))
;; End of basic block 70 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 158 206 207 213


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 42 43) -> 71
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u855(11){ }u856(13){ }u857(25){ }u858(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 177 400 401 402 406 407
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 206 207 213
;; live  gen 	 177 400 401 402 406 407
;; live  kill	

;; Pred edge  42 [50.0%] 
;; Pred edge  43 [50.0%] 
(code_label 598 595 599 71 47 "" [2 uses])

(note 599 598 602 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 602 599 603 71 arch/arm/kernel/signal.c:449 (set (reg:SI 401)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 603 602 604 71 arch/arm/kernel/signal.c:449 (set (reg:SI 400)
        (and:SI (reg:SI 401)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 401)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 604 603 608 71 arch/arm/kernel/signal.c:449 (set (reg/f:SI 402 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 400)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 400)
        (nil)))

(insn 608 604 609 71 arch/arm/kernel/signal.c:449 (set (reg:SI 406 [ <variable>.sas_ss_size ])
        (mem/s/j:SI (plus:SI (reg/f:SI 402 [ <variable>.task ])
                (const_int 988 [0x3dc])) [0 <variable>.sas_ss_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 609 608 610 71 arch/arm/kernel/signal.c:449 (set (reg:SI 407 [ <variable>.sas_ss_sp ])
        (mem/s/j:SI (plus:SI (reg/f:SI 402 [ <variable>.task ])
                (const_int 984 [0x3d8])) [0 <variable>.sas_ss_sp+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 402 [ <variable>.task ])
        (nil)))

(insn 610 609 616 71 arch/arm/kernel/signal.c:449 (set (reg/v:SI 177 [ sp ])
        (plus:SI (reg:SI 406 [ <variable>.sas_ss_size ])
            (reg:SI 407 [ <variable>.sas_ss_sp ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 407 [ <variable>.sas_ss_sp ])
        (expr_list:REG_DEAD (reg:SI 406 [ <variable>.sas_ss_size ])
            (nil))))
;; End of basic block 71 -> ( 44)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 147 177 206 207 213


;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 69 2 57 60 61 62 68) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u873(11){ }u874(13){ }u875(25){ }u876(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  69 [100.0%]  (fallthru)
;; Pred edge  2 [39.0%] 
;; Pred edge  57 [100.0%]  (fallthru)
;; Pred edge  60 [71.0%] 
;; Pred edge  61 [100.0%]  (fallthru)
;; Pred edge  62 [39.0%] 
;; Pred edge  68 [61.0%] 
(code_label 616 610 623 72 57 "" [4 uses])

(note 623 616 0 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 72 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 236.
deleting insn with uid = 237.
deleting insn with uid = 382.
deleting insn with uid = 634.
deleting insn with uid = 636.
rescanning insn with uid = 184.
deleting insn with uid = 184.
rescanning insn with uid = 193.
deleting insn with uid = 193.
rescanning insn with uid = 238.
deleting insn with uid = 238.
rescanning insn with uid = 263.
deleting insn with uid = 263.
rescanning insn with uid = 346.
deleting insn with uid = 346.
rescanning insn with uid = 355.
deleting insn with uid = 355.
rescanning insn with uid = 383.
deleting insn with uid = 383.
ending the processing of deferred insns

;; Function do_notify_resume (do_notify_resume)[0:1453]


7 basic blocks, 8 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d4(0){ }d9(1){ }d12(2){ }d15(3){ }d16(11){ }d19(12){ }d20(13){ }d22(14){ }d45(25){ }d46(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 136 137
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 136 137
;; live  kill	

Successors:  3 [29.0%]  (fallthru) 4 [71.0%] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 2900, maybe hot.
Predecessors:  2 [29.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136
;; live  gen 	 1 [r1]
;; live  kill	 14 [lr]

Successors:  4 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [71.0%]  3 [100.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  gen 	 24 [cc] 138
;; live  kill	

Successors:  5 [39.0%]  (fallthru) 6 [61.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 3898, maybe hot.
Predecessors:  4 [39.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 139 140
;; live  kill	

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


Basic block 6 , prev 5, next 1, loop_depth 0, count 0, freq 6102, maybe hot.
Predecessors:  4 [61.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


Basic block 1 , prev 6, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  5 [100.0%]  (ab,sibcall) 6 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u42(11){ }u43(13){ }u44(14){ }u45(25){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 9 sets: 2 3 
;; Following path with 3 sets: 4 6 
;; Following path with 10 sets: 4 5 
;; Following path with 7 sets: 5 


do_notify_resume

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,2u} r1={5d,3u} r2={3d,1u} r3={3d} r11={1d,6u} r12={3d} r13={1d,9u,1d} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={4d,2u} r25={1d,6u} r26={1d,5u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r135={1d,2u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 297{254d,42u,1e} in 15{13 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 136 137
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 136 137
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 6 4 2 arch/arm/kernel/signal.c:787 (set (reg/v:SI 135 [ thread_flags ])
        (reg:SI 1 r1 [ thread_flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ thread_flags ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/signal.c:787 (set (reg/v:SI 136 [ syscall ])
        (reg:SI 2 r2 [ syscall ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ syscall ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/signal.c:788 (set (reg:SI 137)
        (and:SI (reg/v:SI 135 [ thread_flags ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/signal.c:788 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 137)
        (nil)))

(jump_insn 10 9 11 2 arch/arm/kernel/signal.c:788 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 15)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136


;; Succ edge  3 [29.0%]  (fallthru)
;; Succ edge  4 [71.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136
;; live  gen 	 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [29.0%]  (fallthru)
(note 11 10 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 11 14 3 arch/arm/kernel/signal.c:789 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ syscall ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ syscall ])
        (nil)))

(call_insn 14 13 15 3 arch/arm/kernel/signal.c:789 (parallel [
            (call (mem:SI (symbol_ref:SI ("do_signal") [flags 0x3] <function_decl 0x1140ac80 do_signal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  gen 	 24 [cc] 138
;; live  kill	

;; Pred edge  2 [71.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 15 14 16 4 62 "" [1 uses])

(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 4 arch/arm/kernel/signal.c:791 (set (reg:SI 138)
        (and:SI (reg/v:SI 135 [ thread_flags ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ thread_flags ])
        (nil)))

(insn 18 17 19 4 arch/arm/kernel/signal.c:791 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 138)
        (nil)))

(jump_insn 19 18 20 4 arch/arm/kernel/signal.c:791 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 33)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [39.0%]  (fallthru)
;; Succ edge  6 [61.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 139 140
;; live  kill	

;; Pred edge  4 [39.0%]  (fallthru)
(note 20 19 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 5 include/linux/thread_info.h:69 (set (reg:SI 140)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 23 22 24 5 include/linux/thread_info.h:69 (set (reg:SI 139)
        (and:SI (reg:SI 140)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 24 23 25 5 include/linux/thread_info.h:69 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 5 include/linux/thread_info.h:69 (set (reg:SI 1 r1)
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (nil)))

(call_insn/j 26 25 33 5 include/linux/thread_info.h:69 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109cef00 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [61.0%] 
(code_label 33 26 36 6 64 "" [1 uses])

(note 36 33 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function restore_sigframe (restore_sigframe)[0:1443]


19 basic blocks, 27 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d13(0){ }d23(1){ }d32(2){ }d39(3){ }d40(11){ }d47(12){ }d48(13){ }d55(14){ }d151(25){ }d152(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 170 174 175 176 177
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 170 174 175 176 177
;; live  kill	 14 [lr]

Successors:  3 [29.0%]  (fallthru) 4 [71.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170 174 175 176
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 174 175 176


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 2900, maybe hot.
Predecessors:  2 [29.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 174 175 176
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 178 179 180 181 182 183 184 185 186 189 190 194 195 196 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 174 175 176
;; live  gen 	 0 [r0] 1 [r1] 178 179 180 181 182 183 184 185 186 189 190 194 195 196 197
;; live  kill	 14 [lr]

Successors:  4 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170 174 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 174 175


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [71.0%]  3 [100.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170 174 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 174 175
;; lr  def 	 24 [cc] 146 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 174 175
;; live  gen 	 24 [cc] 146 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215
;; live  kill	 24 [cc]

Successors:  5 [50.0%]  (fallthru) 7 [50.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 153 170 174 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 153 170 174 175


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  4 [50.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u161(11){ }u162(13){ }u163(25){ }u164(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 153 170 174 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	 24 [cc] 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 153 170 174 175
;; live  gen 	 24 [cc] 148
;; live  kill	

Successors:  10 [28.0%]  6 [72.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 148 170 174 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 148 170 174 175


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 3600, maybe hot.
Predecessors:  5 [72.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u168(11){ }u169(13){ }u170(25){ }u171(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 148 170 174 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 24 [cc] 217 218 219 220 222 224 225 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 148 170 174 175
;; live  gen 	 24 [cc] 217 218 219 220 222 224 225 226
;; live  kill	

Successors:  10 [50.0%]  7 [50.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 170 174 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 170 174 175


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 6800, maybe hot.
Predecessors:  4 [50.0%]  6 [50.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u186(11){ }u187(13){ }u188(25){ }u189(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 170 174 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 174
;; lr  def 	 24 [cc] 147 227 228 229
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 170 174 175
;; live  gen 	 24 [cc] 147 227 228 229
;; live  kill	

Successors:  9 [50.0%]  8 [50.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 170 174 175 228
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 170 174 175 228


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 3400, maybe hot.
Predecessors:  7 [50.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u197(11){ }u198(13){ }u199(25){ }u200(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 175
;; live  gen 	 149
;; live  kill	

Successors:  11 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 170 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170 175


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 3400, maybe hot.
Predecessors:  7 [50.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u201(11){ }u202(13){ }u203(25){ }u204(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 170 174 175 228
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 174 228
;; lr  def 	 149 230
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 170 174 175 228
;; live  gen 	 149 230
;; live  kill	

Successors:  11 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 170 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170 175


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 3200, maybe hot.
Predecessors:  5 [28.0%]  6 [50.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u209(11){ }u210(13){ }u211(25){ }u212(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 175
;; live  gen 	 149
;; live  kill	

Successors:  11 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 170 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170 175


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  10 [100.0%]  (fallthru) 8 [100.0%]  (fallthru) 9 [100.0%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u213(11){ }u214(13){ }u215(25){ }u216(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 170 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; lr  def 	 24 [cc] 134 231
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170 175
;; live  gen 	 24 [cc] 134 231
;; live  kill	

Successors:  12 [61.0%]  (fallthru) 18 [39.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 175


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 6100, maybe hot.
Predecessors:  11 [61.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u222(11){ }u223(13){ }u224(25){ }u225(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 175
;; lr  def 	 24 [cc] 138 139 140 171 233
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 175
;; live  gen 	 24 [cc] 138 139 140 171 233
;; live  kill	 24 [cc]

Successors:  17 [50.0%]  13 [50.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 139 140 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 140 175


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 3050, maybe hot.
Predecessors:  12 [50.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u236(11){ }u237(13){ }u238(25){ }u239(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 139 140 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  def 	 24 [cc] 235 237 238 239 240 241
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 140 175
;; live  gen 	 24 [cc] 235 237 238 239 240 241
;; live  kill	

Successors:  14 [71.0%]  (fallthru) 15 [29.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 175


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 2166, maybe hot.
Predecessors:  13 [71.0%]  (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u253(11){ }u254(13){ }u255(25){ }u256(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	

Successors:  18 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 884, maybe hot.
Predecessors:  13 [29.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u257(11){ }u258(13){ }u259(25){ }u260(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 136 137 141 142 143 144 242 243 244 245 246 247 248 249
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 175
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 133 135 136 137 141 142 143 144 242 243 244 245 246 247 248 249
;; live  kill	 14 [lr] 24 [cc]

Successors:  16 [29.0%]  (fallthru) 17 [71.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 257, maybe hot.
Predecessors:  15 [29.0%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u298(11){ }u299(13){ }u300(25){ }u301(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  18 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 3677, maybe hot.
Predecessors:  12 [50.0%]  15 [71.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u305(11){ }u306(13){ }u307(25){ }u308(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	

Successors:  18 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


Basic block 18 , prev 17, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  11 [39.0%]  14 [100.0%]  (fallthru) 17 [100.0%]  (fallthru) 16 [100.0%]  (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u309(11){ }u310(13){ }u311(25){ }u312(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


Basic block 1 , prev 18, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  18 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u316(0){ }u317(11){ }u318(13){ }u319(14){ }u320(25){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 44 sets: 2 3 
;; Following path with 103 sets: 4 5 6 
;; Following path with 10 sets: 7 9 
;; Following path with 8 sets: 7 8 
;; Following path with 1 sets: 10 
;; Following path with 64 sets: 11 12 13 15 16 
;; Following path with 25 sets: 11 12 13 14 
;; Following path with 1 sets: 17 
;; Following path with 2 sets: 18 


restore_sigframe

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={14d,11u} r1={10d,4u} r2={9d,2u} r3={7d} r11={1d,18u} r12={7d} r13={1d,26u,2d} r14={7d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={41d,12u} r25={1d,21u,1d} r26={1d,17u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r133={5d,4u} r134={3d,3u} r135={1d,2u} r136={1d,6u} r137={1d,1u} r138={2d,2u} r139={1d,1u,1d} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,2u} r147={1d,2u} r148={1d,2u} r149={3d,1u} r153={1d,3u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={18d,19u} r171={1d,1u} r174={1d,19u} r175={1d,25u} r176={1d,3u} r177={1d,1u} r178={1d,1u,1d} r179={1d,1u} r180={1d,1u} r181={1d,3u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u,1d} r186={1d,1u} r189={1d,1u} r190={1d,2u} r194={1d,1u} r195={1d,1u} r196={1d,1u,1d} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,2u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r233={1d,1u} r235={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} 
;;    total ref usage 1187{885d,295u,7e} in 167{161 regular + 6 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 170 174 175 176 177
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 170 174 175 176 177
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/signal.c:276 (set (reg/v/f:SI 174 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ regs ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/signal.c:276 (set (reg/v/f:SI 175 [ sf ])
        (reg:SI 1 r1 [ sf ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ sf ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/signal.c:281 (set (reg/f:SI 176)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 8 7 9 2 arch/arm/kernel/signal.c:281 (set (reg/f:SI 177)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 104 [0x68]))) 4 {*arm_addsi3} (nil))

(insn 9 8 10 2 arch/arm/kernel/signal.c:281 (set (reg:SI 0 r0)
        (reg/f:SI 176)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/signal.c:281 (set (reg:SI 1 r1)
        (reg/f:SI 177)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 177)
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/signal.c:281 (set (reg:SI 2 r2)
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))

(call_insn 12 11 13 2 arch/arm/kernel/signal.c:281 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_from_user") [flags 0x41] <function_decl 0x10f3de80 __copy_from_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 13 12 15 2 arch/arm/kernel/signal.c:281 (set (reg/v:SI 170 [ err ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 15 13 16 2 arch/arm/kernel/signal.c:282 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 170 [ err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 16 15 17 2 arch/arm/kernel/signal.c:282 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170 174 175 176
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 174 175 176


;; Succ edge  3 [29.0%]  (fallthru)
;; Succ edge  4 [71.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 174 175 176
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 178 179 180 181 182 183 184 185 186 189 190 194 195 196 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 174 175 176
;; live  gen 	 0 [r0] 1 [r1] 178 179 180 181 182 183 184 185 186 189 190 194 195 196 197
;; live  kill	 14 [lr]

;; Pred edge  2 [29.0%]  (fallthru)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 3 include/linux/signal.h:191 (set (reg:SI 178 [ set.sig ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 set.sig+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 3 include/linux/signal.h:191 (set (reg:SI 180)
        (and:SI (reg:SI 178 [ set.sig ])
            (const_int -262145 [0xfffffffffffbffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 178 [ set.sig ])
        (nil)))

(insn 20 19 21 3 include/linux/signal.h:191 (set (reg:SI 179)
        (and:SI (reg:SI 180)
            (const_int -257 [0xfffffffffffffeff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_EQUAL (and:SI (reg:SI 178 [ set.sig ])
                (const_int -262401 [0xfffffffffffbfeff]))
            (nil))))

(insn 21 20 23 3 include/linux/signal.h:191 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 set.sig+0 S4 A64])
        (reg:SI 179)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 179)
        (nil)))

(insn 23 21 24 3 include/linux/spinlock.h:310 (set (reg:SI 182)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 24 23 25 3 include/linux/spinlock.h:310 (set (reg:SI 181)
        (and:SI (reg:SI 182)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 25 24 26 3 include/linux/spinlock.h:310 (set (reg/f:SI 183 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 181)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 3 include/linux/spinlock.h:310 (set (reg/f:SI 185 [ <variable>.sighand ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 183 [ <variable>.task ])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 183 [ <variable>.task ])
        (nil)))

(insn 27 26 28 3 include/linux/spinlock.h:310 (set (reg/f:SI 186)
        (plus:SI (reg/f:SI 185 [ <variable>.sighand ])
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 185 [ <variable>.sighand ])
        (nil)))

(insn 28 27 29 3 include/linux/spinlock.h:310 (set (reg/f:SI 184)
        (plus:SI (reg/f:SI 186)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 186)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 185 [ <variable>.sighand ])
                (const_int 1284 [0x504]))
            (nil))))

(insn 29 28 30 3 include/linux/spinlock.h:310 (set (reg:SI 0 r0)
        (reg/f:SI 184)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 184)
        (nil)))

(call_insn 30 29 34 3 include/linux/spinlock.h:310 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irq") [flags 0x41] <function_decl 0x10b48280 _raw_spin_lock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 34 30 35 3 arch/arm/kernel/signal.c:285 (set (reg/f:SI 189 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 181)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 37 3 arch/arm/kernel/signal.c:285 (set (reg/f:SI 190)
        (plus:SI (reg/f:SI 189 [ <variable>.task ])
            (const_int 944 [0x3b0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 189 [ <variable>.task ])
        (nil)))

(insn 37 35 38 3 arch/arm/kernel/signal.c:285 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/c:SI (reg/f:SI 176) [0 set+0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s/c:SI (plus:SI (reg/f:SI 176)
                        (const_int 4 [0x4])) [0 set+4 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/f:SI 176)
        (nil)))

(insn 38 37 39 3 arch/arm/kernel/signal.c:285 (parallel [
            (set (mem/s/j:SI (reg/f:SI 190) [0 <variable>.blocked+0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s/j:SI (plus:SI (reg/f:SI 190)
                        (const_int 4 [0x4])) [0 <variable>.blocked+4 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg/f:SI 190)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(call_insn 39 38 43 3 arch/arm/kernel/signal.c:286 (parallel [
            (call (mem:SI (symbol_ref:SI ("recalc_sigpending") [flags 0x41] <function_decl 0x10f2c680 recalc_sigpending>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 43 39 44 3 include/linux/spinlock.h:335 (set (reg/f:SI 194 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 181)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 181)
        (nil)))

(insn 44 43 45 3 include/linux/spinlock.h:335 (set (reg/f:SI 196 [ <variable>.sighand ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 194 [ <variable>.task ])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 194 [ <variable>.task ])
        (nil)))

(insn 45 44 46 3 include/linux/spinlock.h:335 (set (reg/f:SI 197)
        (plus:SI (reg/f:SI 196 [ <variable>.sighand ])
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 196 [ <variable>.sighand ])
        (nil)))

(insn 46 45 47 3 include/linux/spinlock.h:335 (set (reg/f:SI 195)
        (plus:SI (reg/f:SI 197)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 197)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 196 [ <variable>.sighand ])
                (const_int 1284 [0x504]))
            (nil))))

(insn 47 46 48 3 include/linux/spinlock.h:335 (set (reg:SI 0 r0)
        (reg/f:SI 195)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 195)
        (nil)))

(call_insn 48 47 49 3 include/linux/spinlock.h:335 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irq") [flags 0x41] <function_decl 0x10b48600 _raw_spin_unlock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170 174 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 174 175


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170 174 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 174 175
;; lr  def 	 24 [cc] 146 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 174 175
;; live  gen 	 24 [cc] 146 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215
;; live  kill	 24 [cc]

;; Pred edge  2 [71.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 49 48 50 4 66 "" [1 uses])

(note 50 49 51 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 4 arch/arm/kernel/signal.c:290 discrim 4 (set (reg/f:SI 198)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))

(insn 52 51 53 4 arch/arm/kernel/signal.c:290 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 198)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691028))
            (set (reg/v:SI 169 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 198)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691028))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 198)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 53 52 54 4 arch/arm/kernel/signal.c:290 discrim 5 (set (mem/s/j:SI (reg/v/f:SI 174 [ regs ]) [0 <variable>.uregs+0 S4 A32])
        (reg/v:SI 169 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 169 [ __gu_val ])
        (nil)))

(insn 54 53 55 4 arch/arm/kernel/signal.c:291 discrim 4 (set (reg/f:SI 199)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 36 [0x24]))) 4 {*arm_addsi3} (nil))

(insn 55 54 56 4 arch/arm/kernel/signal.c:291 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 199)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691033))
            (set (reg/v:SI 168 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 199)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691033))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 56 55 57 4 arch/arm/kernel/signal.c:291 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
        (reg/v:SI 168 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 168 [ __gu_val ])
        (nil)))

(insn 57 56 58 4 arch/arm/kernel/signal.c:292 discrim 4 (set (reg/f:SI 200)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 40 [0x28]))) 4 {*arm_addsi3} (nil))

(insn 58 57 59 4 arch/arm/kernel/signal.c:292 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 200)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691038))
            (set (reg/v:SI 167 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 200)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691038))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 200)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 59 58 60 4 arch/arm/kernel/signal.c:292 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
        (reg/v:SI 167 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 167 [ __gu_val ])
        (nil)))

(insn 60 59 61 4 arch/arm/kernel/signal.c:293 discrim 4 (set (reg/f:SI 201)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 44 [0x2c]))) 4 {*arm_addsi3} (nil))

(insn 61 60 62 4 arch/arm/kernel/signal.c:293 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 201)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691043))
            (set (reg/v:SI 166 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 201)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691043))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 201)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 62 61 63 4 arch/arm/kernel/signal.c:293 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 12 [0xc])) [0 <variable>.uregs+12 S4 A32])
        (reg/v:SI 166 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 166 [ __gu_val ])
        (nil)))

(insn 63 62 64 4 arch/arm/kernel/signal.c:294 discrim 4 (set (reg/f:SI 202)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 48 [0x30]))) 4 {*arm_addsi3} (nil))

(insn 64 63 65 4 arch/arm/kernel/signal.c:294 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 202)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691048))
            (set (reg/v:SI 165 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 202)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691048))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 202)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 65 64 66 4 arch/arm/kernel/signal.c:294 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 16 [0x10])) [0 <variable>.uregs+16 S4 A32])
        (reg/v:SI 165 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 165 [ __gu_val ])
        (nil)))

(insn 66 65 67 4 arch/arm/kernel/signal.c:295 discrim 4 (set (reg/f:SI 203)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 52 [0x34]))) 4 {*arm_addsi3} (nil))

(insn 67 66 68 4 arch/arm/kernel/signal.c:295 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 203)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691053))
            (set (reg/v:SI 164 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 203)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691053))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 203)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 68 67 69 4 arch/arm/kernel/signal.c:295 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 20 [0x14])) [0 <variable>.uregs+20 S4 A32])
        (reg/v:SI 164 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 164 [ __gu_val ])
        (nil)))

(insn 69 68 70 4 arch/arm/kernel/signal.c:296 discrim 4 (set (reg/f:SI 204)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 56 [0x38]))) 4 {*arm_addsi3} (nil))

(insn 70 69 71 4 arch/arm/kernel/signal.c:296 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 204)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691058))
            (set (reg/v:SI 163 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 204)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691058))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 204)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 71 70 72 4 arch/arm/kernel/signal.c:296 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 24 [0x18])) [0 <variable>.uregs+24 S4 A32])
        (reg/v:SI 163 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ __gu_val ])
        (nil)))

(insn 72 71 73 4 arch/arm/kernel/signal.c:297 discrim 4 (set (reg/f:SI 205)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))

(insn 73 72 74 4 arch/arm/kernel/signal.c:297 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 205)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691063))
            (set (reg/v:SI 162 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 205)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691063))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 205)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 74 73 75 4 arch/arm/kernel/signal.c:297 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 28 [0x1c])) [0 <variable>.uregs+28 S4 A32])
        (reg/v:SI 162 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 162 [ __gu_val ])
        (nil)))

(insn 75 74 76 4 arch/arm/kernel/signal.c:298 discrim 4 (set (reg/f:SI 206)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 64 [0x40]))) 4 {*arm_addsi3} (nil))

(insn 76 75 77 4 arch/arm/kernel/signal.c:298 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 206)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691068))
            (set (reg/v:SI 161 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 206)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691068))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 206)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 77 76 78 4 arch/arm/kernel/signal.c:298 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 32 [0x20])) [0 <variable>.uregs+32 S4 A32])
        (reg/v:SI 161 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 161 [ __gu_val ])
        (nil)))

(insn 78 77 79 4 arch/arm/kernel/signal.c:299 discrim 4 (set (reg/f:SI 207)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 68 [0x44]))) 4 {*arm_addsi3} (nil))

(insn 79 78 80 4 arch/arm/kernel/signal.c:299 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 207)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691073))
            (set (reg/v:SI 160 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 207)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691073))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 207)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 80 79 81 4 arch/arm/kernel/signal.c:299 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 36 [0x24])) [0 <variable>.uregs+36 S4 A32])
        (reg/v:SI 160 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 160 [ __gu_val ])
        (nil)))

(insn 81 80 82 4 arch/arm/kernel/signal.c:300 discrim 4 (set (reg/f:SI 208)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 72 [0x48]))) 4 {*arm_addsi3} (nil))

(insn 82 81 83 4 arch/arm/kernel/signal.c:300 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 208)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691078))
            (set (reg/v:SI 159 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 208)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691078))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 208)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 83 82 84 4 arch/arm/kernel/signal.c:300 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 40 [0x28])) [0 <variable>.uregs+40 S4 A32])
        (reg/v:SI 159 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 159 [ __gu_val ])
        (nil)))

(insn 84 83 85 4 arch/arm/kernel/signal.c:301 discrim 4 (set (reg/f:SI 209)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 76 [0x4c]))) 4 {*arm_addsi3} (nil))

(insn 85 84 86 4 arch/arm/kernel/signal.c:301 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 209)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691083))
            (set (reg/v:SI 158 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 209)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691083))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 209)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 86 85 87 4 arch/arm/kernel/signal.c:301 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])
        (reg/v:SI 158 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 158 [ __gu_val ])
        (nil)))

(insn 87 86 88 4 arch/arm/kernel/signal.c:302 discrim 4 (set (reg/f:SI 210)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(insn 88 87 89 4 arch/arm/kernel/signal.c:302 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 210)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691088))
            (set (reg/v:SI 157 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 210)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691088))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 210)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 89 88 90 4 arch/arm/kernel/signal.c:302 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 48 [0x30])) [0 <variable>.uregs+48 S4 A32])
        (reg/v:SI 157 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 157 [ __gu_val ])
        (nil)))

(insn 90 89 91 4 arch/arm/kernel/signal.c:303 discrim 4 (set (reg/f:SI 211)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 84 [0x54]))) 4 {*arm_addsi3} (nil))

(insn 91 90 92 4 arch/arm/kernel/signal.c:303 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 211)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691093))
            (set (reg/v:SI 156 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 211)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691093))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 211)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 92 91 93 4 arch/arm/kernel/signal.c:303 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])
        (reg/v:SI 156 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 156 [ __gu_val ])
        (nil)))

(insn 93 92 94 4 arch/arm/kernel/signal.c:304 discrim 4 (set (reg/f:SI 212)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 88 [0x58]))) 4 {*arm_addsi3} (nil))

(insn 94 93 95 4 arch/arm/kernel/signal.c:304 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 212)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691098))
            (set (reg/v:SI 155 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 212)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691098))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 212)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 95 94 96 4 arch/arm/kernel/signal.c:304 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])
        (reg/v:SI 155 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 155 [ __gu_val ])
        (nil)))

(insn 96 95 97 4 arch/arm/kernel/signal.c:305 discrim 4 (set (reg/f:SI 213)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 92 [0x5c]))) 4 {*arm_addsi3} (nil))

(insn 97 96 98 4 arch/arm/kernel/signal.c:305 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 213)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691103))
            (set (reg/v:SI 154 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 213)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691103))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 98 97 99 4 arch/arm/kernel/signal.c:305 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 154 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 154 [ __gu_val ])
        (nil)))

(insn 99 98 100 4 arch/arm/kernel/signal.c:306 discrim 4 (set (reg/f:SI 214)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 96 [0x60]))) 4 {*arm_addsi3} (nil))

(insn 100 99 101 4 arch/arm/kernel/signal.c:306 discrim 4 (parallel [
            (set (reg/v:SI 170 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 214)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691108))
            (set (reg/v:SI 153 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 214)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 170 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691108))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 214)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 101 100 102 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (reg:SI 146 [ D.26146 ])
        (and:SI (reg/v:SI 153 [ __gu_val ])
            (const_int -321 [0xfffffffffffffebf]))) 67 {*arm_andsi3_insn} (nil))

(insn 102 101 103 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:173 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 146 [ D.26146 ])) 167 {*arm_movsi_insn} (nil))

(insn 103 102 104 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (reg:SI 215)
        (and:SI (reg/v:SI 153 [ __gu_val ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (nil))

(insn 104 103 105 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 215)
        (nil)))

(jump_insn 105 104 106 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:175 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 153 170 174 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 153 170 174 175


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u161(11){ }u162(13){ }u163(25){ }u164(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 153 170 174 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	 24 [cc] 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 153 170 174 175
;; live  gen 	 24 [cc] 148
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 106 105 107 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:168 (set (reg/v:SI 148 [ mode ])
        (and:SI (reg/v:SI 153 [ __gu_val ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 153 [ __gu_val ])
        (nil)))

(insn 108 107 109 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ mode ])
            (const_int 16 [0x10]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 109 108 110 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:176 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 145)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 5 -> ( 10 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 148 170 174 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 148 170 174 175


;; Succ edge  10 [28.0%] 
;; Succ edge  6 [72.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u168(11){ }u169(13){ }u170(25){ }u171(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 148 170 174 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 24 [cc] 217 218 219 220 222 224 225 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 148 170 174 175
;; live  gen 	 24 [cc] 217 218 219 220 222 224 225 226
;; live  kill	

;; Pred edge  5 [72.0%]  (fallthru)
(note 110 109 111 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ mode ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 148 [ mode ])
        (nil)))

(insn 112 111 114 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 217)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 114 112 115 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg/f:SI 218)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) 167 {*arm_movsi_insn} (nil))

(insn 115 114 116 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 220 [ elf_hwcap ])
        (mem/c/i:SI (reg/f:SI 218) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 218)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>) [0 elf_hwcap+0 S4 A32])
            (nil))))

(insn 116 115 118 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 219)
        (lshiftrt:SI (reg:SI 220 [ elf_hwcap ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 220 [ elf_hwcap ])
        (nil)))

(insn 118 116 120 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 222)
        (and:SI (reg:SI 219)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 219)
        (nil)))

(insn 120 118 121 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 224)
        (and:SI (reg:SI 217)
            (reg:SI 222))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_DEAD (reg:SI 217)
            (nil))))

(insn 121 120 122 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:QI 225)
        (subreg:QI (reg:SI 224) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 224)
        (nil)))

(insn 122 121 123 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:SI 226)
        (zero_extend:SI (reg:QI 225))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 225)
        (nil)))

(insn 123 122 124 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 226)
        (nil)))

(jump_insn 124 123 125 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:178 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 145)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 10 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 170 174 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 170 174 175


;; Succ edge  10 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 4 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u186(11){ }u187(13){ }u188(25){ }u189(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 170 174 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 174
;; lr  def 	 24 [cc] 147 227 228 229
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 170 174 175
;; live  gen 	 24 [cc] 147 227 228 229
;; live  kill	

;; Pred edge  4 [50.0%] 
;; Pred edge  6 [50.0%]  (fallthru)
(code_label 125 124 126 7 67 "" [1 uses])

(note 126 125 127 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (reg:SI 147 [ D.26138 ])
        (and:SI (reg:SI 146 [ D.26146 ])
            (const_int -208 [0xffffffffffffff30]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 146 [ D.26146 ])
        (nil)))

(insn 128 127 129 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:185 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 147 [ D.26138 ])) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg/f:SI 227)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>)) 167 {*arm_movsi_insn} (nil))

(insn 130 129 131 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:SI 229 [ elf_hwcap ])
        (mem/c/i:SI (reg/f:SI 227) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 227)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512dc3c0 elf_hwcap>) [0 elf_hwcap+0 S4 A32])
            (nil))))

(insn 131 130 132 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:SI 228)
        (and:SI (reg:SI 229 [ elf_hwcap ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 229 [ elf_hwcap ])
        (nil)))

(insn 132 131 133 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 228)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 133 132 134 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:186 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 138)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 9 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 170 174 175 228
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 170 174 175 228


;; Succ edge  9 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u197(11){ }u198(13){ }u199(25){ }u200(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 175
;; live  gen 	 149
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 134 133 135 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 135 134 138 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (reg:SI 149 [ D.26136 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 170 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170 175


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u201(11){ }u202(13){ }u203(25){ }u204(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 170 174 175 228
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 174 228
;; lr  def 	 149 230
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 170 174 175 228
;; live  gen 	 149 230
;; live  kill	

;; Pred edge  7 [50.0%] 
(code_label 138 135 139 9 69 "" [1 uses])

(note 139 138 140 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (set (reg:SI 230)
        (ior:SI (reg:SI 147 [ D.26138 ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 147 [ D.26138 ])
        (nil)))

(insn 141 140 142 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:187 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 174 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 230)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 230)
        (expr_list:REG_DEAD (reg/v/f:SI 174 [ regs ])
            (nil))))

(insn 142 141 145 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:189 (set (reg:SI 149 [ D.26136 ])
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 228)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 170 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170 175


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u209(11){ }u210(13){ }u211(25){ }u212(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 175
;; live  gen 	 149
;; live  kill	

;; Pred edge  5 [28.0%] 
;; Pred edge  6 [50.0%] 
(code_label 145 142 146 10 68 "" [2 uses])

(note 146 145 147 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 147 146 148 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/ptrace.h:177 (set (reg:SI 149 [ D.26136 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 170 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170 175


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 8 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u213(11){ }u214(13){ }u215(25){ }u216(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 170 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; lr  def 	 24 [cc] 134 231
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170 175
;; live  gen 	 24 [cc] 134 231
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 148 147 149 11 70 "" [0 uses])

(note 149 148 150 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 150 149 151 11 arch/arm/kernel/signal.c:308 (set (reg:SI 231)
        (xor:SI (reg:SI 149 [ D.26136 ])
            (const_int 1 [0x1]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 149 [ D.26136 ])
        (nil)))

(insn 151 150 152 11 arch/arm/kernel/signal.c:308 (set (reg/v:SI 134 [ err.477 ])
        (ior:SI (reg:SI 231)
            (reg/v:SI 170 [ err ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 231)
        (expr_list:REG_DEAD (reg/v:SI 170 [ err ])
            (nil))))

(insn 152 151 153 11 arch/arm/kernel/signal.c:320 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ err.477 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 153 152 154 11 arch/arm/kernel/signal.c:320 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 216)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 11 -> ( 12 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 175


;; Succ edge  12 [61.0%]  (fallthru)
;; Succ edge  18 [39.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u222(11){ }u223(13){ }u224(25){ }u225(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 175
;; lr  def 	 24 [cc] 138 139 140 171 233
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 175
;; live  gen 	 24 [cc] 138 139 140 171 233
;; live  kill	 24 [cc]

;; Pred edge  11 [61.0%]  (fallthru)
(note 154 153 155 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 155 154 158 12 arch/arm/kernel/signal.c:310 (set (reg/v/f:SI 171 [ aux ])
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 232 [0xe8]))) 4 {*arm_addsi3} (nil))

(insn 158 155 159 12 arch/arm/kernel/signal.c:222 discrim 4 (parallel [
            (set (reg/v:SI 138 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/v/f:SI 171 [ aux ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.477 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691113))
            (set (reg/v:SI 139 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/v/f:SI 171 [ aux ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 134 [ err.477 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691113))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/v/f:SI 171 [ aux ])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 159 158 160 12 arch/arm/kernel/signal.c:223 discrim 4 (set (reg/f:SI 233)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 236 [0xec]))) 4 {*arm_addsi3} (nil))

(insn 160 159 161 12 arch/arm/kernel/signal.c:223 discrim 4 (parallel [
            (set (reg/v:SI 138 [ err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 233)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 138 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691118))
            (set (reg/v:SI 140 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 233)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 138 [ err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691118))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 233)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 161 160 162 12 arch/arm/kernel/signal.c:225 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ err ])
        (nil)))

(jump_insn 162 161 163 12 arch/arm/kernel/signal.c:225 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 17 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 139 140 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 140 175


;; Succ edge  17 [50.0%] 
;; Succ edge  13 [50.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u236(11){ }u237(13){ }u238(25){ }u239(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 139 140 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  def 	 24 [cc] 235 237 238 239 240 241
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 140 175
;; live  gen 	 24 [cc] 235 237 238 239 240 241
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 163 162 164 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 164 163 165 13 arch/arm/kernel/signal.c:227 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ __gu_val ])
            (const_int 288 [0x120]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ __gu_val ])
        (nil)))

(insn 165 164 167 13 arch/arm/kernel/signal.c:227 (set (reg:SI 235)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 167 165 168 13 arch/arm/kernel/signal.c:227 (set (reg:SI 237)
        (const_int 1447448577 [0x56465001])) 167 {*arm_movsi_insn} (nil))

(insn 168 167 169 13 arch/arm/kernel/signal.c:227 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ __gu_val ])
            (reg:SI 237))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 237)
        (expr_list:REG_DEAD (reg/v:SI 139 [ __gu_val ])
            (expr_list:REG_EQUAL (compare:CC (reg/v:SI 139 [ __gu_val ])
                    (const_int 1447448577 [0x56465001]))
                (nil)))))

(insn 169 168 171 13 arch/arm/kernel/signal.c:227 (set (reg:SI 238)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 171 169 172 13 arch/arm/kernel/signal.c:227 (set (reg:SI 239)
        (ior:SI (reg:SI 235)
            (reg:SI 238))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 238)
        (expr_list:REG_DEAD (reg:SI 235)
            (nil))))

(insn 172 171 173 13 arch/arm/kernel/signal.c:227 (set (reg:QI 240)
        (subreg:QI (reg:SI 239) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 239)
        (nil)))

(insn 173 172 174 13 arch/arm/kernel/signal.c:227 (set (reg:SI 241)
        (zero_extend:SI (reg:QI 240))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 240)
        (nil)))

(insn 174 173 175 13 arch/arm/kernel/signal.c:227 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 241)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 241)
        (nil)))

(jump_insn 175 174 176 13 arch/arm/kernel/signal.c:227 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 180)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 175


;; Succ edge  14 [71.0%]  (fallthru)
;; Succ edge  15 [29.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u253(11){ }u254(13){ }u255(25){ }u256(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	

;; Pred edge  13 [71.0%]  (fallthru)
(note 176 175 177 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 177 176 180 14 arch/arm/kernel/signal.c:228 (set (reg/v:SI 134 [ err.477 ])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u257(11){ }u258(13){ }u259(25){ }u260(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 136 137 141 142 143 144 242 243 244 245 246 247 248 249
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 175
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 133 135 136 137 141 142 143 144 242 243 244 245 246 247 248 249
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  13 [29.0%] 
(code_label 180 177 181 15 73 "" [1 uses])

(note 181 180 182 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 183 15 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 242)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 183 182 184 15 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/v/f:SI 136 [ thread ])
        (and:SI (reg:SI 242)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 242)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 184 183 185 15 arch/arm/kernel/signal.c:234 (set (reg/f:SI 243)
        (plus:SI (reg/v/f:SI 136 [ thread ])
            (const_int 432 [0x1b0]))) 4 {*arm_addsi3} (nil))

(insn 185 184 186 15 arch/arm/kernel/signal.c:234 (set (reg/f:SI 244)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 240 [0xf0]))) 4 {*arm_addsi3} (nil))

(insn 186 185 187 15 arch/arm/kernel/signal.c:234 (set (reg:SI 0 r0)
        (reg/f:SI 243)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 243)
        (nil)))

(insn 187 186 188 15 arch/arm/kernel/signal.c:234 (set (reg:SI 1 r1)
        (reg/f:SI 244)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 244)
        (nil)))

(insn 188 187 189 15 arch/arm/kernel/signal.c:234 (set (reg:SI 2 r2)
        (const_int 256 [0x100])) 167 {*arm_movsi_insn} (nil))

(call_insn 189 188 190 15 arch/arm/kernel/signal.c:234 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__copy_from_user") [flags 0x41] <function_decl 0x10f3de80 __copy_from_user>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 190 189 191 15 arch/arm/kernel/signal.c:234 (set (reg:SI 135 [ D.26174 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 191 190 192 15 arch/arm/kernel/signal.c:234 (set (reg/v:SI 133 [ err.480 ])
        (reg:SI 135 [ D.26174 ])) 167 {*arm_movsi_insn} (expr_list:REG_UNUSED (reg/v:SI 133 [ err.480 ])
        (nil)))

(insn 192 191 193 15 arch/arm/kernel/signal.c:239 discrim 4 (set (reg/f:SI 245)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 496 [0x1f0]))) 4 {*arm_addsi3} (nil))

(insn 193 192 194 15 arch/arm/kernel/signal.c:239 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.480 ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 245)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 135 [ D.26174 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691123))
            (set (reg/v:SI 141 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 245)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 135 [ D.26174 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691123))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 245)
        (expr_list:REG_DEAD (reg:SI 135 [ D.26174 ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 194 193 195 15 arch/arm/kernel/signal.c:239 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ thread ])
                (const_int 692 [0x2b4])) [0 <variable>.vfpstate.hard.fpscr+0 S4 A32])
        (reg/v:SI 141 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ __gu_val ])
        (nil)))

(insn 195 194 196 15 arch/arm/kernel/signal.c:244 discrim 4 (set (reg/f:SI 246)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 504 [0x1f8]))) 4 {*arm_addsi3} (nil))

(insn 196 195 197 15 arch/arm/kernel/signal.c:244 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.480 ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 246)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691128))
            (set (reg/v:SI 142 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 246)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691128))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 246)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 197 196 198 15 arch/arm/kernel/signal.c:246 (set (reg/v:SI 137 [ fpexc ])
        (ior:SI (reg/v:SI 142 [ __gu_val ])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:SI 142 [ __gu_val ])
        (nil)))

(insn 198 197 199 15 arch/arm/kernel/signal.c:249 (set (reg:SI 247)
        (and:SI (reg/v:SI 137 [ fpexc ])
            (const_int 1879048191 [0x6fffffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ fpexc ])
        (nil)))

(insn 199 198 200 15 arch/arm/kernel/signal.c:249 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ thread ])
                (const_int 688 [0x2b0])) [0 <variable>.vfpstate.hard.fpexc+0 S4 A64])
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (nil)))

(insn 200 199 201 15 arch/arm/kernel/signal.c:251 discrim 4 (set (reg/f:SI 248)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 508 [0x1fc]))) 4 {*arm_addsi3} (nil))

(insn 201 200 202 15 arch/arm/kernel/signal.c:251 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.480 ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 248)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691133))
            (set (reg/v:SI 143 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 248)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691133))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 248)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 202 201 203 15 arch/arm/kernel/signal.c:251 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ thread ])
                (const_int 696 [0x2b8])) [0 <variable>.vfpstate.hard.fpinst+0 S4 A64])
        (reg/v:SI 143 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ __gu_val ])
        (nil)))

(insn 203 202 204 15 arch/arm/kernel/signal.c:252 discrim 4 (set (reg/f:SI 249)
        (plus:SI (reg/v/f:SI 175 [ sf ])
            (const_int 512 [0x200]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 175 [ sf ])
        (nil)))

(insn 204 203 205 15 arch/arm/kernel/signal.c:252 discrim 4 (parallel [
            (set (reg/v:SI 133 [ err.480 ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 249)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691138))
            (set (reg/v:SI 144 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 249)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 133 [ err.480 ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691138))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 249)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 205 204 206 15 arch/arm/kernel/signal.c:252 discrim 5 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ thread ])
                (const_int 700 [0x2bc])) [0 <variable>.vfpstate.hard.fpinst2+0 S4 A32])
        (reg/v:SI 144 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 144 [ __gu_val ])
        (nil)))

(insn 206 205 207 15 arch/arm/kernel/signal.c:254 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ err.480 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ err.480 ])
        (nil)))

(jump_insn 207 206 208 15 arch/arm/kernel/signal.c:254 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136


;; Succ edge  16 [29.0%]  (fallthru)
;; Succ edge  17 [71.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u298(11){ }u299(13){ }u300(25){ }u301(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  15 [29.0%]  (fallthru)
(note 208 207 209 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 209 208 210 16 arch/arm/kernel/signal.c:255 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ thread ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ thread ])
        (nil)))

(call_insn 210 209 213 16 arch/arm/kernel/signal.c:255 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_flush_hwstate") [flags 0x41] <function_decl 0x10b07700 vfp_flush_hwstate>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 16 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 12 15) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u305(11){ }u306(13){ }u307(25){ }u308(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	

;; Pred edge  12 [50.0%] 
;; Pred edge  15 [71.0%] 
(code_label 213 210 214 17 72 "" [2 uses])

(note 214 213 215 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 215 214 216 17 arch/arm/kernel/signal.c:226 (set (reg/v:SI 134 [ err.477 ])
        (const_int -14 [0xfffffffffffffff2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 17 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 11 14 17 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u309(11){ }u310(13){ }u311(25){ }u312(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  11 [39.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 216 215 217 18 71 "" [1 uses])

(note 217 216 222 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 222 217 228 18 arch/arm/kernel/signal.c:325 (set (reg/i:SI 0 r0)
        (reg/v:SI 134 [ err.477 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ err.477 ])
        (nil)))

(insn 228 222 0 18 arch/arm/kernel/signal.c:325 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 18 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function sys_rt_sigreturn (sys_rt_sigreturn)[0:1445]


9 basic blocks, 12 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d7(0){ }d14(1){ }d19(2){ }d23(3){ }d24(11){ }d28(12){ }d29(13){ }d33(14){ }d69(25){ }d70(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142 144 145 146 147 148
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 142 144 145 146 147 148
;; live  kill	

Successors:  7 [29.0%]  3 [71.0%]  (fallthru)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 7100, maybe hot.
Predecessors:  2 [71.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; lr  def 	 24 [cc] 136 137 151
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145
;; live  gen 	 24 [cc] 136 137 151
;; live  kill	 24 [cc]

Successors:  7 [71.0%]  4 [29.0%]  (fallthru)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 2059, maybe hot.
Predecessors:  3 [29.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 152
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 141 152
;; live  kill	 14 [lr]

Successors:  7 [71.0%]  5 [29.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 144


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 597, maybe hot.
Predecessors:  4 [29.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u42(11){ }u43(13){ }u44(25){ }u45(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 144
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 140 153
;; live  kill	 14 [lr]

Successors:  7 [37.8%]  6 [62.2%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 371, maybe hot.
Predecessors:  5 [62.2%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  gen 	 139
;; live  kill	

Successors:  8 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 9629, maybe hot.
Predecessors:  3 [71.0%]  2 [29.0%]  5 [37.8%]  4 [71.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u62(11){ }u63(13){ }u64(25){ }u65(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 154 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 139 154 155
;; live  kill	 14 [lr]

Successors:  8 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139


Basic block 8 , prev 7, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  6 [100.0%]  (fallthru) 7 [100.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u74(11){ }u75(13){ }u76(25){ }u77(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


Basic block 1 , prev 8, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  8 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u81(0){ }u82(11){ }u83(13){ }u84(14){ }u85(25){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 34 sets: 2 3 4 5 6 
;; Following path with 8 sets: 7 
;; Following path with 2 sets: 8 


sys_rt_sigreturn

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,8u} r1={7d,3u} r2={5d,1u} r3={4d} r11={1d,8u} r12={4d} r13={1d,13u,2d} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={8d,4u} r25={1d,8u} r26={1d,7u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r136={1d} r137={1d,1u} r139={2d,1u} r140={1d,1u} r141={1d,2u} r142={1d,4u} r144={1d,3u} r145={1d,2u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} 
;;    total ref usage 467{390d,75u,2e} in 36{33 regular + 3 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142 144 145 146 147 148
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 142 144 145 146 147 148
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/signal.c:358 (set (reg/v/f:SI 144 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 arch/arm/kernel/signal.c:362 (set (reg:SI 146)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/signal.c:362 (set (reg:SI 145)
        (and:SI (reg:SI 146)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 9 8 10 2 arch/arm/kernel/signal.c:362 (set (reg/f:SI 147)
        (symbol_ref:SI ("do_no_restart_syscall") [flags 0x41] <function_decl 0x10aeff00 do_no_restart_syscall>)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/signal.c:362 (set (mem/s/f/j:SI (plus:SI (reg:SI 145)
                (const_int 712 [0x2c8])) [0 <variable>.restart_block.fn+0 S4 A64])
        (reg/f:SI 147)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 147)
        (expr_list:REG_EQUAL (symbol_ref:SI ("do_no_restart_syscall") [flags 0x41] <function_decl 0x10aeff00 do_no_restart_syscall>)
            (nil))))

(insn 11 10 12 2 arch/arm/kernel/signal.c:369 (set (reg:SI 142 [ D.24470 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/signal.c:369 (set (reg:SI 148)
        (and:SI (reg:SI 142 [ D.24470 ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/signal.c:369 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 148)
        (nil)))

(jump_insn 14 13 15 2 arch/arm/kernel/signal.c:369 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 2 -> ( 7 3)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145


;; Succ edge  7 [29.0%] 
;; Succ edge  3 [71.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; lr  def 	 24 [cc] 136 137 151
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 145
;; live  gen 	 24 [cc] 136 137 151
;; live  kill	 24 [cc]

;; Pred edge  2 [71.0%]  (fallthru)
(note 15 14 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 20 15 21 3 arch/arm/kernel/signal.c:374 (set (reg:SI 151 [ <variable>.addr_limit ])
        (mem/s/j:SI (plus:SI (reg:SI 145)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 145)
        (nil)))

(insn 21 20 22 3 arch/arm/kernel/signal.c:374 (parallel [
            (set (reg/v:SI 137 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg:SI 142 [ D.24470 ])
                        (const_int 880 [0x370])
                        (reg:SI 151 [ <variable>.addr_limit ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8636693))
            (set (reg/v:SI 136 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg:SI 142 [ D.24470 ])
                        (const_int 880 [0x370])
                        (reg:SI 151 [ <variable>.addr_limit ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8636693))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 151 [ <variable>.addr_limit ])
        (expr_list:REG_UNUSED (reg/v:SI 136 [ roksum ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 22 21 23 3 arch/arm/kernel/signal.c:374 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ flag ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ flag ])
        (nil)))

(jump_insn 23 22 24 3 arch/arm/kernel/signal.c:374 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 3 -> ( 7 4)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144


;; Succ edge  7 [71.0%] 
;; Succ edge  4 [29.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 152
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 141 152
;; live  kill	 14 [lr]

;; Pred edge  3 [29.0%]  (fallthru)
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 27 4 arch/arm/kernel/signal.c:377 (set (reg/f:SI 152)
        (plus:SI (reg:SI 142 [ D.24470 ])
            (const_int 128 [0x80]))) 4 {*arm_addsi3} (nil))

(insn 27 25 28 4 arch/arm/kernel/signal.c:377 (set (reg:SI 1 r1)
        (reg/f:SI 152)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 152)
        (nil)))

(call_insn 28 27 29 4 arch/arm/kernel/signal.c:377 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("restore_sigframe") [flags 0x3] <function_decl 0x1140a380 restore_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 29 28 30 4 arch/arm/kernel/signal.c:377 (set (reg:SI 141 [ D.24476 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 30 29 31 4 arch/arm/kernel/signal.c:377 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.24476 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 31 30 32 4 arch/arm/kernel/signal.c:377 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 4 -> ( 7 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 144


;; Succ edge  7 [71.0%] 
;; Succ edge  5 [29.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u42(11){ }u43(13){ }u44(25){ }u45(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 144
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 140 153
;; live  kill	 14 [lr]

;; Pred edge  4 [29.0%]  (fallthru)
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 5 arch/arm/kernel/signal.c:380 (set (reg/f:SI 153)
        (plus:SI (reg:SI 142 [ D.24470 ])
            (const_int 136 [0x88]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 142 [ D.24470 ])
        (nil)))

(insn 34 33 35 5 arch/arm/kernel/signal.c:380 (set (reg:SI 0 r0)
        (reg/f:SI 153)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 153)
        (nil)))

(insn 35 34 36 5 arch/arm/kernel/signal.c:380 (set (reg:SI 1 r1)
        (reg:SI 141 [ D.24476 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ D.24476 ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 36 35 37 5 arch/arm/kernel/signal.c:380 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 37 36 38 5 arch/arm/kernel/signal.c:380 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_sigaltstack") [flags 0x41] <function_decl 0x10f0e000 do_sigaltstack>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 38 37 39 5 arch/arm/kernel/signal.c:380 (set (reg:SI 140 [ D.24479 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 39 38 40 5 arch/arm/kernel/signal.c:380 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.24479 ])
            (const_int -14 [0xfffffffffffffff2]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ D.24479 ])
        (nil)))

(jump_insn 40 39 41 5 arch/arm/kernel/signal.c:380 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3782 [0xec6])
            (nil))))
;; End of basic block 5 -> ( 7 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144


;; Succ edge  7 [37.8%] 
;; Succ edge  6 [62.2%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  gen 	 139
;; live  kill	

;; Pred edge  5 [62.2%]  (fallthru)
(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 45 6 arch/arm/kernel/signal.c:383 (set (reg:SI 139 [ D.24481 ])
        (mem/s/j:SI (reg/v/f:SI 144 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 144 [ regs ])
        (nil)))
;; End of basic block 6 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 3 2 5 4) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u62(11){ }u63(13){ }u64(25){ }u65(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 154 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 139 154 155
;; live  kill	 14 [lr]

;; Pred edge  3 [71.0%] 
;; Pred edge  2 [29.0%] 
;; Pred edge  5 [37.8%] 
;; Pred edge  4 [71.0%] 
(code_label 45 42 46 7 78 "" [4 uses])

(note 46 45 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 48 46 49 7 arch/arm/kernel/signal.c:386 (set (reg:SI 155)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 49 48 50 7 arch/arm/kernel/signal.c:386 (set (reg:SI 154)
        (and:SI (reg:SI 155)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 50 49 51 7 arch/arm/kernel/signal.c:386 (set (reg:SI 0 r0)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 7 arch/arm/kernel/signal.c:386 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg:SI 154)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 154)
        (nil)))

(call_insn 52 51 53 7 arch/arm/kernel/signal.c:386 (parallel [
            (call (mem:SI (symbol_ref:SI ("force_sig") [flags 0x41] <function_decl 0x10f06c80 force_sig>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 53 52 54 7 arch/arm/kernel/signal.c:387 (set (reg:SI 139 [ D.24481 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u74(11){ }u75(13){ }u76(25){ }u77(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 54 53 55 8 79 "" [0 uses])

(note 55 54 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 60 55 66 8 arch/arm/kernel/signal.c:388 (set (reg/i:SI 0 r0)
        (reg:SI 139 [ D.24481 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ D.24481 ])
        (nil)))

(insn 66 60 0 8 arch/arm/kernel/signal.c:388 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 8 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function sys_sigreturn (sys_sigreturn)[0:1444]


8 basic blocks, 10 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d13(2){ }d16(3){ }d17(11){ }d20(12){ }d21(13){ }d24(14){ }d49(25){ }d50(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 141 143 144 145 146 147
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 141 143 144 145 146 147
;; live  kill	

Successors:  6 [29.0%]  3 [71.0%]  (fallthru)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 7100, maybe hot.
Predecessors:  2 [71.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144
;; lr  def 	 24 [cc] 136 137 150
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144
;; live  gen 	 24 [cc] 136 137 150
;; live  kill	 24 [cc]

Successors:  6 [71.0%]  4 [29.0%]  (fallthru)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 2059, maybe hot.
Predecessors:  3 [29.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 140
;; live  kill	 14 [lr]

Successors:  6 [61.0%]  5 [39.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 803, maybe hot.
Predecessors:  4 [39.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 139
;; live  kill	

Successors:  7 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 9197, maybe hot.
Predecessors:  3 [71.0%]  2 [29.0%]  4 [61.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u46(11){ }u47(13){ }u48(25){ }u49(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 151 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 139 151 152
;; live  kill	 14 [lr]

Successors:  7 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139


Basic block 7 , prev 6, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  5 [100.0%]  (fallthru) 6 [100.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


Basic block 1 , prev 7, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  7 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u65(0){ }u66(11){ }u67(13){ }u68(14){ }u69(25){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 23 sets: 2 3 4 5 
;; Following path with 8 sets: 6 
;; Following path with 2 sets: 7 


sys_sigreturn

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,6u} r1={5d,2u} r2={3d} r3={3d} r11={1d,7u} r12={3d} r13={1d,11u,2d} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={6d,3u} r25={1d,7u} r26={1d,6u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r136={1d} r137={1d,1u} r139={2d,1u} r140={1d,1u} r141={1d,3u} r143={1d,2u} r144={1d,2u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} 
;;    total ref usage 327{266d,59u,2e} in 27{25 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 141 143 144 145 146 147
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 141 143 144 145 146 147
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/signal.c:328 (set (reg/v/f:SI 143 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 arch/arm/kernel/signal.c:332 (set (reg:SI 145)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/signal.c:332 (set (reg:SI 144)
        (and:SI (reg:SI 145)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 9 8 10 2 arch/arm/kernel/signal.c:332 (set (reg/f:SI 146)
        (symbol_ref:SI ("do_no_restart_syscall") [flags 0x41] <function_decl 0x10aeff00 do_no_restart_syscall>)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/signal.c:332 (set (mem/s/f/j:SI (plus:SI (reg:SI 144)
                (const_int 712 [0x2c8])) [0 <variable>.restart_block.fn+0 S4 A64])
        (reg/f:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 146)
        (expr_list:REG_EQUAL (symbol_ref:SI ("do_no_restart_syscall") [flags 0x41] <function_decl 0x10aeff00 do_no_restart_syscall>)
            (nil))))

(insn 11 10 12 2 arch/arm/kernel/signal.c:339 (set (reg:SI 141 [ D.24451 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/signal.c:339 (set (reg:SI 147)
        (and:SI (reg:SI 141 [ D.24451 ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/signal.c:339 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(jump_insn 14 13 15 2 arch/arm/kernel/signal.c:339 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 2 -> ( 6 3)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144


;; Succ edge  6 [29.0%] 
;; Succ edge  3 [71.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144
;; lr  def 	 24 [cc] 136 137 150
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143 144
;; live  gen 	 24 [cc] 136 137 150
;; live  kill	 24 [cc]

;; Pred edge  2 [71.0%]  (fallthru)
(note 15 14 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 20 15 21 3 arch/arm/kernel/signal.c:344 (set (reg:SI 150 [ <variable>.addr_limit ])
        (mem/s/j:SI (plus:SI (reg:SI 144)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 144)
        (nil)))

(insn 21 20 22 3 arch/arm/kernel/signal.c:344 (parallel [
            (set (reg/v:SI 137 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg:SI 141 [ D.24451 ])
                        (const_int 752 [0x2f0])
                        (reg:SI 150 [ <variable>.addr_limit ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8632853))
            (set (reg/v:SI 136 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg:SI 141 [ D.24451 ])
                        (const_int 752 [0x2f0])
                        (reg:SI 150 [ <variable>.addr_limit ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8632853))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 150 [ <variable>.addr_limit ])
        (expr_list:REG_UNUSED (reg/v:SI 136 [ roksum ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 22 21 23 3 arch/arm/kernel/signal.c:344 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ flag ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ flag ])
        (nil)))

(jump_insn 23 22 24 3 arch/arm/kernel/signal.c:344 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 3 -> ( 6 4)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143


;; Succ edge  6 [71.0%] 
;; Succ edge  4 [29.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 140
;; live  kill	 14 [lr]

;; Pred edge  3 [29.0%]  (fallthru)
(note 24 23 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 26 24 27 4 arch/arm/kernel/signal.c:347 (set (reg:SI 1 r1)
        (reg:SI 141 [ D.24451 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ D.24451 ])
        (nil)))

(call_insn 27 26 28 4 arch/arm/kernel/signal.c:347 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("restore_sigframe") [flags 0x3] <function_decl 0x1140a380 restore_sigframe>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 29 4 arch/arm/kernel/signal.c:347 (set (reg:SI 140 [ D.24456 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 29 28 30 4 arch/arm/kernel/signal.c:347 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.24456 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ D.24456 ])
        (nil)))

(jump_insn 30 29 31 4 arch/arm/kernel/signal.c:347 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 4 -> ( 6 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  6 [61.0%] 
;; Succ edge  5 [39.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 139
;; live  kill	

;; Pred edge  4 [39.0%]  (fallthru)
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 35 5 arch/arm/kernel/signal.c:350 (set (reg:SI 139 [ D.24458 ])
        (mem/s/j:SI (reg/v/f:SI 143 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 143 [ regs ])
        (nil)))
;; End of basic block 5 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 3 2 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u46(11){ }u47(13){ }u48(25){ }u49(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 151 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 139 151 152
;; live  kill	 14 [lr]

;; Pred edge  3 [71.0%] 
;; Pred edge  2 [29.0%] 
;; Pred edge  4 [61.0%] 
(code_label 35 32 36 6 84 "" [3 uses])

(note 36 35 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 38 36 39 6 arch/arm/kernel/signal.c:353 (set (reg:SI 152)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 39 38 40 6 arch/arm/kernel/signal.c:353 (set (reg:SI 151)
        (and:SI (reg:SI 152)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 40 39 41 6 arch/arm/kernel/signal.c:353 (set (reg:SI 0 r0)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 6 arch/arm/kernel/signal.c:353 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg:SI 151)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(call_insn 42 41 43 6 arch/arm/kernel/signal.c:353 (parallel [
            (call (mem:SI (symbol_ref:SI ("force_sig") [flags 0x41] <function_decl 0x10f06c80 force_sig>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 43 42 44 6 arch/arm/kernel/signal.c:354 (set (reg:SI 139 [ D.24458 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 44 43 45 7 85 "" [0 uses])

(note 45 44 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 50 45 56 7 arch/arm/kernel/signal.c:355 (set (reg/i:SI 0 r0)
        (reg:SI 139 [ D.24458 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ D.24458 ])
        (nil)))

(insn 56 50 0 7 arch/arm/kernel/signal.c:355 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 7 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function sys_sigaction (sys_sigaction)[0:1440]


18 basic blocks, 26 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d11(3){ }d12(11){ }d14(12){ }d15(13){ }d17(14){ }d49(25){ }d50(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 155 156 157
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 155 156 157
;; live  kill	

Successors:  4 [19.1%]  3 [80.9%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 8090, maybe hot.
Predecessors:  2 [80.9%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; lr  def 	 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155 156 157
;; live  gen 	 153
;; live  kill	

Successors:  8 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 1910, maybe hot.
Predecessors:  2 [19.1%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; lr  def 	 24 [cc] 149 150 158 159 160
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157
;; live  gen 	 24 [cc] 149 150 158 159 160
;; live  kill	 24 [cc]

Successors:  16 [96.0%]  5 [4.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 155 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 155 156 157


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 76, maybe hot.
Predecessors:  4 [4.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 155 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 156
;; lr  def 	 24 [cc] 147 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 155 156 157
;; live  gen 	 24 [cc] 147 148
;; live  kill	 24 [cc]

Successors:  16 [96.0%]  6 [4.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 148 155 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 148 155 156 157


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 3.
Predecessors:  5 [4.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 148 155 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 156
;; lr  def 	 24 [cc] 145 146 162
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 148 155 156 157
;; live  gen 	 24 [cc] 145 146 162
;; live  kill	 24 [cc]

Successors:  16 [39.0%]  7 [61.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 155 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 155 156 157


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 2.
Predecessors:  6 [61.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(11){ }u47(13){ }u48(25){ }u49(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 155 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 156
;; lr  def 	 24 [cc] 141 142 143 144 153 164 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 155 156 157
;; live  gen 	 141 142 143 144 153 164 166
;; live  kill	 24 [cc]

Successors:  8 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 8092, maybe hot.
Predecessors:  7 [100.0%]  (fallthru) 3 [100.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u70(11){ }u71(13){ }u72(25){ }u73(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  10 [85.0%]  9 [15.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 1214, maybe hot.
Predecessors:  8 [15.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u76(11){ }u77(13){ }u78(25){ }u79(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157
;; live  gen 	 152
;; live  kill	

Successors:  11 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 155 157


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 6878, maybe hot.
Predecessors:  8 [85.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u81(11){ }u82(13){ }u83(25){ }u84(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157
;; live  gen 	 152
;; live  kill	

Successors:  11 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 155 157


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 8092, maybe hot.
Predecessors:  10 [100.0%]  (fallthru) 9 [100.0%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u86(11){ }u87(13){ }u88(25){ }u89(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 155 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 151 170 172 173 174 175
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 155 157
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 151 170 172 173 174 175
;; live  kill	 14 [lr]

Successors:  12 [4.0%]  (fallthru) 17 [96.0%] 
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 157


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 324, maybe hot.
Predecessors:  11 [4.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u110(11){ }u111(13){ }u112(25){ }u113(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 24 [cc] 139 140 176 177 178
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; live  gen 	 24 [cc] 139 140 176 177 178
;; live  kill	 24 [cc]

Successors:  16 [96.0%]  13 [4.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 157


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 13, maybe hot.
Predecessors:  12 [4.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u123(11){ }u124(13){ }u125(25){ }u126(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 157
;; lr  def 	 24 [cc] 138 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 157
;; live  gen 	 24 [cc] 138 179
;; live  kill	 24 [cc]

Successors:  16 [96.0%]  14 [4.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 157


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 1.
Predecessors:  13 [4.0%]  (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u134(11){ }u135(13){ }u136(25){ }u137(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 157
;; lr  def 	 24 [cc] 137 181 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 157
;; live  gen 	 24 [cc] 137 181 182
;; live  kill	 24 [cc]

Successors:  16 [39.0%]  15 [61.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 0.
Predecessors:  14 [61.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u146(11){ }u147(13){ }u148(25){ }u149(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157
;; lr  def 	 24 [cc] 135 136 151 184 185 187 188
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157
;; live  gen 	 135 136 151 184 185 187 188
;; live  kill	 24 [cc]

Successors:  17 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 2232, maybe hot.
Predecessors:  5 [96.0%]  13 [96.0%]  14 [39.0%]  4 [96.0%]  6 [39.0%]  12 [96.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u163(11){ }u164(13){ }u165(25){ }u166(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 151
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 151
;; live  kill	

Successors:  17 [100.0%]  (fallthru)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151


Basic block 17 , prev 16, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  16 [100.0%]  (fallthru) 15 [100.0%]  (fallthru) 11 [96.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u167(11){ }u168(13){ }u169(25){ }u170(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


Basic block 1 , prev 17, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  17 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u174(0){ }u175(11){ }u176(13){ }u177(14){ }u178(25){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 38 sets: 2 4 5 6 7 
;; Following path with 6 sets: 2 3 
;; Following path with 3 sets: 8 10 
;; Following path with 3 sets: 8 9 
;; Following path with 44 sets: 11 12 13 14 15 
;; Following path with 1 sets: 16 
;; Following path with 2 sets: 17 


sys_sigaction

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,5u} r1={3d,2u} r2={3d,2u} r3={2d} r11={1d,17u} r12={2d} r13={1d,20u,2d} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={22d,11u} r25={1d,28u} r26={1d,16u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r135={1d} r136={1d} r137={1d,4u} r138={1d,2u} r139={1d} r140={1d,2u} r141={1d,1u} r142={1d} r143={1d,1u} r144={1d} r145={1d,1u} r146={1d,4u} r147={1d,1u} r148={1d,2u} r149={1d} r150={1d,2u} r151={3d,2u} r152={2d,1u} r153={2d,1u} r155={1d,1u} r156={1d,7u} r157={1d,8u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r170={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r181={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,1u} r187={1d,1u} r188={1d,1u} 
;;    total ref usage 364{199d,163u,2e} in 72{71 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 155 156 157
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 155 156 157
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/signal.c:85 (set (reg/v:SI 155 [ sig ])
        (reg:SI 0 r0 [ sig ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sig ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/signal.c:85 (set (reg/v/f:SI 156 [ act ])
        (reg:SI 1 r1 [ act ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ act ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/signal.c:85 (set (reg/v/f:SI 157 [ oact ])
        (reg:SI 2 r2 [ oact ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ oact ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/signal.c:89 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 156 [ act ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 9 8 10 2 arch/arm/kernel/signal.c:89 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 14)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1910 [0x776])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157


;; Succ edge  4 [19.1%] 
;; Succ edge  3 [80.9%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; lr  def 	 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155 156 157
;; live  gen 	 153
;; live  kill	

;; Pred edge  2 [80.9%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 14 3 arch/arm/kernel/signal.c:100 discrim 2 (set (reg/f:SI 153 [ iftmp.307 ])
        (reg/v/f:SI 156 [ act ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 156 [ act ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 3 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; lr  def 	 24 [cc] 149 150 158 159 160
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 155 156 157
;; live  gen 	 24 [cc] 149 150 158 159 160
;; live  kill	 24 [cc]

;; Pred edge  2 [19.1%] 
(code_label 14 11 15 4 90 "" [1 uses])

(note 15 14 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 15 18 4 arch/arm/kernel/signal.c:91 (set (reg:SI 159)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 18 17 19 4 arch/arm/kernel/signal.c:91 (set (reg:SI 158)
        (and:SI (reg:SI 159)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 19 18 20 4 arch/arm/kernel/signal.c:91 (set (reg:SI 160 [ <variable>.addr_limit ])
        (mem/s/j:SI (plus:SI (reg:SI 158)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(insn 20 19 21 4 arch/arm/kernel/signal.c:91 (parallel [
            (set (reg/v:SI 150 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 156 [ act ])
                        (const_int 16 [0x10])
                        (reg:SI 160 [ <variable>.addr_limit ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8600470))
            (set (reg/v:SI 149 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 156 [ act ])
                        (const_int 16 [0x10])
                        (reg:SI 160 [ <variable>.addr_limit ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8600470))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 160 [ <variable>.addr_limit ])
        (expr_list:REG_UNUSED (reg/v:SI 149 [ roksum ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 21 20 22 4 arch/arm/kernel/signal.c:91 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 150 [ flag ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 22 21 23 4 arch/arm/kernel/signal.c:91 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
            (nil))))
;; End of basic block 4 -> ( 16 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 155 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 155 156 157


;; Succ edge  16 [96.0%] 
;; Succ edge  5 [4.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 155 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 156
;; lr  def 	 24 [cc] 147 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 155 156 157
;; live  gen 	 24 [cc] 147 148
;; live  kill	 24 [cc]

;; Pred edge  4 [4.0%]  (fallthru)
(note 23 22 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 23 26 5 arch/arm/kernel/signal.c:92 discrim 4 (parallel [
            (set (reg/v:SI 148 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/v/f:SI 156 [ act ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 150 [ flag ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691146))
            (set (reg/v:SI 147 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/v/f:SI 156 [ act ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 150 [ flag ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691146))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/v:SI 150 [ flag ])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 26 25 27 5 arch/arm/kernel/signal.c:91 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ __gu_err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 27 26 28 5 arch/arm/kernel/signal.c:91 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
            (nil))))
;; End of basic block 5 -> ( 16 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 148 155 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 148 155 156 157


;; Succ edge  16 [96.0%] 
;; Succ edge  6 [4.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 148 155 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 156
;; lr  def 	 24 [cc] 145 146 162
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147 148 155 156 157
;; live  gen 	 24 [cc] 145 146 162
;; live  kill	 24 [cc]

;; Pred edge  5 [4.0%]  (fallthru)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 31 6 arch/arm/kernel/signal.c:93 discrim 4 (set (reg/f:SI 162)
        (plus:SI (reg/v/f:SI 156 [ act ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn 31 29 32 6 arch/arm/kernel/signal.c:93 discrim 4 (parallel [
            (set (reg/v:SI 146 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 162)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 148 [ __gu_err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691151))
            (set (reg/v:SI 145 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 162)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 148 [ __gu_err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691151))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 162)
        (expr_list:REG_DEAD (reg/v:SI 148 [ __gu_err ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 32 31 33 6 arch/arm/kernel/signal.c:91 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ __gu_err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 33 32 34 6 arch/arm/kernel/signal.c:91 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 6 -> ( 16 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 155 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 155 156 157


;; Succ edge  16 [39.0%] 
;; Succ edge  7 [61.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(11){ }u47(13){ }u48(25){ }u49(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 155 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 156
;; lr  def 	 24 [cc] 141 142 143 144 153 164 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 155 156 157
;; live  gen 	 141 142 143 144 153 164 166
;; live  kill	 24 [cc]

;; Pred edge  6 [61.0%]  (fallthru)
(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 37 7 arch/arm/kernel/signal.c:95 discrim 4 (set (reg/f:SI 164)
        (plus:SI (reg/v/f:SI 156 [ act ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 37 35 38 7 arch/arm/kernel/signal.c:95 discrim 4 (parallel [
            (set (reg/v:SI 144 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 164)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 146 [ __gu_err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691156))
            (set (reg/v:SI 143 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 164)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 146 [ __gu_err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691156))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 164)
        (expr_list:REG_UNUSED (reg/v:SI 144 [ __gu_err ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 38 37 39 7 arch/arm/kernel/signal.c:92 discrim 5 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 new_ka.sa.sa_handler+0 S4 A32])
        (reg/v:SI 147 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 147 [ __gu_val ])
        (nil)))

(insn 39 38 40 7 arch/arm/kernel/signal.c:93 discrim 5 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 new_ka.sa.sa_restorer+0 S4 A32])
        (reg/v:SI 145 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 145 [ __gu_val ])
        (nil)))

(insn 40 39 41 7 arch/arm/kernel/signal.c:95 discrim 5 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 new_ka.sa.sa_flags+0 S4 A32])
        (reg/v:SI 143 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ __gu_val ])
        (nil)))

(insn 41 40 43 7 arch/arm/kernel/signal.c:96 discrim 4 (set (reg/f:SI 166)
        (plus:SI (reg/v/f:SI 156 [ act ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 156 [ act ])
        (nil)))

(insn 43 41 44 7 arch/arm/kernel/signal.c:96 discrim 4 (parallel [
            (set (reg/v:SI 142 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 166)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 146 [ __gu_err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691161))
            (set (reg/v:SI 141 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/f:SI 166)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 146 [ __gu_err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691161))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 166)
        (expr_list:REG_UNUSED (reg/v:SI 142 [ __gu_err ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 44 43 46 7 include/linux/signal.h:201 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 new_ka.sa.sa_mask.sig+0 S4 A32])
        (reg/v:SI 141 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ __gu_val ])
        (nil)))

(insn 46 44 47 7 include/linux/signal.h:206 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 new_ka.sa.sa_mask.sig+4 S4 A32])
        (reg/v:SI 146 [ __gu_err ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ __gu_err ])
        (nil)))

(insn 47 46 48 7 arch/arm/kernel/signal.c:100 discrim 1 (set (reg/f:SI 153 [ iftmp.307 ])
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -20 [0xffffffffffffffec]))) 4 {*arm_addsi3} (nil))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 3) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u70(11){ }u71(13){ }u72(25){ }u73(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 48 47 49 8 91 "" [0 uses])

(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 8 arch/arm/kernel/signal.c:100 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 157 [ oact ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 51 50 52 8 arch/arm/kernel/signal.c:100 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157


;; Succ edge  10 [85.0%] 
;; Succ edge  9 [15.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u76(11){ }u77(13){ }u78(25){ }u79(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157
;; live  gen 	 152
;; live  kill	

;; Pred edge  8 [15.0%]  (fallthru)
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 56 9 arch/arm/kernel/signal.c:100 discrim 5 (set (reg/f:SI 152 [ iftmp.308 ])
        (reg/v/f:SI 157 [ oact ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 155 157


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u81(11){ }u82(13){ }u83(25){ }u84(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 155 157
;; live  gen 	 152
;; live  kill	

;; Pred edge  8 [85.0%] 
(code_label 56 53 57 10 93 "" [1 uses])

(note 57 56 58 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 10 arch/arm/kernel/signal.c:100 discrim 4 (set (reg/f:SI 152 [ iftmp.308 ])
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -40 [0xffffffffffffffd8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 155 157


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u86(11){ }u87(13){ }u88(25){ }u89(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 155 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 151 170 172 173 174 175
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153 155 157
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 151 170 172 173 174 175
;; live  kill	 14 [lr]

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 59 58 60 11 94 "" [0 uses])

(note 60 59 61 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 11 arch/arm/kernel/signal.c:100 discrim 6 (set (reg:SI 0 r0)
        (reg/v:SI 155 [ sig ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 155 [ sig ])
        (nil)))

(insn 62 61 63 11 arch/arm/kernel/signal.c:100 discrim 6 (set (reg:SI 1 r1)
        (reg/f:SI 153 [ iftmp.307 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 153 [ iftmp.307 ])
        (nil)))

(insn 63 62 64 11 arch/arm/kernel/signal.c:100 discrim 6 (set (reg:SI 2 r2)
        (reg/f:SI 152 [ iftmp.308 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 152 [ iftmp.308 ])
        (nil)))

(call_insn 64 63 65 11 arch/arm/kernel/signal.c:100 discrim 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_sigaction") [flags 0x41] <function_decl 0x10f06f80 do_sigaction>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 65 64 66 11 arch/arm/kernel/signal.c:100 discrim 6 (set (reg/v:SI 151 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 66 65 67 11 arch/arm/kernel/signal.c:102 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 151 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 67 66 69 11 arch/arm/kernel/signal.c:102 (set (reg:SI 170)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 69 67 70 11 arch/arm/kernel/signal.c:102 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 157 [ oact ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 70 69 72 11 arch/arm/kernel/signal.c:102 (set (reg:SI 172)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 72 70 73 11 arch/arm/kernel/signal.c:102 (set (reg:SI 173)
        (and:SI (reg:SI 170)
            (reg:SI 172))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_DEAD (reg:SI 170)
            (nil))))

(insn 73 72 74 11 arch/arm/kernel/signal.c:102 (set (reg:QI 174)
        (subreg:QI (reg:SI 173) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 173)
        (nil)))

(insn 74 73 75 11 arch/arm/kernel/signal.c:102 (set (reg:SI 175)
        (zero_extend:SI (reg:QI 174))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 174)
        (nil)))

(insn 75 74 76 11 arch/arm/kernel/signal.c:102 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 175)
        (nil)))

(jump_insn 76 75 77 11 arch/arm/kernel/signal.c:102 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 113)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
            (nil))))
;; End of basic block 11 -> ( 12 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 157


;; Succ edge  12 [4.0%]  (fallthru)
;; Succ edge  17 [96.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u110(11){ }u111(13){ }u112(25){ }u113(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 24 [cc] 139 140 176 177 178
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; live  gen 	 24 [cc] 139 140 176 177 178
;; live  kill	 24 [cc]

;; Pred edge  11 [4.0%]  (fallthru)
(note 77 76 79 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 79 77 80 12 arch/arm/kernel/signal.c:103 (set (reg:SI 177)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 80 79 81 12 arch/arm/kernel/signal.c:103 (set (reg:SI 176)
        (and:SI (reg:SI 177)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 81 80 82 12 arch/arm/kernel/signal.c:103 (set (reg:SI 178 [ <variable>.addr_limit ])
        (mem/s/j:SI (plus:SI (reg:SI 176)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 176)
        (nil)))

(insn 82 81 83 12 arch/arm/kernel/signal.c:103 (parallel [
            (set (reg/v:SI 140 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg/v/f:SI 157 [ oact ])
                        (const_int 16 [0x10])
                        (reg:SI 178 [ <variable>.addr_limit ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8602006))
            (set (reg/v:SI 139 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg/v/f:SI 157 [ oact ])
                        (const_int 16 [0x10])
                        (reg:SI 178 [ <variable>.addr_limit ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8602006))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 178 [ <variable>.addr_limit ])
        (expr_list:REG_UNUSED (reg/v:SI 139 [ roksum ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 83 82 84 12 arch/arm/kernel/signal.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ flag ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 84 83 85 12 arch/arm/kernel/signal.c:103 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
            (nil))))
;; End of basic block 12 -> ( 16 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 157


;; Succ edge  16 [96.0%] 
;; Succ edge  13 [4.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u123(11){ }u124(13){ }u125(25){ }u126(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 157
;; lr  def 	 24 [cc] 138 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 157
;; live  gen 	 24 [cc] 138 179
;; live  kill	 24 [cc]

;; Pred edge  12 [4.0%]  (fallthru)
(note 85 84 86 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 88 13 arch/arm/kernel/signal.c:104 discrim 4 (set (reg/f:SI 179 [ old_ka.sa.sa_handler ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 old_ka.sa.sa_handler+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 88 86 89 13 arch/arm/kernel/signal.c:104 discrim 4 (parallel [
            (set (reg/v:SI 138 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 179 [ old_ka.sa.sa_handler ])
                        (reg/v/f:SI 157 [ oact ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 140 [ flag ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691172))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 179 [ old_ka.sa.sa_handler ])
        (expr_list:REG_DEAD (reg/v:SI 140 [ flag ])
            (expr_list:REG_UNUSED (reg:QI 24 cc)
                (nil)))))

(insn 89 88 90 13 arch/arm/kernel/signal.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ __pu_err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 90 89 91 13 arch/arm/kernel/signal.c:103 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
            (nil))))
;; End of basic block 13 -> ( 16 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 157


;; Succ edge  16 [96.0%] 
;; Succ edge  14 [4.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u134(11){ }u135(13){ }u136(25){ }u137(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 157
;; lr  def 	 24 [cc] 137 181 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 157
;; live  gen 	 24 [cc] 137 181 182
;; live  kill	 24 [cc]

;; Pred edge  13 [4.0%]  (fallthru)
(note 91 90 92 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 14 arch/arm/kernel/signal.c:105 discrim 4 (set (reg/f:SI 181 [ old_ka.sa.sa_restorer ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 old_ka.sa.sa_restorer+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 93 92 95 14 arch/arm/kernel/signal.c:105 discrim 4 (set (reg/f:SI 182)
        (plus:SI (reg/v/f:SI 157 [ oact ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn 95 93 96 14 arch/arm/kernel/signal.c:105 discrim 4 (parallel [
            (set (reg/v:SI 137 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/f:SI 181 [ old_ka.sa.sa_restorer ])
                        (reg/f:SI 182)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 138 [ __pu_err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691178))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 182)
        (expr_list:REG_DEAD (reg/f:SI 181 [ old_ka.sa.sa_restorer ])
            (expr_list:REG_DEAD (reg/v:SI 138 [ __pu_err ])
                (expr_list:REG_UNUSED (reg:QI 24 cc)
                    (nil))))))

(insn 96 95 97 14 arch/arm/kernel/signal.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ __pu_err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 97 96 98 14 arch/arm/kernel/signal.c:103 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 14 -> ( 16 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157


;; Succ edge  16 [39.0%] 
;; Succ edge  15 [61.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u146(11){ }u147(13){ }u148(25){ }u149(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157
;; lr  def 	 24 [cc] 135 136 151 184 185 187 188
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157
;; live  gen 	 135 136 151 184 185 187 188
;; live  kill	 24 [cc]

;; Pred edge  14 [61.0%]  (fallthru)
(note 98 97 99 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 99 98 100 15 arch/arm/kernel/signal.c:107 discrim 4 (set (reg:SI 184 [ old_ka.sa.sa_flags ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -36 [0xffffffffffffffdc])) [0 old_ka.sa.sa_flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 100 99 102 15 arch/arm/kernel/signal.c:107 discrim 4 (set (reg/f:SI 185)
        (plus:SI (reg/v/f:SI 157 [ oact ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 102 100 103 15 arch/arm/kernel/signal.c:107 discrim 4 (parallel [
            (set (reg/v:SI 136 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 184 [ old_ka.sa.sa_flags ])
                        (reg/f:SI 185)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 137 [ __pu_err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691184))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 185)
        (expr_list:REG_DEAD (reg:SI 184 [ old_ka.sa.sa_flags ])
            (expr_list:REG_UNUSED (reg/v:SI 136 [ __pu_err ])
                (expr_list:REG_UNUSED (reg:QI 24 cc)
                    (nil))))))

(insn 103 102 104 15 arch/arm/kernel/signal.c:108 discrim 4 (set (reg:SI 187 [ old_ka.sa.sa_mask.sig ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -28 [0xffffffffffffffe4])) [0 old_ka.sa.sa_mask.sig+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 104 103 106 15 arch/arm/kernel/signal.c:108 discrim 4 (set (reg/f:SI 188)
        (plus:SI (reg/v/f:SI 157 [ oact ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 157 [ oact ])
        (nil)))

(insn 106 104 107 15 arch/arm/kernel/signal.c:108 discrim 4 (parallel [
            (set (reg/v:SI 135 [ __pu_err ])
                (asm_operands/v:SI ("1:	str	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 187 [ old_ka.sa.sa_mask.sig ])
                        (reg/f:SI 188)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 137 [ __pu_err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 8691190))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/f:SI 188)
        (expr_list:REG_DEAD (reg:SI 187 [ old_ka.sa.sa_mask.sig ])
            (expr_list:REG_UNUSED (reg/v:SI 135 [ __pu_err ])
                (expr_list:REG_UNUSED (reg:QI 24 cc)
                    (nil))))))

(insn 107 106 110 15 arch/arm/kernel/signal.c:108 discrim 4 (set (reg/v:SI 151 [ ret ])
        (reg/v:SI 137 [ __pu_err ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ __pu_err ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 15 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 5 13 14 4 6 12) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u163(11){ }u164(13){ }u165(25){ }u166(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 151
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 151
;; live  kill	

;; Pred edge  5 [96.0%] 
;; Pred edge  13 [96.0%] 
;; Pred edge  14 [39.0%] 
;; Pred edge  4 [96.0%] 
;; Pred edge  6 [39.0%] 
;; Pred edge  12 [96.0%] 
(code_label 110 107 111 16 92 "" [6 uses])

(note 111 110 112 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 16 arch/arm/kernel/signal.c:94 (set (reg/v:SI 151 [ ret ])
        (const_int -14 [0xfffffffffffffff2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 16 15 11) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u167(11){ }u168(13){ }u169(25){ }u170(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  11 [96.0%] 
(code_label 113 112 114 17 95 "" [1 uses])

(note 114 113 119 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 119 114 125 17 arch/arm/kernel/signal.c:112 (set (reg/i:SI 0 r0)
        (reg/v:SI 151 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 151 [ ret ])
        (nil)))

(insn 125 119 0 17 arch/arm/kernel/signal.c:112 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 17 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function sys_sigsuspend (sys_sigsuspend)[0:1439]


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d12(0){ }d22(1){ }d29(2){ }d36(3){ }d37(11){ }d44(12){ }d45(13){ }d52(14){ }d113(25){ }d114(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 139 141 143 146 147 148 149 150 151 152 155 156 159 160 161 164 165 166 167 170
;; live  in  	 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 136 139 141 143 146 147 148 149 150 151 152 155 156 159 160 161 164 165 166 167 170
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u82(0){ }u83(11){ }u84(13){ }u85(14){ }u86(25){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 54 sets: 2 


sys_sigsuspend

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={13d,7u} r1={10d,3u} r2={7d,1u} r3={7d} r11={1d,2u} r12={7d} r13={1d,9u,1d} r14={7d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={1d,2u} r26={1d,1u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r136={1d,1u} r139={1d,2u} r141={1d,2u} r143={1d,1u} r146={1d,1u,1d} r147={1d,7u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u,1d} r152={1d,1u} r155={1d,2u} r156={1d,2u} r159={1d,1u} r160={1d,1u} r161={1d,2u} r164={1d,1u} r165={1d,1u} r166={1d,1u,1d} r167={1d,1u} r170={1d,1u} 
;;    total ref usage 804{742d,58u,4e} in 40{34 regular + 6 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 139 141 143 146 147 148 149 150 151 152 155 156 159 160 161 164 165 166 167 170
;; live  in  	 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 136 139 141 143 146 147 148 149 150 151 152 155 156 159 160 161 164 165 166 167 170
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 4 6 5 2 arch/arm/kernel/signal.c:68 (set (reg/v:SI 146 [ mask ])
        (reg:SI 2 r2 [ mask ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ mask ])
        (nil)))

(note 5 4 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 5 10 2 include/linux/spinlock.h:310 (set (reg:SI 148)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 10 9 11 2 include/linux/spinlock.h:310 (set (reg:SI 147)
        (and:SI (reg:SI 148)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 11 10 12 2 include/linux/spinlock.h:310 (set (reg/f:SI 149 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 147)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 include/linux/spinlock.h:310 (set (reg/f:SI 151 [ <variable>.sighand ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 149 [ <variable>.task ])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 149 [ <variable>.task ])
        (nil)))

(insn 13 12 14 2 include/linux/spinlock.h:310 (set (reg/f:SI 152)
        (plus:SI (reg/f:SI 151 [ <variable>.sighand ])
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 151 [ <variable>.sighand ])
        (nil)))

(insn 14 13 15 2 include/linux/spinlock.h:310 (set (reg/f:SI 150)
        (plus:SI (reg/f:SI 152)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 152)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 151 [ <variable>.sighand ])
                (const_int 1284 [0x504]))
            (nil))))

(insn 15 14 16 2 include/linux/spinlock.h:310 (set (reg:SI 0 r0)
        (reg/f:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 150)
        (nil)))

(call_insn 16 15 20 2 include/linux/spinlock.h:310 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irq") [flags 0x41] <function_decl 0x10b48280 _raw_spin_lock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 20 16 21 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/f:SI 141 [ D.26262 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 147)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 2 arch/arm/kernel/signal.c:71 (set (reg/f:SI 155)
        (plus:SI (reg/f:SI 141 [ D.26262 ])
            (const_int 960 [0x3c0]))) 4 {*arm_addsi3} (nil))

(insn 22 21 23 2 arch/arm/kernel/signal.c:71 (set (reg/f:SI 156)
        (plus:SI (reg/f:SI 141 [ D.26262 ])
            (const_int 944 [0x3b0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 141 [ D.26262 ])
        (nil)))

(insn 23 22 24 2 arch/arm/kernel/signal.c:71 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/j:SI (reg/f:SI 156) [0 <variable>.blocked+0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s/j:SI (plus:SI (reg/f:SI 156)
                        (const_int 4 [0x4])) [0 <variable>.blocked+4 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/f:SI 156)
        (nil)))

(insn 24 23 28 2 arch/arm/kernel/signal.c:71 (parallel [
            (set (mem/s/j:SI (reg/f:SI 155) [0 <variable>.saved_sigmask+0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s/j:SI (plus:SI (reg/f:SI 155)
                        (const_int 4 [0x4])) [0 <variable>.saved_sigmask+4 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg/f:SI 155)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(insn 28 24 29 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/f:SI 139 [ D.26268 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 147)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 2 include/linux/signal.h:201 (set (reg:SI 160)
        (and:SI (reg/v:SI 146 [ mask ])
            (const_int -262145 [0xfffffffffffbffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ mask ])
        (nil)))

(insn 30 29 31 2 include/linux/signal.h:201 (set (reg:SI 159)
        (and:SI (reg:SI 160)
            (const_int -257 [0xfffffffffffffeff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 146 [ mask ])
                (const_int -262401 [0xfffffffffffbfeff]))
            (nil))))

(insn 31 30 32 2 include/linux/signal.h:201 (set (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.26268 ])
                (const_int 944 [0x3b0])) [0 <variable>.blocked.sig+0 S4 A64])
        (reg:SI 159)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 159)
        (nil)))

(insn 32 31 33 2 include/linux/signal.h:206 (set (reg:SI 161)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 2 include/linux/signal.h:206 (set (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.26268 ])
                (const_int 948 [0x3b4])) [0 <variable>.blocked.sig+4 S4 A32])
        (reg:SI 161)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 139 [ D.26268 ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 34 33 38 2 arch/arm/kernel/signal.c:73 (parallel [
            (call (mem:SI (symbol_ref:SI ("recalc_sigpending") [flags 0x41] <function_decl 0x10f2c680 recalc_sigpending>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 38 34 39 2 include/linux/spinlock.h:335 (set (reg/f:SI 164 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 147)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 2 include/linux/spinlock.h:335 (set (reg/f:SI 166 [ <variable>.sighand ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 164 [ <variable>.task ])
                (const_int 940 [0x3ac])) [0 <variable>.sighand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 164 [ <variable>.task ])
        (nil)))

(insn 40 39 41 2 include/linux/spinlock.h:335 (set (reg/f:SI 167)
        (plus:SI (reg/f:SI 166 [ <variable>.sighand ])
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 166 [ <variable>.sighand ])
        (nil)))

(insn 41 40 42 2 include/linux/spinlock.h:335 (set (reg/f:SI 165)
        (plus:SI (reg/f:SI 167)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 167)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 166 [ <variable>.sighand ])
                (const_int 1284 [0x504]))
            (nil))))

(insn 42 41 43 2 include/linux/spinlock.h:335 (set (reg:SI 0 r0)
        (reg/f:SI 165)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 165)
        (nil)))

(call_insn 43 42 47 2 include/linux/spinlock.h:335 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irq") [flags 0x41] <function_decl 0x10b48600 _raw_spin_unlock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 47 43 48 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/f:SI 136 [ D.26284 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 147)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 2 arch/arm/kernel/signal.c:76 (set (reg:SI 170)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 2 arch/arm/kernel/signal.c:76 (set (mem/s/v/j:SI (reg/f:SI 136 [ D.26284 ]) [0 <variable>.state+0 S4 A64])
        (reg:SI 170)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_DEAD (reg/f:SI 136 [ D.26284 ])
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))

(call_insn 50 49 54 2 arch/arm/kernel/signal.c:77 (parallel [
            (call (mem:SI (symbol_ref:SI ("schedule") [flags 0x41] <function_decl 0x10e69680 schedule>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 54 50 55 2 include/linux/thread_info.h:64 (set (reg:SI 0 r0)
        (const_int 20 [0x14])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 2 include/linux/thread_info.h:64 (set (reg:SI 1 r1)
        (reg:SI 147)) 167 {*arm_movsi_insn} (nil))

(call_insn 56 55 60 2 include/linux/thread_info.h:64 (parallel [
            (call (mem:SI (symbol_ref:SI ("_set_bit") [flags 0x41] <function_decl 0x109cee80 _set_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 60 56 61 2 include/linux/thread_info.h:64 (set (reg:SI 0 r0)
        (reg:SI 161)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 61 60 62 2 include/linux/thread_info.h:64 (set (reg:SI 1 r1)
        (reg:SI 147)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(call_insn 62 61 63 2 include/linux/thread_info.h:64 (parallel [
            (call (mem:SI (symbol_ref:SI ("_set_bit") [flags 0x41] <function_decl 0x109cee80 _set_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 63 62 67 2 arch/arm/kernel/signal.c:80 (set (reg:SI 143 [ <result> ])
        (const_int -514 [0xfffffffffffffdfe])) 167 {*arm_movsi_insn} (nil))

(insn 67 63 73 2 arch/arm/kernel/signal.c:80 (set (reg/i:SI 0 r0)
        (reg:SI 143 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143 [ <result> ])
        (expr_list:REG_EQUAL (const_int -514 [0xfffffffffffffdfe])
            (nil))))

(insn 73 67 0 2 arch/arm/kernel/signal.c:80 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns
