#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002710e61ab50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002710ebb65a0 .scope module, "advanced_branch_predictor" "advanced_branch_predictor" 3 9;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 5 "rs1";
    .port_info 6 /INPUT 5 "rd";
    .port_info 7 /INPUT 7 "opcode";
    .port_info 8 /INPUT 3 "funct3";
    .port_info 9 /OUTPUT 1 "predict_taken";
    .port_info 10 /OUTPUT 32 "predict_target";
    .port_info 11 /OUTPUT 1 "predict_valid";
    .port_info 12 /INPUT 1 "branch_valid";
    .port_info 13 /INPUT 32 "branch_pc";
    .port_info 14 /INPUT 1 "branch_taken";
    .port_info 15 /INPUT 32 "branch_target";
    .port_info 16 /INPUT 1 "branch_is_cond";
    .port_info 17 /INPUT 1 "branch_is_call";
    .port_info 18 /INPUT 1 "branch_is_return";
    .port_info 19 /INPUT 1 "branch_mispredict";
P_000002710e64ac50 .param/l "ADDR_WIDTH" 0 3 17, +C4<00000000000000000000000000100000>;
P_000002710e64ac88 .param/l "BTB_ENTRIES" 0 3 10, +C4<00000000000000000000000000100000>;
P_000002710e64acc0 .param/l "CHOOSER_SIZE" 0 3 16, +C4<00000000000000000001000000000000>;
P_000002710e64acf8 .param/l "GHR_WIDTH" 0 3 12, +C4<00000000000000000000000000001010>;
P_000002710e64ad30 .param/l "GLOBAL_PHT_SIZE" 0 3 15, +C4<00000000000000000001000000000000>;
P_000002710e64ad68 .param/l "LOCAL_BHT_SIZE" 0 3 13, +C4<00000000000000000000000100000000>;
P_000002710e64ada0 .param/l "LOCAL_PHT_SIZE" 0 3 14, +C4<00000000000000000000010000000000>;
P_000002710e64add8 .param/l "OPCODE_BRANCH" 1 3 62, C4<1100011>;
P_000002710e64ae10 .param/l "OPCODE_JAL" 1 3 63, C4<1101111>;
P_000002710e64ae48 .param/l "OPCODE_JALR" 1 3 64, C4<1100111>;
P_000002710e64ae80 .param/l "RAS_DEPTH" 0 3 11, +C4<00000000000000000000000000010000>;
P_000002710e64aeb8 .param/l "STRONGLY_GLOBAL" 1 3 61, C4<11>;
P_000002710e64aef0 .param/l "STRONGLY_LOCAL" 1 3 58, C4<00>;
P_000002710e64af28 .param/l "STRONGLY_NOT_TAKEN" 1 3 54, C4<00>;
P_000002710e64af60 .param/l "STRONGLY_TAKEN" 1 3 57, C4<11>;
P_000002710e64af98 .param/l "WEAKLY_GLOBAL" 1 3 60, C4<10>;
P_000002710e64afd0 .param/l "WEAKLY_LOCAL" 1 3 59, C4<01>;
P_000002710e64b008 .param/l "WEAKLY_NOT_TAKEN" 1 3 55, C4<01>;
P_000002710e64b040 .param/l "WEAKLY_TAKEN" 1 3 56, C4<10>;
L_000002710eb960e0 .functor BUFZ 1, L_000002710ec5c0f0, C4<0>, C4<0>, C4<0>;
L_000002710eb979d0 .functor OR 1, L_000002710ec54ad0, L_000002710ec56290, C4<0>, C4<0>;
L_000002710eb978f0 .functor OR 1, L_000002710ec5c2d0, L_000002710ec5c4b0, C4<0>, C4<0>;
L_000002710eb96b60 .functor AND 1, L_000002710eb978f0, L_000002710eb979d0, C4<1>, C4<1>;
L_000002710eb97260 .functor AND 1, L_000002710ec5c4b0, L_000002710ec561f0, C4<1>, C4<1>;
L_000002710eb975e0 .functor AND 1, L_000002710eb97260, L_000002710ec54990, C4<1>, C4<1>;
L_000002710eb96850 .functor AND 1, L_000002710ec57050, L_000002710ec54c10, C4<1>, C4<1>;
L_000002710eb97880 .functor BUFZ 32, L_000002710ec55390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002710eb97180 .functor BUFZ 1, L_000002710ec548f0, C4<0>, C4<0>, C4<0>;
L_000002710eb969a0 .functor BUFZ 1, L_000002710ec55c50, C4<0>, C4<0>, C4<0>;
L_000002710eb96fc0 .functor BUFZ 10, L_000002710ec55610, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000002710eb96380 .functor XOR 12, L_000002710ec54a30, L_000002710ec559d0, C4<000000000000>, C4<000000000000>;
L_000002710eb96cb0 .functor BUFZ 2, L_000002710ec552f0, C4<00>, C4<00>, C4<00>;
L_000002710ec5ce00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002710eb97810 .functor XNOR 1, L_000002710ec54f30, L_000002710ec5ce00, C4<0>, C4<0>;
L_000002710eb96e00 .functor BUFZ 10, L_000002710ec55bb0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000002710eb96230 .functor XOR 12, L_000002710ec551b0, L_000002710ec56150, C4<000000000000>, C4<000000000000>;
L_000002710ec5c8a8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000002710eb8b550_0 .net/2u *"_ivl_0", 6 0, L_000002710ec5c8a8;  1 drivers
v000002710eb8b2d0_0 .net *"_ivl_100", 6 0, L_000002710ec55cf0;  1 drivers
L_000002710ec5cc50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002710eb8b5f0_0 .net *"_ivl_103", 1 0, L_000002710ec5cc50;  1 drivers
v000002710eb8b690_0 .net *"_ivl_108", 9 0, L_000002710ec55610;  1 drivers
v000002710eb8b870_0 .net *"_ivl_110", 9 0, L_000002710ec56510;  1 drivers
L_000002710ec5cc98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002710eb8b9b0_0 .net *"_ivl_113", 1 0, L_000002710ec5cc98;  1 drivers
v000002710eb8ba50_0 .net *"_ivl_116", 1 0, L_000002710ec56bf0;  1 drivers
v000002710eb8bb90_0 .net *"_ivl_118", 11 0, L_000002710ec55d90;  1 drivers
L_000002710ec5cce0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002710eb8bc30_0 .net *"_ivl_121", 1 0, L_000002710ec5cce0;  1 drivers
L_000002710ec5cd28 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v000002710eb58a20_0 .net *"_ivl_127", 1 0, L_000002710ec5cd28;  1 drivers
v000002710eb596a0_0 .net *"_ivl_129", 9 0, L_000002710ec54df0;  1 drivers
v000002710eb59380_0 .net *"_ivl_131", 11 0, L_000002710ec559d0;  1 drivers
v000002710eb594c0_0 .net *"_ivl_134", 1 0, L_000002710ec54e90;  1 drivers
v000002710eb57e40_0 .net *"_ivl_136", 13 0, L_000002710ec56ab0;  1 drivers
L_000002710ec5cd70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002710eb57bc0_0 .net *"_ivl_139", 1 0, L_000002710ec5cd70;  1 drivers
L_000002710ec5c980 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000002710eb57ee0_0 .net/2u *"_ivl_14", 4 0, L_000002710ec5c980;  1 drivers
v000002710eb57f80_0 .net *"_ivl_144", 1 0, L_000002710ec552f0;  1 drivers
v000002710eb1c2d0_0 .net *"_ivl_146", 13 0, L_000002710ec54fd0;  1 drivers
L_000002710ec5cdb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002710eb1b510_0 .net *"_ivl_149", 1 0, L_000002710ec5cdb8;  1 drivers
v000002710eb1a7f0_0 .net *"_ivl_153", 0 0, L_000002710ec54f30;  1 drivers
v000002710eb1b5b0_0 .net/2u *"_ivl_154", 0 0, L_000002710ec5ce00;  1 drivers
v000002710e64e6e0_0 .net *"_ivl_156", 0 0, L_000002710eb97810;  1 drivers
v000002710e64ee60_0 .net *"_ivl_160", 31 0, L_000002710ec560b0;  1 drivers
L_000002710ec5ce48 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002710ec1cc70_0 .net *"_ivl_163", 27 0, L_000002710ec5ce48;  1 drivers
L_000002710ec5ce90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002710ec1c950_0 .net/2u *"_ivl_164", 31 0, L_000002710ec5ce90;  1 drivers
v000002710ec1d170_0 .net *"_ivl_166", 0 0, L_000002710ec56f10;  1 drivers
v000002710ec1cd10_0 .net *"_ivl_168", 31 0, L_000002710ec56dd0;  1 drivers
v000002710ec1bf50_0 .net *"_ivl_170", 32 0, L_000002710ec565b0;  1 drivers
L_000002710ec5ced8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002710ec1d030_0 .net *"_ivl_173", 28 0, L_000002710ec5ced8;  1 drivers
L_000002710ec5cf20 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002710ec1d0d0_0 .net/2u *"_ivl_174", 32 0, L_000002710ec5cf20;  1 drivers
v000002710ec1cf90_0 .net *"_ivl_176", 32 0, L_000002710ec556b0;  1 drivers
L_000002710ec5c9c8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000002710ec1cb30_0 .net/2u *"_ivl_18", 4 0, L_000002710ec5c9c8;  1 drivers
v000002710ec1d210_0 .net *"_ivl_180", 31 0, L_000002710ec56970;  1 drivers
L_000002710ec5cf68 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002710ec1c6d0_0 .net *"_ivl_183", 27 0, L_000002710ec5cf68;  1 drivers
L_000002710ec5cfb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002710ec1d2b0_0 .net/2u *"_ivl_184", 31 0, L_000002710ec5cfb0;  1 drivers
v000002710ec1c9f0_0 .net *"_ivl_197", 24 0, L_000002710ec55a70;  1 drivers
v000002710ec1d3f0_0 .net *"_ivl_20", 0 0, L_000002710ec54ad0;  1 drivers
L_000002710ec5cff8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000002710ec1c4f0_0 .net *"_ivl_201", 6 0, L_000002710ec5cff8;  1 drivers
v000002710ec1c590_0 .net *"_ivl_202", 9 0, L_000002710ec55bb0;  1 drivers
v000002710ec1ce50_0 .net *"_ivl_204", 9 0, L_000002710ec56830;  1 drivers
L_000002710ec5d040 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002710ec1d530_0 .net *"_ivl_207", 1 0, L_000002710ec5d040;  1 drivers
v000002710ec1d350_0 .net *"_ivl_211", 8 0, L_000002710ec56010;  1 drivers
L_000002710ec5d088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002710ec1c310_0 .net/2u *"_ivl_212", 0 0, L_000002710ec5d088;  1 drivers
L_000002710ec5d0d0 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v000002710ec1d490_0 .net *"_ivl_217", 1 0, L_000002710ec5d0d0;  1 drivers
v000002710ec1c630_0 .net *"_ivl_219", 9 0, L_000002710ec55ed0;  1 drivers
L_000002710ec5ca10 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v000002710ec1bff0_0 .net/2u *"_ivl_22", 4 0, L_000002710ec5ca10;  1 drivers
v000002710ec1beb0_0 .net *"_ivl_221", 11 0, L_000002710ec56150;  1 drivers
v000002710ec1c090_0 .net *"_ivl_24", 0 0, L_000002710ec56290;  1 drivers
v000002710ec1c130_0 .net *"_ivl_29", 0 0, L_000002710eb978f0;  1 drivers
v000002710ec1c770_0 .net *"_ivl_33", 0 0, L_000002710eb97260;  1 drivers
L_000002710ec5ca58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002710ec1c1d0_0 .net/2u *"_ivl_34", 4 0, L_000002710ec5ca58;  1 drivers
v000002710ec1c810_0 .net *"_ivl_36", 0 0, L_000002710ec54990;  1 drivers
L_000002710ec5c8f0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000002710ec1c270_0 .net/2u *"_ivl_4", 6 0, L_000002710ec5c8f0;  1 drivers
v000002710ec1c8b0_0 .net *"_ivl_41", 0 0, L_000002710ec54cb0;  1 drivers
v000002710ec1c3b0_0 .net *"_ivl_42", 10 0, L_000002710ec55750;  1 drivers
v000002710ec1c450_0 .net *"_ivl_45", 0 0, L_000002710ec54b70;  1 drivers
v000002710ec1cbd0_0 .net *"_ivl_47", 7 0, L_000002710ec55250;  1 drivers
v000002710ec1ca90_0 .net *"_ivl_49", 0 0, L_000002710ec56790;  1 drivers
v000002710ec1cdb0_0 .net *"_ivl_51", 9 0, L_000002710ec56a10;  1 drivers
L_000002710ec5caa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002710ec1cef0_0 .net/2u *"_ivl_52", 0 0, L_000002710ec5caa0;  1 drivers
v000002710ec1be10_0 .net *"_ivl_61", 24 0, L_000002710ec56c90;  1 drivers
L_000002710ec5cae8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000002710ec196b0_0 .net *"_ivl_65", 6 0, L_000002710ec5cae8;  1 drivers
v000002710ec19b10_0 .net *"_ivl_66", 0 0, L_000002710ec57050;  1 drivers
v000002710ec1a510_0 .net *"_ivl_68", 6 0, L_000002710ec55430;  1 drivers
L_000002710ec5cb30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002710ec1b5f0_0 .net *"_ivl_71", 1 0, L_000002710ec5cb30;  1 drivers
v000002710ec1abf0_0 .net *"_ivl_72", 31 0, L_000002710ec568d0;  1 drivers
v000002710ec1ba50_0 .net *"_ivl_74", 6 0, L_000002710ec55570;  1 drivers
L_000002710ec5cb78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002710ec1b690_0 .net *"_ivl_77", 1 0, L_000002710ec5cb78;  1 drivers
v000002710ec1a3d0_0 .net *"_ivl_78", 0 0, L_000002710ec54c10;  1 drivers
L_000002710ec5c938 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000002710ec1b870_0 .net/2u *"_ivl_8", 6 0, L_000002710ec5c938;  1 drivers
v000002710ec1a330_0 .net *"_ivl_82", 31 0, L_000002710ec55390;  1 drivers
v000002710ec1b550_0 .net *"_ivl_84", 6 0, L_000002710ec56330;  1 drivers
L_000002710ec5cbc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002710ec19930_0 .net *"_ivl_87", 1 0, L_000002710ec5cbc0;  1 drivers
v000002710ec1bcd0_0 .net *"_ivl_90", 0 0, L_000002710ec548f0;  1 drivers
v000002710ec1b050_0 .net *"_ivl_92", 6 0, L_000002710ec54d50;  1 drivers
L_000002710ec5cc08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002710ec1a1f0_0 .net *"_ivl_95", 1 0, L_000002710ec5cc08;  1 drivers
v000002710ec1b730_0 .net *"_ivl_98", 0 0, L_000002710ec55c50;  1 drivers
o000002710ebd2488 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec1b7d0_0 .net "branch_is_call", 0 0, o000002710ebd2488;  0 drivers
o000002710ebd24b8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec1b910_0 .net "branch_is_cond", 0 0, o000002710ebd24b8;  0 drivers
o000002710ebd24e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec1baf0_0 .net "branch_is_return", 0 0, o000002710ebd24e8;  0 drivers
o000002710ebd2518 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec1b9b0_0 .net "branch_mispredict", 0 0, o000002710ebd2518;  0 drivers
o000002710ebd2548 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ec19e30_0 .net "branch_pc", 31 0, o000002710ebd2548;  0 drivers
o000002710ebd2578 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec1b230_0 .net "branch_taken", 0 0, o000002710ebd2578;  0 drivers
o000002710ebd25a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ec1a0b0_0 .net "branch_target", 31 0, o000002710ebd25a8;  0 drivers
o000002710ebd25d8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec19d90_0 .net "branch_valid", 0 0, o000002710ebd25d8;  0 drivers
v000002710ec1ad30_0 .net "btb_hit", 0 0, L_000002710eb96850;  1 drivers
v000002710ec1bb90_0 .net "btb_index", 4 0, L_000002710ec557f0;  1 drivers
v000002710ec1ae70 .array "btb_is_call", 31 0, 0 0;
v000002710ec1bc30 .array "btb_is_ret", 31 0, 0 0;
v000002710ec1ab50_0 .net "btb_pc_tag", 31 0, L_000002710ec554d0;  1 drivers
v000002710ec1bd70_0 .net "btb_predicted_call", 0 0, L_000002710eb97180;  1 drivers
v000002710ec19750_0 .net "btb_predicted_ret", 0 0, L_000002710eb969a0;  1 drivers
v000002710ec1a970_0 .net "btb_predicted_target", 31 0, L_000002710eb97880;  1 drivers
v000002710ec1afb0 .array "btb_tag", 31 0, 31 0;
v000002710ec197f0 .array "btb_target", 31 0, 31 0;
v000002710ec1aab0 .array "btb_valid", 31 0, 0 0;
v000002710ec1b0f0 .array "chooser", 4095 0, 1 0;
v000002710ec19890_0 .net "chooser_idx", 11 0, L_000002710ec56470;  1 drivers
v000002710ec199d0_0 .net "chooser_state", 1 0, L_000002710eb96cb0;  1 drivers
o000002710ebd2788 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec1a470_0 .net "clk", 0 0, o000002710ebd2788;  0 drivers
o000002710ebd27b8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000002710ec1b370_0 .net "funct3", 2 0, o000002710ebd27b8;  0 drivers
v000002710ec19f70_0 .var "ghr", 9 0;
v000002710ec19a70_0 .net "ghr_shifted", 9 0, L_000002710ec55e30;  1 drivers
v000002710ec1a010_0 .net "global_idx", 11 0, L_000002710eb96380;  1 drivers
v000002710ec1a5b0_0 .net "global_pc_idx", 11 0, L_000002710ec54a30;  1 drivers
v000002710ec1a650 .array "global_pht", 4095 0, 1 0;
v000002710ec19bb0_0 .net "global_pred", 0 0, L_000002710ec55070;  1 drivers
v000002710ec19c50_0 .var/i "i", 31 0;
v000002710ec19cf0_0 .net "if_is_call", 0 0, L_000002710eb96b60;  1 drivers
v000002710ec19ed0_0 .net "if_is_return", 0 0, L_000002710eb975e0;  1 drivers
o000002710ebd2968 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ec1a150_0 .net "instr", 31 0, o000002710ebd2968;  0 drivers
v000002710ec1af10_0 .net "is_branch", 0 0, L_000002710ec5c0f0;  1 drivers
v000002710ec1aa10_0 .net "is_conditional", 0 0, L_000002710eb960e0;  1 drivers
v000002710ec1a290_0 .net "is_jal", 0 0, L_000002710ec5c2d0;  1 drivers
v000002710ec1a6f0_0 .net "is_jalr", 0 0, L_000002710ec5c4b0;  1 drivers
v000002710ec1b190_0 .net "jal_imm", 31 0, L_000002710ec56fb0;  1 drivers
v000002710ec1a790_0 .net "jal_target", 31 0, L_000002710ec56b50;  1 drivers
v000002710ec1a830_0 .net "link_reg", 0 0, L_000002710eb979d0;  1 drivers
v000002710ec1a8d0 .array "local_bht", 255 0, 9 0;
v000002710ec1ac90_0 .net "local_bht_idx", 7 0, L_000002710ec56e70;  1 drivers
v000002710ec1add0 .array "local_pht", 1023 0, 1 0;
v000002710ec1b2d0_0 .net "local_pht_idx", 9 0, L_000002710eb96fc0;  1 drivers
v000002710ec1b410_0 .net "local_pred", 0 0, L_000002710ec56d30;  1 drivers
o000002710ebd2b78 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000002710ec1b4b0_0 .net "opcode", 6 0, o000002710ebd2b78;  0 drivers
o000002710ebd2ba8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ebbba60_0 .net "pc", 31 0, o000002710ebd2ba8;  0 drivers
o000002710ebd2bd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ebbbb00_0 .net "pc_plus4", 31 0, o000002710ebd2bd8;  0 drivers
v000002710ebbb240_0 .var "predict_taken", 0 0;
v000002710ebbb2e0_0 .var "predict_target", 31 0;
v000002710ebbb380_0 .var "predict_valid", 0 0;
v000002710ebbbba0_0 .net "ra_reg", 0 0, L_000002710ec561f0;  1 drivers
v000002710ebbbe20_0 .var "ras_ptr", 3 0;
v000002710ebbb1a0 .array "ras_stack", 15 0, 31 0;
v000002710ebbc1e0_0 .net "ras_top", 31 0, L_000002710ec55f70;  1 drivers
v000002710ebbbc40_0 .net "ras_valid", 0 0, L_000002710ec55b10;  1 drivers
o000002710ebd2d58 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002710ebbad40_0 .net "rd", 4 0, o000002710ebd2d58;  0 drivers
o000002710ebd2d88 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002710ebbbce0_0 .net "rs1", 4 0, o000002710ebd2d88;  0 drivers
o000002710ebd2db8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebbaca0_0 .net "rst_n", 0 0, o000002710ebd2db8;  0 drivers
v000002710ebbade0_0 .net "tournament_pred", 0 0, L_000002710ec55890;  1 drivers
v000002710ebbb9c0_0 .net "upd_btb_idx", 4 0, L_000002710ec55930;  1 drivers
v000002710ebbb740_0 .net "upd_btb_tag", 31 0, L_000002710ec566f0;  1 drivers
v000002710ebbbec0_0 .net "upd_chooser_idx", 11 0, L_000002710ec563d0;  1 drivers
v000002710ebbc280_0 .net "upd_global_idx", 11 0, L_000002710eb96230;  1 drivers
v000002710ebbb420_0 .net "upd_global_pc_idx", 11 0, L_000002710ec551b0;  1 drivers
v000002710ebbac00_0 .net "upd_local_bht_idx", 7 0, L_000002710ec55110;  1 drivers
v000002710ebbb060_0 .net "upd_local_pht_idx", 9 0, L_000002710eb96e00;  1 drivers
E_000002710eb62f20/0 .event negedge, v000002710ebbaca0_0;
E_000002710eb62f20/1 .event posedge, v000002710ec1a470_0;
E_000002710eb62f20 .event/or E_000002710eb62f20/0, E_000002710eb62f20/1;
E_000002710eb64ce0/0 .event anyedge, v000002710ebbbb00_0, v000002710ec19ed0_0, v000002710ebbbc40_0, v000002710ebbc1e0_0;
E_000002710eb64ce0/1 .event anyedge, v000002710ec19cf0_0, v000002710ec1a290_0, v000002710ec1a790_0, v000002710ec1ad30_0;
E_000002710eb64ce0/2 .event anyedge, v000002710ec1a970_0, v000002710ec1af10_0, v000002710ebbade0_0, v000002710ec1a6f0_0;
E_000002710eb64ce0 .event/or E_000002710eb64ce0/0, E_000002710eb64ce0/1, E_000002710eb64ce0/2;
L_000002710ec5c0f0 .cmp/eq 7, o000002710ebd2b78, L_000002710ec5c8a8;
L_000002710ec5c2d0 .cmp/eq 7, o000002710ebd2b78, L_000002710ec5c8f0;
L_000002710ec5c4b0 .cmp/eq 7, o000002710ebd2b78, L_000002710ec5c938;
L_000002710ec561f0 .cmp/eq 5, o000002710ebd2d88, L_000002710ec5c980;
L_000002710ec54ad0 .cmp/eq 5, o000002710ebd2d58, L_000002710ec5c9c8;
L_000002710ec56290 .cmp/eq 5, o000002710ebd2d58, L_000002710ec5ca10;
L_000002710ec54990 .cmp/eq 5, o000002710ebd2d58, L_000002710ec5ca58;
L_000002710ec54cb0 .part o000002710ebd2968, 31, 1;
LS_000002710ec55750_0_0 .concat [ 1 1 1 1], L_000002710ec54cb0, L_000002710ec54cb0, L_000002710ec54cb0, L_000002710ec54cb0;
LS_000002710ec55750_0_4 .concat [ 1 1 1 1], L_000002710ec54cb0, L_000002710ec54cb0, L_000002710ec54cb0, L_000002710ec54cb0;
LS_000002710ec55750_0_8 .concat [ 1 1 1 0], L_000002710ec54cb0, L_000002710ec54cb0, L_000002710ec54cb0;
L_000002710ec55750 .concat [ 4 4 3 0], LS_000002710ec55750_0_0, LS_000002710ec55750_0_4, LS_000002710ec55750_0_8;
L_000002710ec54b70 .part o000002710ebd2968, 31, 1;
L_000002710ec55250 .part o000002710ebd2968, 12, 8;
L_000002710ec56790 .part o000002710ebd2968, 20, 1;
L_000002710ec56a10 .part o000002710ebd2968, 21, 10;
LS_000002710ec56fb0_0_0 .concat [ 1 10 1 8], L_000002710ec5caa0, L_000002710ec56a10, L_000002710ec56790, L_000002710ec55250;
LS_000002710ec56fb0_0_4 .concat [ 1 11 0 0], L_000002710ec54b70, L_000002710ec55750;
L_000002710ec56fb0 .concat [ 20 12 0 0], LS_000002710ec56fb0_0_0, LS_000002710ec56fb0_0_4;
L_000002710ec56b50 .arith/sum 32, o000002710ebd2ba8, L_000002710ec56fb0;
L_000002710ec557f0 .part o000002710ebd2ba8, 2, 5;
L_000002710ec56c90 .part o000002710ebd2ba8, 7, 25;
L_000002710ec554d0 .concat [ 25 7 0 0], L_000002710ec56c90, L_000002710ec5cae8;
L_000002710ec57050 .array/port v000002710ec1aab0, L_000002710ec55430;
L_000002710ec55430 .concat [ 5 2 0 0], L_000002710ec557f0, L_000002710ec5cb30;
L_000002710ec568d0 .array/port v000002710ec1afb0, L_000002710ec55570;
L_000002710ec55570 .concat [ 5 2 0 0], L_000002710ec557f0, L_000002710ec5cb78;
L_000002710ec54c10 .cmp/eq 32, L_000002710ec568d0, L_000002710ec554d0;
L_000002710ec55390 .array/port v000002710ec197f0, L_000002710ec56330;
L_000002710ec56330 .concat [ 5 2 0 0], L_000002710ec557f0, L_000002710ec5cbc0;
L_000002710ec548f0 .array/port v000002710ec1ae70, L_000002710ec54d50;
L_000002710ec54d50 .concat [ 5 2 0 0], L_000002710ec557f0, L_000002710ec5cc08;
L_000002710ec55c50 .array/port v000002710ec1bc30, L_000002710ec55cf0;
L_000002710ec55cf0 .concat [ 5 2 0 0], L_000002710ec557f0, L_000002710ec5cc50;
L_000002710ec56e70 .part o000002710ebd2ba8, 2, 8;
L_000002710ec55610 .array/port v000002710ec1a8d0, L_000002710ec56510;
L_000002710ec56510 .concat [ 8 2 0 0], L_000002710ec56e70, L_000002710ec5cc98;
L_000002710ec56bf0 .array/port v000002710ec1add0, L_000002710ec55d90;
L_000002710ec55d90 .concat [ 10 2 0 0], L_000002710eb96fc0, L_000002710ec5cce0;
L_000002710ec56d30 .part L_000002710ec56bf0, 1, 1;
L_000002710ec54a30 .part o000002710ebd2ba8, 2, 12;
L_000002710ec54df0 .part v000002710ec19f70_0, 0, 10;
L_000002710ec559d0 .concat [ 2 10 0 0], L_000002710ec5cd28, L_000002710ec54df0;
L_000002710ec54e90 .array/port v000002710ec1a650, L_000002710ec56ab0;
L_000002710ec56ab0 .concat [ 12 2 0 0], L_000002710eb96380, L_000002710ec5cd70;
L_000002710ec55070 .part L_000002710ec54e90, 1, 1;
L_000002710ec56470 .part o000002710ebd2ba8, 2, 12;
L_000002710ec552f0 .array/port v000002710ec1b0f0, L_000002710ec54fd0;
L_000002710ec54fd0 .concat [ 12 2 0 0], L_000002710ec56470, L_000002710ec5cdb8;
L_000002710ec54f30 .part L_000002710eb96cb0, 1, 1;
L_000002710ec55890 .functor MUXZ 1, L_000002710ec55070, L_000002710ec56d30, L_000002710eb97810, C4<>;
L_000002710ec560b0 .concat [ 4 28 0 0], v000002710ebbbe20_0, L_000002710ec5ce48;
L_000002710ec56f10 .cmp/gt 32, L_000002710ec560b0, L_000002710ec5ce90;
L_000002710ec56dd0 .array/port v000002710ebbb1a0, L_000002710ec556b0;
L_000002710ec565b0 .concat [ 4 29 0 0], v000002710ebbbe20_0, L_000002710ec5ced8;
L_000002710ec556b0 .arith/sub 33, L_000002710ec565b0, L_000002710ec5cf20;
L_000002710ec55f70 .functor MUXZ 32, o000002710ebd2bd8, L_000002710ec56dd0, L_000002710ec56f10, C4<>;
L_000002710ec56970 .concat [ 4 28 0 0], v000002710ebbbe20_0, L_000002710ec5cf68;
L_000002710ec55b10 .cmp/gt 32, L_000002710ec56970, L_000002710ec5cfb0;
L_000002710ec55110 .part o000002710ebd2548, 2, 8;
L_000002710ec551b0 .part o000002710ebd2548, 2, 12;
L_000002710ec563d0 .part o000002710ebd2548, 2, 12;
L_000002710ec55930 .part o000002710ebd2548, 2, 5;
L_000002710ec55a70 .part o000002710ebd2548, 7, 25;
L_000002710ec566f0 .concat [ 25 7 0 0], L_000002710ec55a70, L_000002710ec5cff8;
L_000002710ec55bb0 .array/port v000002710ec1a8d0, L_000002710ec56830;
L_000002710ec56830 .concat [ 8 2 0 0], L_000002710ec55110, L_000002710ec5d040;
L_000002710ec56010 .part v000002710ec19f70_0, 0, 9;
L_000002710ec55e30 .concat [ 1 9 0 0], L_000002710ec5d088, L_000002710ec56010;
L_000002710ec55ed0 .part L_000002710ec55e30, 0, 10;
L_000002710ec56150 .concat [ 2 10 0 0], L_000002710ec5d0d0, L_000002710ec55ed0;
S_000002710ebb4910 .scope module, "csr_reg" "csr_reg" 4 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "csr_addr";
    .port_info 3 /INPUT 32 "csr_wdata";
    .port_info 4 /OUTPUT 32 "csr_rdata";
    .port_info 5 /INPUT 1 "csr_we";
    .port_info 6 /INPUT 2 "csr_op";
    .port_info 7 /INPUT 1 "exception_valid";
    .port_info 8 /INPUT 32 "exception_pc";
    .port_info 9 /INPUT 32 "exception_cause";
    .port_info 10 /INPUT 32 "exception_val";
    .port_info 11 /INPUT 1 "mret_exec";
    .port_info 12 /INPUT 1 "timer_interrupt";
    .port_info 13 /INPUT 1 "external_interrupt";
    .port_info 14 /INPUT 1 "software_interrupt";
    .port_info 15 /OUTPUT 32 "mtvec_out";
    .port_info 16 /OUTPUT 32 "mepc_out";
    .port_info 17 /OUTPUT 1 "global_ie";
    .port_info 18 /OUTPUT 1 "trap_taken";
P_000002710e5f7ef0 .param/l "CSR_MARCHID" 1 4 59, C4<111100010010>;
P_000002710e5f7f28 .param/l "CSR_MCAUSE" 1 4 51, C4<001101000010>;
P_000002710e5f7f60 .param/l "CSR_MCYCLE" 1 4 54, C4<101100000000>;
P_000002710e5f7f98 .param/l "CSR_MCYCLEH" 1 4 56, C4<101110000000>;
P_000002710e5f7fd0 .param/l "CSR_MEDELEG" 1 4 45, C4<001100000010>;
P_000002710e5f8008 .param/l "CSR_MEPC" 1 4 50, C4<001101000001>;
P_000002710e5f8040 .param/l "CSR_MHARTID" 1 4 61, C4<111100010100>;
P_000002710e5f8078 .param/l "CSR_MIDELEG" 1 4 46, C4<001100000011>;
P_000002710e5f80b0 .param/l "CSR_MIE" 1 4 47, C4<001100000100>;
P_000002710e5f80e8 .param/l "CSR_MIMPID" 1 4 60, C4<111100010011>;
P_000002710e5f8120 .param/l "CSR_MINSTRET" 1 4 55, C4<101100000010>;
P_000002710e5f8158 .param/l "CSR_MINSTRETH" 1 4 57, C4<101110000010>;
P_000002710e5f8190 .param/l "CSR_MIP" 1 4 53, C4<001101000100>;
P_000002710e5f81c8 .param/l "CSR_MISA" 1 4 44, C4<001100000001>;
P_000002710e5f8200 .param/l "CSR_MSCRATCH" 1 4 49, C4<001101000000>;
P_000002710e5f8238 .param/l "CSR_MSTATUS" 1 4 43, C4<001100000000>;
P_000002710e5f8270 .param/l "CSR_MTVAL" 1 4 52, C4<001101000011>;
P_000002710e5f82a8 .param/l "CSR_MTVEC" 1 4 48, C4<001100000101>;
P_000002710e5f82e0 .param/l "CSR_MVENDORID" 1 4 58, C4<111100010001>;
L_000002710eb970a0 .functor AND 1, L_000002710ec57690, L_000002710ec57f50, C4<1>, C4<1>;
L_000002710eb95f90 .functor AND 1, L_000002710ec59210, L_000002710ec589f0, C4<1>, C4<1>;
L_000002710eb96000 .functor OR 1, L_000002710eb970a0, L_000002710eb95f90, C4<0>, C4<0>;
L_000002710eb962a0 .functor AND 1, L_000002710ec583b0, L_000002710ec57ff0, C4<1>, C4<1>;
L_000002710eb976c0 .functor OR 1, L_000002710eb96000, L_000002710eb962a0, C4<0>, C4<0>;
L_000002710eb968c0 .functor AND 1, L_000002710ec56650, L_000002710eb976c0, C4<1>, C4<1>;
o000002710ebd3808 .functor BUFZ 1, C4<z>; HiZ drive
L_000002710eb97110 .functor OR 1, o000002710ebd3808, L_000002710eb968c0, C4<0>, C4<0>;
L_000002710eb96690 .functor BUFZ 1, L_000002710ec56650, C4<0>, C4<0>, C4<0>;
L_000002710eb96930 .functor BUFZ 32, v000002710ebbaa20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002710eb961c0 .functor BUFZ 32, v000002710ebba0c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000002710ebd36e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000002710eb96f50 .functor OR 32, v000002710ebb8e00_0, o000002710ebd36e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002710eb96a10 .functor NOT 32, o000002710ebd36e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002710eb96460 .functor AND 32, v000002710ebb8e00_0, L_000002710eb96a10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002710ebbb6a0_0 .net *"_ivl_19", 0 0, L_000002710eb970a0;  1 drivers
v000002710ebbc000_0 .net *"_ivl_21", 0 0, L_000002710eb95f90;  1 drivers
v000002710ebbbd80_0 .net *"_ivl_23", 0 0, L_000002710eb96000;  1 drivers
v000002710ebbae80_0 .net *"_ivl_25", 0 0, L_000002710eb962a0;  1 drivers
v000002710ebbb4c0_0 .net *"_ivl_27", 0 0, L_000002710eb976c0;  1 drivers
L_000002710ec5d118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002710ebbaf20_0 .net/2u *"_ivl_38", 1 0, L_000002710ec5d118;  1 drivers
v000002710ebbafc0_0 .net *"_ivl_40", 0 0, L_000002710ec595d0;  1 drivers
L_000002710ec5d160 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002710ebbb100_0 .net/2u *"_ivl_42", 1 0, L_000002710ec5d160;  1 drivers
v000002710ebbb560_0 .net *"_ivl_44", 0 0, L_000002710ec57910;  1 drivers
v000002710ebbbf60_0 .net *"_ivl_46", 31 0, L_000002710eb96f50;  1 drivers
L_000002710ec5d1a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002710ebbc0a0_0 .net/2u *"_ivl_48", 1 0, L_000002710ec5d1a8;  1 drivers
v000002710ebbc140_0 .net *"_ivl_50", 0 0, L_000002710ec57e10;  1 drivers
v000002710ebbb600_0 .net *"_ivl_52", 31 0, L_000002710eb96a10;  1 drivers
v000002710ebbb7e0_0 .net *"_ivl_54", 31 0, L_000002710eb96460;  1 drivers
v000002710ebbb880_0 .net *"_ivl_56", 31 0, L_000002710ec58d10;  1 drivers
v000002710ebbb920_0 .net *"_ivl_58", 31 0, L_000002710ec58a90;  1 drivers
o000002710ebd3628 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebba7a0_0 .net "clk", 0 0, o000002710ebd3628;  0 drivers
o000002710ebd3658 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v000002710ebb9b20_0 .net "csr_addr", 11 0, o000002710ebd3658;  0 drivers
o000002710ebd3688 .functor BUFZ 2, C4<zz>; HiZ drive
v000002710ebba340_0 .net "csr_op", 1 0, o000002710ebd3688;  0 drivers
v000002710ebb8e00_0 .var "csr_rdata", 31 0;
v000002710ebb8ae0_0 .net "csr_wdata", 31 0, o000002710ebd36e8;  0 drivers
o000002710ebd3718 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebb9260_0 .net "csr_we", 0 0, o000002710ebd3718;  0 drivers
v000002710ebb9580_0 .net "csr_write_data", 31 0, L_000002710ec59030;  1 drivers
o000002710ebd3778 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ebba3e0_0 .net "exception_cause", 31 0, o000002710ebd3778;  0 drivers
o000002710ebd37a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ebb9bc0_0 .net "exception_pc", 31 0, o000002710ebd37a8;  0 drivers
o000002710ebd37d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ebbaac0_0 .net "exception_val", 31 0, o000002710ebd37d8;  0 drivers
v000002710ebb8b80_0 .net "exception_valid", 0 0, o000002710ebd3808;  0 drivers
o000002710ebd3838 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebb9d00_0 .net "external_interrupt", 0 0, o000002710ebd3838;  0 drivers
v000002710ebba840_0 .net "global_ie", 0 0, L_000002710eb96690;  1 drivers
v000002710ebb9800_0 .net "interrupt_taken", 0 0, L_000002710eb968c0;  1 drivers
v000002710ebb8720_0 .var "mcause", 31 0;
v000002710ebbab60_0 .var "mcycle", 63 0;
v000002710ebba200_0 .var "medeleg", 31 0;
v000002710ebba0c0_0 .var "mepc", 31 0;
v000002710ebb8cc0_0 .net "mepc_out", 31 0, L_000002710eb961c0;  1 drivers
v000002710ebba2a0_0 .var "mideleg", 31 0;
v000002710ebb8d60_0 .var "mie", 31 0;
v000002710ebb9080_0 .net "mie_meie", 0 0, L_000002710ec57690;  1 drivers
v000002710ebb9c60_0 .net "mie_msie", 0 0, L_000002710ec583b0;  1 drivers
v000002710ebba480_0 .net "mie_mtie", 0 0, L_000002710ec59210;  1 drivers
v000002710ebba660_0 .var "minstret", 63 0;
v000002710ebb8ea0_0 .var "mip", 31 0;
v000002710ebb9120_0 .net "mip_meip", 0 0, L_000002710ec57f50;  1 drivers
v000002710ebba5c0_0 .net "mip_msip", 0 0, L_000002710ec57ff0;  1 drivers
v000002710ebb98a0_0 .net "mip_mtip", 0 0, L_000002710ec589f0;  1 drivers
v000002710ebba520_0 .var "misa", 31 0;
o000002710ebd3bc8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebba020_0 .net "mret_exec", 0 0, o000002710ebd3bc8;  0 drivers
v000002710ebb8400_0 .var "mscratch", 31 0;
v000002710ebb8860_0 .var "mstatus", 31 0;
v000002710ebb9300_0 .net "mstatus_mie", 0 0, L_000002710ec56650;  1 drivers
v000002710ebb87c0_0 .net "mstatus_mpie", 0 0, L_000002710ec597b0;  1 drivers
v000002710ebb9da0_0 .net "mstatus_mpp", 1 0, L_000002710ec57c30;  1 drivers
v000002710ebb9e40_0 .var "mtval", 31 0;
v000002710ebbaa20_0 .var "mtvec", 31 0;
v000002710ebb9940_0 .net "mtvec_out", 31 0, L_000002710eb96930;  1 drivers
o000002710ebd3d78 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebba700_0 .net "rst_n", 0 0, o000002710ebd3d78;  0 drivers
o000002710ebd3da8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebba8e0_0 .net "software_interrupt", 0 0, o000002710ebd3da8;  0 drivers
o000002710ebd3dd8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebb91c0_0 .net "timer_interrupt", 0 0, o000002710ebd3dd8;  0 drivers
v000002710ebb84a0_0 .net "trap_taken", 0 0, L_000002710eb97110;  1 drivers
E_000002710eb64d20/0 .event negedge, v000002710ebba700_0;
E_000002710eb64d20/1 .event posedge, v000002710ebba7a0_0;
E_000002710eb64d20 .event/or E_000002710eb64d20/0, E_000002710eb64d20/1;
E_000002710eb64ea0/0 .event anyedge, v000002710ebb9b20_0, v000002710ebb8860_0, v000002710ebba520_0, v000002710ebba200_0;
E_000002710eb64ea0/1 .event anyedge, v000002710ebba2a0_0, v000002710ebb8d60_0, v000002710ebbaa20_0, v000002710ebb8400_0;
E_000002710eb64ea0/2 .event anyedge, v000002710ebba0c0_0, v000002710ebb8720_0, v000002710ebb9e40_0, v000002710ebb8ea0_0;
E_000002710eb64ea0/3 .event anyedge, v000002710ebbab60_0, v000002710ebba660_0;
E_000002710eb64ea0 .event/or E_000002710eb64ea0/0, E_000002710eb64ea0/1, E_000002710eb64ea0/2, E_000002710eb64ea0/3;
L_000002710ec56650 .part v000002710ebb8860_0, 3, 1;
L_000002710ec597b0 .part v000002710ebb8860_0, 7, 1;
L_000002710ec57c30 .part v000002710ebb8860_0, 11, 2;
L_000002710ec583b0 .part v000002710ebb8d60_0, 3, 1;
L_000002710ec59210 .part v000002710ebb8d60_0, 7, 1;
L_000002710ec57690 .part v000002710ebb8d60_0, 11, 1;
L_000002710ec57ff0 .part v000002710ebb8ea0_0, 3, 1;
L_000002710ec589f0 .part v000002710ebb8ea0_0, 7, 1;
L_000002710ec57f50 .part v000002710ebb8ea0_0, 11, 1;
L_000002710ec595d0 .cmp/eq 2, o000002710ebd3688, L_000002710ec5d118;
L_000002710ec57910 .cmp/eq 2, o000002710ebd3688, L_000002710ec5d160;
L_000002710ec57e10 .cmp/eq 2, o000002710ebd3688, L_000002710ec5d1a8;
L_000002710ec58d10 .functor MUXZ 32, o000002710ebd36e8, L_000002710eb96460, L_000002710ec57e10, C4<>;
L_000002710ec58a90 .functor MUXZ 32, L_000002710ec58d10, L_000002710eb96f50, L_000002710ec57910, C4<>;
L_000002710ec59030 .functor MUXZ 32, L_000002710ec58a90, o000002710ebd36e8, L_000002710ec595d0, C4<>;
S_000002710ebd0910 .scope module, "data_bram" "data_bram" 5 15;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 14 "addr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /INPUT 3 "size";
    .port_info 8 /INPUT 1 "unsigned_flag";
P_000002710eba1120 .param/l "ADDR_WIDTH" 0 5 16, +C4<00000000000000000000000000001110>;
P_000002710eba1158 .param/l "AW" 1 5 37, +C4<000000000000000000000000000001100>;
P_000002710eba1190 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
P_000002710eba11c8 .param/str "INIT_FILE" 0 5 18, "\000";
P_000002710eba1200 .param/l "MEM_DEPTH" 1 5 36, +C4<00000000000000000000000000000001000000000000>;
o000002710ebd41c8 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v000002710ebba160_0 .net "addr", 13 0, o000002710ebd41c8;  0 drivers
v000002710ebb9440_0 .var "byte0", 7 0;
v000002710ebb9ee0_0 .var "byte1", 7 0;
v000002710ebb9f80_0 .var "byte2", 7 0;
v000002710ebb8540_0 .var "byte3", 7 0;
v000002710ebb96c0_0 .net "byte_addr", 1 0, L_000002710ec57b90;  1 drivers
v000002710ebba980_0 .var "byte_en", 3 0;
o000002710ebd4318 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebb85e0_0 .net "clk", 0 0, o000002710ebd4318;  0 drivers
o000002710ebd4348 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ebb8680_0 .net "din", 31 0, o000002710ebd4348;  0 drivers
v000002710ebb8900_0 .var "dout", 31 0;
v000002710ebb89a0_0 .var/i "i", 31 0;
v000002710ebb8a40 .array "mem", 4095 0, 31 0;
v000002710ebb8c20_0 .var "raw_data", 31 0;
o000002710ebd4408 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebb8f40_0 .net "re", 0 0, o000002710ebd4408;  0 drivers
o000002710ebd4438 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebb94e0_0 .net "rst_n", 0 0, o000002710ebd4438;  0 drivers
o000002710ebd4468 .functor BUFZ 3, C4<zzz>; HiZ drive
v000002710ebb8fe0_0 .net "size", 2 0, o000002710ebd4468;  0 drivers
o000002710ebd4498 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebb9620_0 .net "unsigned_flag", 0 0, o000002710ebd4498;  0 drivers
o000002710ebd44c8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebb9760_0 .net "we", 0 0, o000002710ebd44c8;  0 drivers
v000002710ebb99e0_0 .net "word_addr", 11 0, L_000002710ec59530;  1 drivers
v000002710ebb9a80_0 .var "write_data", 31 0;
E_000002710eb65920/0 .event anyedge, v000002710ebb8c20_0, v000002710ebb8fe0_0, v000002710ebb96c0_0, v000002710ebb9620_0;
E_000002710eb65920/1 .event anyedge, v000002710ebb9440_0, v000002710ebb9ee0_0, v000002710ebb9f80_0, v000002710ebb8540_0;
E_000002710eb65920 .event/or E_000002710eb65920/0, E_000002710eb65920/1;
E_000002710eb659a0/0 .event negedge, v000002710ebb94e0_0;
E_000002710eb659a0/1 .event posedge, v000002710ebb85e0_0;
E_000002710eb659a0 .event/or E_000002710eb659a0/0, E_000002710eb659a0/1;
E_000002710eb64da0 .event anyedge, v000002710ebb8fe0_0, v000002710ebb96c0_0, v000002710ebb8680_0;
E_000002710eb65120 .event anyedge, v000002710ebb8fe0_0, v000002710ebb96c0_0;
L_000002710ec59530 .part o000002710ebd41c8, 2, 12;
L_000002710ec57b90 .part o000002710ebd41c8, 0, 2;
S_000002710ebb5b50 .scope module, "data_bram_sync_read" "data_bram_sync_read" 5 187;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 14 "addr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /INPUT 3 "size";
    .port_info 8 /INPUT 1 "unsigned_flag";
P_000002710eba3760 .param/l "ADDR_WIDTH" 0 5 188, +C4<00000000000000000000000000001110>;
P_000002710eba3798 .param/l "AW" 1 5 205, +C4<000000000000000000000000000001100>;
P_000002710eba37d0 .param/l "DATA_WIDTH" 0 5 189, +C4<00000000000000000000000000100000>;
P_000002710eba3808 .param/str "INIT_FILE" 0 5 190, "\000";
P_000002710eba3840 .param/l "MEM_DEPTH" 1 5 204, +C4<00000000000000000000000000000001000000000000>;
o000002710ebd4708 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v000002710eb8a330_0 .net "addr", 13 0, o000002710ebd4708;  0 drivers
v000002710ec40830_0 .net "byte_addr", 1 0, L_000002710ec59710;  1 drivers
v000002710ec41050_0 .var "byte_addr_reg", 1 0;
v000002710ec40c90_0 .var "byte_en", 3 0;
o000002710ebd47c8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec41af0_0 .net "clk", 0 0, o000002710ebd47c8;  0 drivers
o000002710ebd47f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ec40ab0_0 .net "din", 31 0, o000002710ebd47f8;  0 drivers
v000002710ec41190_0 .var "dout", 31 0;
v000002710ec405b0_0 .var/i "i", 31 0;
v000002710ec3f930 .array "mem", 4095 0, 31 0;
o000002710ebd4888 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec412d0_0 .net "re", 0 0, o000002710ebd4888;  0 drivers
v000002710ec41ff0_0 .var "read_data_reg", 31 0;
v000002710ec403d0_0 .var "read_valid", 0 0;
o000002710ebd4918 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec3fed0_0 .net "rst_n", 0 0, o000002710ebd4918;  0 drivers
o000002710ebd4948 .functor BUFZ 3, C4<zzz>; HiZ drive
v000002710ec41370_0 .net "size", 2 0, o000002710ebd4948;  0 drivers
v000002710ec41870_0 .var "size_reg", 2 0;
o000002710ebd49a8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec40290_0 .net "unsigned_flag", 0 0, o000002710ebd49a8;  0 drivers
v000002710ec41eb0_0 .var "unsigned_reg", 0 0;
o000002710ebd4a08 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec41410_0 .net "we", 0 0, o000002710ebd4a08;  0 drivers
v000002710ec3fb10_0 .net "word_addr", 11 0, L_000002710ec58f90;  1 drivers
v000002710ec41230_0 .var "write_data", 31 0;
E_000002710eb64de0/0 .event anyedge, v000002710ec403d0_0, v000002710ec41870_0, v000002710ec41050_0, v000002710ec41eb0_0;
E_000002710eb64de0/1 .event anyedge, v000002710ec41ff0_0;
E_000002710eb64de0 .event/or E_000002710eb64de0/0, E_000002710eb64de0/1;
E_000002710eb64e20/0 .event negedge, v000002710ec3fed0_0;
E_000002710eb64e20/1 .event posedge, v000002710ec41af0_0;
E_000002710eb64e20 .event/or E_000002710eb64e20/0, E_000002710eb64e20/1;
E_000002710eb65ae0 .event posedge, v000002710ec41af0_0;
E_000002710eb64e60 .event anyedge, v000002710ec41370_0, v000002710ec40830_0, v000002710ec40ab0_0;
E_000002710eb65160 .event anyedge, v000002710ec41370_0, v000002710ec40830_0;
L_000002710ec58f90 .part o000002710ebd4708, 2, 12;
L_000002710ec59710 .part o000002710ebd4708, 0, 2;
S_000002710ebb5ce0 .scope module, "if_stage" "if_stage" 6 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pc_stall";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 32 "pc_target";
    .port_info 5 /OUTPUT 32 "imem_addr";
    .port_info 6 /INPUT 32 "imem_data";
    .port_info 7 /OUTPUT 32 "pc_out";
    .port_info 8 /OUTPUT 32 "pc_plus4_out";
    .port_info 9 /OUTPUT 32 "instr_out";
L_000002710eb96310 .functor BUFZ 32, v000002710ec3f9d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002710ec5d1f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002710ec41f50_0 .net/2u *"_ivl_0", 31 0, L_000002710ec5d1f0;  1 drivers
o000002710ebd4c78 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec400b0_0 .net "clk", 0 0, o000002710ebd4c78;  0 drivers
v000002710ec41d70_0 .net "imem_addr", 31 0, L_000002710eb96310;  1 drivers
o000002710ebd4cd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ec40150_0 .net "imem_data", 31 0, o000002710ebd4cd8;  0 drivers
v000002710ec414b0_0 .var "instr_out", 31 0;
v000002710ec3f9d0_0 .var "pc", 31 0;
v000002710ec410f0_0 .net "pc_next", 31 0, L_000002710ec579b0;  1 drivers
v000002710ec41690_0 .var "pc_out", 31 0;
v000002710ec408d0_0 .net "pc_plus4", 31 0, L_000002710ec59670;  1 drivers
v000002710ec3fa70_0 .var "pc_plus4_out", 31 0;
o000002710ebd4e28 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec40650_0 .net "pc_src", 0 0, o000002710ebd4e28;  0 drivers
o000002710ebd4e58 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec41c30_0 .net "pc_stall", 0 0, o000002710ebd4e58;  0 drivers
o000002710ebd4e88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ec40b50_0 .net "pc_target", 31 0, o000002710ebd4e88;  0 drivers
o000002710ebd4eb8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec41550_0 .net "rst_n", 0 0, o000002710ebd4eb8;  0 drivers
E_000002710eb65ba0/0 .event negedge, v000002710ec41550_0;
E_000002710eb65ba0/1 .event posedge, v000002710ec400b0_0;
E_000002710eb65ba0 .event/or E_000002710eb65ba0/0, E_000002710eb65ba0/1;
L_000002710ec59670 .arith/sum 32, v000002710ec3f9d0_0, L_000002710ec5d1f0;
L_000002710ec579b0 .functor MUXZ 32, L_000002710ec59670, o000002710ebd4e88, o000002710ebd4e28, C4<>;
S_000002710e9f9f20 .scope module, "inst_bram" "inst_bram" 7 14;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "addr_a";
    .port_info 3 /OUTPUT 32 "dout_a";
    .port_info 4 /INPUT 1 "we_b";
    .port_info 5 /INPUT 12 "addr_b";
    .port_info 6 /INPUT 32 "din_b";
    .port_info 7 /INPUT 4 "be_b";
P_000002710eba17e0 .param/l "ADDR_WIDTH" 0 7 15, +C4<00000000000000000000000000001100>;
P_000002710eba1818 .param/l "AW" 1 7 37, +C4<000000000000000000000000000001010>;
P_000002710eba1850 .param/l "DATA_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_000002710eba1888 .param/str "INIT_FILE" 0 7 17, "\000";
P_000002710eba18c0 .param/l "MEM_DEPTH" 1 7 36, +C4<000000000000000000000000000000010000000000>;
L_000002710eb97420 .functor BUFZ 32, L_000002710ec58db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002710ec415f0_0 .net *"_ivl_4", 31 0, L_000002710ec58db0;  1 drivers
v000002710ec40330_0 .net *"_ivl_6", 11 0, L_000002710ec57d70;  1 drivers
L_000002710ec5d238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002710ec40470_0 .net *"_ivl_9", 1 0, L_000002710ec5d238;  1 drivers
o000002710ebd5158 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v000002710ec41910_0 .net "addr_a", 11 0, o000002710ebd5158;  0 drivers
o000002710ebd5188 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v000002710ec40510_0 .net "addr_b", 11 0, o000002710ebd5188;  0 drivers
o000002710ebd51b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002710ec406f0_0 .net "be_b", 3 0, o000002710ebd51b8;  0 drivers
o000002710ebd51e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec3fbb0_0 .net "clk", 0 0, o000002710ebd51e8;  0 drivers
o000002710ebd5218 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ec3f890_0 .net "din_b", 31 0, o000002710ebd5218;  0 drivers
v000002710ec40790_0 .net "dout_a", 31 0, L_000002710eb97420;  1 drivers
v000002710ec3fc50_0 .var/i "i", 31 0;
v000002710ec41730 .array "mem", 1023 0, 31 0;
o000002710ebd52a8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec419b0_0 .net "rst_n", 0 0, o000002710ebd52a8;  0 drivers
o000002710ebd52d8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec3fd90_0 .net "we_b", 0 0, o000002710ebd52d8;  0 drivers
v000002710ec41e10_0 .net "word_addr_a", 9 0, L_000002710ec57eb0;  1 drivers
v000002710ec401f0_0 .net "word_addr_b", 9 0, L_000002710ec58130;  1 drivers
E_000002710eb65720/0 .event negedge, v000002710ec419b0_0;
E_000002710eb65720/1 .event posedge, v000002710ec3fbb0_0;
E_000002710eb65720 .event/or E_000002710eb65720/0, E_000002710eb65720/1;
L_000002710ec57eb0 .part o000002710ebd5158, 2, 10;
L_000002710ec58130 .part o000002710ebd5188, 2, 10;
L_000002710ec58db0 .array/port v000002710ec41730, L_000002710ec57d70;
L_000002710ec57d70 .concat [ 10 2 0 0], L_000002710ec57eb0, L_000002710ec5d238;
S_000002710e9fa0b0 .scope module, "mmu" "mmu" 8 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "va";
    .port_info 3 /OUTPUT 32 "pa";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "re";
    .port_info 6 /OUTPUT 1 "page_fault";
    .port_info 7 /OUTPUT 1 "access_fault";
    .port_info 8 /INPUT 32 "satp";
    .port_info 9 /INPUT 1 "mprv";
    .port_info 10 /INPUT 2 "priv_mode";
    .port_info 11 /OUTPUT 32 "mem_addr";
    .port_info 12 /INPUT 32 "mem_rdata";
    .port_info 13 /OUTPUT 1 "mem_re";
    .port_info 14 /OUTPUT 1 "mem_we";
    .port_info 15 /OUTPUT 1 "mem_busy";
    .port_info 16 /OUTPUT 32 "pt_addr";
    .port_info 17 /INPUT 32 "pt_data";
    .port_info 18 /OUTPUT 1 "pt_re";
P_000002710e9fa240 .param/l "CHECK" 1 8 81, C4<001>;
P_000002710e9fa278 .param/l "DONE" 1 8 84, C4<100>;
P_000002710e9fa2b0 .param/l "FAULT" 1 8 85, C4<101>;
P_000002710e9fa2e8 .param/l "IDLE" 1 8 80, C4<000>;
P_000002710e9fa320 .param/l "WALK_L0" 1 8 83, C4<011>;
P_000002710e9fa358 .param/l "WALK_L1" 1 8 82, C4<010>;
L_000002710eb96ee0 .functor AND 1, L_000002710ec57190, L_000002710ec58770, C4<1>, C4<1>;
L_000002710ec5d280 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002710ec417d0_0 .net/2u *"_ivl_28", 1 0, L_000002710ec5d280;  1 drivers
v000002710ec3fcf0_0 .net *"_ivl_30", 0 0, L_000002710ec58770;  1 drivers
v000002710ec40970_0 .var "access_fault", 0 0;
o000002710ebd5578 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec41a50_0 .net "clk", 0 0, o000002710ebd5578;  0 drivers
v000002710ec40bf0_0 .var "mem_addr", 31 0;
v000002710ec40a10_0 .var "mem_busy", 0 0;
o000002710ebd5608 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ec41b90_0 .net "mem_rdata", 31 0, o000002710ebd5608;  0 drivers
v000002710ec3fe30_0 .var "mem_re", 0 0;
v000002710ec41cd0_0 .var "mem_we", 0 0;
v000002710ec40d30_0 .net "mmu_enabled", 0 0, L_000002710eb96ee0;  1 drivers
o000002710ebd56c8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec3ff70_0 .net "mprv", 0 0, o000002710ebd56c8;  0 drivers
v000002710ec40010_0 .var "next_state", 2 0;
v000002710ec40dd0_0 .var "pa", 31 0;
v000002710ec40e70_0 .var "page_fault", 0 0;
v000002710ec40f10_0 .net "page_offset", 11 0, L_000002710ec572d0;  1 drivers
v000002710ec40fb0_0 .var "perm_ok", 0 0;
o000002710ebd57e8 .functor BUFZ 2, C4<zz>; HiZ drive
v000002710ec42ef0_0 .net "priv_mode", 1 0, o000002710ebd57e8;  0 drivers
v000002710ec42db0_0 .var "pt_addr", 31 0;
o000002710ebd5848 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ec42090_0 .net "pt_data", 31 0, o000002710ebd5848;  0 drivers
v000002710ec43490_0 .var "pt_re", 0 0;
v000002710ec43530_0 .net "pte_a", 0 0, L_000002710ec59170;  1 drivers
v000002710ec43350_0 .net "pte_d", 0 0, L_000002710ec590d0;  1 drivers
v000002710ec42590_0 .net "pte_g", 0 0, L_000002710ec59350;  1 drivers
v000002710ec433f0_0 .var "pte_l1", 31 0;
v000002710ec426d0_0 .net "pte_ppn", 21 0, L_000002710ec57a50;  1 drivers
v000002710ec424f0_0 .net "pte_r", 0 0, L_000002710ec59850;  1 drivers
v000002710ec42e50_0 .net "pte_u", 0 0, L_000002710ec592b0;  1 drivers
v000002710ec435d0_0 .net "pte_v", 0 0, L_000002710ec570f0;  1 drivers
v000002710ec42d10_0 .net "pte_w", 0 0, L_000002710ec581d0;  1 drivers
v000002710ec43670_0 .net "pte_x", 0 0, L_000002710ec57370;  1 drivers
o000002710ebd5a88 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec42f90_0 .net "re", 0 0, o000002710ebd5a88;  0 drivers
o000002710ebd5ab8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec43710_0 .net "rst_n", 0 0, o000002710ebd5ab8;  0 drivers
o000002710ebd5ae8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ec42130_0 .net "satp", 31 0, o000002710ebd5ae8;  0 drivers
v000002710ec42630_0 .net "satp_mode", 0 0, L_000002710ec57190;  1 drivers
v000002710ec43030_0 .net "satp_ppn", 21 0, L_000002710ec593f0;  1 drivers
v000002710ec421d0_0 .var "state", 2 0;
o000002710ebd5ba8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ec42450_0 .net "va", 31 0, o000002710ebd5ba8;  0 drivers
v000002710ec42270_0 .net "vpn0", 9 0, L_000002710ec57230;  1 drivers
v000002710ec42310_0 .net "vpn1", 9 0, L_000002710ec59490;  1 drivers
o000002710ebd5c38 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec423b0_0 .net "we", 0 0, o000002710ebd5c38;  0 drivers
E_000002710eb656a0/0 .event anyedge, v000002710ec42450_0, v000002710ec42f90_0, v000002710ec40d30_0, v000002710ec423b0_0;
E_000002710eb656a0/1 .event anyedge, v000002710ec421d0_0, v000002710ec43030_0, v000002710ec42310_0, v000002710ec424f0_0;
E_000002710eb656a0/2 .event anyedge, v000002710ec43670_0, v000002710ec426d0_0, v000002710ec42270_0, v000002710ec40f10_0;
E_000002710eb656a0/3 .event anyedge, v000002710ec40dd0_0;
E_000002710eb656a0 .event/or E_000002710eb656a0/0, E_000002710eb656a0/1, E_000002710eb656a0/2, E_000002710eb656a0/3;
E_000002710eb654a0/0 .event negedge, v000002710ec43710_0;
E_000002710eb654a0/1 .event posedge, v000002710ec41a50_0;
E_000002710eb654a0 .event/or E_000002710eb654a0/0, E_000002710eb654a0/1;
E_000002710eb65520/0 .event anyedge, v000002710ec421d0_0, v000002710ec423b0_0, v000002710ec42f90_0, v000002710ec40d30_0;
E_000002710eb65520/1 .event anyedge, v000002710ec435d0_0, v000002710ec424f0_0, v000002710ec43670_0, v000002710ec40fb0_0;
E_000002710eb65520 .event/or E_000002710eb65520/0, E_000002710eb65520/1;
E_000002710eb655a0/0 .event anyedge, v000002710ec435d0_0, v000002710ec423b0_0, v000002710ec42d10_0, v000002710ec42f90_0;
E_000002710eb655a0/1 .event anyedge, v000002710ec424f0_0;
E_000002710eb655a0 .event/or E_000002710eb655a0/0, E_000002710eb655a0/1;
L_000002710ec57a50 .part o000002710ebd5848, 10, 22;
L_000002710ec590d0 .part o000002710ebd5848, 7, 1;
L_000002710ec59170 .part o000002710ebd5848, 6, 1;
L_000002710ec59350 .part o000002710ebd5848, 5, 1;
L_000002710ec592b0 .part o000002710ebd5848, 4, 1;
L_000002710ec57370 .part o000002710ebd5848, 3, 1;
L_000002710ec581d0 .part o000002710ebd5848, 2, 1;
L_000002710ec59850 .part o000002710ebd5848, 1, 1;
L_000002710ec570f0 .part o000002710ebd5848, 0, 1;
L_000002710ec57190 .part o000002710ebd5ae8, 31, 1;
L_000002710ec593f0 .part o000002710ebd5ae8, 0, 22;
L_000002710ec59490 .part o000002710ebd5ba8, 22, 10;
L_000002710ec57230 .part o000002710ebd5ba8, 12, 10;
L_000002710ec572d0 .part o000002710ebd5ba8, 0, 12;
L_000002710ec58770 .cmp/ne 2, o000002710ebd57e8, L_000002710ec5d280;
S_000002710e9d8f10 .scope module, "pmp" "pmp" 9 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /INPUT 1 "xe";
    .port_info 6 /INPUT 2 "priv_mode";
    .port_info 7 /INPUT 32 "pmpcfg0";
    .port_info 8 /INPUT 32 "pmpcfg1";
    .port_info 9 /INPUT 32 "pmpaddr0";
    .port_info 10 /INPUT 32 "pmpaddr1";
    .port_info 11 /INPUT 32 "pmpaddr2";
    .port_info 12 /INPUT 32 "pmpaddr3";
    .port_info 13 /OUTPUT 1 "access_ok";
    .port_info 14 /OUTPUT 1 "access_fault";
P_000002710eba4180 .param/l "PMP_ENTRIES" 0 9 9, +C4<00000000000000000000000000000100>;
P_000002710eba41b8 .param/l "PMP_NA4" 1 9 48, C4<10>;
P_000002710eba41f0 .param/l "PMP_NAPOT" 1 9 49, C4<11>;
P_000002710eba4228 .param/l "PMP_OFF" 1 9 46, C4<00>;
P_000002710eba4260 .param/l "PMP_TOR" 1 9 47, C4<01>;
o000002710ebd6a48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000002710eb96a80 .functor BUFZ 32, o000002710ebd6a48, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000002710ebd6a78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000002710eb972d0 .functor BUFZ 32, o000002710ebd6a78, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000002710ebd6aa8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000002710eb96540 .functor BUFZ 32, o000002710ebd6aa8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000002710ebd6ad8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000002710eb96af0 .functor BUFZ 32, o000002710ebd6ad8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002710ec42c70_0 .var "access_allowed", 0 0;
v000002710eb8add0_0 .var "access_fault", 0 0;
v000002710ebbcfe0_0 .var "access_ok", 0 0;
o000002710ebd6298 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ebbe200_0 .net "addr", 31 0, o000002710ebd6298;  0 drivers
v000002710ebbdb20 .array "addr_match", 3 0, 0 0;
v000002710ebbe2a0_0 .var "any_match", 0 0;
v000002710ebbd080 .array "cfg", 3 0;
v000002710ebbd080_0 .net v000002710ebbd080 0, 7 0, L_000002710ec58590; 1 drivers
v000002710ebbd080_1 .net v000002710ebbd080 1, 7 0, L_000002710ec58630; 1 drivers
v000002710ebbd080_2 .net v000002710ebbd080 2, 7 0, L_000002710ec586d0; 1 drivers
v000002710ebbd080_3 .net v000002710ebbd080 3, 7 0, L_000002710ec588b0; 1 drivers
o000002710ebd6478 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebbe020_0 .net "clk", 0 0, o000002710ebd6478;  0 drivers
v000002710ebbd260_0 .var/i "j", 31 0;
v000002710ebbda80_0 .var/i "m", 31 0;
v000002710ebbd4e0 .array "perm_ok", 3 0, 0 0;
v000002710ebbcf40 .array "pmp_a", 3 0;
v000002710ebbcf40_0 .net v000002710ebbcf40 0, 1 0, L_000002710ec57410; 1 drivers
v000002710ebbcf40_1 .net v000002710ebbcf40 1, 1 0, L_000002710ec575f0; 1 drivers
v000002710ebbcf40_2 .net v000002710ebbcf40 2, 1 0, L_000002710ec577d0; 1 drivers
v000002710ebbcf40_3 .net v000002710ebbcf40 3, 1 0, L_000002710ec58310; 1 drivers
v000002710ebbc400 .array "pmp_addr", 3 0;
v000002710ebbc400_0 .net v000002710ebbc400 0, 31 0, L_000002710eb96a80; 1 drivers
v000002710ebbc400_1 .net v000002710ebbc400 1, 31 0, L_000002710eb972d0; 1 drivers
v000002710ebbc400_2 .net v000002710ebbc400 2, 31 0, L_000002710eb96540; 1 drivers
v000002710ebbc400_3 .net v000002710ebbc400 3, 31 0, L_000002710eb96af0; 1 drivers
v000002710ebbcd60 .array "pmp_l", 3 0;
v000002710ebbcd60_0 .net v000002710ebbcd60 0, 0 0, L_000002710ec58090; 1 drivers
v000002710ebbcd60_1 .net v000002710ebbcd60 1, 0 0, L_000002710ec58ef0; 1 drivers
v000002710ebbcd60_2 .net v000002710ebbcd60 2, 0 0, L_000002710ec57730; 1 drivers
v000002710ebbcd60_3 .net v000002710ebbcd60 3, 0 0, L_000002710ec58270; 1 drivers
v000002710ebbd120 .array "pmp_r", 3 0;
v000002710ebbd120_0 .net v000002710ebbd120 0, 0 0, L_000002710ec57550; 1 drivers
v000002710ebbd120_1 .net v000002710ebbd120 1, 0 0, L_000002710ec58810; 1 drivers
v000002710ebbd120_2 .net v000002710ebbd120 2, 0 0, L_000002710ec57cd0; 1 drivers
v000002710ebbd120_3 .net v000002710ebbd120 3, 0 0, L_000002710ec58e50; 1 drivers
v000002710ebbd940 .array "pmp_w", 3 0;
v000002710ebbd940_0 .net v000002710ebbd940 0, 0 0, L_000002710ec58b30; 1 drivers
v000002710ebbd940_1 .net v000002710ebbd940 1, 0 0, L_000002710ec58c70; 1 drivers
v000002710ebbd940_2 .net v000002710ebbd940 2, 0 0, L_000002710ec57af0; 1 drivers
v000002710ebbd940_3 .net v000002710ebbd940 3, 0 0, L_000002710ec584f0; 1 drivers
v000002710ebbc9a0 .array "pmp_x", 3 0;
v000002710ebbc9a0_0 .net v000002710ebbc9a0 0, 0 0, L_000002710ec574b0; 1 drivers
v000002710ebbc9a0_1 .net v000002710ebbc9a0 1, 0 0, L_000002710ec58bd0; 1 drivers
v000002710ebbc9a0_2 .net v000002710ebbc9a0 2, 0 0, L_000002710ec57870; 1 drivers
v000002710ebbc9a0_3 .net v000002710ebbc9a0 3, 0 0, L_000002710ec58450; 1 drivers
v000002710ebbcb80_0 .net "pmpaddr0", 31 0, o000002710ebd6a48;  0 drivers
v000002710ebbdc60_0 .net "pmpaddr1", 31 0, o000002710ebd6a78;  0 drivers
v000002710ebbc860_0 .net "pmpaddr2", 31 0, o000002710ebd6aa8;  0 drivers
v000002710ebbd1c0_0 .net "pmpaddr3", 31 0, o000002710ebd6ad8;  0 drivers
o000002710ebd6b08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ebbe160_0 .net "pmpcfg0", 31 0, o000002710ebd6b08;  0 drivers
o000002710ebd6b38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ebbd440_0 .net "pmpcfg1", 31 0, o000002710ebd6b38;  0 drivers
o000002710ebd6b68 .functor BUFZ 2, C4<zz>; HiZ drive
v000002710ebbcae0_0 .net "priv_mode", 1 0, o000002710ebd6b68;  0 drivers
o000002710ebd6b98 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebbd9e0_0 .net "re", 0 0, o000002710ebd6b98;  0 drivers
v000002710ebbd760 .array "region_active", 3 0, 0 0;
v000002710ebbd580 .array "region_end", 3 0, 31 0;
v000002710ebbd620 .array "region_start", 3 0, 31 0;
o000002710ebd6e08 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebbc7c0_0 .net "rst_n", 0 0, o000002710ebd6e08;  0 drivers
o000002710ebd6e38 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebbdbc0_0 .net "we", 0 0, o000002710ebd6e38;  0 drivers
o000002710ebd6e68 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebbd300_0 .net "xe", 0 0, o000002710ebd6e68;  0 drivers
E_000002710eb65660/0 .event anyedge, v000002710ebbcae0_0, v000002710ebbe2a0_0, v000002710ec42c70_0, v000002710ebbdbc0_0;
E_000002710eb65660/1 .event anyedge, v000002710ebbd9e0_0, v000002710ebbd300_0;
E_000002710eb65660 .event/or E_000002710eb65660/0, E_000002710eb65660/1;
v000002710ebbd760_0 .array/port v000002710ebbd760, 0;
v000002710ebbd760_1 .array/port v000002710ebbd760, 1;
v000002710ebbd760_2 .array/port v000002710ebbd760, 2;
v000002710ebbd760_3 .array/port v000002710ebbd760, 3;
E_000002710eb64f60/0 .event anyedge, v000002710ebbd760_0, v000002710ebbd760_1, v000002710ebbd760_2, v000002710ebbd760_3;
v000002710ebbd620_0 .array/port v000002710ebbd620, 0;
v000002710ebbd620_1 .array/port v000002710ebbd620, 1;
v000002710ebbd620_2 .array/port v000002710ebbd620, 2;
E_000002710eb64f60/1 .event anyedge, v000002710ebbe200_0, v000002710ebbd620_0, v000002710ebbd620_1, v000002710ebbd620_2;
v000002710ebbd620_3 .array/port v000002710ebbd620, 3;
v000002710ebbd580_0 .array/port v000002710ebbd580, 0;
v000002710ebbd580_1 .array/port v000002710ebbd580, 1;
v000002710ebbd580_2 .array/port v000002710ebbd580, 2;
E_000002710eb64f60/2 .event anyedge, v000002710ebbd620_3, v000002710ebbd580_0, v000002710ebbd580_1, v000002710ebbd580_2;
v000002710ebbd580_3 .array/port v000002710ebbd580, 3;
E_000002710eb64f60/3 .event anyedge, v000002710ebbd580_3, v000002710ebbd9e0_0, v000002710ebbd120_0, v000002710ebbd120_1;
E_000002710eb64f60/4 .event anyedge, v000002710ebbd120_2, v000002710ebbd120_3, v000002710ebbdbc0_0, v000002710ebbd940_0;
E_000002710eb64f60/5 .event anyedge, v000002710ebbd940_1, v000002710ebbd940_2, v000002710ebbd940_3, v000002710ebbd300_0;
E_000002710eb64f60/6 .event anyedge, v000002710ebbc9a0_0, v000002710ebbc9a0_1, v000002710ebbc9a0_2, v000002710ebbc9a0_3;
v000002710ebbdb20_0 .array/port v000002710ebbdb20, 0;
v000002710ebbdb20_1 .array/port v000002710ebbdb20, 1;
v000002710ebbdb20_2 .array/port v000002710ebbdb20, 2;
v000002710ebbdb20_3 .array/port v000002710ebbdb20, 3;
E_000002710eb64f60/7 .event anyedge, v000002710ebbdb20_0, v000002710ebbdb20_1, v000002710ebbdb20_2, v000002710ebbdb20_3;
v000002710ebbd4e0_0 .array/port v000002710ebbd4e0, 0;
v000002710ebbd4e0_1 .array/port v000002710ebbd4e0, 1;
v000002710ebbd4e0_2 .array/port v000002710ebbd4e0, 2;
v000002710ebbd4e0_3 .array/port v000002710ebbd4e0, 3;
E_000002710eb64f60/8 .event anyedge, v000002710ebbd4e0_0, v000002710ebbd4e0_1, v000002710ebbd4e0_2, v000002710ebbd4e0_3;
E_000002710eb64f60 .event/or E_000002710eb64f60/0, E_000002710eb64f60/1, E_000002710eb64f60/2, E_000002710eb64f60/3, E_000002710eb64f60/4, E_000002710eb64f60/5, E_000002710eb64f60/6, E_000002710eb64f60/7, E_000002710eb64f60/8;
E_000002710eb65be0/0 .event anyedge, v000002710ebbcf40_0, v000002710ebbcf40_1, v000002710ebbcf40_2, v000002710ebbcf40_3;
E_000002710eb65be0/1 .event anyedge, v000002710ebbd580_0, v000002710ebbd580_1, v000002710ebbd580_2, v000002710ebbd580_3;
E_000002710eb65be0/2 .event anyedge, v000002710ebbc400_0, v000002710ebbc400_1, v000002710ebbc400_2, v000002710ebbc400_3;
E_000002710eb65be0/3 .event anyedge, v000002710ebbd620_0, v000002710ebbd620_1, v000002710ebbd620_2, v000002710ebbd620_3;
E_000002710eb65be0 .event/or E_000002710eb65be0/0, E_000002710eb65be0/1, E_000002710eb65be0/2, E_000002710eb65be0/3;
L_000002710ec58590 .part o000002710ebd6b08, 0, 8;
L_000002710ec58630 .part o000002710ebd6b08, 8, 8;
L_000002710ec586d0 .part o000002710ebd6b08, 16, 8;
L_000002710ec588b0 .part o000002710ebd6b08, 24, 8;
S_000002710e60b440 .scope function.vec4.s5, "count_trailing_ones" "count_trailing_ones" 9 150, 9 150 0, S_000002710e9d8f10;
 .timescale -9 -12;
v000002710ec42810_0 .var "addr", 31 0;
; Variable count_trailing_ones is vec4 return value of scope S_000002710e60b440
v000002710ec429f0_0 .var/i "k", 31 0;
TD_pmp.count_trailing_ones ;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec429f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002710ec429f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002710ec42810_0;
    %load/vec4 v000002710ec429f0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %retload/vec4 0; Load count_trailing_ones (draw_signal_vec4)
    %addi 1, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %retload/vec4 0; Load count_trailing_ones (draw_signal_vec4)
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
T_0.3 ;
    %load/vec4 v000002710ec429f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec429f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000002710e5fc620 .scope function.vec4.s32, "napot_end" "napot_end" 9 139, 9 139 0, S_000002710e9d8f10;
 .timescale -9 -12;
v000002710ec428b0_0 .var "addr", 31 0;
; Variable napot_end is vec4 return value of scope S_000002710e5fc620
v000002710ec42a90_0 .var "size", 31 0;
v000002710ec42b30_0 .var "trail_ones", 4 0;
TD_pmp.napot_end ;
    %load/vec4 v000002710ec428b0_0;
    %store/vec4 v000002710ec42810_0, 0, 32;
    %callf/vec4 TD_pmp.count_trailing_ones, S_000002710e60b440;
    %store/vec4 v000002710ec42b30_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %ix/getv 4, v000002710ec42b30_0;
    %shiftl 4;
    %store/vec4 v000002710ec42a90_0, 0, 32;
    %load/vec4 v000002710ec428b0_0;
    %store/vec4 v000002710ec43170_0, 0, 32;
    %callf/vec4 TD_pmp.napot_start, S_000002710e5fc7b0;
    %load/vec4 v000002710ec42a90_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to napot_end (store_vec4_to_lval)
    %end;
S_000002710e5fc7b0 .scope function.vec4.s32, "napot_start" "napot_start" 9 128, 9 128 0, S_000002710e9d8f10;
 .timescale -9 -12;
v000002710ec43170_0 .var "addr", 31 0;
; Variable napot_start is vec4 return value of scope S_000002710e5fc7b0
v000002710ec43210_0 .var "size", 31 0;
v000002710ec432b0_0 .var "trail_ones", 4 0;
TD_pmp.napot_start ;
    %load/vec4 v000002710ec43170_0;
    %store/vec4 v000002710ec42810_0, 0, 32;
    %callf/vec4 TD_pmp.count_trailing_ones, S_000002710e60b440;
    %store/vec4 v000002710ec432b0_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %ix/getv 4, v000002710ec432b0_0;
    %shiftl 4;
    %store/vec4 v000002710ec43210_0, 0, 32;
    %load/vec4 v000002710ec43170_0;
    %concati/vec4 0, 0, 2;
    %load/vec4 v000002710ec43210_0;
    %pad/u 34;
    %subi 1, 0, 34;
    %or;
    %load/vec4 v000002710ec43210_0;
    %pad/u 34;
    %subi 1, 0, 34;
    %inv;
    %and;
    %pad/u 32;
    %ret/vec4 0, 0, 32;  Assign to napot_start (store_vec4_to_lval)
    %end;
S_000002710e5fc940 .scope generate, "pmp_cfg_gen[0]" "pmp_cfg_gen[0]" 9 74, 9 74 0, S_000002710e9d8f10;
 .timescale -9 -12;
P_000002710eb657a0 .param/l "i" 0 9 74, +C4<00>;
L_000002710ec58090 .part L_000002710ec58590, 7, 1;
L_000002710ec57410 .part L_000002710ec58590, 3, 2;
L_000002710ec574b0 .part L_000002710ec58590, 2, 1;
L_000002710ec58b30 .part L_000002710ec58590, 1, 1;
L_000002710ec57550 .part L_000002710ec58590, 0, 1;
S_000002710ec44380 .scope generate, "pmp_cfg_gen[1]" "pmp_cfg_gen[1]" 9 74, 9 74 0, S_000002710e9d8f10;
 .timescale -9 -12;
P_000002710eb65620 .param/l "i" 0 9 74, +C4<01>;
L_000002710ec58ef0 .part L_000002710ec58630, 7, 1;
L_000002710ec575f0 .part L_000002710ec58630, 3, 2;
L_000002710ec58bd0 .part L_000002710ec58630, 2, 1;
L_000002710ec58c70 .part L_000002710ec58630, 1, 1;
L_000002710ec58810 .part L_000002710ec58630, 0, 1;
S_000002710ec43bb0 .scope generate, "pmp_cfg_gen[2]" "pmp_cfg_gen[2]" 9 74, 9 74 0, S_000002710e9d8f10;
 .timescale -9 -12;
P_000002710eb65220 .param/l "i" 0 9 74, +C4<010>;
L_000002710ec57730 .part L_000002710ec586d0, 7, 1;
L_000002710ec577d0 .part L_000002710ec586d0, 3, 2;
L_000002710ec57870 .part L_000002710ec586d0, 2, 1;
L_000002710ec57af0 .part L_000002710ec586d0, 1, 1;
L_000002710ec57cd0 .part L_000002710ec586d0, 0, 1;
S_000002710ec44060 .scope generate, "pmp_cfg_gen[3]" "pmp_cfg_gen[3]" 9 74, 9 74 0, S_000002710e9d8f10;
 .timescale -9 -12;
P_000002710eb64fa0 .param/l "i" 0 9 74, +C4<011>;
L_000002710ec58270 .part L_000002710ec588b0, 7, 1;
L_000002710ec58310 .part L_000002710ec588b0, 3, 2;
L_000002710ec58450 .part L_000002710ec588b0, 2, 1;
L_000002710ec584f0 .part L_000002710ec588b0, 1, 1;
L_000002710ec58e50 .part L_000002710ec588b0, 0, 1;
S_000002710e9d90a0 .scope module, "return_address_stack" "return_address_stack" 10 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 1 "is_call";
    .port_info 4 /INPUT 1 "is_return";
    .port_info 5 /OUTPUT 32 "ras_predict";
    .port_info 6 /OUTPUT 1 "ras_valid";
    .port_info 7 /INPUT 1 "ex_is_call";
    .port_info 8 /INPUT 1 "ex_is_return";
    .port_info 9 /INPUT 32 "ex_return_addr";
    .port_info 10 /INPUT 1 "ex_mispredict";
    .port_info 11 /INPUT 4 "ex_ras_ptr";
P_000002710e5b6990 .param/l "ADDR_WIDTH" 0 10 10, +C4<00000000000000000000000000100000>;
P_000002710e5b69c8 .param/l "STACK_DEPTH" 0 10 9, +C4<00000000000000000000000000010000>;
L_000002710eb965b0 .functor BUFZ 32, L_000002710ec58950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000002710ebd7378 .functor BUFZ 1, C4<z>; HiZ drive
L_000002710eb96620 .functor BUFZ 1, o000002710ebd7378, C4<0>, C4<0>, C4<0>;
o000002710ebd73a8 .functor BUFZ 1, C4<z>; HiZ drive
L_000002710eb97340 .functor BUFZ 1, o000002710ebd73a8, C4<0>, C4<0>, C4<0>;
v000002710ebbc4a0_0 .net *"_ivl_0", 31 0, L_000002710ec58950;  1 drivers
v000002710ebbc720_0 .net *"_ivl_10", 5 0, L_000002710ecb55a0;  1 drivers
L_000002710ec5d358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002710ebbd800_0 .net *"_ivl_13", 0 0, L_000002710ec5d358;  1 drivers
L_000002710ec5d3a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002710ebbcc20_0 .net/2u *"_ivl_16", 3 0, L_000002710ec5d3a0;  1 drivers
v000002710ebbd8a0_0 .net *"_ivl_2", 4 0, L_000002710ecb51e0;  1 drivers
L_000002710ec5d2c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002710ebbde40_0 .net *"_ivl_5", 0 0, L_000002710ec5d2c8;  1 drivers
L_000002710ec5d310 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000002710ebbdd00_0 .net/2u *"_ivl_6", 4 0, L_000002710ec5d310;  1 drivers
v000002710ebbdee0_0 .net *"_ivl_8", 4 0, L_000002710ecb6360;  1 drivers
o000002710ebd72e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebbc680_0 .net "clk", 0 0, o000002710ebd72e8;  0 drivers
v000002710ebbce00_0 .net "do_pop", 0 0, L_000002710eb97340;  1 drivers
v000002710ebbc540_0 .net "do_push", 0 0, L_000002710eb96620;  1 drivers
v000002710ebbccc0_0 .net "ex_is_call", 0 0, o000002710ebd7378;  0 drivers
v000002710ebbdda0_0 .net "ex_is_return", 0 0, o000002710ebd73a8;  0 drivers
o000002710ebd73d8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebbc5e0_0 .net "ex_mispredict", 0 0, o000002710ebd73d8;  0 drivers
o000002710ebd7408 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002710ebbdf80_0 .net "ex_ras_ptr", 3 0, o000002710ebd7408;  0 drivers
o000002710ebd7438 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ebbe0c0_0 .net "ex_return_addr", 31 0, o000002710ebd7438;  0 drivers
v000002710ebbc900_0 .var/i "i", 31 0;
o000002710ebd7498 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebbca40_0 .net "is_call", 0 0, o000002710ebd7498;  0 drivers
o000002710ebd74c8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ebbcea0_0 .net "is_return", 0 0, o000002710ebd74c8;  0 drivers
o000002710ebd74f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002710ebbd3a0_0 .net "pc", 31 0, o000002710ebd74f8;  0 drivers
v000002710ebbd6c0_0 .net "ras_predict", 31 0, L_000002710eb965b0;  1 drivers
v000002710ec46fa0_0 .var "ras_ptr", 3 0;
v000002710ec468c0 .array "ras_stack", 15 0, 31 0;
v000002710ec481c0_0 .net "ras_valid", 0 0, L_000002710ecb4b00;  1 drivers
o000002710ebd75b8 .functor BUFZ 1, C4<z>; HiZ drive
v000002710ec489e0_0 .net "rst_n", 0 0, o000002710ebd75b8;  0 drivers
v000002710ec474a0 .array "spec_ptr_stack", 15 0, 3 0;
E_000002710eb64fe0/0 .event negedge, v000002710ec489e0_0;
E_000002710eb64fe0/1 .event posedge, v000002710ebbc680_0;
E_000002710eb64fe0 .event/or E_000002710eb64fe0/0, E_000002710eb64fe0/1;
L_000002710ec58950 .array/port v000002710ec468c0, L_000002710ecb55a0;
L_000002710ecb51e0 .concat [ 4 1 0 0], v000002710ec46fa0_0, L_000002710ec5d2c8;
L_000002710ecb6360 .arith/sub 5, L_000002710ecb51e0, L_000002710ec5d310;
L_000002710ecb55a0 .concat [ 5 1 0 0], L_000002710ecb6360, L_000002710ec5d358;
L_000002710ecb4b00 .cmp/ne 4, v000002710ec46fa0_0, L_000002710ec5d3a0;
S_000002710e63e5a0 .scope module, "tb_riscv_cpu_simple" "tb_riscv_cpu_simple" 11 7;
 .timescale -9 -12;
L_000002710eb96700 .functor BUFZ 32, L_000002710ecb6fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002710eb96bd0 .functor BUFZ 32, L_000002710ecb5f00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002710ec59e90_0 .net *"_ivl_0", 31 0, L_000002710ecb6fe0;  1 drivers
v000002710ec5a4d0_0 .net *"_ivl_10", 31 0, L_000002710ecb5f00;  1 drivers
v000002710ec5a9d0_0 .net *"_ivl_13", 9 0, L_000002710ecb5640;  1 drivers
v000002710ec5ab10_0 .net *"_ivl_14", 11 0, L_000002710ecb49c0;  1 drivers
L_000002710ec5d430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002710ec5abb0_0 .net *"_ivl_17", 1 0, L_000002710ec5d430;  1 drivers
v000002710ec5ac50_0 .net *"_ivl_3", 9 0, L_000002710ecb4ba0;  1 drivers
v000002710ec5aed0_0 .net *"_ivl_4", 11 0, L_000002710ecb56e0;  1 drivers
L_000002710ec5d3e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002710ec5acf0_0 .net *"_ivl_7", 1 0, L_000002710ec5d3e8;  1 drivers
v000002710ec5ae30_0 .var "clk", 0 0;
v000002710ec5b150 .array "dmem", 1023 0, 31 0;
v000002710ec5b3d0_0 .net "dmem_addr", 31 0, L_000002710eb97a40;  1 drivers
v000002710ec5b510_0 .net "dmem_rdata", 31 0, L_000002710eb96bd0;  1 drivers
v000002710ec5b650_0 .net "dmem_re", 0 0, L_000002710eb97f80;  1 drivers
v000002710ec5c370_0 .net "dmem_wdata", 31 0, L_000002710eb97c70;  1 drivers
v000002710ec5c5f0_0 .net "dmem_we", 0 0, L_000002710eb97b90;  1 drivers
v000002710ec5c690_0 .var/i "fail_count", 31 0;
v000002710ec5c410_0 .var/i "i", 31 0;
v000002710ec5c730 .array "imem", 1023 0, 31 0;
v000002710ec5c550_0 .net "imem_addr", 31 0, L_000002710eb973b0;  1 drivers
v000002710ec5c190_0 .net "imem_data", 31 0, L_000002710eb96700;  1 drivers
v000002710ec5c230_0 .var/i "pass_count", 31 0;
v000002710ec5c7d0_0 .var "rst_n", 0 0;
E_000002710eb651a0 .event posedge, v000002710ec49fc0_0;
L_000002710ecb6fe0 .array/port v000002710ec5c730, L_000002710ecb56e0;
L_000002710ecb4ba0 .part L_000002710eb973b0, 2, 10;
L_000002710ecb56e0 .concat [ 10 2 0 0], L_000002710ecb4ba0, L_000002710ec5d3e8;
L_000002710ecb5f00 .array/port v000002710ec5b150, L_000002710ecb49c0;
L_000002710ecb5640 .part L_000002710eb97a40, 2, 10;
L_000002710ecb49c0 .concat [ 10 2 0 0], L_000002710ecb5640, L_000002710ec5d430;
S_000002710ec441f0 .scope module, "u_cpu" "riscv_cpu_top" 11 46, 12 6 0, S_000002710e63e5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "imem_addr";
    .port_info 3 /INPUT 32 "imem_data";
    .port_info 4 /OUTPUT 32 "dmem_addr";
    .port_info 5 /OUTPUT 32 "dmem_wdata";
    .port_info 6 /INPUT 32 "dmem_rdata";
    .port_info 7 /OUTPUT 1 "dmem_we";
    .port_info 8 /OUTPUT 1 "dmem_re";
L_000002710eb97e30 .functor BUFZ 1, L_000002710eb96d90, C4<0>, C4<0>, C4<0>;
L_000002710eb98060 .functor BUFZ 32, v000002710ec48080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002710ec5d550 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002710ec52490_0 .net/2u *"_ivl_0", 31 0, L_000002710ec5d550;  1 drivers
v000002710ec52530_0 .net "clk", 0 0, v000002710ec5ae30_0;  1 drivers
v000002710ec525d0_0 .net "dmem_addr", 31 0, L_000002710eb97a40;  alias, 1 drivers
v000002710ec52710_0 .net "dmem_rdata", 31 0, L_000002710eb96bd0;  alias, 1 drivers
v000002710ec52670_0 .net "dmem_re", 0 0, L_000002710eb97f80;  alias, 1 drivers
v000002710ec527b0_0 .net "dmem_wdata", 31 0, L_000002710eb97c70;  alias, 1 drivers
v000002710ec522b0_0 .net "dmem_we", 0 0, L_000002710eb97b90;  alias, 1 drivers
v000002710ec52170_0 .net "ex_mem_alu_result", 31 0, v000002710ec48800_0;  1 drivers
v000002710ec520d0_0 .net "ex_mem_branch_taken", 0 0, L_000002710eb96d90;  1 drivers
v000002710ec52210_0 .net "ex_mem_branch_target", 31 0, v000002710ec48080_0;  1 drivers
v000002710ec52350_0 .net "ex_mem_mem_read", 0 0, v000002710ec49520_0;  1 drivers
v000002710ec5a1b0_0 .net "ex_mem_mem_to_reg", 0 0, v000002710ec49f20_0;  1 drivers
v000002710ec5bb50_0 .net "ex_mem_mem_write", 0 0, v000002710ec4a380_0;  1 drivers
v000002710ec5b830_0 .net "ex_mem_pc_plus4", 31 0, v000002710ec4a240_0;  1 drivers
v000002710ec5a610_0 .net "ex_mem_rd_addr", 4 0, v000002710ec49a20_0;  1 drivers
v000002710ec5bab0_0 .net "ex_mem_reg_write", 0 0, v000002710ec490c0_0;  1 drivers
v000002710ec5bd30_0 .net "ex_mem_rs2_data", 31 0, v000002710ec49ac0_0;  1 drivers
v000002710ec5bfb0_0 .net "forward_a_ex", 1 0, v000002710ec4a560_0;  1 drivers
v000002710ec5a250_0 .net "forward_a_id", 1 0, v000002710ec49e80_0;  1 drivers
v000002710ec5af70_0 .net "forward_b_ex", 1 0, v000002710ec49480_0;  1 drivers
v000002710ec5be70_0 .net "forward_b_id", 1 0, v000002710ec49660_0;  1 drivers
v000002710ec5a070_0 .net "id_ex_alu_op", 5 0, v000002710ec4ba50_0;  1 drivers
v000002710ec5c050_0 .net "id_ex_alu_src_a", 0 0, v000002710ec4b370_0;  1 drivers
v000002710ec5b970_0 .net "id_ex_alu_src_b", 0 0, v000002710ec4baf0_0;  1 drivers
v000002710ec59990_0 .net "id_ex_branch", 0 0, v000002710ec4b410_0;  1 drivers
v000002710ec5b6f0_0 .net "id_ex_flush", 0 0, v000002710ec4c590_0;  1 drivers
v000002710ec5b790_0 .net "id_ex_imm", 31 0, v000002710ec4ae70_0;  1 drivers
v000002710ec5b8d0_0 .net "id_ex_jump", 0 0, v000002710ec4bb90_0;  1 drivers
v000002710ec5a110_0 .net "id_ex_mem_read", 0 0, v000002710ec4bc30_0;  1 drivers
v000002710ec59ad0_0 .net "id_ex_mem_to_reg", 0 0, v000002710ec4f470_0;  1 drivers
v000002710ec5b470_0 .net "id_ex_mem_write", 0 0, v000002710ec4d3f0_0;  1 drivers
v000002710ec5a2f0_0 .net "id_ex_pc", 31 0, v000002710ec4d170_0;  1 drivers
v000002710ec59fd0_0 .net "id_ex_pc_plus4", 31 0, v000002710ec4ed90_0;  1 drivers
v000002710ec5a750_0 .net "id_ex_rd_addr", 4 0, v000002710ec4eb10_0;  1 drivers
v000002710ec5aa70_0 .net "id_ex_reg_write", 0 0, v000002710ec4dfd0_0;  1 drivers
v000002710ec5ad90_0 .net "id_ex_rs1_addr", 4 0, v000002710ec4ef70_0;  1 drivers
v000002710ec5ba10_0 .net "id_ex_rs1_data", 31 0, v000002710ec4f1f0_0;  1 drivers
v000002710ec5b1f0_0 .net "id_ex_rs2_addr", 4 0, v000002710ec4de90_0;  1 drivers
v000002710ec5a7f0_0 .net "id_ex_rs2_data", 31 0, v000002710ec4df30_0;  1 drivers
v000002710ec5b5b0_0 .net "if_id_instr", 31 0, v000002710ec4dc10_0;  1 drivers
v000002710ec59b70_0 .net "if_id_pc", 31 0, v000002710ec4ddf0_0;  1 drivers
v000002710ec5bc90_0 .net "if_id_pc_plus4", 31 0, v000002710ec4e1b0_0;  1 drivers
v000002710ec5b290_0 .net "if_id_stall", 0 0, v000002710ec4c770_0;  1 drivers
v000002710ec59a30_0 .net "imem_addr", 31 0, L_000002710eb973b0;  alias, 1 drivers
v000002710ec598f0_0 .net "imem_data", 31 0, L_000002710eb96700;  alias, 1 drivers
v000002710ec5a570_0 .net "mem_wb_alu_result", 31 0, v000002710ec50550_0;  1 drivers
v000002710ec5bf10_0 .net "mem_wb_mem_data", 31 0, v000002710ec51b30_0;  1 drivers
v000002710ec59f30_0 .net "mem_wb_mem_to_reg", 0 0, v000002710ec51a90_0;  1 drivers
v000002710ec5bbf0_0 .net "mem_wb_pc_plus4", 31 0, v000002710ec50730_0;  1 drivers
v000002710ec5b330_0 .net "mem_wb_rd_addr", 4 0, v000002710ec507d0_0;  1 drivers
v000002710ec5a390_0 .net "mem_wb_reg_write", 0 0, v000002710ec51f90_0;  1 drivers
v000002710ec5b010_0 .net "pc_src", 0 0, L_000002710eb97e30;  1 drivers
v000002710ec5bdd0_0 .net "pc_stall", 0 0, v000002710ec4c6d0_0;  1 drivers
v000002710ec5a430_0 .net "pc_target", 31 0, L_000002710eb98060;  1 drivers
v000002710ec59c10_0 .net "rf_rd_addr", 4 0, L_000002710eb97dc0;  1 drivers
v000002710ec5b0b0_0 .net "rf_rd_data", 31 0, L_000002710ecb97e0;  1 drivers
v000002710ec59cb0_0 .net "rf_reg_write", 0 0, L_000002710eb97ce0;  1 drivers
v000002710ec59d50_0 .net "rf_rs1_addr", 4 0, L_000002710ecb6220;  1 drivers
v000002710ec59df0_0 .net "rf_rs1_data", 31 0, L_000002710ecb7940;  1 drivers
v000002710ec5a890_0 .net "rf_rs2_addr", 4 0, L_000002710ecb6720;  1 drivers
v000002710ec5a6b0_0 .net "rf_rs2_data", 31 0, L_000002710ecb7da0;  1 drivers
v000002710ec5a930_0 .net "rst_n", 0 0, v000002710ec5c7d0_0;  1 drivers
L_000002710ecb6180 .arith/sub 32, v000002710ec4a240_0, L_000002710ec5d550;
L_000002710ecb9060 .part v000002710ec4dc10_0, 15, 5;
L_000002710ecb7e40 .part v000002710ec4dc10_0, 20, 5;
S_000002710ec43d40 .scope module, "u_ex_stage" "ex_stage" 12 159, 13 6 0, S_000002710ec441f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 6 "alu_op";
    .port_info 8 /INPUT 1 "alu_src_a";
    .port_info 9 /INPUT 1 "alu_src_b";
    .port_info 10 /INPUT 1 "mem_read";
    .port_info 11 /INPUT 1 "mem_write";
    .port_info 12 /INPUT 1 "mem_to_reg";
    .port_info 13 /INPUT 1 "reg_write";
    .port_info 14 /INPUT 1 "branch";
    .port_info 15 /INPUT 1 "jump";
    .port_info 16 /INPUT 5 "rs1_addr";
    .port_info 17 /INPUT 5 "rs2_addr";
    .port_info 18 /INPUT 5 "rd_addr";
    .port_info 19 /INPUT 32 "forward_mem_data";
    .port_info 20 /INPUT 32 "forward_wb_data";
    .port_info 21 /INPUT 2 "forward_a_sel";
    .port_info 22 /INPUT 2 "forward_b_sel";
    .port_info 23 /OUTPUT 32 "pc_plus4_out";
    .port_info 24 /OUTPUT 32 "alu_result_out";
    .port_info 25 /OUTPUT 32 "rs2_data_out";
    .port_info 26 /OUTPUT 5 "rd_addr_out";
    .port_info 27 /OUTPUT 1 "mem_read_out";
    .port_info 28 /OUTPUT 1 "mem_write_out";
    .port_info 29 /OUTPUT 1 "mem_to_reg_out";
    .port_info 30 /OUTPUT 1 "reg_write_out";
    .port_info 31 /OUTPUT 1 "branch_taken_out";
    .port_info 32 /OUTPUT 32 "branch_target_out";
L_000002710eb97650 .functor AND 1, v000002710ec4b410_0, v000002710ec47ea0_0, C4<1>, C4<1>;
L_000002710eb96d90 .functor OR 1, L_000002710eb97650, v000002710ec4bb90_0, C4<0>, C4<0>;
L_000002710ec5d6b8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002710ec46a00_0 .net/2u *"_ivl_0", 1 0, L_000002710ec5d6b8;  1 drivers
L_000002710ec5d748 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002710ec48e40_0 .net/2u *"_ivl_12", 1 0, L_000002710ec5d748;  1 drivers
v000002710ec46aa0_0 .net *"_ivl_14", 0 0, L_000002710ecb5e60;  1 drivers
L_000002710ec5d790 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002710ec46b40_0 .net/2u *"_ivl_16", 1 0, L_000002710ec5d790;  1 drivers
v000002710ec47a40_0 .net *"_ivl_18", 0 0, L_000002710ecb6a40;  1 drivers
v000002710ec47ae0_0 .net *"_ivl_2", 0 0, L_000002710ecb6cc0;  1 drivers
v000002710ec46be0_0 .net *"_ivl_20", 31 0, L_000002710ecb5d20;  1 drivers
v000002710ec47b80_0 .net *"_ivl_34", 0 0, L_000002710eb97650;  1 drivers
L_000002710ec5d700 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002710ec47220_0 .net/2u *"_ivl_4", 1 0, L_000002710ec5d700;  1 drivers
v000002710ec486c0_0 .net *"_ivl_6", 0 0, L_000002710ecb4c40;  1 drivers
v000002710ec48120_0 .net *"_ivl_8", 31 0, L_000002710ecb4920;  1 drivers
v000002710ec47c20_0 .net "alu_a_final", 31 0, L_000002710ecb4ce0;  1 drivers
v000002710ec46c80_0 .net "alu_a_src", 31 0, L_000002710ecb58c0;  1 drivers
v000002710ec46d20_0 .net "alu_b_final", 31 0, L_000002710ecb4f60;  1 drivers
v000002710ec47cc0_0 .net "alu_op", 5 0, v000002710ec4ba50_0;  alias, 1 drivers
v000002710ec46dc0_0 .net "alu_result", 31 0, v000002710ec47900_0;  1 drivers
v000002710ec48800_0 .var "alu_result_out", 31 0;
v000002710ec46e60_0 .net "alu_src_a", 0 0, v000002710ec4b370_0;  alias, 1 drivers
v000002710ec488a0_0 .net "alu_src_b", 0 0, v000002710ec4baf0_0;  alias, 1 drivers
v000002710ec470e0_0 .net "branch", 0 0, v000002710ec4b410_0;  alias, 1 drivers
v000002710ec47ea0_0 .var "branch_cond", 0 0;
v000002710ec47360_0 .net "branch_taken_out", 0 0, L_000002710eb96d90;  alias, 1 drivers
v000002710ec48080_0 .var "branch_target_out", 31 0;
v000002710ec49fc0_0 .net "clk", 0 0, v000002710ec5ae30_0;  alias, 1 drivers
v000002710ec4a740_0 .net "forward_a_sel", 1 0, v000002710ec4a560_0;  alias, 1 drivers
v000002710ec49700_0 .net "forward_b_sel", 1 0, v000002710ec49480_0;  alias, 1 drivers
v000002710ec497a0_0 .net "forward_mem_data", 31 0, v000002710ec48800_0;  alias, 1 drivers
v000002710ec4a060_0 .net "forward_wb_data", 31 0, L_000002710ecb97e0;  alias, 1 drivers
v000002710ec49980_0 .net "imm", 31 0, v000002710ec4ae70_0;  alias, 1 drivers
v000002710ec4a6a0_0 .net "jump", 0 0, v000002710ec4bb90_0;  alias, 1 drivers
v000002710ec49840_0 .net "mem_read", 0 0, v000002710ec4bc30_0;  alias, 1 drivers
v000002710ec49520_0 .var "mem_read_out", 0 0;
v000002710ec492a0_0 .net "mem_to_reg", 0 0, v000002710ec4f470_0;  alias, 1 drivers
v000002710ec49f20_0 .var "mem_to_reg_out", 0 0;
v000002710ec498e0_0 .net "mem_write", 0 0, v000002710ec4d3f0_0;  alias, 1 drivers
v000002710ec4a380_0 .var "mem_write_out", 0 0;
v000002710ec49ca0_0 .net "pc", 31 0, v000002710ec4d170_0;  alias, 1 drivers
v000002710ec495c0_0 .net "pc_plus4", 31 0, v000002710ec4ed90_0;  alias, 1 drivers
v000002710ec4a240_0 .var "pc_plus4_out", 31 0;
v000002710ec493e0_0 .net "rd_addr", 4 0, v000002710ec4eb10_0;  alias, 1 drivers
v000002710ec49a20_0 .var "rd_addr_out", 4 0;
v000002710ec4a600_0 .net "reg_write", 0 0, v000002710ec4dfd0_0;  alias, 1 drivers
v000002710ec490c0_0 .var "reg_write_out", 0 0;
v000002710ec49340_0 .net "rs1_addr", 4 0, v000002710ec4ef70_0;  alias, 1 drivers
v000002710ec4a100_0 .net "rs1_data", 31 0, v000002710ec4f1f0_0;  alias, 1 drivers
v000002710ec49de0_0 .net "rs1_eq_rs2", 0 0, L_000002710ecb6860;  1 drivers
v000002710ec49d40_0 .net "rs1_lt_rs2_signed", 0 0, L_000002710ecb8ca0;  1 drivers
v000002710ec49c00_0 .net "rs1_lt_rs2_unsigned", 0 0, L_000002710ecb8700;  1 drivers
v000002710ec4a1a0_0 .net "rs2_addr", 4 0, v000002710ec4de90_0;  alias, 1 drivers
v000002710ec4a2e0_0 .net "rs2_data", 31 0, v000002710ec4df30_0;  alias, 1 drivers
v000002710ec49ac0_0 .var "rs2_data_out", 31 0;
v000002710ec49160_0 .net "rs2_fwd", 31 0, L_000002710ecb4a60;  1 drivers
v000002710ec49200_0 .net "rst_n", 0 0, v000002710ec5c7d0_0;  alias, 1 drivers
E_000002710eb657e0/0 .event negedge, v000002710ec49200_0;
E_000002710eb657e0/1 .event posedge, v000002710ec49fc0_0;
E_000002710eb657e0 .event/or E_000002710eb657e0/0, E_000002710eb657e0/1;
E_000002710eb65020 .event anyedge, v000002710ec4a6a0_0, v000002710ec48bc0_0, v000002710ec47900_0;
E_000002710eb65060 .event anyedge, v000002710ec48bc0_0, v000002710ec49de0_0, v000002710ec49d40_0, v000002710ec49c00_0;
L_000002710ecb6cc0 .cmp/eq 2, v000002710ec4a560_0, L_000002710ec5d6b8;
L_000002710ecb4c40 .cmp/eq 2, v000002710ec4a560_0, L_000002710ec5d700;
L_000002710ecb4920 .functor MUXZ 32, v000002710ec4f1f0_0, L_000002710ecb97e0, L_000002710ecb4c40, C4<>;
L_000002710ecb58c0 .functor MUXZ 32, L_000002710ecb4920, v000002710ec48800_0, L_000002710ecb6cc0, C4<>;
L_000002710ecb5e60 .cmp/eq 2, v000002710ec49480_0, L_000002710ec5d748;
L_000002710ecb6a40 .cmp/eq 2, v000002710ec49480_0, L_000002710ec5d790;
L_000002710ecb5d20 .functor MUXZ 32, v000002710ec4df30_0, L_000002710ecb97e0, L_000002710ecb6a40, C4<>;
L_000002710ecb4a60 .functor MUXZ 32, L_000002710ecb5d20, v000002710ec48800_0, L_000002710ecb5e60, C4<>;
L_000002710ecb4ce0 .functor MUXZ 32, L_000002710ecb58c0, v000002710ec4d170_0, v000002710ec4b370_0, C4<>;
L_000002710ecb4f60 .functor MUXZ 32, L_000002710ecb4a60, v000002710ec4ae70_0, v000002710ec4baf0_0, C4<>;
L_000002710ecb6860 .cmp/eq 32, L_000002710ecb58c0, L_000002710ecb4a60;
L_000002710ecb8ca0 .cmp/gt.s 32, L_000002710ecb4a60, L_000002710ecb58c0;
L_000002710ecb8700 .cmp/gt 32, L_000002710ecb4a60, L_000002710ecb58c0;
S_000002710ec44510 .scope module, "alu" "ALU" 13 70, 14 7 0, S_000002710ec43d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 6 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
P_000002710ebbe3c0 .param/l "ALU_ADD" 1 14 15, C4<000000>;
P_000002710ebbe3f8 .param/l "ALU_AND" 1 14 17, C4<000010>;
P_000002710ebbe430 .param/l "ALU_AUIPC" 1 14 26, C4<010001>;
P_000002710ebbe468 .param/l "ALU_BEQ" 1 14 29, C4<001010>;
P_000002710ebbe4a0 .param/l "ALU_BGE" 1 14 32, C4<001101>;
P_000002710ebbe4d8 .param/l "ALU_BGEU" 1 14 34, C4<001111>;
P_000002710ebbe510 .param/l "ALU_BLT" 1 14 31, C4<001100>;
P_000002710ebbe548 .param/l "ALU_BLTU" 1 14 33, C4<001110>;
P_000002710ebbe580 .param/l "ALU_BNE" 1 14 30, C4<001011>;
P_000002710ebbe5b8 .param/l "ALU_DIV" 1 14 42, C4<100100>;
P_000002710ebbe5f0 .param/l "ALU_DIVU" 1 14 43, C4<100101>;
P_000002710ebbe628 .param/l "ALU_JAL" 1 14 27, C4<010010>;
P_000002710ebbe660 .param/l "ALU_JALR" 1 14 28, C4<010011>;
P_000002710ebbe698 .param/l "ALU_LUI" 1 14 25, C4<010000>;
P_000002710ebbe6d0 .param/l "ALU_MUL" 1 14 38, C4<100000>;
P_000002710ebbe708 .param/l "ALU_MULH" 1 14 39, C4<100001>;
P_000002710ebbe740 .param/l "ALU_MULHSU" 1 14 40, C4<100010>;
P_000002710ebbe778 .param/l "ALU_MULHU" 1 14 41, C4<100011>;
P_000002710ebbe7b0 .param/l "ALU_OR" 1 14 18, C4<000011>;
P_000002710ebbe7e8 .param/l "ALU_PASS_B" 1 14 35, C4<011000>;
P_000002710ebbe820 .param/l "ALU_REM" 1 14 44, C4<100110>;
P_000002710ebbe858 .param/l "ALU_REMU" 1 14 45, C4<100111>;
P_000002710ebbe890 .param/l "ALU_SLL" 1 14 20, C4<000101>;
P_000002710ebbe8c8 .param/l "ALU_SLT" 1 14 23, C4<001000>;
P_000002710ebbe900 .param/l "ALU_SLTU" 1 14 24, C4<001001>;
P_000002710ebbe938 .param/l "ALU_SRA" 1 14 22, C4<000111>;
P_000002710ebbe970 .param/l "ALU_SRL" 1 14 21, C4<000110>;
P_000002710ebbe9a8 .param/l "ALU_SUB" 1 14 16, C4<000001>;
P_000002710ebbe9e0 .param/l "ALU_XOR" 1 14 19, C4<000100>;
v000002710ec48760_0 .net/s *"_ivl_0", 63 0, L_000002710ecb62c0;  1 drivers
v000002710ec47fe0_0 .net *"_ivl_10", 32 0, L_000002710ecb4d80;  1 drivers
v000002710ec48440_0 .net/s *"_ivl_12", 63 0, L_000002710ecb4e20;  1 drivers
v000002710ec48580_0 .net *"_ivl_16", 63 0, L_000002710ecb64a0;  1 drivers
L_000002710ec5d820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002710ec47f40_0 .net *"_ivl_19", 31 0, L_000002710ec5d820;  1 drivers
v000002710ec47d60_0 .net/s *"_ivl_2", 63 0, L_000002710ecb60e0;  1 drivers
v000002710ec47e00_0 .net *"_ivl_20", 63 0, L_000002710ecb4ec0;  1 drivers
L_000002710ec5d868 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002710ec48ee0_0 .net *"_ivl_23", 31 0, L_000002710ec5d868;  1 drivers
L_000002710ec5d8b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002710ec47040_0 .net/2u *"_ivl_26", 31 0, L_000002710ec5d8b0;  1 drivers
v000002710ec48260_0 .net *"_ivl_28", 0 0, L_000002710ecb5280;  1 drivers
L_000002710ec5d8f8 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v000002710ec48c60_0 .net/2u *"_ivl_30", 31 0, L_000002710ec5d8f8;  1 drivers
v000002710ec48300_0 .net *"_ivl_32", 31 0, L_000002710ecb6540;  1 drivers
L_000002710ec5d940 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002710ec48d00_0 .net/2u *"_ivl_36", 31 0, L_000002710ec5d940;  1 drivers
v000002710ec46960_0 .net *"_ivl_38", 0 0, L_000002710ecb5aa0;  1 drivers
L_000002710ec5d988 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v000002710ec47540_0 .net/2u *"_ivl_40", 31 0, L_000002710ec5d988;  1 drivers
v000002710ec48f80_0 .net *"_ivl_42", 31 0, L_000002710ecb6c20;  1 drivers
L_000002710ec5d9d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002710ec46f00_0 .net/2u *"_ivl_46", 31 0, L_000002710ec5d9d0;  1 drivers
v000002710ec483a0_0 .net *"_ivl_48", 0 0, L_000002710ecb53c0;  1 drivers
v000002710ec479a0_0 .net *"_ivl_50", 31 0, L_000002710ecb5500;  1 drivers
L_000002710ec5da18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002710ec484e0_0 .net/2u *"_ivl_54", 31 0, L_000002710ec5da18;  1 drivers
v000002710ec47400_0 .net *"_ivl_56", 0 0, L_000002710ecb5c80;  1 drivers
v000002710ec48b20_0 .net *"_ivl_58", 31 0, L_000002710ecb5460;  1 drivers
v000002710ec47180_0 .net/s *"_ivl_6", 63 0, L_000002710ecb5a00;  1 drivers
L_000002710ec5d7d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002710ec475e0_0 .net/2u *"_ivl_8", 0 0, L_000002710ec5d7d8;  1 drivers
v000002710ec48a80_0 .net "a", 31 0, L_000002710ecb4ce0;  alias, 1 drivers
v000002710ec48bc0_0 .net "alu_op", 5 0, v000002710ec4ba50_0;  alias, 1 drivers
v000002710ec47720_0 .net "b", 31 0, L_000002710ecb4f60;  alias, 1 drivers
v000002710ec47680_0 .net/s "div_signed", 31 0, L_000002710ecb65e0;  1 drivers
v000002710ec477c0_0 .net "div_unsigned", 31 0, L_000002710ecb5320;  1 drivers
v000002710ec47860_0 .net/s "mul_mixed", 63 0, L_000002710ecb6b80;  1 drivers
v000002710ec49020_0 .net/s "mul_signed", 63 0, L_000002710ecb6ae0;  1 drivers
v000002710ec48620_0 .net "mul_unsigned", 63 0, L_000002710ecb5960;  1 drivers
v000002710ec48da0_0 .net/s "rem_signed", 31 0, L_000002710ecb5be0;  1 drivers
v000002710ec48940_0 .net "rem_unsigned", 31 0, L_000002710ecb6680;  1 drivers
v000002710ec47900_0 .var "result", 31 0;
E_000002710eb659e0/0 .event anyedge, v000002710ec48bc0_0, v000002710ec48a80_0, v000002710ec47720_0, v000002710ec49020_0;
E_000002710eb659e0/1 .event anyedge, v000002710ec47860_0, v000002710ec48620_0, v000002710ec47680_0, v000002710ec477c0_0;
E_000002710eb659e0/2 .event anyedge, v000002710ec48da0_0, v000002710ec48940_0;
E_000002710eb659e0 .event/or E_000002710eb659e0/0, E_000002710eb659e0/1, E_000002710eb659e0/2;
L_000002710ecb62c0 .extend/s 64, L_000002710ecb4ce0;
L_000002710ecb60e0 .extend/s 64, L_000002710ecb4f60;
L_000002710ecb6ae0 .arith/mult 64, L_000002710ecb62c0, L_000002710ecb60e0;
L_000002710ecb5a00 .extend/s 64, L_000002710ecb4ce0;
L_000002710ecb4d80 .concat [ 32 1 0 0], L_000002710ecb4f60, L_000002710ec5d7d8;
L_000002710ecb4e20 .extend/s 64, L_000002710ecb4d80;
L_000002710ecb6b80 .arith/mult 64, L_000002710ecb5a00, L_000002710ecb4e20;
L_000002710ecb64a0 .concat [ 32 32 0 0], L_000002710ecb4ce0, L_000002710ec5d820;
L_000002710ecb4ec0 .concat [ 32 32 0 0], L_000002710ecb4f60, L_000002710ec5d868;
L_000002710ecb5960 .arith/mult 64, L_000002710ecb64a0, L_000002710ecb4ec0;
L_000002710ecb5280 .cmp/eq 32, L_000002710ecb4f60, L_000002710ec5d8b0;
L_000002710ecb6540 .arith/div 32, L_000002710ecb4ce0, L_000002710ecb4f60;
L_000002710ecb65e0 .functor MUXZ 32, L_000002710ecb6540, L_000002710ec5d8f8, L_000002710ecb5280, C4<>;
L_000002710ecb5aa0 .cmp/eq 32, L_000002710ecb4f60, L_000002710ec5d940;
L_000002710ecb6c20 .arith/div 32, L_000002710ecb4ce0, L_000002710ecb4f60;
L_000002710ecb5320 .functor MUXZ 32, L_000002710ecb6c20, L_000002710ec5d988, L_000002710ecb5aa0, C4<>;
L_000002710ecb53c0 .cmp/eq 32, L_000002710ecb4f60, L_000002710ec5d9d0;
L_000002710ecb5500 .arith/mod 32, L_000002710ecb4ce0, L_000002710ecb4f60;
L_000002710ecb5be0 .functor MUXZ 32, L_000002710ecb5500, L_000002710ecb4ce0, L_000002710ecb53c0, C4<>;
L_000002710ecb5c80 .cmp/eq 32, L_000002710ecb4f60, L_000002710ec5da18;
L_000002710ecb5460 .arith/mod 32, L_000002710ecb4ce0, L_000002710ecb4f60;
L_000002710ecb6680 .functor MUXZ 32, L_000002710ecb5460, L_000002710ecb4ce0, L_000002710ecb5c80, C4<>;
S_000002710ec446a0 .scope module, "u_hazard_unit" "hazard_unit" 12 253, 15 6 0, S_000002710ec441f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "if_id_rs1";
    .port_info 3 /INPUT 5 "if_id_rs2";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_mem_read";
    .port_info 8 /INPUT 1 "id_ex_reg_write";
    .port_info 9 /INPUT 5 "ex_mem_rd";
    .port_info 10 /INPUT 1 "ex_mem_reg_write";
    .port_info 11 /INPUT 5 "mem_wb_rd";
    .port_info 12 /INPUT 1 "mem_wb_reg_write";
    .port_info 13 /OUTPUT 2 "forward_a_id";
    .port_info 14 /OUTPUT 2 "forward_b_id";
    .port_info 15 /OUTPUT 2 "forward_a_ex";
    .port_info 16 /OUTPUT 2 "forward_b_ex";
    .port_info 17 /OUTPUT 1 "pc_stall";
    .port_info 18 /OUTPUT 1 "if_id_stall";
    .port_info 19 /OUTPUT 1 "id_ex_stall";
    .port_info 20 /OUTPUT 1 "id_ex_flush";
v000002710ec49b60_0 .net "clk", 0 0, v000002710ec5ae30_0;  alias, 1 drivers
v000002710ec4a420_0 .net "ex_mem_rd", 4 0, v000002710ec49a20_0;  alias, 1 drivers
v000002710ec4a4c0_0 .net "ex_mem_reg_write", 0 0, v000002710ec490c0_0;  alias, 1 drivers
v000002710ec4a560_0 .var "forward_a_ex", 1 0;
v000002710ec49e80_0 .var "forward_a_id", 1 0;
v000002710ec49480_0 .var "forward_b_ex", 1 0;
v000002710ec49660_0 .var "forward_b_id", 1 0;
v000002710ec4c590_0 .var "id_ex_flush", 0 0;
v000002710ec4aab0_0 .net "id_ex_mem_read", 0 0, v000002710ec4bc30_0;  alias, 1 drivers
v000002710ec4cc70_0 .net "id_ex_rd", 4 0, v000002710ec4eb10_0;  alias, 1 drivers
v000002710ec4c270_0 .net "id_ex_reg_write", 0 0, v000002710ec4dfd0_0;  alias, 1 drivers
v000002710ec4a970_0 .net "id_ex_rs1", 4 0, v000002710ec4ef70_0;  alias, 1 drivers
v000002710ec4d030_0 .net "id_ex_rs2", 4 0, v000002710ec4de90_0;  alias, 1 drivers
v000002710ec4b550_0 .var "id_ex_stall", 0 0;
v000002710ec4c630_0 .net "if_id_rs1", 4 0, L_000002710ecb9060;  1 drivers
v000002710ec4b190_0 .net "if_id_rs2", 4 0, L_000002710ecb7e40;  1 drivers
v000002710ec4c770_0 .var "if_id_stall", 0 0;
v000002710ec4c310_0 .net "mem_wb_rd", 4 0, v000002710ec507d0_0;  alias, 1 drivers
v000002710ec4bf50_0 .net "mem_wb_reg_write", 0 0, v000002710ec51f90_0;  alias, 1 drivers
v000002710ec4c6d0_0 .var "pc_stall", 0 0;
v000002710ec4b9b0_0 .net "rst_n", 0 0, v000002710ec5c7d0_0;  alias, 1 drivers
E_000002710eb650e0 .event anyedge, v000002710ec49840_0, v000002710ec493e0_0, v000002710ec4c630_0, v000002710ec4b190_0;
E_000002710eb65820/0 .event anyedge, v000002710ec490c0_0, v000002710ec49a20_0, v000002710ec4a1a0_0, v000002710ec4bf50_0;
E_000002710eb65820/1 .event anyedge, v000002710ec4c310_0;
E_000002710eb65820 .event/or E_000002710eb65820/0, E_000002710eb65820/1;
E_000002710eb65260/0 .event anyedge, v000002710ec490c0_0, v000002710ec49a20_0, v000002710ec49340_0, v000002710ec4bf50_0;
E_000002710eb65260/1 .event anyedge, v000002710ec4c310_0;
E_000002710eb65260 .event/or E_000002710eb65260/0, E_000002710eb65260/1;
E_000002710eb653a0/0 .event anyedge, v000002710ec490c0_0, v000002710ec49a20_0, v000002710ec4b190_0, v000002710ec4bf50_0;
E_000002710eb653a0/1 .event anyedge, v000002710ec4c310_0;
E_000002710eb653a0 .event/or E_000002710eb653a0/0, E_000002710eb653a0/1;
E_000002710eb65860/0 .event anyedge, v000002710ec490c0_0, v000002710ec49a20_0, v000002710ec4c630_0, v000002710ec4bf50_0;
E_000002710eb65860/1 .event anyedge, v000002710ec4c310_0;
E_000002710eb65860 .event/or E_000002710eb65860/0, E_000002710eb65860/1;
S_000002710ec43a20 .scope module, "u_id_stage" "id_stage" 12 121, 16 6 0, S_000002710ec441f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "rs1_data";
    .port_info 6 /INPUT 32 "rs2_data";
    .port_info 7 /OUTPUT 5 "rs1_addr";
    .port_info 8 /OUTPUT 5 "rs2_addr";
    .port_info 9 /INPUT 32 "forward_mem_data";
    .port_info 10 /INPUT 32 "forward_wb_data";
    .port_info 11 /INPUT 2 "forward_a_sel";
    .port_info 12 /INPUT 2 "forward_b_sel";
    .port_info 13 /INPUT 1 "stall";
    .port_info 14 /INPUT 1 "flush";
    .port_info 15 /OUTPUT 32 "pc_out";
    .port_info 16 /OUTPUT 32 "pc_plus4_out";
    .port_info 17 /OUTPUT 32 "rs1_data_out";
    .port_info 18 /OUTPUT 32 "rs2_data_out";
    .port_info 19 /OUTPUT 32 "imm_out";
    .port_info 20 /OUTPUT 5 "rs1_addr_out";
    .port_info 21 /OUTPUT 5 "rs2_addr_out";
    .port_info 22 /OUTPUT 5 "rd_addr_out";
    .port_info 23 /OUTPUT 6 "alu_op_out";
    .port_info 24 /OUTPUT 1 "alu_src_a_out";
    .port_info 25 /OUTPUT 1 "alu_src_b_out";
    .port_info 26 /OUTPUT 1 "mem_read_out";
    .port_info 27 /OUTPUT 1 "mem_write_out";
    .port_info 28 /OUTPUT 1 "mem_to_reg_out";
    .port_info 29 /OUTPUT 1 "reg_write_out";
    .port_info 30 /OUTPUT 1 "branch_out";
    .port_info 31 /OUTPUT 1 "jump_out";
    .port_info 32 /OUTPUT 1 "is_ecall";
    .port_info 33 /OUTPUT 1 "is_ebreak";
L_000002710ec5d5e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002710ec4beb0_0 .net/2u *"_ivl_10", 1 0, L_000002710ec5d5e0;  1 drivers
v000002710ec4bcd0_0 .net *"_ivl_12", 0 0, L_000002710ecb5780;  1 drivers
v000002710ec4cf90_0 .net *"_ivl_14", 31 0, L_000002710ecb5b40;  1 drivers
L_000002710ec5d628 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002710ec4ad30_0 .net/2u *"_ivl_18", 1 0, L_000002710ec5d628;  1 drivers
v000002710ec4b7d0_0 .net *"_ivl_20", 0 0, L_000002710ecb5dc0;  1 drivers
L_000002710ec5d670 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002710ec4c8b0_0 .net/2u *"_ivl_22", 1 0, L_000002710ec5d670;  1 drivers
v000002710ec4be10_0 .net *"_ivl_24", 0 0, L_000002710ecb6f40;  1 drivers
v000002710ec4aa10_0 .net *"_ivl_26", 31 0, L_000002710ecb67c0;  1 drivers
L_000002710ec5d598 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002710ec4b2d0_0 .net/2u *"_ivl_6", 1 0, L_000002710ec5d598;  1 drivers
v000002710ec4b870_0 .net *"_ivl_8", 0 0, L_000002710ecb7080;  1 drivers
v000002710ec4ca90_0 .net "alu_op_ctrl", 5 0, v000002710ec4c3b0_0;  1 drivers
v000002710ec4ba50_0 .var "alu_op_out", 5 0;
v000002710ec4c950_0 .net "alu_src_a_ctrl", 0 0, v000002710ec4cbd0_0;  1 drivers
v000002710ec4b370_0 .var "alu_src_a_out", 0 0;
v000002710ec4c090_0 .net "alu_src_b_ctrl", 0 0, v000002710ec4b5f0_0;  1 drivers
v000002710ec4baf0_0 .var "alu_src_b_out", 0 0;
v000002710ec4ab50_0 .net "branch_ctrl", 0 0, v000002710ec4b690_0;  1 drivers
v000002710ec4b410_0 .var "branch_out", 0 0;
v000002710ec4abf0_0 .net "clk", 0 0, v000002710ec5ae30_0;  alias, 1 drivers
v000002710ec4c9f0_0 .net "flush", 0 0, v000002710ec4c590_0;  alias, 1 drivers
v000002710ec4add0_0 .net "forward_a_sel", 1 0, v000002710ec49e80_0;  alias, 1 drivers
v000002710ec4cb30_0 .net "forward_b_sel", 1 0, v000002710ec49660_0;  alias, 1 drivers
v000002710ec4c4f0_0 .net "forward_mem_data", 31 0, v000002710ec48800_0;  alias, 1 drivers
v000002710ec4b4b0_0 .net "forward_wb_data", 31 0, L_000002710ecb97e0;  alias, 1 drivers
v000002710ec4cd10_0 .var "imm", 31 0;
v000002710ec4ae70_0 .var "imm_out", 31 0;
v000002710ec4cdb0_0 .net "imm_sel", 2 0, v000002710ec4b910_0;  1 drivers
v000002710ec4af10_0 .net "instr", 31 0, v000002710ec4dc10_0;  alias, 1 drivers
v000002710ec4c130_0 .net "is_ebreak", 0 0, v000002710ec4b230_0;  1 drivers
v000002710ec4bff0_0 .net "is_ecall", 0 0, v000002710ec4c810_0;  1 drivers
v000002710ec4c1d0_0 .net "jump_ctrl", 0 0, v000002710ec4ce50_0;  1 drivers
v000002710ec4bb90_0 .var "jump_out", 0 0;
v000002710ec4afb0_0 .net "mem_read_ctrl", 0 0, v000002710ec4cef0_0;  1 drivers
v000002710ec4bc30_0 .var "mem_read_out", 0 0;
v000002710ec4e9d0_0 .net "mem_to_reg_ctrl", 0 0, v000002710ec4b730_0;  1 drivers
v000002710ec4f470_0 .var "mem_to_reg_out", 0 0;
v000002710ec4e4d0_0 .net "mem_write_ctrl", 0 0, v000002710ec4b0f0_0;  1 drivers
v000002710ec4d3f0_0 .var "mem_write_out", 0 0;
v000002710ec4f510_0 .net "pc", 31 0, v000002710ec4ddf0_0;  alias, 1 drivers
v000002710ec4d170_0 .var "pc_out", 31 0;
v000002710ec4d350_0 .net "pc_plus4", 31 0, v000002710ec4e1b0_0;  alias, 1 drivers
v000002710ec4ed90_0 .var "pc_plus4_out", 31 0;
v000002710ec4ea70_0 .net "rd_addr", 4 0, L_000002710ecb6d60;  1 drivers
v000002710ec4eb10_0 .var "rd_addr_out", 4 0;
v000002710ec4d2b0_0 .net "reg_write_ctrl", 0 0, v000002710ec4ac90_0;  1 drivers
v000002710ec4dfd0_0 .var "reg_write_out", 0 0;
v000002710ec4da30_0 .net "rs1_addr", 4 0, L_000002710ecb6220;  alias, 1 drivers
v000002710ec4ef70_0 .var "rs1_addr_out", 4 0;
v000002710ec4e930_0 .net "rs1_data", 31 0, L_000002710ecb7940;  alias, 1 drivers
v000002710ec4e390_0 .net "rs1_data_fwd", 31 0, L_000002710ecb5820;  1 drivers
v000002710ec4f1f0_0 .var "rs1_data_out", 31 0;
v000002710ec4d490_0 .net "rs2_addr", 4 0, L_000002710ecb6720;  alias, 1 drivers
v000002710ec4de90_0 .var "rs2_addr_out", 4 0;
v000002710ec4f330_0 .net "rs2_data", 31 0, L_000002710ecb7da0;  alias, 1 drivers
v000002710ec4ec50_0 .net "rs2_data_fwd", 31 0, L_000002710ecb5fa0;  1 drivers
v000002710ec4df30_0 .var "rs2_data_out", 31 0;
v000002710ec4ebb0_0 .net "rst_n", 0 0, v000002710ec5c7d0_0;  alias, 1 drivers
v000002710ec4f290_0 .net "stall", 0 0, v000002710ec4c770_0;  alias, 1 drivers
E_000002710eb653e0 .event anyedge, v000002710ec4b910_0, v000002710ec4bd70_0;
L_000002710ecb6220 .part v000002710ec4dc10_0, 15, 5;
L_000002710ecb6720 .part v000002710ec4dc10_0, 20, 5;
L_000002710ecb6d60 .part v000002710ec4dc10_0, 7, 5;
L_000002710ecb7080 .cmp/eq 2, v000002710ec49e80_0, L_000002710ec5d598;
L_000002710ecb5780 .cmp/eq 2, v000002710ec49e80_0, L_000002710ec5d5e0;
L_000002710ecb5b40 .functor MUXZ 32, L_000002710ecb7940, L_000002710ecb97e0, L_000002710ecb5780, C4<>;
L_000002710ecb5820 .functor MUXZ 32, L_000002710ecb5b40, v000002710ec48800_0, L_000002710ecb7080, C4<>;
L_000002710ecb5dc0 .cmp/eq 2, v000002710ec49660_0, L_000002710ec5d628;
L_000002710ecb6f40 .cmp/eq 2, v000002710ec49660_0, L_000002710ec5d670;
L_000002710ecb67c0 .functor MUXZ 32, L_000002710ecb7da0, L_000002710ecb97e0, L_000002710ecb6f40, C4<>;
L_000002710ecb5fa0 .functor MUXZ 32, L_000002710ecb67c0, v000002710ec48800_0, L_000002710ecb5dc0, C4<>;
S_000002710ec43ed0 .scope module, "ctrl" "control_unit" 16 101, 17 6 0, S_000002710ec43a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 6 "alu_op";
    .port_info 2 /OUTPUT 1 "alu_src_a";
    .port_info 3 /OUTPUT 1 "alu_src_b";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
    .port_info 7 /OUTPUT 1 "reg_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "imm_sel";
    .port_info 11 /OUTPUT 1 "is_ecall";
    .port_info 12 /OUTPUT 1 "is_ebreak";
P_000002710e66dbb0 .param/l "IMM_B" 1 17 44, C4<010>;
P_000002710e66dbe8 .param/l "IMM_I" 1 17 42, C4<000>;
P_000002710e66dc20 .param/l "IMM_J" 1 17 46, C4<100>;
P_000002710e66dc58 .param/l "IMM_S" 1 17 43, C4<001>;
P_000002710e66dc90 .param/l "IMM_U" 1 17 45, C4<011>;
P_000002710e66dcc8 .param/l "OPCODE_AUIPC" 1 17 35, C4<0010111>;
P_000002710e66dd00 .param/l "OPCODE_BRANCH" 1 17 38, C4<1100011>;
P_000002710e66dd38 .param/l "OPCODE_JAL" 1 17 36, C4<1101111>;
P_000002710e66dd70 .param/l "OPCODE_JALR" 1 17 37, C4<1100111>;
P_000002710e66dda8 .param/l "OPCODE_LOAD" 1 17 30, C4<0000011>;
P_000002710e66dde0 .param/l "OPCODE_LUI" 1 17 34, C4<0110111>;
P_000002710e66de18 .param/l "OPCODE_OP" 1 17 33, C4<0110011>;
P_000002710e66de50 .param/l "OPCODE_OP_IMM" 1 17 32, C4<0010011>;
P_000002710e66de88 .param/l "OPCODE_STORE" 1 17 31, C4<0100011>;
P_000002710e66dec0 .param/l "OPCODE_SYSTEM" 1 17 39, C4<1110011>;
v000002710ec4c3b0_0 .var "alu_op", 5 0;
v000002710ec4cbd0_0 .var "alu_src_a", 0 0;
v000002710ec4b5f0_0 .var "alu_src_b", 0 0;
v000002710ec4b690_0 .var "branch", 0 0;
v000002710ec4b050_0 .net "funct3", 2 0, L_000002710ecb6040;  1 drivers
v000002710ec4c450_0 .net "funct7", 6 0, L_000002710ecb69a0;  1 drivers
v000002710ec4b910_0 .var "imm_sel", 2 0;
v000002710ec4bd70_0 .net "instr", 31 0, v000002710ec4dc10_0;  alias, 1 drivers
v000002710ec4b230_0 .var "is_ebreak", 0 0;
v000002710ec4c810_0 .var "is_ecall", 0 0;
v000002710ec4ce50_0 .var "jump", 0 0;
v000002710ec4cef0_0 .var "mem_read", 0 0;
v000002710ec4b730_0 .var "mem_to_reg", 0 0;
v000002710ec4b0f0_0 .var "mem_write", 0 0;
v000002710ec4a8d0_0 .net "opcode", 6 0, L_000002710ecb50a0;  1 drivers
v000002710ec4ac90_0 .var "reg_write", 0 0;
E_000002710eb65420 .event anyedge, v000002710ec4a8d0_0, v000002710ec4b050_0, v000002710ec4c450_0, v000002710ec4bd70_0;
L_000002710ecb50a0 .part v000002710ec4dc10_0, 0, 7;
L_000002710ecb6040 .part v000002710ec4dc10_0, 12, 3;
L_000002710ecb69a0 .part v000002710ec4dc10_0, 25, 7;
S_000002710ec43890 .scope module, "u_if_stage" "if_stage_bp" 12 101, 18 6 0, S_000002710ec441f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pc_stall";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 32 "pc_target";
    .port_info 5 /INPUT 1 "branch_valid";
    .port_info 6 /INPUT 32 "branch_pc";
    .port_info 7 /INPUT 1 "branch_taken";
    .port_info 8 /INPUT 32 "branch_target";
    .port_info 9 /OUTPUT 32 "imem_addr";
    .port_info 10 /INPUT 32 "imem_data";
    .port_info 11 /OUTPUT 32 "pc_out";
    .port_info 12 /OUTPUT 32 "pc_plus4_out";
    .port_info 13 /OUTPUT 32 "instr_out";
    .port_info 14 /OUTPUT 1 "predict_taken_out";
    .port_info 15 /OUTPUT 32 "predict_target_out";
L_000002710eb96c40 .functor AND 1, v000002710ec4e890_0, v000002710ec4f150_0, C4<1>, C4<1>;
L_000002710eb973b0 .functor BUFZ 32, v000002710ec4e430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002710ec4d0d0_0 .net *"_ivl_1", 0 0, L_000002710eb96c40;  1 drivers
L_000002710ec5d478 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002710ec4d530_0 .net/2u *"_ivl_4", 31 0, L_000002710ec5d478;  1 drivers
v000002710ec4d5d0_0 .net "branch_pc", 31 0, L_000002710ecb6180;  1 drivers
v000002710ec4d670_0 .net "branch_taken", 0 0, L_000002710eb96d90;  alias, 1 drivers
v000002710ec4d710_0 .net "branch_target", 31 0, v000002710ec48080_0;  alias, 1 drivers
v000002710ec4d7b0_0 .net "branch_valid", 0 0, L_000002710eb96d90;  alias, 1 drivers
v000002710ec4d990_0 .net "clk", 0 0, v000002710ec5ae30_0;  alias, 1 drivers
v000002710ec4dad0_0 .net "imem_addr", 31 0, L_000002710eb973b0;  alias, 1 drivers
v000002710ec4db70_0 .net "imem_data", 31 0, L_000002710eb96700;  alias, 1 drivers
v000002710ec4dc10_0 .var "instr_out", 31 0;
v000002710ec4dcb0_0 .net "pc", 31 0, v000002710ec4e430_0;  1 drivers
v000002710ec4dd50_0 .net "pc_next", 31 0, L_000002710ecb5000;  1 drivers
v000002710ec4ddf0_0 .var "pc_out", 31 0;
v000002710ec4e110_0 .net "pc_plus4", 31 0, L_000002710ecb6400;  1 drivers
v000002710ec4e1b0_0 .var "pc_plus4_out", 31 0;
v000002710ec4e250_0 .net "pc_predicted", 31 0, L_000002710ecb6900;  1 drivers
v000002710ec4e430_0 .var "pc_reg", 31 0;
v000002710ec4e6b0_0 .net "pc_src", 0 0, L_000002710eb97e30;  alias, 1 drivers
v000002710ec4e750_0 .net "pc_stall", 0 0, v000002710ec4c6d0_0;  alias, 1 drivers
v000002710ec4e7f0_0 .net "pc_target", 31 0, L_000002710eb98060;  alias, 1 drivers
v000002710ec51810_0 .net "predict_taken", 0 0, v000002710ec4f150_0;  1 drivers
v000002710ec50370_0 .var "predict_taken_out", 0 0;
v000002710ec51e50_0 .net "predict_target", 31 0, v000002710ec4f830_0;  1 drivers
v000002710ec51310_0 .var "predict_target_out", 31 0;
v000002710ec51bd0_0 .net "predict_valid", 0 0, v000002710ec4e890_0;  1 drivers
v000002710ec50d70_0 .net "rst_n", 0 0, v000002710ec5c7d0_0;  alias, 1 drivers
L_000002710ecb6900 .functor MUXZ 32, L_000002710ecb6400, v000002710ec4f830_0, L_000002710eb96c40, C4<>;
L_000002710ecb6400 .arith/sum 32, v000002710ec4e430_0, L_000002710ec5d478;
L_000002710ecb5000 .functor MUXZ 32, L_000002710ecb6900, L_000002710eb98060, L_000002710eb97e30, C4<>;
S_000002710ec530a0 .scope module, "u_bp" "branch_predictor" 18 66, 19 6 0, S_000002710ec43890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 32 "predict_target";
    .port_info 5 /OUTPUT 1 "predict_valid";
    .port_info 6 /INPUT 1 "branch_valid";
    .port_info 7 /INPUT 32 "branch_pc";
    .port_info 8 /INPUT 1 "branch_taken";
    .port_info 9 /INPUT 32 "branch_target";
    .port_info 10 /INPUT 1 "branch_is_cond";
P_000002710e5eae80 .param/l "ADDR_WIDTH" 0 19 8, +C4<00000000000000000000000000100000>;
P_000002710e5eaeb8 .param/l "BTB_ENTRIES" 0 19 7, +C4<00000000000000000000000000001000>;
P_000002710e5eaef0 .param/l "STRONGLY_NOT_TAKEN" 1 19 28, C4<00>;
P_000002710e5eaf28 .param/l "STRONGLY_TAKEN" 1 19 31, C4<11>;
P_000002710e5eaf60 .param/l "WEAKLY_NOT_TAKEN" 1 19 29, C4<01>;
P_000002710e5eaf98 .param/l "WEAKLY_TAKEN" 1 19 30, C4<10>;
v000002710ec4d210_0 .net *"_ivl_3", 26 0, L_000002710ecb5140;  1 drivers
L_000002710ec5d4c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002710ec4e570_0 .net *"_ivl_7", 4 0, L_000002710ec5d4c0;  1 drivers
v000002710ec4f5b0 .array "bht", 7 0, 1 0;
L_000002710ec5d508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002710ec4ecf0_0 .net "branch_is_cond", 0 0, L_000002710ec5d508;  1 drivers
v000002710ec4e2f0_0 .net "branch_pc", 31 0, L_000002710ecb6180;  alias, 1 drivers
v000002710ec4d8f0_0 .net "branch_taken", 0 0, L_000002710eb96d90;  alias, 1 drivers
v000002710ec4ee30_0 .net "branch_target", 31 0, v000002710ec48080_0;  alias, 1 drivers
v000002710ec4f6f0_0 .net "branch_valid", 0 0, L_000002710eb96d90;  alias, 1 drivers
v000002710ec4f010 .array "btb_tag", 7 0, 31 0;
v000002710ec4e070 .array "btb_target", 7 0, 31 0;
v000002710ec4f3d0 .array "btb_valid", 7 0, 0 0;
v000002710ec4f650_0 .net "clk", 0 0, v000002710ec5ae30_0;  alias, 1 drivers
v000002710ec4eed0_0 .var/i "i", 31 0;
v000002710ec4d850_0 .net "pc", 31 0, v000002710ec4e430_0;  alias, 1 drivers
v000002710ec4f0b0_0 .net "pc_index", 2 0, L_000002710ecb6ea0;  1 drivers
v000002710ec4f790_0 .net "pc_tag", 31 0, L_000002710ecb6e00;  1 drivers
v000002710ec4f150_0 .var "predict_taken", 0 0;
v000002710ec4f830_0 .var "predict_target", 31 0;
v000002710ec4e890_0 .var "predict_valid", 0 0;
v000002710ec4e610_0 .net "rst_n", 0 0, v000002710ec5c7d0_0;  alias, 1 drivers
v000002710ec4f3d0_0 .array/port v000002710ec4f3d0, 0;
v000002710ec4f3d0_1 .array/port v000002710ec4f3d0, 1;
v000002710ec4f3d0_2 .array/port v000002710ec4f3d0, 2;
E_000002710eb65560/0 .event anyedge, v000002710ec4f0b0_0, v000002710ec4f3d0_0, v000002710ec4f3d0_1, v000002710ec4f3d0_2;
v000002710ec4f3d0_3 .array/port v000002710ec4f3d0, 3;
v000002710ec4f3d0_4 .array/port v000002710ec4f3d0, 4;
v000002710ec4f3d0_5 .array/port v000002710ec4f3d0, 5;
v000002710ec4f3d0_6 .array/port v000002710ec4f3d0, 6;
E_000002710eb65560/1 .event anyedge, v000002710ec4f3d0_3, v000002710ec4f3d0_4, v000002710ec4f3d0_5, v000002710ec4f3d0_6;
v000002710ec4f3d0_7 .array/port v000002710ec4f3d0, 7;
v000002710ec4f010_0 .array/port v000002710ec4f010, 0;
v000002710ec4f010_1 .array/port v000002710ec4f010, 1;
v000002710ec4f010_2 .array/port v000002710ec4f010, 2;
E_000002710eb65560/2 .event anyedge, v000002710ec4f3d0_7, v000002710ec4f010_0, v000002710ec4f010_1, v000002710ec4f010_2;
v000002710ec4f010_3 .array/port v000002710ec4f010, 3;
v000002710ec4f010_4 .array/port v000002710ec4f010, 4;
v000002710ec4f010_5 .array/port v000002710ec4f010, 5;
v000002710ec4f010_6 .array/port v000002710ec4f010, 6;
E_000002710eb65560/3 .event anyedge, v000002710ec4f010_3, v000002710ec4f010_4, v000002710ec4f010_5, v000002710ec4f010_6;
v000002710ec4f010_7 .array/port v000002710ec4f010, 7;
v000002710ec4e070_0 .array/port v000002710ec4e070, 0;
v000002710ec4e070_1 .array/port v000002710ec4e070, 1;
E_000002710eb65560/4 .event anyedge, v000002710ec4f010_7, v000002710ec4f790_0, v000002710ec4e070_0, v000002710ec4e070_1;
v000002710ec4e070_2 .array/port v000002710ec4e070, 2;
v000002710ec4e070_3 .array/port v000002710ec4e070, 3;
v000002710ec4e070_4 .array/port v000002710ec4e070, 4;
v000002710ec4e070_5 .array/port v000002710ec4e070, 5;
E_000002710eb65560/5 .event anyedge, v000002710ec4e070_2, v000002710ec4e070_3, v000002710ec4e070_4, v000002710ec4e070_5;
v000002710ec4e070_6 .array/port v000002710ec4e070, 6;
v000002710ec4e070_7 .array/port v000002710ec4e070, 7;
v000002710ec4f5b0_0 .array/port v000002710ec4f5b0, 0;
v000002710ec4f5b0_1 .array/port v000002710ec4f5b0, 1;
E_000002710eb65560/6 .event anyedge, v000002710ec4e070_6, v000002710ec4e070_7, v000002710ec4f5b0_0, v000002710ec4f5b0_1;
v000002710ec4f5b0_2 .array/port v000002710ec4f5b0, 2;
v000002710ec4f5b0_3 .array/port v000002710ec4f5b0, 3;
v000002710ec4f5b0_4 .array/port v000002710ec4f5b0, 4;
v000002710ec4f5b0_5 .array/port v000002710ec4f5b0, 5;
E_000002710eb65560/7 .event anyedge, v000002710ec4f5b0_2, v000002710ec4f5b0_3, v000002710ec4f5b0_4, v000002710ec4f5b0_5;
v000002710ec4f5b0_6 .array/port v000002710ec4f5b0, 6;
v000002710ec4f5b0_7 .array/port v000002710ec4f5b0, 7;
E_000002710eb65560/8 .event anyedge, v000002710ec4f5b0_6, v000002710ec4f5b0_7;
E_000002710eb65560 .event/or E_000002710eb65560/0, E_000002710eb65560/1, E_000002710eb65560/2, E_000002710eb65560/3, E_000002710eb65560/4, E_000002710eb65560/5, E_000002710eb65560/6, E_000002710eb65560/7, E_000002710eb65560/8;
L_000002710ecb6ea0 .part v000002710ec4e430_0, 2, 3;
L_000002710ecb5140 .part v000002710ec4e430_0, 5, 27;
L_000002710ecb6e00 .concat [ 27 5 0 0], L_000002710ecb5140, L_000002710ec5d4c0;
S_000002710ec52a60 .scope module, "u_mem_stage" "mem_stage" 12 196, 20 6 0, S_000002710ec441f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "rs2_data";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 1 "mem_write";
    .port_info 8 /INPUT 1 "mem_to_reg";
    .port_info 9 /INPUT 1 "reg_write";
    .port_info 10 /OUTPUT 32 "dmem_addr";
    .port_info 11 /OUTPUT 32 "dmem_wdata";
    .port_info 12 /INPUT 32 "dmem_rdata";
    .port_info 13 /OUTPUT 1 "dmem_we";
    .port_info 14 /OUTPUT 1 "dmem_re";
    .port_info 15 /OUTPUT 32 "pc_plus4_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "mem_data_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 1 "mem_to_reg_out";
    .port_info 20 /OUTPUT 1 "reg_write_out";
L_000002710eb97a40 .functor BUFZ 32, v000002710ec48800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002710eb97c70 .functor BUFZ 32, v000002710ec49ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002710eb97b90 .functor BUFZ 1, v000002710ec4a380_0, C4<0>, C4<0>, C4<0>;
L_000002710eb97f80 .functor BUFZ 1, v000002710ec49520_0, C4<0>, C4<0>, C4<0>;
v000002710ec52030_0 .net "alu_result", 31 0, v000002710ec48800_0;  alias, 1 drivers
v000002710ec50550_0 .var "alu_result_out", 31 0;
v000002710ec51590_0 .net "clk", 0 0, v000002710ec5ae30_0;  alias, 1 drivers
v000002710ec4ff10_0 .net "dmem_addr", 31 0, L_000002710eb97a40;  alias, 1 drivers
v000002710ec50b90_0 .net "dmem_rdata", 31 0, L_000002710eb96bd0;  alias, 1 drivers
v000002710ec4ffb0_0 .net "dmem_re", 0 0, L_000002710eb97f80;  alias, 1 drivers
v000002710ec514f0_0 .net "dmem_wdata", 31 0, L_000002710eb97c70;  alias, 1 drivers
v000002710ec50410_0 .net "dmem_we", 0 0, L_000002710eb97b90;  alias, 1 drivers
v000002710ec51b30_0 .var "mem_data_out", 31 0;
v000002710ec51090_0 .net "mem_read", 0 0, v000002710ec49520_0;  alias, 1 drivers
v000002710ec505f0_0 .net "mem_to_reg", 0 0, v000002710ec49f20_0;  alias, 1 drivers
v000002710ec51a90_0 .var "mem_to_reg_out", 0 0;
v000002710ec50e10_0 .net "mem_write", 0 0, v000002710ec4a380_0;  alias, 1 drivers
v000002710ec519f0_0 .net "pc_plus4", 31 0, v000002710ec4a240_0;  alias, 1 drivers
v000002710ec50730_0 .var "pc_plus4_out", 31 0;
v000002710ec50690_0 .net "rd_addr", 4 0, v000002710ec49a20_0;  alias, 1 drivers
v000002710ec507d0_0 .var "rd_addr_out", 4 0;
v000002710ec50870_0 .net "reg_write", 0 0, v000002710ec490c0_0;  alias, 1 drivers
v000002710ec51f90_0 .var "reg_write_out", 0 0;
v000002710ec51770_0 .net "rs2_data", 31 0, v000002710ec49ac0_0;  alias, 1 drivers
v000002710ec51130_0 .net "rst_n", 0 0, v000002710ec5c7d0_0;  alias, 1 drivers
S_000002710ec53a00 .scope module, "u_regfile" "regfile" 12 240, 21 6 0, S_000002710ec441f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 32 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 5 "rd_addr";
    .port_info 8 /INPUT 32 "rd_data";
L_000002710ec5daa8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002710ec50910_0 .net/2u *"_ivl_0", 4 0, L_000002710ec5daa8;  1 drivers
L_000002710ec5db38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002710ec4fa10_0 .net *"_ivl_11", 1 0, L_000002710ec5db38;  1 drivers
L_000002710ec5db80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002710ec513b0_0 .net/2u *"_ivl_14", 4 0, L_000002710ec5db80;  1 drivers
v000002710ec502d0_0 .net *"_ivl_16", 0 0, L_000002710ecb8480;  1 drivers
L_000002710ec5dbc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002710ec509b0_0 .net/2u *"_ivl_18", 31 0, L_000002710ec5dbc8;  1 drivers
v000002710ec51450_0 .net *"_ivl_2", 0 0, L_000002710ecb8ac0;  1 drivers
v000002710ec518b0_0 .net *"_ivl_20", 31 0, L_000002710ecb87a0;  1 drivers
v000002710ec504b0_0 .net *"_ivl_22", 6 0, L_000002710ecb8520;  1 drivers
L_000002710ec5dc10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002710ec51d10_0 .net *"_ivl_25", 1 0, L_000002710ec5dc10;  1 drivers
L_000002710ec5daf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002710ec4fb50_0 .net/2u *"_ivl_4", 31 0, L_000002710ec5daf0;  1 drivers
v000002710ec51270_0 .net *"_ivl_6", 31 0, L_000002710ecb96a0;  1 drivers
v000002710ec50a50_0 .net *"_ivl_8", 6 0, L_000002710ecb9600;  1 drivers
v000002710ec50af0_0 .net "clk", 0 0, v000002710ec5ae30_0;  alias, 1 drivers
v000002710ec51630_0 .var/i "i", 31 0;
v000002710ec50c30_0 .net "rd_addr", 4 0, L_000002710eb97dc0;  alias, 1 drivers
v000002710ec51db0_0 .net "rd_data", 31 0, L_000002710ecb97e0;  alias, 1 drivers
v000002710ec51ef0 .array "registers", 31 0, 31 0;
v000002710ec50cd0_0 .net "rs1_addr", 4 0, L_000002710ecb6220;  alias, 1 drivers
v000002710ec4f8d0_0 .net "rs1_data", 31 0, L_000002710ecb7940;  alias, 1 drivers
v000002710ec4fc90_0 .net "rs2_addr", 4 0, L_000002710ecb6720;  alias, 1 drivers
v000002710ec516d0_0 .net "rs2_data", 31 0, L_000002710ecb7da0;  alias, 1 drivers
v000002710ec50eb0_0 .net "rst_n", 0 0, v000002710ec5c7d0_0;  alias, 1 drivers
v000002710ec511d0_0 .net "we", 0 0, L_000002710eb97ce0;  alias, 1 drivers
L_000002710ecb8ac0 .cmp/eq 5, L_000002710ecb6220, L_000002710ec5daa8;
L_000002710ecb96a0 .array/port v000002710ec51ef0, L_000002710ecb9600;
L_000002710ecb9600 .concat [ 5 2 0 0], L_000002710ecb6220, L_000002710ec5db38;
L_000002710ecb7940 .functor MUXZ 32, L_000002710ecb96a0, L_000002710ec5daf0, L_000002710ecb8ac0, C4<>;
L_000002710ecb8480 .cmp/eq 5, L_000002710ecb6720, L_000002710ec5db80;
L_000002710ecb87a0 .array/port v000002710ec51ef0, L_000002710ecb8520;
L_000002710ecb8520 .concat [ 5 2 0 0], L_000002710ecb6720, L_000002710ec5dc10;
L_000002710ecb7da0 .functor MUXZ 32, L_000002710ecb87a0, L_000002710ec5dbc8, L_000002710ecb8480, C4<>;
S_000002710ec53b90 .scope module, "u_wb_stage" "wb_stage" 12 221, 22 6 0, S_000002710ec441f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "mem_data";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 1 "mem_to_reg";
    .port_info 7 /INPUT 1 "reg_write";
    .port_info 8 /OUTPUT 5 "wb_rd_addr";
    .port_info 9 /OUTPUT 32 "wb_rd_data";
    .port_info 10 /OUTPUT 1 "wb_reg_write";
L_000002710eb97dc0 .functor BUFZ 5, v000002710ec507d0_0, C4<00000>, C4<00000>, C4<00000>;
L_000002710eb97ce0 .functor BUFZ 1, v000002710ec51f90_0, C4<0>, C4<0>, C4<0>;
L_000002710ec5da60 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002710ec4f970_0 .net/2u *"_ivl_0", 4 0, L_000002710ec5da60;  1 drivers
v000002710ec4fd30_0 .net *"_ivl_2", 0 0, L_000002710ecb80c0;  1 drivers
v000002710ec50f50_0 .net *"_ivl_4", 31 0, L_000002710ecb7ee0;  1 drivers
v000002710ec51950_0 .net "alu_result", 31 0, v000002710ec50550_0;  alias, 1 drivers
v000002710ec4fab0_0 .net "clk", 0 0, v000002710ec5ae30_0;  alias, 1 drivers
v000002710ec4fbf0_0 .net "mem_data", 31 0, v000002710ec51b30_0;  alias, 1 drivers
v000002710ec4fdd0_0 .net "mem_to_reg", 0 0, v000002710ec51a90_0;  alias, 1 drivers
v000002710ec4fe70_0 .net "pc_plus4", 31 0, v000002710ec50730_0;  alias, 1 drivers
v000002710ec50050_0 .net "rd_addr", 4 0, v000002710ec507d0_0;  alias, 1 drivers
v000002710ec50ff0_0 .net "reg_write", 0 0, v000002710ec51f90_0;  alias, 1 drivers
v000002710ec500f0_0 .net "rst_n", 0 0, v000002710ec5c7d0_0;  alias, 1 drivers
v000002710ec50190_0 .net "wb_rd_addr", 4 0, L_000002710eb97dc0;  alias, 1 drivers
v000002710ec50230_0 .net "wb_rd_data", 31 0, L_000002710ecb97e0;  alias, 1 drivers
v000002710ec523f0_0 .net "wb_reg_write", 0 0, L_000002710eb97ce0;  alias, 1 drivers
L_000002710ecb80c0 .cmp/eq 5, v000002710ec507d0_0, L_000002710ec5da60;
L_000002710ecb7ee0 .functor MUXZ 32, v000002710ec50550_0, v000002710ec50730_0, L_000002710ecb80c0, C4<>;
L_000002710ecb97e0 .functor MUXZ 32, L_000002710ecb7ee0, v000002710ec51b30_0, v000002710ec51a90_0, C4<>;
    .scope S_000002710ebb65a0;
T_3 ;
    %wait E_000002710eb64ce0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ebbb380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ebbb240_0, 0, 1;
    %load/vec4 v000002710ebbbb00_0;
    %store/vec4 v000002710ebbb2e0_0, 0, 32;
    %load/vec4 v000002710ec19ed0_0;
    %load/vec4 v000002710ebbbc40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ebbb380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ebbb240_0, 0, 1;
    %load/vec4 v000002710ebbc1e0_0;
    %store/vec4 v000002710ebbb2e0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002710ec19cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ebbb380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ebbb240_0, 0, 1;
    %load/vec4 v000002710ec1a290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002710ec1a790_0;
    %store/vec4 v000002710ebbb2e0_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000002710ec1ad30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v000002710ec1a970_0;
    %store/vec4 v000002710ebbb2e0_0, 0, 32;
T_3.6 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002710ec1af10_0;
    %load/vec4 v000002710ec1ad30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ebbb380_0, 0, 1;
    %load/vec4 v000002710ebbade0_0;
    %store/vec4 v000002710ebbb240_0, 0, 1;
    %load/vec4 v000002710ec1a970_0;
    %store/vec4 v000002710ebbb2e0_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v000002710ec1a290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ebbb380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ebbb240_0, 0, 1;
    %load/vec4 v000002710ec1a790_0;
    %store/vec4 v000002710ebbb2e0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v000002710ec1a6f0_0;
    %load/vec4 v000002710ec1ad30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ebbb380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ebbb240_0, 0, 1;
    %load/vec4 v000002710ec1a970_0;
    %store/vec4 v000002710ebbb2e0_0, 0, 32;
T_3.12 ;
T_3.11 ;
T_3.9 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002710ebb65a0;
T_4 ;
    %wait E_000002710eb62f20;
    %load/vec4 v000002710ebbaca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec19c50_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002710ec19c50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000002710ec19c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1aab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002710ec19c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1afb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002710ec19c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec197f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000002710ec19c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1ae70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000002710ec19c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1bc30, 0, 4;
    %load/vec4 v000002710ec19c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec19c50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec19c50_0, 0, 32;
T_4.4 ;
    %load/vec4 v000002710ec19c50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.5, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v000002710ec19c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1a8d0, 0, 4;
    %load/vec4 v000002710ec19c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec19c50_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec19c50_0, 0, 32;
T_4.6 ;
    %load/vec4 v000002710ec19c50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.7, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000002710ec19c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1add0, 0, 4;
    %load/vec4 v000002710ec19c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec19c50_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002710ec19f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec19c50_0, 0, 32;
T_4.8 ;
    %load/vec4 v000002710ec19c50_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_4.9, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000002710ec19c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1a650, 0, 4;
    %load/vec4 v000002710ec19c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec19c50_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec19c50_0, 0, 32;
T_4.10 ;
    %load/vec4 v000002710ec19c50_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_4.11, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000002710ec19c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1b0f0, 0, 4;
    %load/vec4 v000002710ec19c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec19c50_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002710ebbbe20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec19c50_0, 0, 32;
T_4.12 ;
    %load/vec4 v000002710ec19c50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.13, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002710ec19c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ebbb1a0, 0, 4;
    %load/vec4 v000002710ec19c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec19c50_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002710ec19cf0_0;
    %load/vec4 v000002710ec1b9b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v000002710ebbbe20_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_4.16, 5;
    %load/vec4 v000002710ebbbb00_0;
    %load/vec4 v000002710ebbbe20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ebbb1a0, 0, 4;
    %load/vec4 v000002710ebbbe20_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002710ebbbe20_0, 0;
T_4.16 ;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v000002710ec19ed0_0;
    %load/vec4 v000002710ec1b9b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %load/vec4 v000002710ebbbe20_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.20, 5;
    %load/vec4 v000002710ebbbe20_0;
    %subi 1, 0, 4;
    %assign/vec4 v000002710ebbbe20_0, 0;
T_4.20 ;
T_4.18 ;
T_4.15 ;
    %load/vec4 v000002710ec19d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002710ebbb9c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1aab0, 0, 4;
    %load/vec4 v000002710ebbb740_0;
    %load/vec4 v000002710ebbb9c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1afb0, 0, 4;
    %load/vec4 v000002710ec1a0b0_0;
    %load/vec4 v000002710ebbb9c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec197f0, 0, 4;
    %load/vec4 v000002710ec1b7d0_0;
    %load/vec4 v000002710ebbb9c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1ae70, 0, 4;
    %load/vec4 v000002710ec1baf0_0;
    %load/vec4 v000002710ebbb9c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1bc30, 0, 4;
    %load/vec4 v000002710ec1b7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %load/vec4 v000002710ebbbe20_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_4.26, 5;
    %load/vec4 v000002710ec19e30_0;
    %addi 4, 0, 32;
    %load/vec4 v000002710ebbbe20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ebbb1a0, 0, 4;
    %load/vec4 v000002710ebbbe20_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002710ebbbe20_0, 0;
T_4.26 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v000002710ec1baf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %load/vec4 v000002710ebbbe20_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.30, 5;
    %load/vec4 v000002710ebbbe20_0;
    %subi 1, 0, 4;
    %assign/vec4 v000002710ebbbe20_0, 0;
T_4.30 ;
T_4.28 ;
T_4.25 ;
    %load/vec4 v000002710ec1b910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.32, 8;
    %load/vec4 v000002710ec19f70_0;
    %parti/s 9, 0, 2;
    %load/vec4 v000002710ec1b230_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002710ec19f70_0, 0;
    %load/vec4 v000002710ebbac00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002710ec1a8d0, 4;
    %parti/s 9, 0, 2;
    %load/vec4 v000002710ec1b230_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002710ebbac00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1a8d0, 0, 4;
    %load/vec4 v000002710ec1b230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.34, 8;
    %load/vec4 v000002710ebbb060_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002710ec1add0, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %load/vec4 v000002710ebbb060_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002710ec1add0, 4;
    %addi 1, 0, 2;
    %load/vec4 v000002710ebbb060_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1add0, 0, 4;
T_4.36 ;
    %jmp T_4.35;
T_4.34 ;
    %load/vec4 v000002710ebbb060_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002710ec1add0, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.38, 4;
    %load/vec4 v000002710ebbb060_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002710ec1add0, 4;
    %subi 1, 0, 2;
    %load/vec4 v000002710ebbb060_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1add0, 0, 4;
T_4.38 ;
T_4.35 ;
    %load/vec4 v000002710ec1b230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %load/vec4 v000002710ebbc280_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002710ec1a650, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.42, 4;
    %load/vec4 v000002710ebbc280_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002710ec1a650, 4;
    %addi 1, 0, 2;
    %load/vec4 v000002710ebbc280_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1a650, 0, 4;
T_4.42 ;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v000002710ebbc280_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002710ec1a650, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.44, 4;
    %load/vec4 v000002710ebbc280_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002710ec1a650, 4;
    %subi 1, 0, 2;
    %load/vec4 v000002710ebbc280_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1a650, 0, 4;
T_4.44 ;
T_4.41 ;
    %load/vec4 v000002710ec1b410_0;
    %load/vec4 v000002710ec19bb0_0;
    %cmp/ne;
    %jmp/0xz  T_4.46, 4;
    %load/vec4 v000002710ec19bb0_0;
    %load/vec4 v000002710ec1b230_0;
    %cmp/e;
    %jmp/0xz  T_4.48, 4;
    %load/vec4 v000002710ebbbec0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002710ec1b0f0, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.50, 4;
    %load/vec4 v000002710ebbbec0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002710ec1b0f0, 4;
    %addi 1, 0, 2;
    %load/vec4 v000002710ebbbec0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1b0f0, 0, 4;
T_4.50 ;
    %jmp T_4.49;
T_4.48 ;
    %load/vec4 v000002710ebbbec0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002710ec1b0f0, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.52, 4;
    %load/vec4 v000002710ebbbec0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002710ec1b0f0, 4;
    %subi 1, 0, 2;
    %load/vec4 v000002710ebbbec0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec1b0f0, 0, 4;
T_4.52 ;
T_4.49 ;
T_4.46 ;
T_4.32 ;
    %load/vec4 v000002710ec1b9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %load/vec4 v000002710ec19f70_0;
    %parti/s 9, 0, 2;
    %load/vec4 v000002710ec1b230_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002710ec19f70_0, 0;
T_4.54 ;
T_4.22 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002710ebb4910;
T_5 ;
    %wait E_000002710eb64ea0;
    %load/vec4 v000002710ebb9b20_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 769, 0, 12;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 770, 0, 12;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 771, 0, 12;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 836, 0, 12;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 2816, 0, 12;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 2944, 0, 12;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 3857, 0, 12;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 3858, 0, 12;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 3859, 0, 12;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 3860, 0, 12;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.0 ;
    %load/vec4 v000002710ebb8860_0;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.1 ;
    %load/vec4 v000002710ebba520_0;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.2 ;
    %load/vec4 v000002710ebba200_0;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.3 ;
    %load/vec4 v000002710ebba2a0_0;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.4 ;
    %load/vec4 v000002710ebb8d60_0;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.5 ;
    %load/vec4 v000002710ebbaa20_0;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.6 ;
    %load/vec4 v000002710ebb8400_0;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.7 ;
    %load/vec4 v000002710ebba0c0_0;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.8 ;
    %load/vec4 v000002710ebb8720_0;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.9 ;
    %load/vec4 v000002710ebb9e40_0;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.10 ;
    %load/vec4 v000002710ebb8ea0_0;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.11 ;
    %load/vec4 v000002710ebbab60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.12 ;
    %load/vec4 v000002710ebba660_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.13 ;
    %load/vec4 v000002710ebbab60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.14 ;
    %load/vec4 v000002710ebba660_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.17 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ebb8e00_0, 0, 32;
    %jmp T_5.20;
T_5.20 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002710ebb4910;
T_6 ;
    %wait E_000002710eb64d20;
    %load/vec4 v000002710ebba700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ebb8860_0, 0;
    %pushi/vec4 1073746176, 0, 32;
    %assign/vec4 v000002710ebba520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ebba200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ebba2a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ebb8d60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ebbaa20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ebb8400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ebba0c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ebb8720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ebb9e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ebb8ea0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002710ebbab60_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002710ebba660_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002710ebbab60_0;
    %addi 1, 0, 64;
    %assign/vec4 v000002710ebbab60_0, 0;
    %load/vec4 v000002710ebba020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002710ebb8860_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002710ebb8860_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002710ebb8860_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002710ebb8860_0, 4, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000002710ebb84a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000002710ebb8b80_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.6, 8;
    %load/vec4 v000002710ebb9bc0_0;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v000002710ebba0c0_0;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %assign/vec4 v000002710ebba0c0_0, 0;
    %load/vec4 v000002710ebb8b80_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %load/vec4 v000002710ebba3e0_0;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %load/vec4 v000002710ebb8720_0;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v000002710ebb8720_0, 0;
    %load/vec4 v000002710ebbaac0_0;
    %assign/vec4 v000002710ebb9e40_0, 0;
    %load/vec4 v000002710ebb8860_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002710ebb8860_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002710ebb8860_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002710ebb8860_0, 4, 5;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000002710ebb9260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v000002710ebb9b20_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 770, 0, 12;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 771, 0, 12;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %jmp T_6.24;
T_6.12 ;
    %load/vec4 v000002710ebb9580_0;
    %assign/vec4 v000002710ebb8860_0, 0;
    %jmp T_6.24;
T_6.13 ;
    %load/vec4 v000002710ebb9580_0;
    %assign/vec4 v000002710ebba200_0, 0;
    %jmp T_6.24;
T_6.14 ;
    %load/vec4 v000002710ebb9580_0;
    %assign/vec4 v000002710ebba2a0_0, 0;
    %jmp T_6.24;
T_6.15 ;
    %load/vec4 v000002710ebb9580_0;
    %assign/vec4 v000002710ebb8d60_0, 0;
    %jmp T_6.24;
T_6.16 ;
    %load/vec4 v000002710ebb9580_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v000002710ebbaa20_0, 0;
    %jmp T_6.24;
T_6.17 ;
    %load/vec4 v000002710ebb9580_0;
    %assign/vec4 v000002710ebb8400_0, 0;
    %jmp T_6.24;
T_6.18 ;
    %load/vec4 v000002710ebb9580_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v000002710ebba0c0_0, 0;
    %jmp T_6.24;
T_6.19 ;
    %load/vec4 v000002710ebb9580_0;
    %assign/vec4 v000002710ebb8720_0, 0;
    %jmp T_6.24;
T_6.20 ;
    %load/vec4 v000002710ebb9580_0;
    %assign/vec4 v000002710ebb9e40_0, 0;
    %jmp T_6.24;
T_6.21 ;
    %load/vec4 v000002710ebb9580_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002710ebba660_0, 4, 5;
    %jmp T_6.24;
T_6.22 ;
    %load/vec4 v000002710ebb9580_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002710ebba660_0, 4, 5;
    %jmp T_6.24;
T_6.24 ;
    %pop/vec4 1;
T_6.10 ;
T_6.5 ;
T_6.3 ;
    %load/vec4 v000002710ebb9d00_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002710ebb8ea0_0, 4, 5;
    %load/vec4 v000002710ebb91c0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002710ebb8ea0_0, 4, 5;
    %load/vec4 v000002710ebba8e0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002710ebb8ea0_0, 4, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002710ebd0910;
T_7 ;
    %wait E_000002710eb65120;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002710ebba980_0, 0, 4;
    %load/vec4 v000002710ebb8fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002710ebba980_0, 0, 4;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v000002710ebb96c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002710ebba980_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002710ebba980_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002710ebba980_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002710ebba980_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v000002710ebb96c0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002710ebba980_0, 0, 4;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000002710ebba980_0, 0, 4;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002710ebba980_0, 0, 4;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002710ebd0910;
T_8 ;
    %wait E_000002710eb64da0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ebb9a80_0, 0, 32;
    %load/vec4 v000002710ebb8fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ebb9a80_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000002710ebb96c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002710ebb8680_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002710ebb9a80_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002710ebb8680_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v000002710ebb9a80_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000002710ebb8680_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v000002710ebb9a80_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v000002710ebb8680_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v000002710ebb9a80_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000002710ebb96c0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002710ebb8680_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002710ebb9a80_0, 0, 32;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v000002710ebb8680_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v000002710ebb9a80_0, 0, 32;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000002710ebb8680_0;
    %store/vec4 v000002710ebb9a80_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002710ebd0910;
T_9 ;
    %wait E_000002710eb659a0;
    %load/vec4 v000002710ebb94e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002710ebb9760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ebb89a0_0, 0, 32;
T_9.4 ;
    %load/vec4 v000002710ebb89a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.5, 5;
    %load/vec4 v000002710ebba980_0;
    %load/vec4 v000002710ebb89a0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v000002710ebb9a80_0;
    %load/vec4 v000002710ebb89a0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v000002710ebb99e0_0;
    %pad/u 14;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v000002710ebb89a0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v000002710ebb8a40, 5, 6;
T_9.6 ;
    %load/vec4 v000002710ebb89a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ebb89a0_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002710ebd0910;
T_10 ;
    %wait E_000002710eb659a0;
    %load/vec4 v000002710ebb94e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ebb8900_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002710ebb8f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000002710ebb99e0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002710ebb8a40, 4;
    %assign/vec4 v000002710ebb8c20_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002710ebd0910;
T_11 ;
    %wait E_000002710eb65920;
    %load/vec4 v000002710ebb8c20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000002710ebb9440_0, 0, 8;
    %load/vec4 v000002710ebb8c20_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000002710ebb9ee0_0, 0, 8;
    %load/vec4 v000002710ebb8c20_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000002710ebb9f80_0, 0, 8;
    %load/vec4 v000002710ebb8c20_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000002710ebb8540_0, 0, 8;
    %load/vec4 v000002710ebb8fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ebb8900_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v000002710ebb96c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v000002710ebb9620_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002710ebb9440_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %load/vec4 v000002710ebb9440_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000002710ebb9440_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %store/vec4 v000002710ebb8900_0, 0, 32;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v000002710ebb9620_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002710ebb9ee0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %load/vec4 v000002710ebb9ee0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000002710ebb9ee0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %store/vec4 v000002710ebb8900_0, 0, 32;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v000002710ebb9620_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002710ebb9f80_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %load/vec4 v000002710ebb9f80_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000002710ebb9f80_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %store/vec4 v000002710ebb8900_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v000002710ebb9620_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002710ebb8540_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %load/vec4 v000002710ebb8540_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000002710ebb8540_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v000002710ebb8900_0, 0, 32;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v000002710ebb96c0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %jmp T_11.20;
T_11.18 ;
    %load/vec4 v000002710ebb9620_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.21, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002710ebb9ee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002710ebb9440_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.22, 8;
T_11.21 ; End of true expr.
    %load/vec4 v000002710ebb9ee0_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v000002710ebb9ee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002710ebb9440_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.22, 8;
 ; End of false expr.
    %blend;
T_11.22;
    %store/vec4 v000002710ebb8900_0, 0, 32;
    %jmp T_11.20;
T_11.19 ;
    %load/vec4 v000002710ebb9620_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.23, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002710ebb8540_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002710ebb9f80_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.24, 8;
T_11.23 ; End of true expr.
    %load/vec4 v000002710ebb8540_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v000002710ebb8540_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002710ebb9f80_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.24, 8;
 ; End of false expr.
    %blend;
T_11.24;
    %store/vec4 v000002710ebb8900_0, 0, 32;
    %jmp T_11.20;
T_11.20 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v000002710ebb8c20_0;
    %store/vec4 v000002710ebb8900_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002710ebd0910;
T_12 ;
    %end;
    .thread T_12;
    .scope S_000002710ebb5b50;
T_13 ;
    %wait E_000002710eb65160;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002710ec40c90_0, 0, 4;
    %load/vec4 v000002710ec41370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002710ec40c90_0, 0, 4;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v000002710ec40830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002710ec40c90_0, 0, 4;
    %jmp T_13.9;
T_13.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002710ec40c90_0, 0, 4;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002710ec40c90_0, 0, 4;
    %jmp T_13.9;
T_13.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002710ec40c90_0, 0, 4;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v000002710ec40830_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %jmp T_13.12;
T_13.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002710ec40c90_0, 0, 4;
    %jmp T_13.12;
T_13.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000002710ec40c90_0, 0, 4;
    %jmp T_13.12;
T_13.12 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002710ec40c90_0, 0, 4;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002710ebb5b50;
T_14 ;
    %wait E_000002710eb64e60;
    %load/vec4 v000002710ec41370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec41230_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v000002710ec40830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002710ec40ab0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002710ec41230_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002710ec40ab0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v000002710ec41230_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000002710ec40ab0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v000002710ec41230_0, 0, 32;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v000002710ec40ab0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v000002710ec41230_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v000002710ec40830_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002710ec40ab0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002710ec41230_0, 0, 32;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v000002710ec40ab0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v000002710ec41230_0, 0, 32;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v000002710ec40ab0_0;
    %store/vec4 v000002710ec41230_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002710ebb5b50;
T_15 ;
    %wait E_000002710eb65ae0;
    %load/vec4 v000002710ec41410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec405b0_0, 0, 32;
T_15.2 ;
    %load/vec4 v000002710ec405b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.3, 5;
    %load/vec4 v000002710ec40c90_0;
    %load/vec4 v000002710ec405b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v000002710ec41230_0;
    %load/vec4 v000002710ec405b0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v000002710ec3fb10_0;
    %pad/u 14;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v000002710ec405b0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v000002710ec3f930, 5, 6;
T_15.4 ;
    %load/vec4 v000002710ec405b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec405b0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002710ebb5b50;
T_16 ;
    %wait E_000002710eb64e20;
    %load/vec4 v000002710ec3fed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec41ff0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002710ec41050_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002710ec41870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec41eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec403d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002710ec412d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000002710ec3fb10_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002710ec3f930, 4;
    %assign/vec4 v000002710ec41ff0_0, 0;
    %load/vec4 v000002710ec40830_0;
    %assign/vec4 v000002710ec41050_0, 0;
    %load/vec4 v000002710ec41370_0;
    %assign/vec4 v000002710ec41870_0, 0;
    %load/vec4 v000002710ec40290_0;
    %assign/vec4 v000002710ec41eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002710ec403d0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec403d0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002710ebb5b50;
T_17 ;
    %wait E_000002710eb64de0;
    %load/vec4 v000002710ec403d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000002710ec41870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec41190_0, 0, 32;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v000002710ec41050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %jmp T_17.11;
T_17.7 ;
    %load/vec4 v000002710ec41eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.12, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002710ec41ff0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.13, 8;
T_17.12 ; End of true expr.
    %load/vec4 v000002710ec41ff0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000002710ec41ff0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.13, 8;
 ; End of false expr.
    %blend;
T_17.13;
    %store/vec4 v000002710ec41190_0, 0, 32;
    %jmp T_17.11;
T_17.8 ;
    %load/vec4 v000002710ec41eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.14, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002710ec41ff0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.15, 8;
T_17.14 ; End of true expr.
    %load/vec4 v000002710ec41ff0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v000002710ec41ff0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.15, 8;
 ; End of false expr.
    %blend;
T_17.15;
    %store/vec4 v000002710ec41190_0, 0, 32;
    %jmp T_17.11;
T_17.9 ;
    %load/vec4 v000002710ec41eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.16, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002710ec41ff0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.17, 8;
T_17.16 ; End of true expr.
    %load/vec4 v000002710ec41ff0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v000002710ec41ff0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.17, 8;
 ; End of false expr.
    %blend;
T_17.17;
    %store/vec4 v000002710ec41190_0, 0, 32;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v000002710ec41eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.18, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002710ec41ff0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.19, 8;
T_17.18 ; End of true expr.
    %load/vec4 v000002710ec41ff0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v000002710ec41ff0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.19, 8;
 ; End of false expr.
    %blend;
T_17.19;
    %store/vec4 v000002710ec41190_0, 0, 32;
    %jmp T_17.11;
T_17.11 ;
    %pop/vec4 1;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v000002710ec41050_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %jmp T_17.22;
T_17.20 ;
    %load/vec4 v000002710ec41eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.23, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002710ec41ff0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.24, 8;
T_17.23 ; End of true expr.
    %load/vec4 v000002710ec41ff0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002710ec41ff0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.24, 8;
 ; End of false expr.
    %blend;
T_17.24;
    %store/vec4 v000002710ec41190_0, 0, 32;
    %jmp T_17.22;
T_17.21 ;
    %load/vec4 v000002710ec41eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.25, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002710ec41ff0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.26, 8;
T_17.25 ; End of true expr.
    %load/vec4 v000002710ec41ff0_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v000002710ec41ff0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.26, 8;
 ; End of false expr.
    %blend;
T_17.26;
    %store/vec4 v000002710ec41190_0, 0, 32;
    %jmp T_17.22;
T_17.22 ;
    %pop/vec4 1;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v000002710ec41ff0_0;
    %store/vec4 v000002710ec41190_0, 0, 32;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec41190_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002710ebb5b50;
T_18 ;
    %end;
    .thread T_18;
    .scope S_000002710ebb5ce0;
T_19 ;
    %wait E_000002710eb65ba0;
    %load/vec4 v000002710ec41550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec3f9d0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000002710ec41c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000002710ec410f0_0;
    %assign/vec4 v000002710ec3f9d0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000002710ebb5ce0;
T_20 ;
    %wait E_000002710eb65ba0;
    %load/vec4 v000002710ec41550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec41690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec3fa70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec414b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002710ec41c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000002710ec3f9d0_0;
    %assign/vec4 v000002710ec41690_0, 0;
    %load/vec4 v000002710ec408d0_0;
    %assign/vec4 v000002710ec3fa70_0, 0;
    %load/vec4 v000002710ec40150_0;
    %assign/vec4 v000002710ec414b0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002710e9f9f20;
T_21 ;
    %wait E_000002710eb65720;
    %load/vec4 v000002710ec419b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002710ec3fd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec3fc50_0, 0, 32;
T_21.4 ;
    %load/vec4 v000002710ec3fc50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.5, 5;
    %load/vec4 v000002710ec406f0_0;
    %load/vec4 v000002710ec3fc50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v000002710ec3f890_0;
    %load/vec4 v000002710ec3fc50_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v000002710ec401f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v000002710ec3fc50_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v000002710ec41730, 5, 6;
T_21.6 ;
    %load/vec4 v000002710ec3fc50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec3fc50_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002710e9f9f20;
T_22 ;
    %end;
    .thread T_22;
    .scope S_000002710e9fa0b0;
T_23 ;
    %wait E_000002710eb655a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec40fb0_0, 0, 1;
    %load/vec4 v000002710ec435d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000002710ec423b0_0;
    %load/vec4 v000002710ec42d10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec40fb0_0, 0, 1;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v000002710ec42f90_0;
    %load/vec4 v000002710ec424f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec40fb0_0, 0, 1;
T_23.4 ;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000002710e9fa0b0;
T_24 ;
    %wait E_000002710eb65520;
    %load/vec4 v000002710ec421d0_0;
    %store/vec4 v000002710ec40010_0, 0, 3;
    %load/vec4 v000002710ec421d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %jmp T_24.6;
T_24.0 ;
    %load/vec4 v000002710ec423b0_0;
    %load/vec4 v000002710ec42f90_0;
    %or;
    %load/vec4 v000002710ec40d30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002710ec40010_0, 0, 3;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v000002710ec423b0_0;
    %flag_set/vec4 8;
    %load/vec4 v000002710ec42f90_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.9, 9;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002710ec40010_0, 0, 3;
T_24.9 ;
T_24.8 ;
    %jmp T_24.6;
T_24.1 ;
    %load/vec4 v000002710ec435d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.11, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002710ec40010_0, 0, 3;
    %jmp T_24.12;
T_24.11 ;
    %load/vec4 v000002710ec424f0_0;
    %flag_set/vec4 8;
    %load/vec4 v000002710ec43670_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.13, 9;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002710ec40010_0, 0, 3;
    %jmp T_24.14;
T_24.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002710ec40010_0, 0, 3;
T_24.14 ;
T_24.12 ;
    %jmp T_24.6;
T_24.2 ;
    %load/vec4 v000002710ec435d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v000002710ec424f0_0;
    %load/vec4 v000002710ec43670_0;
    %or;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.15, 9;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002710ec40010_0, 0, 3;
    %jmp T_24.16;
T_24.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002710ec40010_0, 0, 3;
T_24.16 ;
    %jmp T_24.6;
T_24.3 ;
    %load/vec4 v000002710ec40fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.17, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002710ec40010_0, 0, 3;
    %jmp T_24.18;
T_24.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002710ec40010_0, 0, 3;
T_24.18 ;
    %jmp T_24.6;
T_24.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002710ec40010_0, 0, 3;
    %jmp T_24.6;
T_24.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002710ec40010_0, 0, 3;
    %jmp T_24.6;
T_24.6 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000002710e9fa0b0;
T_25 ;
    %wait E_000002710eb654a0;
    %load/vec4 v000002710ec43710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002710ec421d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec433f0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000002710ec40010_0;
    %assign/vec4 v000002710ec421d0_0, 0;
    %load/vec4 v000002710ec421d0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v000002710ec42090_0;
    %assign/vec4 v000002710ec433f0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000002710e9fa0b0;
T_26 ;
    %wait E_000002710eb656a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec42db0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec43490_0, 0, 1;
    %load/vec4 v000002710ec42450_0;
    %store/vec4 v000002710ec40bf0_0, 0, 32;
    %load/vec4 v000002710ec42f90_0;
    %load/vec4 v000002710ec40d30_0;
    %nor/r;
    %and;
    %store/vec4 v000002710ec3fe30_0, 0, 1;
    %load/vec4 v000002710ec423b0_0;
    %load/vec4 v000002710ec40d30_0;
    %nor/r;
    %and;
    %store/vec4 v000002710ec41cd0_0, 0, 1;
    %load/vec4 v000002710ec421d0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000002710ec421d0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002710ec421d0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000002710ec40a10_0, 0, 1;
    %load/vec4 v000002710ec42450_0;
    %store/vec4 v000002710ec40dd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec40e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec40970_0, 0, 1;
    %load/vec4 v000002710ec421d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %jmp T_26.6;
T_26.0 ;
    %load/vec4 v000002710ec40d30_0;
    %load/vec4 v000002710ec423b0_0;
    %load/vec4 v000002710ec42f90_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.7, 8;
    %load/vec4 v000002710ec43030_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v000002710ec42310_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %store/vec4 v000002710ec42db0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec43490_0, 0, 1;
T_26.7 ;
    %jmp T_26.6;
T_26.1 ;
    %load/vec4 v000002710ec424f0_0;
    %flag_set/vec4 8;
    %load/vec4 v000002710ec43670_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_26.9, 9;
    %load/vec4 v000002710ec426d0_0;
    %parti/s 20, 0, 2;
    %load/vec4 v000002710ec42270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002710ec40f10_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000002710ec40dd0_0, 0, 32;
    %jmp T_26.10;
T_26.9 ;
    %load/vec4 v000002710ec426d0_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v000002710ec42270_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %store/vec4 v000002710ec42db0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec43490_0, 0, 1;
T_26.10 ;
    %jmp T_26.6;
T_26.2 ;
    %load/vec4 v000002710ec426d0_0;
    %load/vec4 v000002710ec40f10_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000002710ec40dd0_0, 0, 32;
    %jmp T_26.6;
T_26.3 ;
    %load/vec4 v000002710ec421d0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002710ec424f0_0;
    %load/vec4 v000002710ec43670_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.11, 8;
    %load/vec4 v000002710ec426d0_0;
    %parti/s 20, 0, 2;
    %load/vec4 v000002710ec42270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002710ec40f10_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000002710ec40dd0_0, 0, 32;
    %jmp T_26.12;
T_26.11 ;
    %load/vec4 v000002710ec426d0_0;
    %load/vec4 v000002710ec40f10_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000002710ec40dd0_0, 0, 32;
T_26.12 ;
    %jmp T_26.6;
T_26.4 ;
    %load/vec4 v000002710ec40d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.13, 8;
    %load/vec4 v000002710ec42450_0;
    %store/vec4 v000002710ec40dd0_0, 0, 32;
    %load/vec4 v000002710ec42450_0;
    %store/vec4 v000002710ec40bf0_0, 0, 32;
    %load/vec4 v000002710ec42f90_0;
    %store/vec4 v000002710ec3fe30_0, 0, 1;
    %load/vec4 v000002710ec423b0_0;
    %store/vec4 v000002710ec41cd0_0, 0, 1;
    %jmp T_26.14;
T_26.13 ;
    %load/vec4 v000002710ec40dd0_0;
    %store/vec4 v000002710ec40bf0_0, 0, 32;
    %load/vec4 v000002710ec42f90_0;
    %store/vec4 v000002710ec3fe30_0, 0, 1;
    %load/vec4 v000002710ec423b0_0;
    %store/vec4 v000002710ec41cd0_0, 0, 1;
T_26.14 ;
    %jmp T_26.6;
T_26.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec40e70_0, 0, 1;
    %jmp T_26.6;
T_26.6 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000002710e9d8f10;
T_27 ;
    %wait E_000002710eb65be0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002710ebbd620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ebbd260_0, 0, 32;
T_27.0 ;
    %load/vec4 v000002710ebbd260_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.1, 5;
    %ix/getv/s 4, v000002710ebbd260_0;
    %load/vec4a v000002710ebbcf40, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v000002710ebbd260_0;
    %store/vec4a v000002710ebbd760, 4, 0;
    %ix/getv/s 4, v000002710ebbd260_0;
    %load/vec4a v000002710ebbcf40, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %jmp T_27.6;
T_27.2 ;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002710ebbd260_0;
    %store/vec4a v000002710ebbd580, 4, 0;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v000002710ebbd260_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.7, 5;
    %load/vec4 v000002710ebbd260_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000002710ebbd580, 4;
    %ix/getv/s 4, v000002710ebbd260_0;
    %store/vec4a v000002710ebbd620, 4, 0;
T_27.7 ;
    %ix/getv/s 4, v000002710ebbd260_0;
    %load/vec4a v000002710ebbc400, 4;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %ix/getv/s 4, v000002710ebbd260_0;
    %store/vec4a v000002710ebbd580, 4, 0;
    %jmp T_27.6;
T_27.4 ;
    %ix/getv/s 4, v000002710ebbd260_0;
    %load/vec4a v000002710ebbc400, 4;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %ix/getv/s 4, v000002710ebbd260_0;
    %store/vec4a v000002710ebbd620, 4, 0;
    %ix/getv/s 4, v000002710ebbd260_0;
    %load/vec4a v000002710ebbd620, 4;
    %addi 4, 0, 32;
    %ix/getv/s 4, v000002710ebbd260_0;
    %store/vec4a v000002710ebbd580, 4, 0;
    %jmp T_27.6;
T_27.5 ;
    %ix/getv/s 4, v000002710ebbd260_0;
    %load/vec4a v000002710ebbc400, 4;
    %store/vec4 v000002710ec43170_0, 0, 32;
    %callf/vec4 TD_pmp.napot_start, S_000002710e5fc7b0;
    %ix/getv/s 4, v000002710ebbd260_0;
    %store/vec4a v000002710ebbd620, 4, 0;
    %ix/getv/s 4, v000002710ebbd260_0;
    %load/vec4a v000002710ebbc400, 4;
    %store/vec4 v000002710ec428b0_0, 0, 32;
    %callf/vec4 TD_pmp.napot_end, S_000002710e5fc620;
    %ix/getv/s 4, v000002710ebbd260_0;
    %store/vec4a v000002710ebbd580, 4, 0;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %load/vec4 v000002710ebbd260_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ebbd260_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000002710e9d8f10;
T_28 ;
    %wait E_000002710eb64f60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ebbe2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec42c70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ebbda80_0, 0, 32;
T_28.0 ;
    %load/vec4 v000002710ebbda80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.1, 5;
    %ix/getv/s 4, v000002710ebbda80_0;
    %load/vec4a v000002710ebbd760, 4;
    %ix/getv/s 4, v000002710ebbda80_0;
    %load/vec4a v000002710ebbd620, 4;
    %load/vec4 v000002710ebbe200_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v000002710ebbe200_0;
    %ix/getv/s 4, v000002710ebbda80_0;
    %load/vec4a v000002710ebbd580, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %ix/getv/s 4, v000002710ebbda80_0;
    %store/vec4a v000002710ebbdb20, 4, 0;
    %load/vec4 v000002710ebbd9e0_0;
    %ix/getv/s 4, v000002710ebbda80_0;
    %load/vec4a v000002710ebbd120, 4;
    %and;
    %load/vec4 v000002710ebbdbc0_0;
    %ix/getv/s 4, v000002710ebbda80_0;
    %load/vec4a v000002710ebbd940, 4;
    %and;
    %or;
    %load/vec4 v000002710ebbd300_0;
    %ix/getv/s 4, v000002710ebbda80_0;
    %load/vec4a v000002710ebbc9a0, 4;
    %and;
    %or;
    %ix/getv/s 4, v000002710ebbda80_0;
    %store/vec4a v000002710ebbd4e0, 4, 0;
    %ix/getv/s 4, v000002710ebbda80_0;
    %load/vec4a v000002710ebbdb20, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ebbe2a0_0, 0, 1;
    %ix/getv/s 4, v000002710ebbda80_0;
    %load/vec4a v000002710ebbd4e0, 4;
    %store/vec4 v000002710ec42c70_0, 0, 1;
T_28.2 ;
    %load/vec4 v000002710ebbda80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ebbda80_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000002710e9d8f10;
T_29 ;
    %wait E_000002710eb65660;
    %load/vec4 v000002710ebbcae0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v000002710ebbe2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v000002710ec42c70_0;
    %store/vec4 v000002710ebbcfe0_0, 0, 1;
    %load/vec4 v000002710ec42c70_0;
    %nor/r;
    %store/vec4 v000002710eb8add0_0, 0, 1;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ebbcfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710eb8add0_0, 0, 1;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000002710ebbe2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v000002710ec42c70_0;
    %store/vec4 v000002710ebbcfe0_0, 0, 1;
    %load/vec4 v000002710ec42c70_0;
    %nor/r;
    %store/vec4 v000002710eb8add0_0, 0, 1;
    %jmp T_29.5;
T_29.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ebbcfe0_0, 0, 1;
    %load/vec4 v000002710ebbdbc0_0;
    %load/vec4 v000002710ebbd9e0_0;
    %or;
    %load/vec4 v000002710ebbd300_0;
    %or;
    %store/vec4 v000002710eb8add0_0, 0, 1;
T_29.5 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000002710e9d90a0;
T_30 ;
    %wait E_000002710eb64fe0;
    %load/vec4 v000002710ec489e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002710ec46fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ebbc900_0, 0, 32;
T_30.2 ;
    %load/vec4 v000002710ebbc900_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002710ebbc900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec468c0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v000002710ebbc900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec474a0, 0, 4;
    %load/vec4 v000002710ebbc900_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ebbc900_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000002710ebbc5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v000002710ebbdf80_0;
    %assign/vec4 v000002710ec46fa0_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v000002710ebbca40_0;
    %load/vec4 v000002710ebbcea0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v000002710ec46fa0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_30.8, 5;
    %load/vec4 v000002710ebbd3a0_0;
    %addi 4, 0, 32;
    %load/vec4 v000002710ec46fa0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec468c0, 0, 4;
    %load/vec4 v000002710ec46fa0_0;
    %addi 1, 0, 4;
    %load/vec4 v000002710ec46fa0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec474a0, 0, 4;
    %load/vec4 v000002710ec46fa0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002710ec46fa0_0, 0;
    %jmp T_30.9;
T_30.8 ;
    %load/vec4 v000002710ebbd3a0_0;
    %addi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec468c0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002710ec46fa0_0, 0;
T_30.9 ;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v000002710ebbcea0_0;
    %load/vec4 v000002710ebbca40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %load/vec4 v000002710ec46fa0_0;
    %cmpi/u 0, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_30.12, 5;
    %load/vec4 v000002710ec46fa0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000002710ec46fa0_0, 0;
T_30.12 ;
T_30.10 ;
T_30.7 ;
    %load/vec4 v000002710ebbccc0_0;
    %load/vec4 v000002710ebbca40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.14, 8;
    %load/vec4 v000002710ec46fa0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_30.16, 5;
    %load/vec4 v000002710ebbe0c0_0;
    %load/vec4 v000002710ec46fa0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec468c0, 0, 4;
    %load/vec4 v000002710ec46fa0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002710ec46fa0_0, 0;
T_30.16 ;
T_30.14 ;
T_30.5 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000002710ec530a0;
T_31 ;
    %wait E_000002710eb65560;
    %load/vec4 v000002710ec4f0b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002710ec4f3d0, 4;
    %load/vec4 v000002710ec4f0b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002710ec4f010, 4;
    %load/vec4 v000002710ec4f790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4e890_0, 0, 1;
    %load/vec4 v000002710ec4f0b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002710ec4e070, 4;
    %store/vec4 v000002710ec4f830_0, 0, 32;
    %load/vec4 v000002710ec4f0b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002710ec4f5b0, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v000002710ec4f150_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec4e890_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec4f830_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec4f150_0, 0, 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000002710ec530a0;
T_32 ;
    %wait E_000002710eb657e0;
    %load/vec4 v000002710ec4e610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec4eed0_0, 0, 32;
T_32.2 ;
    %load/vec4 v000002710ec4eed0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000002710ec4eed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec4f5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000002710ec4eed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec4f3d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002710ec4eed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec4e070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002710ec4eed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec4f010, 0, 4;
    %load/vec4 v000002710ec4eed0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec4eed0_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000002710ec4f6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002710ec4f0b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec4f3d0, 0, 4;
    %load/vec4 v000002710ec4ee30_0;
    %load/vec4 v000002710ec4f0b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec4e070, 0, 4;
    %load/vec4 v000002710ec4f790_0;
    %load/vec4 v000002710ec4f0b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec4f010, 0, 4;
    %load/vec4 v000002710ec4d8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v000002710ec4f0b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002710ec4f5b0, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_32.8, 4;
    %load/vec4 v000002710ec4f0b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002710ec4f5b0, 4;
    %addi 1, 0, 2;
    %load/vec4 v000002710ec4f0b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec4f5b0, 0, 4;
T_32.8 ;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v000002710ec4f0b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002710ec4f5b0, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_32.10, 4;
    %load/vec4 v000002710ec4f0b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002710ec4f5b0, 4;
    %subi 1, 0, 2;
    %load/vec4 v000002710ec4f0b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec4f5b0, 0, 4;
T_32.10 ;
T_32.7 ;
T_32.4 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000002710ec43890;
T_33 ;
    %wait E_000002710eb657e0;
    %load/vec4 v000002710ec50d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec4e430_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000002710ec4e750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v000002710ec4dd50_0;
    %assign/vec4 v000002710ec4e430_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000002710ec43890;
T_34 ;
    %wait E_000002710eb657e0;
    %load/vec4 v000002710ec50d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec4ddf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec4e1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec4dc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec50370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec51310_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000002710ec4e750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000002710ec4dcb0_0;
    %assign/vec4 v000002710ec4ddf0_0, 0;
    %load/vec4 v000002710ec4e110_0;
    %assign/vec4 v000002710ec4e1b0_0, 0;
    %load/vec4 v000002710ec4db70_0;
    %assign/vec4 v000002710ec4dc10_0, 0;
    %load/vec4 v000002710ec51810_0;
    %assign/vec4 v000002710ec50370_0, 0;
    %load/vec4 v000002710ec51e50_0;
    %assign/vec4 v000002710ec51310_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000002710ec43ed0;
T_35 ;
    %wait E_000002710eb65420;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec4cbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec4b5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec4cef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec4b0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec4b730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec4ac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec4b690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec4ce50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002710ec4b910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec4c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec4b230_0, 0, 1;
    %load/vec4 v000002710ec4a8d0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %jmp T_35.11;
T_35.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4ac90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4b5f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002710ec4b910_0, 0, 3;
    %load/vec4 v000002710ec4b050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.19, 6;
    %jmp T_35.20;
T_35.12 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.20;
T_35.13 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.20;
T_35.14 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.20;
T_35.15 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.20;
T_35.16 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.20;
T_35.17 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.20;
T_35.18 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.20;
T_35.19 ;
    %load/vec4 v000002710ec4c450_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_35.21, 8;
    %pushi/vec4 7, 0, 6;
    %jmp/1 T_35.22, 8;
T_35.21 ; End of true expr.
    %pushi/vec4 6, 0, 6;
    %jmp/0 T_35.22, 8;
 ; End of false expr.
    %blend;
T_35.22;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.20;
T_35.20 ;
    %pop/vec4 1;
    %jmp T_35.11;
T_35.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4ac90_0, 0, 1;
    %load/vec4 v000002710ec4c450_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_35.23, 4;
    %load/vec4 v000002710ec4b050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.32, 6;
    %jmp T_35.33;
T_35.25 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.33;
T_35.26 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.33;
T_35.27 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.33;
T_35.28 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.33;
T_35.29 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.33;
T_35.30 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.33;
T_35.31 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.33;
T_35.32 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.33;
T_35.33 ;
    %pop/vec4 1;
    %jmp T_35.24;
T_35.23 ;
    %load/vec4 v000002710ec4b050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.41, 6;
    %jmp T_35.42;
T_35.34 ;
    %load/vec4 v000002710ec4c450_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_35.43, 8;
    %pushi/vec4 1, 0, 6;
    %jmp/1 T_35.44, 8;
T_35.43 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_35.44, 8;
 ; End of false expr.
    %blend;
T_35.44;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.42;
T_35.35 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.42;
T_35.36 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.42;
T_35.37 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.42;
T_35.38 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.42;
T_35.39 ;
    %load/vec4 v000002710ec4c450_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_35.45, 8;
    %pushi/vec4 7, 0, 6;
    %jmp/1 T_35.46, 8;
T_35.45 ; End of true expr.
    %pushi/vec4 6, 0, 6;
    %jmp/0 T_35.46, 8;
 ; End of false expr.
    %blend;
T_35.46;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.42;
T_35.40 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.42;
T_35.41 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.42;
T_35.42 ;
    %pop/vec4 1;
T_35.24 ;
    %jmp T_35.11;
T_35.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4ac90_0, 0, 1;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4b5f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002710ec4b910_0, 0, 3;
    %jmp T_35.11;
T_35.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4ac90_0, 0, 1;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4cbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4b5f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002710ec4b910_0, 0, 3;
    %jmp T_35.11;
T_35.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4ac90_0, 0, 1;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4cbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4b5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4ce50_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002710ec4b910_0, 0, 3;
    %jmp T_35.11;
T_35.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4ac90_0, 0, 1;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4b5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4ce50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002710ec4b910_0, 0, 3;
    %jmp T_35.11;
T_35.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4b690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4cbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4b5f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002710ec4b910_0, 0, 3;
    %load/vec4 v000002710ec4b050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.47, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.52, 6;
    %jmp T_35.53;
T_35.47 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.53;
T_35.48 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.53;
T_35.49 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.53;
T_35.50 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.53;
T_35.51 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.53;
T_35.52 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %jmp T_35.53;
T_35.53 ;
    %pop/vec4 1;
    %jmp T_35.11;
T_35.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4ac90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4cef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4b730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4b5f0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002710ec4b910_0, 0, 3;
    %jmp T_35.11;
T_35.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4b0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4b5f0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002710ec4c3b0_0, 0, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002710ec4b910_0, 0, 3;
    %jmp T_35.11;
T_35.9 ;
    %load/vec4 v000002710ec4b050_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_35.54, 4;
    %load/vec4 v000002710ec4bd70_0;
    %parti/s 12, 20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_35.56, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 12;
    %cmp/u;
    %jmp/1 T_35.57, 6;
    %jmp T_35.58;
T_35.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4c810_0, 0, 1;
    %jmp T_35.58;
T_35.57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4b230_0, 0, 1;
    %jmp T_35.58;
T_35.58 ;
    %pop/vec4 1;
T_35.54 ;
    %jmp T_35.11;
T_35.11 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000002710ec43a20;
T_36 ;
    %wait E_000002710eb653e0;
    %load/vec4 v000002710ec4cdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec4cd10_0, 0, 32;
    %jmp T_36.6;
T_36.0 ;
    %load/vec4 v000002710ec4af10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002710ec4af10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002710ec4cd10_0, 0, 32;
    %jmp T_36.6;
T_36.1 ;
    %load/vec4 v000002710ec4af10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002710ec4af10_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002710ec4af10_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002710ec4cd10_0, 0, 32;
    %jmp T_36.6;
T_36.2 ;
    %load/vec4 v000002710ec4af10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002710ec4af10_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002710ec4af10_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002710ec4af10_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002710ec4cd10_0, 0, 32;
    %jmp T_36.6;
T_36.3 ;
    %load/vec4 v000002710ec4af10_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002710ec4cd10_0, 0, 32;
    %jmp T_36.6;
T_36.4 ;
    %load/vec4 v000002710ec4af10_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000002710ec4af10_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002710ec4af10_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002710ec4af10_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002710ec4cd10_0, 0, 32;
    %jmp T_36.6;
T_36.6 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000002710ec43a20;
T_37 ;
    %wait E_000002710eb657e0;
    %load/vec4 v000002710ec4ebb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec4d170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec4ed90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec4f1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec4df30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec4ae70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002710ec4ef70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002710ec4de90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002710ec4eb10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002710ec4ba50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec4b370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec4baf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec4bc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec4d3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec4f470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec4dfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec4b410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec4bb90_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000002710ec4c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec4d170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec4ed90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec4f1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec4df30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec4ae70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002710ec4ef70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002710ec4de90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002710ec4eb10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002710ec4ba50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec4b370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec4baf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec4bc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec4d3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec4f470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec4dfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec4b410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec4bb90_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v000002710ec4f290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v000002710ec4f510_0;
    %assign/vec4 v000002710ec4d170_0, 0;
    %load/vec4 v000002710ec4d350_0;
    %assign/vec4 v000002710ec4ed90_0, 0;
    %load/vec4 v000002710ec4e390_0;
    %assign/vec4 v000002710ec4f1f0_0, 0;
    %load/vec4 v000002710ec4ec50_0;
    %assign/vec4 v000002710ec4df30_0, 0;
    %load/vec4 v000002710ec4cd10_0;
    %assign/vec4 v000002710ec4ae70_0, 0;
    %load/vec4 v000002710ec4da30_0;
    %assign/vec4 v000002710ec4ef70_0, 0;
    %load/vec4 v000002710ec4d490_0;
    %assign/vec4 v000002710ec4de90_0, 0;
    %load/vec4 v000002710ec4ea70_0;
    %assign/vec4 v000002710ec4eb10_0, 0;
    %load/vec4 v000002710ec4ca90_0;
    %assign/vec4 v000002710ec4ba50_0, 0;
    %load/vec4 v000002710ec4c950_0;
    %assign/vec4 v000002710ec4b370_0, 0;
    %load/vec4 v000002710ec4c090_0;
    %assign/vec4 v000002710ec4baf0_0, 0;
    %load/vec4 v000002710ec4afb0_0;
    %assign/vec4 v000002710ec4bc30_0, 0;
    %load/vec4 v000002710ec4e4d0_0;
    %assign/vec4 v000002710ec4d3f0_0, 0;
    %load/vec4 v000002710ec4e9d0_0;
    %assign/vec4 v000002710ec4f470_0, 0;
    %load/vec4 v000002710ec4d2b0_0;
    %assign/vec4 v000002710ec4dfd0_0, 0;
    %load/vec4 v000002710ec4ab50_0;
    %assign/vec4 v000002710ec4b410_0, 0;
    %load/vec4 v000002710ec4c1d0_0;
    %assign/vec4 v000002710ec4bb90_0, 0;
T_37.4 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000002710ec44510;
T_38 ;
    %wait E_000002710eb659e0;
    %load/vec4 v000002710ec48bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_38.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_38.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_38.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_38.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_38.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_38.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_38.19, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_38.20, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_38.21, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_38.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_38.23, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_38.24, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_38.25, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_38.26, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_38.27, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_38.28, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.0 ;
    %load/vec4 v000002710ec48a80_0;
    %load/vec4 v000002710ec47720_0;
    %add;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.1 ;
    %load/vec4 v000002710ec48a80_0;
    %load/vec4 v000002710ec47720_0;
    %sub;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.2 ;
    %load/vec4 v000002710ec48a80_0;
    %load/vec4 v000002710ec47720_0;
    %and;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.3 ;
    %load/vec4 v000002710ec48a80_0;
    %load/vec4 v000002710ec47720_0;
    %or;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.4 ;
    %load/vec4 v000002710ec48a80_0;
    %load/vec4 v000002710ec47720_0;
    %xor;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.5 ;
    %load/vec4 v000002710ec48a80_0;
    %load/vec4 v000002710ec47720_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.6 ;
    %load/vec4 v000002710ec48a80_0;
    %load/vec4 v000002710ec47720_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.7 ;
    %load/vec4 v000002710ec48a80_0;
    %load/vec4 v000002710ec47720_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.8 ;
    %load/vec4 v000002710ec48a80_0;
    %load/vec4 v000002710ec47720_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_38.31, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_38.32, 8;
T_38.31 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_38.32, 8;
 ; End of false expr.
    %blend;
T_38.32;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.9 ;
    %load/vec4 v000002710ec48a80_0;
    %load/vec4 v000002710ec47720_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_38.33, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_38.34, 8;
T_38.33 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_38.34, 8;
 ; End of false expr.
    %blend;
T_38.34;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.10 ;
    %load/vec4 v000002710ec47720_0;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.11 ;
    %load/vec4 v000002710ec48a80_0;
    %load/vec4 v000002710ec47720_0;
    %add;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.12 ;
    %load/vec4 v000002710ec48a80_0;
    %addi 4, 0, 32;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.13 ;
    %load/vec4 v000002710ec48a80_0;
    %addi 4, 0, 32;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.14 ;
    %load/vec4 v000002710ec48a80_0;
    %load/vec4 v000002710ec47720_0;
    %add;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.15 ;
    %load/vec4 v000002710ec48a80_0;
    %load/vec4 v000002710ec47720_0;
    %add;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.16 ;
    %load/vec4 v000002710ec48a80_0;
    %load/vec4 v000002710ec47720_0;
    %add;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.17 ;
    %load/vec4 v000002710ec48a80_0;
    %load/vec4 v000002710ec47720_0;
    %add;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.18 ;
    %load/vec4 v000002710ec48a80_0;
    %load/vec4 v000002710ec47720_0;
    %add;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.19 ;
    %load/vec4 v000002710ec48a80_0;
    %load/vec4 v000002710ec47720_0;
    %add;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.20 ;
    %load/vec4 v000002710ec47720_0;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.21 ;
    %load/vec4 v000002710ec49020_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.22 ;
    %load/vec4 v000002710ec49020_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.23 ;
    %load/vec4 v000002710ec47860_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.24 ;
    %load/vec4 v000002710ec48620_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.25 ;
    %load/vec4 v000002710ec47680_0;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.26 ;
    %load/vec4 v000002710ec477c0_0;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.27 ;
    %load/vec4 v000002710ec48da0_0;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.28 ;
    %load/vec4 v000002710ec48940_0;
    %store/vec4 v000002710ec47900_0, 0, 32;
    %jmp T_38.30;
T_38.30 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000002710ec43d40;
T_39 ;
    %wait E_000002710eb65060;
    %load/vec4 v000002710ec47cc0_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec47ea0_0, 0, 1;
    %jmp T_39.7;
T_39.0 ;
    %load/vec4 v000002710ec49de0_0;
    %store/vec4 v000002710ec47ea0_0, 0, 1;
    %jmp T_39.7;
T_39.1 ;
    %load/vec4 v000002710ec49de0_0;
    %nor/r;
    %store/vec4 v000002710ec47ea0_0, 0, 1;
    %jmp T_39.7;
T_39.2 ;
    %load/vec4 v000002710ec49d40_0;
    %store/vec4 v000002710ec47ea0_0, 0, 1;
    %jmp T_39.7;
T_39.3 ;
    %load/vec4 v000002710ec49d40_0;
    %nor/r;
    %store/vec4 v000002710ec47ea0_0, 0, 1;
    %jmp T_39.7;
T_39.4 ;
    %load/vec4 v000002710ec49c00_0;
    %store/vec4 v000002710ec47ea0_0, 0, 1;
    %jmp T_39.7;
T_39.5 ;
    %load/vec4 v000002710ec49c00_0;
    %nor/r;
    %store/vec4 v000002710ec47ea0_0, 0, 1;
    %jmp T_39.7;
T_39.7 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_000002710ec43d40;
T_40 ;
    %wait E_000002710eb65020;
    %load/vec4 v000002710ec4a6a0_0;
    %load/vec4 v000002710ec47cc0_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v000002710ec46dc0_0;
    %parti/s 31, 1, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002710ec48080_0, 0, 32;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000002710ec46dc0_0;
    %store/vec4 v000002710ec48080_0, 0, 32;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_000002710ec43d40;
T_41 ;
    %wait E_000002710eb657e0;
    %load/vec4 v000002710ec49200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec4a240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec48800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec49ac0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002710ec49a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec49520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec4a380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec49f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec490c0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000002710ec495c0_0;
    %assign/vec4 v000002710ec4a240_0, 0;
    %load/vec4 v000002710ec46dc0_0;
    %assign/vec4 v000002710ec48800_0, 0;
    %load/vec4 v000002710ec49160_0;
    %assign/vec4 v000002710ec49ac0_0, 0;
    %load/vec4 v000002710ec493e0_0;
    %assign/vec4 v000002710ec49a20_0, 0;
    %load/vec4 v000002710ec49840_0;
    %assign/vec4 v000002710ec49520_0, 0;
    %load/vec4 v000002710ec498e0_0;
    %assign/vec4 v000002710ec4a380_0, 0;
    %load/vec4 v000002710ec492a0_0;
    %assign/vec4 v000002710ec49f20_0, 0;
    %load/vec4 v000002710ec4a600_0;
    %assign/vec4 v000002710ec490c0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000002710ec52a60;
T_42 ;
    %wait E_000002710eb657e0;
    %load/vec4 v000002710ec51130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec50730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec50550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002710ec51b30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002710ec507d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec51a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002710ec51f90_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000002710ec519f0_0;
    %assign/vec4 v000002710ec50730_0, 0;
    %load/vec4 v000002710ec52030_0;
    %assign/vec4 v000002710ec50550_0, 0;
    %load/vec4 v000002710ec50b90_0;
    %assign/vec4 v000002710ec51b30_0, 0;
    %load/vec4 v000002710ec50690_0;
    %assign/vec4 v000002710ec507d0_0, 0;
    %load/vec4 v000002710ec505f0_0;
    %assign/vec4 v000002710ec51a90_0, 0;
    %load/vec4 v000002710ec50870_0;
    %assign/vec4 v000002710ec51f90_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000002710ec53a00;
T_43 ;
    %wait E_000002710eb657e0;
    %load/vec4 v000002710ec50eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec51630_0, 0, 32;
T_43.2 ;
    %load/vec4 v000002710ec51630_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_43.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002710ec51630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec51ef0, 0, 4;
    %load/vec4 v000002710ec51630_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec51630_0, 0, 32;
    %jmp T_43.2;
T_43.3 ;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v000002710ec511d0_0;
    %load/vec4 v000002710ec50c30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v000002710ec51db0_0;
    %load/vec4 v000002710ec50c30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec51ef0, 0, 4;
T_43.4 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000002710ec446a0;
T_44 ;
    %wait E_000002710eb65860;
    %load/vec4 v000002710ec4a4c0_0;
    %load/vec4 v000002710ec4a420_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002710ec4a420_0;
    %load/vec4 v000002710ec4c630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002710ec49e80_0, 0, 2;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000002710ec4bf50_0;
    %load/vec4 v000002710ec4c310_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002710ec4c310_0;
    %load/vec4 v000002710ec4c630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002710ec49e80_0, 0, 2;
    %jmp T_44.3;
T_44.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002710ec49e80_0, 0, 2;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_000002710ec446a0;
T_45 ;
    %wait E_000002710eb653a0;
    %load/vec4 v000002710ec4a4c0_0;
    %load/vec4 v000002710ec4a420_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002710ec4a420_0;
    %load/vec4 v000002710ec4b190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002710ec49660_0, 0, 2;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v000002710ec4bf50_0;
    %load/vec4 v000002710ec4c310_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002710ec4c310_0;
    %load/vec4 v000002710ec4b190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002710ec49660_0, 0, 2;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002710ec49660_0, 0, 2;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000002710ec446a0;
T_46 ;
    %wait E_000002710eb65260;
    %load/vec4 v000002710ec4a4c0_0;
    %load/vec4 v000002710ec4a420_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002710ec4a420_0;
    %load/vec4 v000002710ec4a970_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002710ec4a560_0, 0, 2;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v000002710ec4bf50_0;
    %load/vec4 v000002710ec4c310_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002710ec4c310_0;
    %load/vec4 v000002710ec4a970_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002710ec4a560_0, 0, 2;
    %jmp T_46.3;
T_46.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002710ec4a560_0, 0, 2;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_000002710ec446a0;
T_47 ;
    %wait E_000002710eb65820;
    %load/vec4 v000002710ec4a4c0_0;
    %load/vec4 v000002710ec4a420_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002710ec4a420_0;
    %load/vec4 v000002710ec4d030_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002710ec49480_0, 0, 2;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000002710ec4bf50_0;
    %load/vec4 v000002710ec4c310_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002710ec4c310_0;
    %load/vec4 v000002710ec4d030_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002710ec49480_0, 0, 2;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002710ec49480_0, 0, 2;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_000002710ec446a0;
T_48 ;
    %wait E_000002710eb650e0;
    %load/vec4 v000002710ec4aab0_0;
    %load/vec4 v000002710ec4cc70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002710ec4cc70_0;
    %load/vec4 v000002710ec4c630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002710ec4cc70_0;
    %load/vec4 v000002710ec4b190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4c6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4c770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec4c590_0, 0, 1;
    %jmp T_48.1;
T_48.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec4c6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec4c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec4c590_0, 0, 1;
T_48.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec4b550_0, 0, 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_000002710e63e5a0;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec5ae30_0, 0, 1;
T_49.0 ;
    %delay 10000, 0;
    %load/vec4 v000002710ec5ae30_0;
    %inv;
    %store/vec4 v000002710ec5ae30_0, 0, 1;
    %jmp T_49.0;
    %end;
    .thread T_49;
    .scope S_000002710e63e5a0;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002710ec5c7d0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002710ec5c7d0_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_000002710e63e5a0;
T_51 ;
    %wait E_000002710eb651a0;
    %load/vec4 v000002710ec5c5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v000002710ec5c370_0;
    %load/vec4 v000002710ec5b3d0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002710ec5b150, 0, 4;
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000002710e63e5a0;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec5c230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec5c690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002710ec5c410_0, 0, 32;
T_52.0 ;
    %load/vec4 v000002710ec5c410_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_52.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v000002710ec5c410_0;
    %store/vec4a v000002710ec5c730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002710ec5c410_0;
    %store/vec4a v000002710ec5b150, 4, 0;
    %load/vec4 v000002710ec5c410_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec5c410_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %pushi/vec4 10485907, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002710ec5c730, 4, 0;
    %pushi/vec4 20971795, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002710ec5c730, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002710ec5c730, 4, 0;
    %pushi/vec4 3153955, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002710ec5c730, 4, 0;
    %pushi/vec4 7340563, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002710ec5c730, 4, 0;
    %pushi/vec4 37847603, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002710ec5c730, 4, 0;
    %pushi/vec4 4203043, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002710ec5c730, 4, 0;
    %pushi/vec4 1082979, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002710ec5c730, 4, 0;
    %pushi/vec4 659, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002710ec5c730, 4, 0;
    %pushi/vec4 44040851, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002710ec5c730, 4, 0;
    %pushi/vec4 5252131, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002710ec5c730, 4, 0;
    %pushi/vec4 8963, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002710ec5c730, 4, 0;
    %pushi/vec4 10683155, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002710ec5c730, 4, 0;
    %pushi/vec4 6301219, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002710ec5c730, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002710ec5c730, 4, 0;
    %vpi_call/w 11 97 "$display", "========================================" {0 0 0};
    %vpi_call/w 11 98 "$display", "  RISC-V CPU Simple Test" {0 0 0};
    %vpi_call/w 11 99 "$display", "========================================" {0 0 0};
    %delay 800000, 0;
    %vpi_call/w 11 105 "$display", "\012--- Results ---" {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002710ec5b150, 4;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_52.2, 6;
    %vpi_call/w 11 109 "$display", "[PASS] Test 1: ADD 10+20=30" {0 0 0};
    %load/vec4 v000002710ec5c230_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec5c230_0, 0, 32;
    %jmp T_52.3;
T_52.2 ;
    %vpi_call/w 11 112 "$display", "[FAIL] Test 1: ADD - Got %0d, Expected 30", &A<v000002710ec5b150, 0> {0 0 0};
    %load/vec4 v000002710ec5c690_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec5c690_0, 0, 32;
T_52.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002710ec5b150, 4;
    %cmpi/e 210, 0, 32;
    %jmp/0xz  T_52.4, 6;
    %vpi_call/w 11 118 "$display", "[PASS] Test 2: MUL 30*7=210" {0 0 0};
    %load/vec4 v000002710ec5c230_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec5c230_0, 0, 32;
    %jmp T_52.5;
T_52.4 ;
    %vpi_call/w 11 121 "$display", "[FAIL] Test 2: MUL - Got %0d, Expected 210", &A<v000002710ec5b150, 1> {0 0 0};
    %load/vec4 v000002710ec5c690_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec5c690_0, 0, 32;
T_52.5 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002710ec5b150, 4;
    %cmpi/e 42, 0, 32;
    %jmp/0xz  T_52.6, 6;
    %vpi_call/w 11 127 "$display", "[PASS] Test 3: BEQ branch taken" {0 0 0};
    %load/vec4 v000002710ec5c230_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec5c230_0, 0, 32;
    %jmp T_52.7;
T_52.6 ;
    %vpi_call/w 11 130 "$display", "[FAIL] Test 3: BEQ - Got %0d, Expected 42", &A<v000002710ec5b150, 2> {0 0 0};
    %load/vec4 v000002710ec5c690_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec5c690_0, 0, 32;
T_52.7 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002710ec5b150, 4;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_52.8, 6;
    %vpi_call/w 11 136 "$display", "[PASS] Test 4: Load-Use hazard" {0 0 0};
    %load/vec4 v000002710ec5c230_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec5c230_0, 0, 32;
    %jmp T_52.9;
T_52.8 ;
    %vpi_call/w 11 139 "$display", "[FAIL] Test 4: LW-ADD - Got %0d, Expected 40", &A<v000002710ec5b150, 3> {0 0 0};
    %load/vec4 v000002710ec5c690_0;
    %addi 1, 0, 32;
    %store/vec4 v000002710ec5c690_0, 0, 32;
T_52.9 ;
    %vpi_call/w 11 144 "$display", "\012========================================" {0 0 0};
    %load/vec4 v000002710ec5c230_0;
    %load/vec4 v000002710ec5c690_0;
    %add;
    %vpi_call/w 11 145 "$display", "  Total: %0d, Passed: %0d, Failed: %0d", S<0,vec4,s32>, v000002710ec5c230_0, v000002710ec5c690_0 {1 0 0};
    %load/vec4 v000002710ec5c690_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_52.10, 4;
    %vpi_call/w 11 148 "$display", "  STATUS: ALL TESTS PASSED!" {0 0 0};
    %jmp T_52.11;
T_52.10 ;
    %vpi_call/w 11 150 "$display", "  STATUS: %0d TESTS FAILED", v000002710ec5c690_0 {0 0 0};
T_52.11 ;
    %vpi_call/w 11 151 "$display", "========================================" {0 0 0};
    %vpi_call/w 11 153 "$finish" {0 0 0};
    %end;
    .thread T_52;
    .scope S_000002710e63e5a0;
T_53 ;
    %delay 2000000, 0;
    %vpi_call/w 11 159 "$display", "TIMEOUT!" {0 0 0};
    %vpi_call/w 11 160 "$finish" {0 0 0};
    %end;
    .thread T_53;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "-";
    "src/utils/advanced_branch_predictor.v";
    "src/utils/csr_reg.v";
    "src/memory/data_bram.v";
    "src/pipeline/if_stage.v";
    "src/memory/inst_bram.v";
    "src/utils/mmu.v";
    "src/utils/pmp.v";
    "src/utils/return_address_stack.v";
    "sim/tb_riscv_cpu_simple.v";
    "src/riscv_cpu_top.v";
    "src/pipeline/ex_stage.v";
    "src/core/ALU.v";
    "src/core/hazard_unit.v";
    "src/pipeline/id_stage.v";
    "src/core/control_unit.v";
    "src/pipeline/if_stage_bp.v";
    "src/utils/branch_predictor.v";
    "src/pipeline/mem_stage.v";
    "src/pipeline/regfile.v";
    "src/pipeline/wb_stage.v";
