Analysis & Synthesis report for MIPS
Fri Dec  2 10:50:21 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MIPS_UART|UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state
 11. State Machine - |MIPS_UART|UART_TxRx:UART|UART_Rx:UART_Rx_TOP|FSM_UART_Rx:FSM_Rx|Rx_state
 12. State Machine - |MIPS_UART|MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for UART_TxRx:UART|UART_Rx:UART_Rx_TOP
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_UART
 21. Parameter Settings for User Entity Instance: PLL_100MHz:PLL_ins|PLL_100MHz_0002:pll_100mhz_inst|altera_pll:altera_pll_i
 22. Parameter Settings for User Entity Instance: MIPS:MIPS_UUT
 23. Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|programCounter:programCounter_TOP
 24. Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1
 25. Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP
 26. Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|register:register_1
 27. Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|register:register_2
 28. Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_2
 29. Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_3
 30. Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|RegisterFile:RegisterFile_TOP
 31. Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|register:register_3
 32. Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|register:register_4
 33. Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4
 34. Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out
 35. Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|register:register_5
 36. Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5
 37. Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|ALU:ALU_TOP
 38. Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|register:register_TX_UART
 39. Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Shift_Register_R_Param_Rx:shift_reg
 40. Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Reg_Param:rx_Data_Reg_i
 41. Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Bit_Rate_Pulse:BR_pulse
 42. Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Counter_Param:Counter_bits
 43. Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Heard_Bit:design_monitor
 44. Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Rx:UART_Rx_TOP|decoder_bin_hex_7seg:Deco_7seg_2
 45. Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Rx:UART_Rx_TOP|decoder_bin_hex_7seg:Deco_7seg_3
 46. Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Bit_Rate_Pulse:BR_pulse
 47. Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Tx:UART_Tx_TOP|register:RegisterStart
 48. Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Tx:UART_Tx_TOP|register:RegisterStop
 49. Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Shift_Register_R_Param:Shifter
 50. Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Tx:UART_Tx_TOP|parity:paritybit
 51. Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Counter_Param:Counter
 52. Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP
 53. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 54. Port Connectivity Checks: "UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Mux_Tx:Mux"
 55. Port Connectivity Checks: "UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Shift_Register_R_Param:Shifter"
 56. Port Connectivity Checks: "UART_TxRx:UART|UART_Tx:UART_Tx_TOP|register:RegisterStop"
 57. Port Connectivity Checks: "UART_TxRx:UART|UART_Tx:UART_Tx_TOP|register:RegisterStart"
 58. Port Connectivity Checks: "UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Bit_Rate_Pulse:BR_pulse"
 59. Port Connectivity Checks: "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Heard_Bit:design_monitor"
 60. Port Connectivity Checks: "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Bit_Rate_Pulse:BR_pulse"
 61. Port Connectivity Checks: "MIPS:MIPS_UUT|register:register_TX_UART"
 62. Port Connectivity Checks: "MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5"
 63. Port Connectivity Checks: "MIPS:MIPS_UUT|register:register_5"
 64. Port Connectivity Checks: "MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out"
 65. Port Connectivity Checks: "MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4"
 66. Port Connectivity Checks: "MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP"
 67. Port Connectivity Checks: "MIPS:MIPS_UUT|signExtend:signExtend_TOP"
 68. Port Connectivity Checks: "MIPS:MIPS_UUT|register:register_4"
 69. Port Connectivity Checks: "MIPS:MIPS_UUT|register:register_3"
 70. Port Connectivity Checks: "MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_3"
 71. Port Connectivity Checks: "MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_2"
 72. Port Connectivity Checks: "MIPS:MIPS_UUT|register:register_2"
 73. Port Connectivity Checks: "MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP"
 74. Port Connectivity Checks: "MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"
 75. Port Connectivity Checks: "PLL_100MHz:PLL_ins"
 76. Signal Tap Logic Analyzer Settings
 77. Post-Synthesis Netlist Statistics for Top Partition
 78. Elapsed Time Per Partition
 79. Connections to In-System Debugging Instance "auto_signaltap_0"
 80. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec  2 10:50:21 2022       ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                   ; MIPS                                        ;
; Top-level Entity Name           ; MIPS_UART                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3730                                        ;
; Total pins                      ; 38                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,260,992                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; MIPS_UART          ; MIPS               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../sources/UART_TxRx.v                                             ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_TxRx.v                                                               ;             ;
; ../sources/UART_Tx.v                                               ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v                                                                 ;             ;
; ../sources/UART_Rx.v                                               ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v                                                                 ;             ;
; ../sources/Shift_Register_R_Param_Rx.v                             ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Shift_Register_R_Param_Rx.v                                               ;             ;
; ../sources/Shift_Register_R_Param.v                                ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Shift_Register_R_Param.v                                                  ;             ;
; ../sources/Reg_Param.v                                             ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Reg_Param.v                                                               ;             ;
; ../sources/parity.v                                                ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/parity.v                                                                  ;             ;
; ../sources/Mux_Tx.v                                                ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_Tx.v                                                                  ;             ;
; ../sources/Heard_Bit.v                                             ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Heard_Bit.v                                                               ;             ;
; ../sources/FSM_UART_Tx.v                                           ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/FSM_UART_Tx.v                                                             ;             ;
; ../sources/FSM_UART_Rx.v                                           ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/FSM_UART_Rx.v                                                             ;             ;
; ../sources/FF_D_enable.v                                           ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/FF_D_enable.v                                                             ;             ;
; ../sources/decoder_bin_hex_7seg.v                                  ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/decoder_bin_hex_7seg.v                                                    ;             ;
; ../sources/Counter_Param.v                                         ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Counter_Param.v                                                           ;             ;
; ../sources/Bit_Rate_Pulse.v                                        ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Bit_Rate_Pulse.v                                                          ;             ;
; ../sources/ascii_2_7_seg.v                                         ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/ascii_2_7_seg.v                                                           ;             ;
; ../sources/controlUnit.v                                           ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/controlUnit.v                                                             ;             ;
; ../sources/signExtend.v                                            ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/signExtend.v                                                              ;             ;
; ../sources/Mux_4in_1out.v                                          ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v                                                            ;             ;
; ../sources/RegisterFile.v                                          ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/RegisterFile.v                                                            ;             ;
; ../sources/register.v                                              ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/register.v                                                                ;             ;
; ../sources/programCounter.v                                        ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/programCounter.v                                                          ;             ;
; ../sources/Mux_2in_1out.v                                          ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v                                                            ;             ;
; ../sources/MIPS.v                                                  ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v                                                                    ;             ;
; ../sources/InstructionData_Memory.v                                ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/InstructionData_Memory.v                                                  ;             ;
; ../sources/ALU.v                                                   ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/ALU.v                                                                     ;             ;
; ../sources/zeroExtend.v                                            ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/zeroExtend.v                                                              ;             ;
; ../sources/Instruction_set.txt                                     ; yes             ; User File                                             ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Instruction_set.txt                                                       ;             ;
; ../sources/Data.txt                                                ; yes             ; User File                                             ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Data.txt                                                                  ;             ;
; ../sources/MIPS_UART.v                                             ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v                                                               ;             ;
; ../sources/MIPS_UART_TB.v                                          ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART_TB.v                                                            ;             ;
; PLL_100MHz.v                                                       ; yes             ; User Wizard-Generated File                            ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz.v                                                       ; PLL_100MHz  ;
; PLL_100MHz/PLL_100MHz_0002.v                                       ; yes             ; User Verilog HDL File                                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz/PLL_100MHz_0002.v                                       ; PLL_100MHz  ;
; altera_pll.v                                                       ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v                                                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                           ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                              ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                 ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                 ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffeea.inc                                                                                       ;             ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                                                   ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                     ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                           ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                                                     ;             ;
; db/altsyncram_1m84.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/altsyncram_1m84.tdf                                             ;             ;
; db/decode_8la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/decode_8la.tdf                                                  ;             ;
; db/mux_fhb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/mux_fhb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                     ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                   ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                      ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                              ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                   ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                      ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muxlut.inc                                                                                       ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                                                                                     ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                                                                     ;             ;
; db/mux_clc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/mux_clc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                   ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/declut.inc                                                                                       ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                  ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                  ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                  ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                     ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                  ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                          ;             ;
; db/cntr_c9i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cntr_c9i.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_24j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cntr_24j.tdf                                                    ;             ;
; db/cntr_v8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cntr_v8i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                      ; altera_sld  ;
; db/ip/sld4b378a6e/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; a:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                 ;             ;
; db/altsyncram_asr1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/altsyncram_asr1.tdf                                             ;             ;
; db/MIPS.ram0_RegisterFile_408024af.hdl.mif                         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/MIPS.ram0_RegisterFile_408024af.hdl.mif                         ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2538                                                                                      ;
;                                             ;                                                                                           ;
; Combinational ALUT usage for logic          ; 2273                                                                                      ;
;     -- 7 input functions                    ; 7                                                                                         ;
;     -- 6 input functions                    ; 1260                                                                                      ;
;     -- 5 input functions                    ; 284                                                                                       ;
;     -- 4 input functions                    ; 158                                                                                       ;
;     -- <=3 input functions                  ; 564                                                                                       ;
;                                             ;                                                                                           ;
; Dedicated logic registers                   ; 3730                                                                                      ;
;                                             ;                                                                                           ;
; I/O pins                                    ; 38                                                                                        ;
; Total MLAB memory bits                      ; 0                                                                                         ;
; Total block memory bits                     ; 2260992                                                                                   ;
;                                             ;                                                                                           ;
; Total DSP Blocks                            ; 0                                                                                         ;
;                                             ;                                                                                           ;
; Total PLLs                                  ; 1                                                                                         ;
;     -- PLLs                                 ; 1                                                                                         ;
;                                             ;                                                                                           ;
; Maximum fan-out node                        ; PLL_100MHz:PLL_ins|PLL_100MHz_0002:pll_100mhz_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2384                                                                                      ;
; Total fan-out                               ; 32678                                                                                     ;
; Average fan-out                             ; 5.13                                                                                      ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MIPS_UART                                                                                                                              ; 2273 (1)            ; 3730 (0)                  ; 2260992           ; 0          ; 38   ; 0            ; |MIPS_UART                                                                                                                                                                                                                                                                                                                                            ; MIPS_UART                         ; work         ;
;    |MIPS:MIPS_UUT|                                                                                                                      ; 1595 (0)            ; 2279 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|MIPS:MIPS_UUT                                                                                                                                                                                                                                                                                                                              ; MIPS                              ; work         ;
;       |ALU:ALU_TOP|                                                                                                                     ; 156 (156)           ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|MIPS:MIPS_UUT|ALU:ALU_TOP                                                                                                                                                                                                                                                                                                                  ; ALU                               ; work         ;
;       |InstructionData_Memory:InstructionData_Memory_TOP|                                                                               ; 557 (557)           ; 1024 (1024)               ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP                                                                                                                                                                                                                                                                            ; InstructionData_Memory            ; work         ;
;       |Mux_2in_1out:Mux_2in_1out_1|                                                                                                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1                                                                                                                                                                                                                                                                                                  ; Mux_2in_1out                      ; work         ;
;       |Mux_2in_1out:Mux_2in_1out_2|                                                                                                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_2                                                                                                                                                                                                                                                                                                  ; Mux_2in_1out                      ; work         ;
;       |Mux_2in_1out:Mux_2in_1out_3|                                                                                                     ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_3                                                                                                                                                                                                                                                                                                  ; Mux_2in_1out                      ; work         ;
;       |Mux_2in_1out:Mux_2in_1out_4|                                                                                                     ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4                                                                                                                                                                                                                                                                                                  ; Mux_2in_1out                      ; work         ;
;       |Mux_4in_1out:Mux_4in_1out|                                                                                                       ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out                                                                                                                                                                                                                                                                                                    ; Mux_4in_1out                      ; work         ;
;       |RegisterFile:RegisterFile_TOP|                                                                                                   ; 736 (736)           ; 1024 (1024)               ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|MIPS:MIPS_UUT|RegisterFile:RegisterFile_TOP                                                                                                                                                                                                                                                                                                ; RegisterFile                      ; work         ;
;       |controlUnit:controlUnit_TOP|                                                                                                     ; 37 (37)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|MIPS:MIPS_UUT|controlUnit:controlUnit_TOP                                                                                                                                                                                                                                                                                                  ; controlUnit                       ; work         ;
;       |programCounter:programCounter_TOP|                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|MIPS:MIPS_UUT|programCounter:programCounter_TOP                                                                                                                                                                                                                                                                                            ; programCounter                    ; work         ;
;       |register:register_1|                                                                                                             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|MIPS:MIPS_UUT|register:register_1                                                                                                                                                                                                                                                                                                          ; register                          ; work         ;
;       |register:register_2|                                                                                                             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|MIPS:MIPS_UUT|register:register_2                                                                                                                                                                                                                                                                                                          ; register                          ; work         ;
;       |register:register_3|                                                                                                             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|MIPS:MIPS_UUT|register:register_3                                                                                                                                                                                                                                                                                                          ; register                          ; work         ;
;       |register:register_4|                                                                                                             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|MIPS:MIPS_UUT|register:register_4                                                                                                                                                                                                                                                                                                          ; register                          ; work         ;
;       |register:register_TX_UART|                                                                                                       ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|MIPS:MIPS_UUT|register:register_TX_UART                                                                                                                                                                                                                                                                                                    ; register                          ; work         ;
;       |zeroExtend:zeroExtend_TOP|                                                                                                       ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP                                                                                                                                                                                                                                                                                                    ; zeroExtend                        ; work         ;
;    |PLL_100MHz:PLL_ins|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|PLL_100MHz:PLL_ins                                                                                                                                                                                                                                                                                                                         ; PLL_100MHz                        ; PLL_100MHz   ;
;       |PLL_100MHz_0002:pll_100mhz_inst|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|PLL_100MHz:PLL_ins|PLL_100MHz_0002:pll_100mhz_inst                                                                                                                                                                                                                                                                                         ; PLL_100MHz_0002                   ; PLL_100MHz   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|PLL_100MHz:PLL_ins|PLL_100MHz_0002:pll_100mhz_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                 ; altera_pll                        ; work         ;
;    |UART_TxRx:UART|                                                                                                                     ; 167 (0)             ; 104 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART                                                                                                                                                                                                                                                                                                                             ; UART_TxRx                         ; work         ;
;       |UART_Rx:UART_Rx_TOP|                                                                                                             ; 117 (9)             ; 68 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Rx:UART_Rx_TOP                                                                                                                                                                                                                                                                                                         ; UART_Rx                           ; work         ;
;          |Bit_Rate_Pulse:BR_pulse|                                                                                                      ; 20 (20)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Bit_Rate_Pulse:BR_pulse                                                                                                                                                                                                                                                                                 ; Bit_Rate_Pulse                    ; work         ;
;          |Counter_Param:Counter_bits|                                                                                                   ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Counter_Param:Counter_bits                                                                                                                                                                                                                                                                              ; Counter_Param                     ; work         ;
;          |FF_D_enable:ff_par|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Rx:UART_Rx_TOP|FF_D_enable:ff_par                                                                                                                                                                                                                                                                                      ; FF_D_enable                       ; work         ;
;          |FSM_UART_Rx:FSM_Rx|                                                                                                           ; 12 (12)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Rx:UART_Rx_TOP|FSM_UART_Rx:FSM_Rx                                                                                                                                                                                                                                                                                      ; FSM_UART_Rx                       ; work         ;
;          |Heard_Bit:design_monitor|                                                                                                     ; 31 (31)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Heard_Bit:design_monitor                                                                                                                                                                                                                                                                                ; Heard_Bit                         ; work         ;
;          |Reg_Param:rx_Data_Reg_i|                                                                                                      ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Reg_Param:rx_Data_Reg_i                                                                                                                                                                                                                                                                                 ; Reg_Param                         ; work         ;
;          |Shift_Register_R_Param_Rx:shift_reg|                                                                                          ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Shift_Register_R_Param_Rx:shift_reg                                                                                                                                                                                                                                                                     ; Shift_Register_R_Param_Rx         ; work         ;
;          |ascii_2_7_seg:ASCCI_Deco|                                                                                                     ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Rx:UART_Rx_TOP|ascii_2_7_seg:ASCCI_Deco                                                                                                                                                                                                                                                                                ; ascii_2_7_seg                     ; work         ;
;          |decoder_bin_hex_7seg:Deco_7seg_2|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Rx:UART_Rx_TOP|decoder_bin_hex_7seg:Deco_7seg_2                                                                                                                                                                                                                                                                        ; decoder_bin_hex_7seg              ; work         ;
;          |decoder_bin_hex_7seg:Deco_7seg_3|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Rx:UART_Rx_TOP|decoder_bin_hex_7seg:Deco_7seg_3                                                                                                                                                                                                                                                                        ; decoder_bin_hex_7seg              ; work         ;
;       |UART_Tx:UART_Tx_TOP|                                                                                                             ; 50 (0)              ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Tx:UART_Tx_TOP                                                                                                                                                                                                                                                                                                         ; UART_Tx                           ; work         ;
;          |Bit_Rate_Pulse:BR_pulse|                                                                                                      ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Bit_Rate_Pulse:BR_pulse                                                                                                                                                                                                                                                                                 ; Bit_Rate_Pulse                    ; work         ;
;          |Counter_Param:Counter|                                                                                                        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Counter_Param:Counter                                                                                                                                                                                                                                                                                   ; Counter_Param                     ; work         ;
;          |FSM_UART_Tx:FSM_UART_Tx_TOP|                                                                                                  ; 14 (14)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP                                                                                                                                                                                                                                                                             ; FSM_UART_Tx                       ; work         ;
;          |Mux_Tx:Mux|                                                                                                                   ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Mux_Tx:Mux                                                                                                                                                                                                                                                                                              ; Mux_Tx                            ; work         ;
;          |Shift_Register_R_Param:Shifter|                                                                                               ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Shift_Register_R_Param:Shifter                                                                                                                                                                                                                                                                          ; Shift_Register_R_Param            ; work         ;
;          |parity:paritybit|                                                                                                             ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Tx:UART_Tx_TOP|parity:paritybit                                                                                                                                                                                                                                                                                        ; parity                            ; work         ;
;          |register:RegisterStop|                                                                                                        ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|UART_TxRx:UART|UART_Tx:UART_Tx_TOP|register:RegisterStop                                                                                                                                                                                                                                                                                   ; register                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 420 (2)             ; 1257 (138)                ; 2260992           ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 418 (0)             ; 1119 (0)                  ; 2260992           ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 418 (67)            ; 1119 (366)                ; 2260992           ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 5 (0)               ; 2 (0)                     ; 2260992           ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_1m84:auto_generated|                                                                                         ; 5 (0)               ; 2 (2)                     ; 2260992           ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1m84:auto_generated                                                                                                                                                 ; altsyncram_1m84                   ; work         ;
;                   |decode_8la:decode2|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1m84:auto_generated|decode_8la:decode2                                                                                                                              ; decode_8la                        ; work         ;
;                   |mux_fhb:mux3|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1m84:auto_generated|mux_fhb:mux3                                                                                                                                    ; mux_fhb                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 102 (102)           ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 85 (1)              ; 361 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 69 (0)              ; 345 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 207 (207)                 ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 69 (0)              ; 138 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 15 (15)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 116 (12)            ; 159 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_c9i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_c9i:auto_generated                                                             ; cntr_c9i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_24j:auto_generated|                                                                                             ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_24j:auto_generated                                                                                      ; cntr_24j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_v8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_v8i:auto_generated                                                                            ; cntr_v8i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 69 (69)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_UART|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1m84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 69           ; 32768        ; 69           ; 2260992 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 21.1    ; N/A          ; N/A          ; |MIPS_UART|PLL_100MHz:PLL_ins                                                                                                                                                                                                                                                  ; PLL_100MHz.v    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_UART|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_UART|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_UART|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_UART|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_UART|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_UART|UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state                                                                                                              ;
+-----------------------------------+-----------------+------------------------+--------------------------+--------------------------+-----------------------------------+-------------------------+--------------+
; Name                              ; Tx_state.s_DONE ; Tx_state.s_TX_STOP_BIT ; Tx_state.s_TX_PARITY_BIT ; Tx_state.s_ADD_BIT_INDEX ; Tx_state.s_TX_DATA_BIT_PROCESSING ; Tx_state.s_TX_START_BIT ; Tx_state.000 ;
+-----------------------------------+-----------------+------------------------+--------------------------+--------------------------+-----------------------------------+-------------------------+--------------+
; Tx_state.000                      ; 0               ; 0                      ; 0                        ; 0                        ; 0                                 ; 0                       ; 0            ;
; Tx_state.s_TX_START_BIT           ; 0               ; 0                      ; 0                        ; 0                        ; 0                                 ; 1                       ; 1            ;
; Tx_state.s_TX_DATA_BIT_PROCESSING ; 0               ; 0                      ; 0                        ; 0                        ; 1                                 ; 0                       ; 1            ;
; Tx_state.s_ADD_BIT_INDEX          ; 0               ; 0                      ; 0                        ; 1                        ; 0                                 ; 0                       ; 1            ;
; Tx_state.s_TX_PARITY_BIT          ; 0               ; 0                      ; 1                        ; 0                        ; 0                                 ; 0                       ; 1            ;
; Tx_state.s_TX_STOP_BIT            ; 0               ; 1                      ; 0                        ; 0                        ; 0                                 ; 0                       ; 1            ;
; Tx_state.s_DONE                   ; 1               ; 0                      ; 0                        ; 0                        ; 0                                 ; 0                       ; 1            ;
+-----------------------------------+-----------------+------------------------+--------------------------+--------------------------+-----------------------------------+-------------------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_UART|UART_TxRx:UART|UART_Rx:UART_Rx_TOP|FSM_UART_Rx:FSM_Rx|Rx_state                                                                             ;
+-------------------------+-------------------------+-----------------+--------------------+-------------------+--------------------+------------------+----------------+
; Name                    ; Rx_state.SAVE_RX_DATA_S ; Rx_state.STOP_S ; Rx_state.RX_WAIT_S ; Rx_state.SAMPLE_S ; Rx_state.RX_BITS_S ; Rx_state.START_S ; Rx_state.INI_S ;
+-------------------------+-------------------------+-----------------+--------------------+-------------------+--------------------+------------------+----------------+
; Rx_state.INI_S          ; 0                       ; 0               ; 0                  ; 0                 ; 0                  ; 0                ; 0              ;
; Rx_state.START_S        ; 0                       ; 0               ; 0                  ; 0                 ; 0                  ; 1                ; 1              ;
; Rx_state.RX_BITS_S      ; 0                       ; 0               ; 0                  ; 0                 ; 1                  ; 0                ; 1              ;
; Rx_state.SAMPLE_S       ; 0                       ; 0               ; 0                  ; 1                 ; 0                  ; 0                ; 1              ;
; Rx_state.RX_WAIT_S      ; 0                       ; 0               ; 1                  ; 0                 ; 0                  ; 0                ; 1              ;
; Rx_state.STOP_S         ; 0                       ; 1               ; 0                  ; 0                 ; 0                  ; 0                ; 1              ;
; Rx_state.SAVE_RX_DATA_S ; 1                       ; 0               ; 0                  ; 0                 ; 0                  ; 0                ; 1              ;
+-------------------------+-------------------------+-----------------+--------------------+-------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_UART|MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------+-------------------------+--------------------------------------+-------------------------+---------------------------+------------------------+---------------------------+-----------------------+-------------------------+------------------+--------------------+-------------------------+-------------------+-------------------+-----------------+----------------+
; Name                                 ; state.S15_POUT_MEM_READ ; state.S14_POUT_MEM_WRITE_BACK_RXSEND ; state.S13_POUT_MEM_ADDR ; state.S12_ANDI_WRITE_BACK ; state.S11_ANDI_EXECUTE ; state.S10_ADDI_WRITE_BACK ; state.S9_ADDI_EXECUTE ; state.S7_ALU_WRITE_BACK ; state.S6_EXECUTE ; state.S5_MEM_WRITE ; state.S4_MEM_WRITE_BACK ; state.S3_MEM_READ ; state.S2_MEM_ADDR ; state.S1_DECODE ; state.S0_FETCH ;
+--------------------------------------+-------------------------+--------------------------------------+-------------------------+---------------------------+------------------------+---------------------------+-----------------------+-------------------------+------------------+--------------------+-------------------------+-------------------+-------------------+-----------------+----------------+
; state.S0_FETCH                       ; 0                       ; 0                                    ; 0                       ; 0                         ; 0                      ; 0                         ; 0                     ; 0                       ; 0                ; 0                  ; 0                       ; 0                 ; 0                 ; 0               ; 0              ;
; state.S1_DECODE                      ; 0                       ; 0                                    ; 0                       ; 0                         ; 0                      ; 0                         ; 0                     ; 0                       ; 0                ; 0                  ; 0                       ; 0                 ; 0                 ; 1               ; 1              ;
; state.S2_MEM_ADDR                    ; 0                       ; 0                                    ; 0                       ; 0                         ; 0                      ; 0                         ; 0                     ; 0                       ; 0                ; 0                  ; 0                       ; 0                 ; 1                 ; 0               ; 1              ;
; state.S3_MEM_READ                    ; 0                       ; 0                                    ; 0                       ; 0                         ; 0                      ; 0                         ; 0                     ; 0                       ; 0                ; 0                  ; 0                       ; 1                 ; 0                 ; 0               ; 1              ;
; state.S4_MEM_WRITE_BACK              ; 0                       ; 0                                    ; 0                       ; 0                         ; 0                      ; 0                         ; 0                     ; 0                       ; 0                ; 0                  ; 1                       ; 0                 ; 0                 ; 0               ; 1              ;
; state.S5_MEM_WRITE                   ; 0                       ; 0                                    ; 0                       ; 0                         ; 0                      ; 0                         ; 0                     ; 0                       ; 0                ; 1                  ; 0                       ; 0                 ; 0                 ; 0               ; 1              ;
; state.S6_EXECUTE                     ; 0                       ; 0                                    ; 0                       ; 0                         ; 0                      ; 0                         ; 0                     ; 0                       ; 1                ; 0                  ; 0                       ; 0                 ; 0                 ; 0               ; 1              ;
; state.S7_ALU_WRITE_BACK              ; 0                       ; 0                                    ; 0                       ; 0                         ; 0                      ; 0                         ; 0                     ; 1                       ; 0                ; 0                  ; 0                       ; 0                 ; 0                 ; 0               ; 1              ;
; state.S9_ADDI_EXECUTE                ; 0                       ; 0                                    ; 0                       ; 0                         ; 0                      ; 0                         ; 1                     ; 0                       ; 0                ; 0                  ; 0                       ; 0                 ; 0                 ; 0               ; 1              ;
; state.S10_ADDI_WRITE_BACK            ; 0                       ; 0                                    ; 0                       ; 0                         ; 0                      ; 1                         ; 0                     ; 0                       ; 0                ; 0                  ; 0                       ; 0                 ; 0                 ; 0               ; 1              ;
; state.S11_ANDI_EXECUTE               ; 0                       ; 0                                    ; 0                       ; 0                         ; 1                      ; 0                         ; 0                     ; 0                       ; 0                ; 0                  ; 0                       ; 0                 ; 0                 ; 0               ; 1              ;
; state.S12_ANDI_WRITE_BACK            ; 0                       ; 0                                    ; 0                       ; 1                         ; 0                      ; 0                         ; 0                     ; 0                       ; 0                ; 0                  ; 0                       ; 0                 ; 0                 ; 0               ; 1              ;
; state.S13_POUT_MEM_ADDR              ; 0                       ; 0                                    ; 1                       ; 0                         ; 0                      ; 0                         ; 0                     ; 0                       ; 0                ; 0                  ; 0                       ; 0                 ; 0                 ; 0               ; 1              ;
; state.S14_POUT_MEM_WRITE_BACK_RXSEND ; 0                       ; 1                                    ; 0                       ; 0                         ; 0                      ; 0                         ; 0                     ; 0                       ; 0                ; 0                  ; 0                       ; 0                 ; 0                 ; 0               ; 1              ;
; state.S15_POUT_MEM_READ              ; 1                       ; 0                                    ; 0                       ; 0                         ; 0                      ; 0                         ; 0                     ; 0                       ; 0                ; 0                  ; 0                       ; 0                 ; 0                 ; 0               ; 1              ;
+--------------------------------------+-------------------------+--------------------------------------+-------------------------+---------------------------+------------------------+---------------------------+-----------------------+-------------------------+------------------+--------------------+-------------------------+-------------------+-------------------+-----------------+----------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1|Q[0]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1|Q[1]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1|Q[2]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1|Q[3]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1|Q[4]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[0]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[10]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[11]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[12]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[13]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[14]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[15]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[16]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[17]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[18]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[19]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[1]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[20]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[21]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[22]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[23]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[24]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[25]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[26]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[27]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[28]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[29]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[2]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[30]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[31]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[3]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[4]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[5]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[6]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[7]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[8]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5|Q[9]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[0]         ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[0]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[1]         ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[1]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[2]         ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[2]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[3]         ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[3]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[4]         ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[4]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[10]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[10]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[6]         ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[5]         ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[8]         ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[9]         ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[7]         ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[11]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[11]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[12]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[12]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[13]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[13]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[14]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[14]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[15]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[15]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[16]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[16]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[17]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[17]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[18]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[18]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[19]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[19]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[20]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[20]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[21]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[21]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[22]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[22]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[23]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[23]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[24]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[24]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[25]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[25]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[26]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[26]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[27]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[27]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[28]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[28]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[29]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[29]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[30]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[30]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[31]      ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Q[31]        ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[5]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[6]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[7]       ; VCC                 ; yes                    ;
; MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4|Q[8]       ; VCC                 ; yes                    ;
; Number of user-specified and inferred latches = 138  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                           ;
+---------------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal                                               ;
+---------------------------------------------------------------------------+------------------------------------------------------------------+
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|register:RegisterStart|Q[0]            ; Stuck at GND due to stuck port data_in                           ;
; MIPS:MIPS_UUT|register:register_5|Q[0..31]                                ; Lost fanout                                                      ;
; MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP|extended[16..31]                  ; Stuck at GND due to stuck port data_in                           ;
; MIPS:MIPS_UUT|signExtend:signExtend_TOP|extended[15..31]                  ; Merged with MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP|extended[15] ;
; MIPS:MIPS_UUT|signExtend:signExtend_TOP|extended[14]                      ; Merged with MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP|extended[14] ;
; MIPS:MIPS_UUT|signExtend:signExtend_TOP|extended[13]                      ; Merged with MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP|extended[13] ;
; MIPS:MIPS_UUT|signExtend:signExtend_TOP|extended[12]                      ; Merged with MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP|extended[12] ;
; MIPS:MIPS_UUT|signExtend:signExtend_TOP|extended[11]                      ; Merged with MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP|extended[11] ;
; MIPS:MIPS_UUT|signExtend:signExtend_TOP|extended[10]                      ; Merged with MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP|extended[10] ;
; MIPS:MIPS_UUT|signExtend:signExtend_TOP|extended[9]                       ; Merged with MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP|extended[9]  ;
; MIPS:MIPS_UUT|signExtend:signExtend_TOP|extended[8]                       ; Merged with MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP|extended[8]  ;
; MIPS:MIPS_UUT|signExtend:signExtend_TOP|extended[7]                       ; Merged with MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP|extended[7]  ;
; MIPS:MIPS_UUT|signExtend:signExtend_TOP|extended[6]                       ; Merged with MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP|extended[6]  ;
; MIPS:MIPS_UUT|signExtend:signExtend_TOP|extended[5]                       ; Merged with MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP|extended[5]  ;
; MIPS:MIPS_UUT|signExtend:signExtend_TOP|extended[4]                       ; Merged with MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP|extended[4]  ;
; MIPS:MIPS_UUT|signExtend:signExtend_TOP|extended[3]                       ; Merged with MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP|extended[3]  ;
; MIPS:MIPS_UUT|signExtend:signExtend_TOP|extended[2]                       ; Merged with MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP|extended[2]  ;
; MIPS:MIPS_UUT|signExtend:signExtend_TOP|extended[1]                       ; Merged with MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP|extended[1]  ;
; MIPS:MIPS_UUT|signExtend:signExtend_TOP|extended[0]                       ; Merged with MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP|extended[0]  ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state~7 ; Lost fanout                                                      ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state~8 ; Lost fanout                                                      ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state~9 ; Lost fanout                                                      ;
; UART_TxRx:UART|UART_Rx:UART_Rx_TOP|FSM_UART_Rx:FSM_Rx|Rx_state~8          ; Lost fanout                                                      ;
; UART_TxRx:UART|UART_Rx:UART_Rx_TOP|FSM_UART_Rx:FSM_Rx|Rx_state~9          ; Lost fanout                                                      ;
; UART_TxRx:UART|UART_Rx:UART_Rx_TOP|FSM_UART_Rx:FSM_Rx|Rx_state~10         ; Lost fanout                                                      ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state~14                        ; Lost fanout                                                      ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state~15                        ; Lost fanout                                                      ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state~16                        ; Lost fanout                                                      ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state~17                        ; Lost fanout                                                      ;
; Total Number of Removed Registers = 91                                    ;                                                                  ;
+---------------------------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3730  ;
; Number of registers using Synchronous Clear  ; 209   ;
; Number of registers using Synchronous Load   ; 229   ;
; Number of registers using Asynchronous Clear ; 2498  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2726  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                          ;
+-----------------------------------------------------------------------------+---------+
; Inverted Register                                                           ; Fan out ;
+-----------------------------------------------------------------------------+---------+
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[16][0]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[10][0]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[13][0]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[7][0]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[0][0]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[3][0]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[17][1]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[11][1]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[14][1]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[4][1]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[2][1]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[3][1]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[7][2]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[1][2]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[3][2]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[16][3]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[17][3]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[15][3]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[2][3]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[3][3]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[16][4]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[17][4]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[8][4]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[15][4]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[4][4]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[3][4]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[8][5]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[5][5]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[7][5]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[3][5]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[8][6]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[3][6]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[8][7]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[3][7]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[16][30] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[17][30] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[21][30] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[15][30] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[21][29] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[8][29]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[9][29]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[10][29] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[11][29] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[4][29]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[0][29]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[1][29]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[2][29]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[3][29]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[21][27] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[9][27]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[10][27] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[11][27] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[12][27] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[13][27] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[14][27] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[16][31] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[17][31] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[21][31] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[9][31]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[10][31] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[11][31] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[12][31] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[13][31] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[14][31] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[15][31] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[21][28] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[8][28]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[16][26] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[17][26] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[21][26] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[9][26]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[10][26] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[11][26] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[12][26] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[13][26] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[14][26] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[15][26] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[6][8]   ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[16][20] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[17][20] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[8][20]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[9][20]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[10][20] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[11][20] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[12][20] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[13][20] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[14][20] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[15][20] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[6][20]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[16][18] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[17][18] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[12][18] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[13][18] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[14][18] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[15][18] ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[4][18]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[4][19]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[5][19]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[7][19]  ; 1       ;
; MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|ram[0][19]  ; 1       ;
; Total number of inverted registers = 188*                                   ;         ;
+-----------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_UART|UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Shift_Register_R_Param:Shifter|shifter[4] ;
; 9:1                ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |MIPS_UART|MIPS:MIPS_UUT|ALU:ALU_TOP|ALU_Out[4]                                         ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS_UART|MIPS:MIPS_UUT|register:register_4|Q[28]                                      ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS_UART|MIPS:MIPS_UUT|register:register_3|Q[19]                                      ;
; 12:1               ; 12 bits   ; 96 LEs        ; 60 LEs               ; 36 LEs                 ; Yes        ; |MIPS_UART|MIPS:MIPS_UUT|ALU:ALU_TOP|ALU_Out[16]                                        ;
; 15:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |MIPS_UART|MIPS:MIPS_UUT|ALU:ALU_TOP|ALU_Out[29]                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIPS_UART|MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state                              ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |MIPS_UART|MIPS:MIPS_UUT|ALU:ALU_TOP|ShiftLeft0                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_UART|MIPS:MIPS_UUT|ALU:ALU_TOP|ShiftLeft0                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_UART|MIPS:MIPS_UUT|ALU:ALU_TOP|ShiftLeft0                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_UART|MIPS:MIPS_UUT|ALU:ALU_TOP|ShiftLeft0                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Mux11                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |MIPS_UART|MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out|Mux25                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS_UART|MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|ALUControl[1]                      ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |MIPS_UART|MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state                              ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MIPS_UART|MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP|Mux29        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |MIPS_UART|UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Selector3     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |MIPS_UART|UART_TxRx:UART|UART_Rx:UART_Rx_TOP|FSM_UART_Rx:FSM_Rx|Selector5              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |MIPS_UART|UART_TxRx:UART|UART_Rx:UART_Rx_TOP|FSM_UART_Rx:FSM_Rx|Selector6              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |MIPS_UART|UART_TxRx:UART|UART_Rx:UART_Rx_TOP|FSM_UART_Rx:FSM_Rx|Selector4              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for UART_TxRx:UART|UART_Rx:UART_Rx_TOP ;
+------------------------------+-------+------+-------------+
; Assignment                   ; Value ; From ; To          ;
+------------------------------+-------+------+-------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[8]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[8]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[0]   ;
+------------------------------+-------+------+-------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_UART ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_100MHz:PLL_ins|PLL_100MHz_0002:pll_100mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                    ;
+--------------------------------------+------------------------+---------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                  ;
; fractional_vco_multiplier            ; false                  ; String                                                  ;
; pll_type                             ; General                ; String                                                  ;
; pll_subtype                          ; General                ; String                                                  ;
; number_of_clocks                     ; 1                      ; Signed Integer                                          ;
; operation_mode                       ; direct                 ; String                                                  ;
; deserialization_factor               ; 4                      ; Signed Integer                                          ;
; data_rate                            ; 0                      ; Signed Integer                                          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                          ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                  ;
; phase_shift0                         ; 0 ps                   ; String                                                  ;
; duty_cycle0                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                  ;
; phase_shift1                         ; 0 ps                   ; String                                                  ;
; duty_cycle1                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                  ;
; phase_shift2                         ; 0 ps                   ; String                                                  ;
; duty_cycle2                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                  ;
; phase_shift3                         ; 0 ps                   ; String                                                  ;
; duty_cycle3                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                  ;
; phase_shift4                         ; 0 ps                   ; String                                                  ;
; duty_cycle4                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                  ;
; phase_shift5                         ; 0 ps                   ; String                                                  ;
; duty_cycle5                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                  ;
; phase_shift6                         ; 0 ps                   ; String                                                  ;
; duty_cycle6                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                  ;
; phase_shift7                         ; 0 ps                   ; String                                                  ;
; duty_cycle7                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                  ;
; phase_shift8                         ; 0 ps                   ; String                                                  ;
; duty_cycle8                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                  ;
; phase_shift9                         ; 0 ps                   ; String                                                  ;
; duty_cycle9                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                  ;
; phase_shift10                        ; 0 ps                   ; String                                                  ;
; duty_cycle10                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                  ;
; phase_shift11                        ; 0 ps                   ; String                                                  ;
; duty_cycle11                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                  ;
; phase_shift12                        ; 0 ps                   ; String                                                  ;
; duty_cycle12                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                  ;
; phase_shift13                        ; 0 ps                   ; String                                                  ;
; duty_cycle13                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                  ;
; phase_shift14                        ; 0 ps                   ; String                                                  ;
; duty_cycle14                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                  ;
; phase_shift15                        ; 0 ps                   ; String                                                  ;
; duty_cycle15                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                  ;
; phase_shift16                        ; 0 ps                   ; String                                                  ;
; duty_cycle16                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                  ;
; phase_shift17                        ; 0 ps                   ; String                                                  ;
; duty_cycle17                         ; 50                     ; Signed Integer                                          ;
; clock_name_0                         ;                        ; String                                                  ;
; clock_name_1                         ;                        ; String                                                  ;
; clock_name_2                         ;                        ; String                                                  ;
; clock_name_3                         ;                        ; String                                                  ;
; clock_name_4                         ;                        ; String                                                  ;
; clock_name_5                         ;                        ; String                                                  ;
; clock_name_6                         ;                        ; String                                                  ;
; clock_name_7                         ;                        ; String                                                  ;
; clock_name_8                         ;                        ; String                                                  ;
; clock_name_global_0                  ; false                  ; String                                                  ;
; clock_name_global_1                  ; false                  ; String                                                  ;
; clock_name_global_2                  ; false                  ; String                                                  ;
; clock_name_global_3                  ; false                  ; String                                                  ;
; clock_name_global_4                  ; false                  ; String                                                  ;
; clock_name_global_5                  ; false                  ; String                                                  ;
; clock_name_global_6                  ; false                  ; String                                                  ;
; clock_name_global_7                  ; false                  ; String                                                  ;
; clock_name_global_8                  ; false                  ; String                                                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                          ;
; m_cnt_bypass_en                      ; false                  ; String                                                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                          ;
; n_cnt_bypass_en                      ; false                  ; String                                                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en0                     ; false                  ; String                                                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en1                     ; false                  ; String                                                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en2                     ; false                  ; String                                                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en3                     ; false                  ; String                                                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en4                     ; false                  ; String                                                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en5                     ; false                  ; String                                                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en6                     ; false                  ; String                                                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en7                     ; false                  ; String                                                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en8                     ; false                  ; String                                                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en9                     ; false                  ; String                                                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en10                    ; false                  ; String                                                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en11                    ; false                  ; String                                                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en12                    ; false                  ; String                                                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en13                    ; false                  ; String                                                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en14                    ; false                  ; String                                                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en15                    ; false                  ; String                                                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en16                    ; false                  ; String                                                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en17                    ; false                  ; String                                                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                          ;
; pll_vco_div                          ; 1                      ; Signed Integer                                          ;
; pll_slf_rst                          ; false                  ; String                                                  ;
; pll_bw_sel                           ; low                    ; String                                                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                  ;
; pll_cp_current                       ; 0                      ; Signed Integer                                          ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                          ;
; pll_fractional_division              ; 1                      ; Signed Integer                                          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                  ;
; mimic_fbclk_type                     ; gclk                   ; String                                                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                          ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                  ;
+--------------------------------------+------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:MIPS_UUT ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; LENGTH         ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|programCounter:programCounter_TOP ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                      ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|register:register_1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; LENGTH_v       ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|register:register_2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; LENGTH_v       ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; LENGTH         ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_3 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|RegisterFile:RegisterFile_TOP ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                  ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|register:register_3 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; LENGTH_v       ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|register:register_4 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; LENGTH_v       ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|register:register_5 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; LENGTH_v       ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|ALU:ALU_TOP ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:MIPS_UUT|register:register_TX_UART ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; LENGTH_v       ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Shift_Register_R_Param_Rx:shift_reg ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Reg_Param:rx_Data_Reg_i ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Bit_Rate_Pulse:BR_pulse ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; delay_counts   ; 5210  ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Counter_Param:Counter_bits ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Heard_Bit:design_monitor ;
+--------------------+----------+--------------------------------------------------------------------------+
; Parameter Name     ; Value    ; Type                                                                     ;
+--------------------+----------+--------------------------------------------------------------------------+
; Half_Period_Counts ; 25000000 ; Signed Integer                                                           ;
+--------------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Rx:UART_Rx_TOP|decoder_bin_hex_7seg:Deco_7seg_2 ;
+----------------+---------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                  ;
+----------------+---------+---------------------------------------------------------------------------------------+
; cero           ; 0000001 ; Unsigned Binary                                                                       ;
; uno            ; 1001111 ; Unsigned Binary                                                                       ;
; dos            ; 0010010 ; Unsigned Binary                                                                       ;
; tres           ; 0000110 ; Unsigned Binary                                                                       ;
; cuatro         ; 1001100 ; Unsigned Binary                                                                       ;
; cinco          ; 0100100 ; Unsigned Binary                                                                       ;
; seis           ; 0100000 ; Unsigned Binary                                                                       ;
; siete          ; 0001111 ; Unsigned Binary                                                                       ;
; ocho           ; 0000000 ; Unsigned Binary                                                                       ;
; nueve          ; 0000100 ; Unsigned Binary                                                                       ;
; A              ; 0001000 ; Unsigned Binary                                                                       ;
; b              ; 1100000 ; Unsigned Binary                                                                       ;
; C              ; 0110001 ; Unsigned Binary                                                                       ;
; d              ; 1000010 ; Unsigned Binary                                                                       ;
; E              ; 0110000 ; Unsigned Binary                                                                       ;
; F              ; 0111000 ; Unsigned Binary                                                                       ;
+----------------+---------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Rx:UART_Rx_TOP|decoder_bin_hex_7seg:Deco_7seg_3 ;
+----------------+---------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                  ;
+----------------+---------+---------------------------------------------------------------------------------------+
; cero           ; 0000001 ; Unsigned Binary                                                                       ;
; uno            ; 1001111 ; Unsigned Binary                                                                       ;
; dos            ; 0010010 ; Unsigned Binary                                                                       ;
; tres           ; 0000110 ; Unsigned Binary                                                                       ;
; cuatro         ; 1001100 ; Unsigned Binary                                                                       ;
; cinco          ; 0100100 ; Unsigned Binary                                                                       ;
; seis           ; 0100000 ; Unsigned Binary                                                                       ;
; siete          ; 0001111 ; Unsigned Binary                                                                       ;
; ocho           ; 0000000 ; Unsigned Binary                                                                       ;
; nueve          ; 0000100 ; Unsigned Binary                                                                       ;
; A              ; 0001000 ; Unsigned Binary                                                                       ;
; b              ; 1100000 ; Unsigned Binary                                                                       ;
; C              ; 0110001 ; Unsigned Binary                                                                       ;
; d              ; 1000010 ; Unsigned Binary                                                                       ;
; E              ; 0110000 ; Unsigned Binary                                                                       ;
; F              ; 0111000 ; Unsigned Binary                                                                       ;
+----------------+---------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Bit_Rate_Pulse:BR_pulse ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; delay_counts   ; 10420 ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Tx:UART_Tx_TOP|register:RegisterStart ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; LENGTH_v       ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Tx:UART_Tx_TOP|register:RegisterStop ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; LENGTH_v       ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Shift_Register_R_Param:Shifter ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Tx:UART_Tx_TOP|parity:paritybit ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LENGTH         ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Counter_Param:Counter ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP ;
+--------------------------+-------+--------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                     ;
+--------------------------+-------+--------------------------------------------------------------------------+
; s_IDLE                   ; 000   ; Unsigned Binary                                                          ;
; s_TX_START_BIT           ; 001   ; Unsigned Binary                                                          ;
; s_TX_DATA_BIT_PROCESSING ; 010   ; Unsigned Binary                                                          ;
; s_ADD_BIT_INDEX          ; 011   ; Unsigned Binary                                                          ;
; s_TX_PARITY_BIT          ; 100   ; Unsigned Binary                                                          ;
; s_TX_STOP_BIT            ; 101   ; Unsigned Binary                                                          ;
; s_DONE                   ; 110   ; Unsigned Binary                                                          ;
+--------------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                 ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 69                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 69                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                            ; Untyped        ;
; sld_sample_depth                                ; 32768                                                                                                                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 32768                                                                                                                                                                                                                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 236                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 69                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Mux_Tx:Mux" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                  ;
+--------+-------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Shift_Register_R_Param:Shifter"                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shifter ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TxRx:UART|UART_Tx:UART_Tx_TOP|register:RegisterStop" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; D    ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TxRx:UART|UART_Tx:UART_Tx_TOP|register:RegisterStart" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                                                ;
+------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Bit_Rate_Pulse:BR_pulse"                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; enable        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; end_half_time ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Heard_Bit:design_monitor" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Bit_Rate_Pulse:BR_pulse" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                               ;
+--------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:MIPS_UUT|register:register_TX_UART"                                                                               ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (8 bits) it drives; bit(s) "Q[31..8]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_5" ;
+--------+-------+----------+-------------------------------------------+
; Port   ; Type  ; Severity ; Details                                   ;
+--------+-------+----------+-------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                              ;
+--------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:MIPS_UUT|register:register_5" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                      ;
+--------+-------+----------+-----------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; enable   ; Input ; Info     ; Stuck at VCC                          ;
; B[31..1] ; Input ; Info     ; Stuck at GND                          ;
; B[0]     ; Input ; Info     ; Stuck at VCC                          ;
+----------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_4" ;
+--------+-------+----------+-------------------------------------------+
; Port   ; Type  ; Severity ; Details                                   ;
+--------+-------+----------+-------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                              ;
+--------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP" ;
+--------+-------+----------+-----------------------------------------+
; Port   ; Type  ; Severity ; Details                                 ;
+--------+-------+----------+-----------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                            ;
+--------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:MIPS_UUT|signExtend:signExtend_TOP" ;
+--------+-------+----------+-----------------------------------------+
; Port   ; Type  ; Severity ; Details                                 ;
+--------+-------+----------+-----------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                            ;
+--------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:MIPS_UUT|register:register_4" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                      ;
+--------+-------+----------+-----------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:MIPS_UUT|register:register_3" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                      ;
+--------+-------+----------+-----------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_3" ;
+--------+-------+----------+-------------------------------------------+
; Port   ; Type  ; Severity ; Details                                   ;
+--------+-------+----------+-------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                              ;
+--------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_2" ;
+--------+-------+----------+-------------------------------------------+
; Port   ; Type  ; Severity ; Details                                   ;
+--------+-------+----------+-------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                              ;
+--------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:MIPS_UUT|register:register_2" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                      ;
+--------+-------+----------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP"                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; enable   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Q[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_100MHz:PLL_ins"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 69                  ; 69               ; 32768        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2383                        ;
;     CLR               ; 151                         ;
;     CLR SCLR          ; 52                          ;
;     ENA               ; 327                         ;
;     ENA CLR           ; 1819                        ;
;     ENA SLD           ; 1                           ;
;     SCLR              ; 16                          ;
;     plain             ; 17                          ;
; arriav_lcell_comb     ; 1772                        ;
;     arith             ; 84                          ;
;         1 data inputs ; 52                          ;
;         2 data inputs ; 32                          ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 1682                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 192                         ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 94                          ;
;         4 data inputs ; 117                         ;
;         5 data inputs ; 147                         ;
;         6 data inputs ; 1116                        ;
; boundary_port         ; 106                         ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 7.10                        ;
; Average LUT depth     ; 3.07                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------+---------+
; Name                                                                                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                ; Details ;
+--------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------+---------+
; MIPS:MIPS_UUT|Message[0]                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|register:register_TX_UART|Q[0]                                                     ; N/A     ;
; MIPS:MIPS_UUT|Message[0]                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|register:register_TX_UART|Q[0]                                                     ; N/A     ;
; MIPS:MIPS_UUT|Message[1]                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|register:register_TX_UART|Q[1]                                                     ; N/A     ;
; MIPS:MIPS_UUT|Message[1]                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|register:register_TX_UART|Q[1]                                                     ; N/A     ;
; MIPS:MIPS_UUT|Message[2]                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|register:register_TX_UART|Q[2]                                                     ; N/A     ;
; MIPS:MIPS_UUT|Message[2]                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|register:register_TX_UART|Q[2]                                                     ; N/A     ;
; MIPS:MIPS_UUT|Message[3]                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|register:register_TX_UART|Q[3]                                                     ; N/A     ;
; MIPS:MIPS_UUT|Message[3]                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|register:register_TX_UART|Q[3]                                                     ; N/A     ;
; MIPS:MIPS_UUT|Message[4]                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|register:register_TX_UART|Q[4]                                                     ; N/A     ;
; MIPS:MIPS_UUT|Message[4]                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|register:register_TX_UART|Q[4]                                                     ; N/A     ;
; MIPS:MIPS_UUT|Message[5]                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|register:register_TX_UART|Q[5]                                                     ; N/A     ;
; MIPS:MIPS_UUT|Message[5]                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|register:register_TX_UART|Q[5]                                                     ; N/A     ;
; MIPS:MIPS_UUT|Message[6]                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|register:register_TX_UART|Q[6]                                                     ; N/A     ;
; MIPS:MIPS_UUT|Message[6]                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|register:register_TX_UART|Q[6]                                                     ; N/A     ;
; MIPS:MIPS_UUT|Message[7]                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|register:register_TX_UART|Q[7]                                                     ; N/A     ;
; MIPS:MIPS_UUT|Message[7]                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|register:register_TX_UART|Q[7]                                                     ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|rst                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset~_wirecell                                                                                  ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|rst                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset~_wirecell                                                                                  ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S0_FETCH                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S0_FETCH~_wirecell                               ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S0_FETCH                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S0_FETCH~_wirecell                               ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S10_ADDI_WRITE_BACK                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S10_ADDI_WRITE_BACK                              ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S10_ADDI_WRITE_BACK                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S10_ADDI_WRITE_BACK                              ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S11_ANDI_EXECUTE                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S11_ANDI_EXECUTE                                 ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S11_ANDI_EXECUTE                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S11_ANDI_EXECUTE                                 ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S12_ANDI_WRITE_BACK                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S12_ANDI_WRITE_BACK                              ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S12_ANDI_WRITE_BACK                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S12_ANDI_WRITE_BACK                              ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S13_POUT_MEM_ADDR                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S13_POUT_MEM_ADDR                                ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S13_POUT_MEM_ADDR                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S13_POUT_MEM_ADDR                                ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S14_POUT_MEM_WRITE_BACK_RXSEND                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S14_POUT_MEM_WRITE_BACK_RXSEND                   ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S14_POUT_MEM_WRITE_BACK_RXSEND                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S14_POUT_MEM_WRITE_BACK_RXSEND                   ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S15_POUT_MEM_READ                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S15_POUT_MEM_READ                                ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S15_POUT_MEM_READ                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S15_POUT_MEM_READ                                ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S1_DECODE                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S1_DECODE                                        ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S1_DECODE                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S1_DECODE                                        ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S2_MEM_ADDR                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S2_MEM_ADDR                                      ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S2_MEM_ADDR                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S2_MEM_ADDR                                      ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S3_MEM_READ                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S3_MEM_READ                                      ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S3_MEM_READ                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S3_MEM_READ                                      ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S4_MEM_WRITE_BACK                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S4_MEM_WRITE_BACK                                ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S4_MEM_WRITE_BACK                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S4_MEM_WRITE_BACK                                ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S5_MEM_WRITE                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S5_MEM_WRITE                                     ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S5_MEM_WRITE                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S5_MEM_WRITE                                     ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S6_EXECUTE                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S6_EXECUTE                                       ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S6_EXECUTE                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S6_EXECUTE                                       ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S7_ALU_WRITE_BACK                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S7_ALU_WRITE_BACK                                ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S7_ALU_WRITE_BACK                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S7_ALU_WRITE_BACK                                ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S9_ADDI_EXECUTE                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S9_ADDI_EXECUTE                                  ; N/A     ;
; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S9_ADDI_EXECUTE                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S9_ADDI_EXECUTE                                  ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[0]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[0]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[10]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[10]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[10]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[10]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[11]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[11]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[11]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[11]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[12]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[12]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[12]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[12]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[13]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[13]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[13]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[13]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[14]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[14]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[14]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[14]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[15]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[15]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[15]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[15]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[16]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[16]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[16]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[16]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[17]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[17]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[17]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[17]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[18]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[18]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[18]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[18]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[19]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[19]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[19]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[19]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[1]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[1]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[20]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[20]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[20]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[20]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[21]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[21]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[21]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[21]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[22]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[22]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[22]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[22]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[23]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[23]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[23]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[23]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[24]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[24]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[24]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[24]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[25]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[25]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[25]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[25]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[26]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[26]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[26]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[26]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[27]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[27]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[27]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[27]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[28]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[28]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[28]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[28]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[29]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[29]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[29]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[29]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[2]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[2]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[30]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[30]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[30]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[30]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[31]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[31]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[31]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[31]                                            ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[3]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[3]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[4]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[4]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[4]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[4]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[5]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[5]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[5]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[5]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[6]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[6]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[6]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[6]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[7]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[7]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[7]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[7]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[8]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[8]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[8]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[8]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[9]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[9]                                             ; N/A     ;
; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[9]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|programCounter:programCounter_TOP|Q[9]                                             ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Bit_index[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Counter_Param:Counter|Q[0]                                    ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Bit_index[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Counter_Param:Counter|Q[0]                                    ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Bit_index[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Counter_Param:Counter|Q[1]                                    ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Bit_index[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Counter_Param:Counter|Q[1]                                    ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Bit_index[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Counter_Param:Counter|Q[2]                                    ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Bit_index[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Counter_Param:Counter|Q[2]                                    ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.000                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.000~_wirecell            ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.000                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.000~_wirecell            ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_ADD_BIT_INDEX          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_ADD_BIT_INDEX          ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_ADD_BIT_INDEX          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_ADD_BIT_INDEX          ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_DONE                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_DONE                   ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_DONE                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_DONE                   ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_TX_DATA_BIT_PROCESSING ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_TX_DATA_BIT_PROCESSING ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_TX_DATA_BIT_PROCESSING ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_TX_DATA_BIT_PROCESSING ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_TX_PARITY_BIT          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_TX_PARITY_BIT          ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_TX_PARITY_BIT          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_TX_PARITY_BIT          ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_TX_START_BIT           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_TX_START_BIT           ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_TX_START_BIT           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_TX_START_BIT           ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_TX_STOP_BIT            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_TX_STOP_BIT            ; N/A     ;
; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_TX_STOP_BIT            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP|Tx_state.s_TX_STOP_BIT            ; N/A     ;
; UART_TxRx:UART|sendTx                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S14_POUT_MEM_WRITE_BACK_RXSEND~_wirecell         ; N/A     ;
; UART_TxRx:UART|sendTx                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:MIPS_UUT|controlUnit:controlUnit_TOP|state.S14_POUT_MEM_WRITE_BACK_RXSEND~_wirecell         ; N/A     ;
; UART_TxRx:UART|tx                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Mux_Tx:Mux|tx                                                 ; N/A     ;
; UART_TxRx:UART|tx                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Mux_Tx:Mux|tx                                                 ; N/A     ;
; clock                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock                                                                                            ; N/A     ;
; reset                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                                            ; N/A     ;
; reset                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A     ;
+--------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Fri Dec  2 10:49:50 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/uart_txrx.v
    Info (12023): Found entity 1: UART_TxRx File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_TxRx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/uart_tx.v
    Info (12023): Found entity 1: UART_Tx File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/uart_rx.v
    Info (12023): Found entity 1: UART_Rx File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/shift_register_r_param_rx.v
    Info (12023): Found entity 1: Shift_Register_R_Param_Rx File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Shift_Register_R_Param_Rx.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/shift_register_r_param.v
    Info (12023): Found entity 1: Shift_Register_R_Param File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Shift_Register_R_Param.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/reg_param.v
    Info (12023): Found entity 1: Reg_Param File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Reg_Param.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/parity.v
    Info (12023): Found entity 1: parity File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/parity.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_tx.v
    Info (12023): Found entity 1: Mux_Tx File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_Tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/heard_bit.v
    Info (12023): Found entity 1: Heard_Bit File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Heard_Bit.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/fsm_uart_tx.v
    Info (12023): Found entity 1: FSM_UART_Tx File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/FSM_UART_Tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/fsm_uart_rx.v
    Info (12023): Found entity 1: FSM_UART_Rx File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/FSM_UART_Rx.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/ff_d_enable.v
    Info (12023): Found entity 1: FF_D_enable File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/FF_D_enable.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/decoder_bin_hex_7seg.v
    Info (12023): Found entity 1: decoder_bin_hex_7seg File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/decoder_bin_hex_7seg.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/counter_param.v
    Info (12023): Found entity 1: Counter_Param File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Counter_Param.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/bit_rate_pulse.v
    Info (12023): Found entity 1: Bit_Rate_Pulse File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Bit_Rate_Pulse.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/ascii_2_7_seg.v
    Info (12023): Found entity 1: ascii_2_7_seg File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/ascii_2_7_seg.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/controlunit.v
    Info (12023): Found entity 1: controlUnit File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/controlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/signextend.v
    Info (12023): Found entity 1: signExtend File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/signExtend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_4in_1out.v
    Info (12023): Found entity 1: Mux_4in_1out File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/registerfile.v
    Info (12023): Found entity 1: RegisterFile File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/RegisterFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/register.v
    Info (12023): Found entity 1: register File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/programcounter.v
    Info (12023): Found entity 1: programCounter File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/programCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_2in_1out.v
    Info (12023): Found entity 1: Mux_2in_1out File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips.v
    Info (12023): Found entity 1: MIPS File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/instructiondata_memory.v
    Info (12023): Found entity 1: InstructionData_Memory File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/InstructionData_Memory.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/alu.v
    Info (12023): Found entity 1: ALU File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/zeroextend.v
    Info (12023): Found entity 1: zeroExtend File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/zeroExtend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips_tb.v
    Info (12023): Found entity 1: MIPS_tb File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/alu_tb.v
    Info (12023): Found entity 1: ALU_TB File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/ALU_TB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_2in_1out_tb.v
    Info (12023): Found entity 1: Mux_2in_1out_TB File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out_TB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mux_4in_1out_tb.v
    Info (12023): Found entity 1: Mux_4in_1out_TB File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out_TB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips_uart.v
    Info (12023): Found entity 1: MIPS_UART File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /iteso/primer semestre/digitales/mips_uart _signaltap_not_commented/sources/mips_uart_tb.v
    Info (12023): Found entity 1: MIPS_UART_TB File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART_TB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll_100mhz.v
    Info (12023): Found entity 1: PLL_100MHz File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_100mhz/pll_100mhz_0002.v
    Info (12023): Found entity 1: PLL_100MHz_0002 File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz/PLL_100MHz_0002.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at MIPS_UART.v(23): created implicit net for "locked" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v Line: 23
Info (12127): Elaborating entity "MIPS_UART" for the top level hierarchy
Warning (10034): Output port "clock_out" at MIPS_UART.v(13) has no driver File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v Line: 13
Warning (10034): Output port "clock100MHz_out" at MIPS_UART.v(15) has no driver File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v Line: 15
Info (12128): Elaborating entity "PLL_100MHz" for hierarchy "PLL_100MHz:PLL_ins" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v Line: 23
Info (12128): Elaborating entity "PLL_100MHz_0002" for hierarchy "PLL_100MHz:PLL_ins|PLL_100MHz_0002:pll_100mhz_inst" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_100MHz:PLL_ins|PLL_100MHz_0002:pll_100mhz_inst|altera_pll:altera_pll_i" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz/PLL_100MHz_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_100MHz:PLL_ins|PLL_100MHz_0002:pll_100mhz_inst|altera_pll:altera_pll_i" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz/PLL_100MHz_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL_100MHz:PLL_ins|PLL_100MHz_0002:pll_100mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/PLL_100MHz/PLL_100MHz_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "MIPS" for hierarchy "MIPS:MIPS_UUT" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v Line: 31
Info (12128): Elaborating entity "programCounter" for hierarchy "MIPS:MIPS_UUT|programCounter:programCounter_TOP" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v Line: 53
Info (12128): Elaborating entity "Mux_2in_1out" for hierarchy "MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_1" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v Line: 63
Warning (10240): Verilog HDL Always Construct warning at Mux_2in_1out.v(18): inferring latch(es) for variable "Q", which holds its previous value in one or more paths through the always construct File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[0]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[1]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[2]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[3]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[4]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[5]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[6]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[7]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[8]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[9]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[10]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[11]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[12]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[13]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[14]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[15]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[16]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[17]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[18]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[19]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[20]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[21]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[22]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[23]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[24]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[25]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[26]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[27]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[28]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[29]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[30]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[31]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (12128): Elaborating entity "InstructionData_Memory" for hierarchy "MIPS:MIPS_UUT|InstructionData_Memory:InstructionData_Memory_TOP" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v Line: 72
Warning (10850): Verilog HDL warning at InstructionData_Memory.v(14): number of words (22) in memory file does not match the number of elements in the address range [0:31] File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/InstructionData_Memory.v Line: 14
Warning (10855): Verilog HDL warning at InstructionData_Memory.v(13): initial value for variable ram should be constant File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/InstructionData_Memory.v Line: 13
Warning (10850): Verilog HDL warning at InstructionData_Memory.v(20): number of words (22) in memory file does not match the number of elements in the address range [0:31] File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/InstructionData_Memory.v Line: 20
Info (12128): Elaborating entity "register" for hierarchy "MIPS:MIPS_UUT|register:register_1" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v Line: 80
Info (12128): Elaborating entity "Mux_2in_1out" for hierarchy "MIPS:MIPS_UUT|Mux_2in_1out:Mux_2in_1out_2" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v Line: 98
Warning (10240): Verilog HDL Always Construct warning at Mux_2in_1out.v(18): inferring latch(es) for variable "Q", which holds its previous value in one or more paths through the always construct File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[0]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[1]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[2]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[3]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (10041): Inferred latch for "Q[4]" at Mux_2in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_2in_1out.v Line: 18
Info (12128): Elaborating entity "RegisterFile" for hierarchy "MIPS:MIPS_UUT|RegisterFile:RegisterFile_TOP" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v Line: 120
Info (12128): Elaborating entity "signExtend" for hierarchy "MIPS:MIPS_UUT|signExtend:signExtend_TOP" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v Line: 144
Info (12128): Elaborating entity "zeroExtend" for hierarchy "MIPS:MIPS_UUT|zeroExtend:zeroExtend_TOP" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v Line: 152
Info (12128): Elaborating entity "Mux_4in_1out" for hierarchy "MIPS:MIPS_UUT|Mux_4in_1out:Mux_4in_1out" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v Line: 174
Warning (10240): Verilog HDL Always Construct warning at Mux_4in_1out.v(18): inferring latch(es) for variable "Q", which holds its previous value in one or more paths through the always construct File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[0]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[1]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[2]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[3]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[4]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[5]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[6]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[7]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[8]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[9]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[10]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[11]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[12]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[13]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[14]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[15]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[16]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[17]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[18]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[19]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[20]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[21]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[22]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[23]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[24]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[25]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[26]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[27]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[28]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[29]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[30]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (10041): Inferred latch for "Q[31]" at Mux_4in_1out.v(18) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Mux_4in_1out.v Line: 18
Info (12128): Elaborating entity "ALU" for hierarchy "MIPS:MIPS_UUT|ALU:ALU_TOP" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v Line: 201
Info (12128): Elaborating entity "controlUnit" for hierarchy "MIPS:MIPS_UUT|controlUnit:controlUnit_TOP" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS.v Line: 225
Warning (10235): Verilog HDL Always Construct warning at controlUnit.v(414): variable "rst" is read inside the Always Construct but isn't in the Always Construct's Event Control File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/controlUnit.v Line: 414
Warning (10235): Verilog HDL Always Construct warning at controlUnit.v(441): variable "ALUFunctions_o" is read inside the Always Construct but isn't in the Always Construct's Event Control File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/controlUnit.v Line: 441
Warning (10235): Verilog HDL Always Construct warning at controlUnit.v(443): variable "ALUFunctions_o" is read inside the Always Construct but isn't in the Always Construct's Event Control File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/controlUnit.v Line: 443
Info (12128): Elaborating entity "UART_TxRx" for hierarchy "UART_TxRx:UART" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v Line: 57
Info (12128): Elaborating entity "UART_Rx" for hierarchy "UART_TxRx:UART|UART_Rx:UART_Rx_TOP" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_TxRx.v Line: 28
Info (12128): Elaborating entity "Shift_Register_R_Param_Rx" for hierarchy "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Shift_Register_R_Param_Rx:shift_reg" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 30
Info (12128): Elaborating entity "Reg_Param" for hierarchy "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Reg_Param:rx_Data_Reg_i" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 34
Info (12128): Elaborating entity "FF_D_enable" for hierarchy "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|FF_D_enable:ff_par" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 37
Info (12128): Elaborating entity "Bit_Rate_Pulse" for hierarchy "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Bit_Rate_Pulse:BR_pulse" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 48
Info (12128): Elaborating entity "FSM_UART_Rx" for hierarchy "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|FSM_UART_Rx:FSM_Rx" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 62
Info (12128): Elaborating entity "Counter_Param" for hierarchy "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Counter_Param:Counter_bits" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 69
Info (12128): Elaborating entity "Heard_Bit" for hierarchy "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Heard_Bit:design_monitor" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 72
Info (12128): Elaborating entity "ascii_2_7_seg" for hierarchy "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|ascii_2_7_seg:ASCCI_Deco" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 76
Info (12128): Elaborating entity "decoder_bin_hex_7seg" for hierarchy "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|decoder_bin_hex_7seg:Deco_7seg_2" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 81
Info (12128): Elaborating entity "UART_Tx" for hierarchy "UART_TxRx:UART|UART_Tx:UART_Tx_TOP" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_TxRx.v Line: 45
Info (12128): Elaborating entity "Bit_Rate_Pulse" for hierarchy "UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Bit_Rate_Pulse:BR_pulse" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v Line: 61
Info (12128): Elaborating entity "register" for hierarchy "UART_TxRx:UART|UART_Tx:UART_Tx_TOP|register:RegisterStart" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v Line: 70
Info (12128): Elaborating entity "Shift_Register_R_Param" for hierarchy "UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Shift_Register_R_Param:Shifter" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v Line: 89
Warning (10230): Verilog HDL assignment warning at Shift_Register_R_Param.v(17): truncated value with size 8 to match size of target (1) File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Shift_Register_R_Param.v Line: 17
Critical Warning (10237): Verilog HDL warning at Shift_Register_R_Param.v(28): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/Shift_Register_R_Param.v Line: 28
Info (12128): Elaborating entity "parity" for hierarchy "UART_TxRx:UART|UART_Tx:UART_Tx_TOP|parity:paritybit" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v Line: 98
Info (12128): Elaborating entity "Counter_Param" for hierarchy "UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Counter_Param:Counter" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v Line: 107
Info (12128): Elaborating entity "Mux_Tx" for hierarchy "UART_TxRx:UART|UART_Tx:UART_Tx_TOP|Mux_Tx:Mux" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v Line: 120
Info (12128): Elaborating entity "FSM_UART_Tx" for hierarchy "UART_TxRx:UART|UART_Tx:UART_Tx_TOP|FSM_UART_Tx:FSM_UART_Tx_TOP" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Tx.v Line: 139
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1m84.tdf
    Info (12023): Found entity 1: altsyncram_1m84 File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/altsyncram_1m84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/decode_8la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_fhb.tdf
    Info (12023): Found entity 1: mux_fhb File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/mux_fhb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_clc.tdf
    Info (12023): Found entity 1: mux_clc File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/mux_clc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_c9i.tdf
    Info (12023): Found entity 1: cntr_c9i File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cntr_c9i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf
    Info (12023): Found entity 1: cntr_24j File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cntr_24j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf
    Info (12023): Found entity 1: cntr_v8i File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cntr_v8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.12.02.10:50:09 Progress: Loading sld4b378a6e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/quartusProject/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "clock_out" is stuck at GND File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v Line: 13
    Warning (13410): Pin "clock100MHz_out" is stuck at GND File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/MIPS_UART.v Line: 15
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 42 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Q_SR_w[0]" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 21
    Info (17048): Logic cell "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Q_SR_w[1]" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 21
    Info (17048): Logic cell "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Q_SR_w[2]" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 21
    Info (17048): Logic cell "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Q_SR_w[3]" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 21
    Info (17048): Logic cell "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Q_SR_w[4]" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 21
    Info (17048): Logic cell "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Q_SR_w[5]" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 21
    Info (17048): Logic cell "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Q_SR_w[6]" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 21
    Info (17048): Logic cell "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Q_SR_w[7]" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 21
    Info (17048): Logic cell "UART_TxRx:UART|UART_Rx:UART_Rx_TOP|Q_SR_w[8]" File: A:/ITESO/Primer Semestre/Digitales/MIPS_UART _SignalTap_not_commented/sources/UART_Rx.v Line: 21
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 171 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5634 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 5314 logic cells
    Info (21064): Implemented 276 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4975 megabytes
    Info: Processing ended: Fri Dec  2 10:50:21 2022
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:45


