<strong>verilog-preprocessor</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre>"vppreproc __FLAGS__ __FILE__"</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Program and arguments to use to preprocess Verilog source.</br>
This is invoked with `verilog-preprocess', and depending on the</br>
`verilog-set-compile-command', may also be invoked when you type</br>
M-x compile.  When the compile completes, C-x ` will</br>
take you to the next lint error.</br>
</br>
You can customize this variable.