//
// Module Visibal_Watermarking_lib.Alpha.struct
//
// Created:
//          by - Ruben.UNKNOWN (RUBEN-LAPTOP)
//          at - 10:42:50 11/19/2020
//
// Generated by Mentor Graphics' HDL Designer(TM) 2018.2 (Build 19)
//

`resetall
`timescale 1ns/10ps
module Alpha #(
   parameter MU_SIZE = 10
)
( 
   // Port Declarations
   input   wire    [6:0]          alpha_max, 
   input   wire    [6:0]          alpha_min, 
   input   wire    [MU_SIZE-1:0]  mu_k, 
   input   wire    [6:0]          sigma_k, 
   output  wire    [6:0]          alpha_k
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire  [15:0]        dout;
wire  [MU_SIZE-1:0] power;
wire  [15:0]        prod;


// Instances 
power_2 U_3( 
	.mu_k (mu_k), 
	.out  (power)
); 

diviser_sigma U_4(
	.in(temp3)
	.out(alpha_k)
);

assign prod = alpha_min * sigma_k;		

assign temp1 = alpha_max - alpha_min;

assign temp2 = temp1 * power;			// (alpha_max - alpha_min) * 2^-(mu_k-0.5)

assign prod = alpha_min * sigma_k;

assign temp3 = temp2 + prod;



// ModuleWare code(v1.12) for instance 'U_1' of 'add'
assign {dout} = prod + alpha_max;
endmodule // Alpha

