Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 017127189a904070a6ddb66b91d042ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot hw1_behav xil_defaultlib.hw1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package xil_defaultlib.reg_mult_pack
Compiling architecture behavioral of entity xil_defaultlib.reg [\reg(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.reg [\reg(n=6)\]
Compiling architecture behavioral of entity xil_defaultlib.hw1
Built simulation snapshot hw1_behav
