{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1546426220273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546426220278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 02 17:50:20 2019 " "Processing started: Wed Jan 02 17:50:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546426220278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426220278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Main -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Main -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426220278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1546426220571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1546426220571 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random_input.v(10) " "Verilog HDL information at random_input.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "random_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/random_input.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1546426229919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_input.v 1 1 " "Found 1 design units, including 1 entities, in source file random_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_input " "Found entity 1: random_input" {  } { { "random_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/random_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426229921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426229921 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "manual_input.v(12) " "Verilog HDL information at manual_input.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1546426229922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manual_input.v 1 1 " "Found 1 design units, including 1 entities, in source file manual_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 manual_input " "Found entity 1: manual_input" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426229922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426229922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_comparator " "Found entity 1: BCD_comparator" {  } { { "BCD_comparator.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/BCD_comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426229923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426229923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7led.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdto7led.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDto7LED " "Found entity 1: BCDto7LED" {  } { { "BCDto7LED.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/BCDto7LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426229924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426229924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7led_2.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdto7led_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDto7LED_2 " "Found entity 1: BCDto7LED_2" {  } { { "BCDto7LED_2.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/BCDto7LED_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426229925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426229925 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CNTtoLEDR.v(9) " "Verilog HDL information at CNTtoLEDR.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "CNTtoLEDR.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/CNTtoLEDR.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1546426229926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnttoledr.v 1 1 " "Found 1 design units, including 1 entities, in source file cnttoledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNTtoLEDR " "Found entity 1: CNTtoLEDR" {  } { { "CNTtoLEDR.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/CNTtoLEDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426229926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426229926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_state.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_state " "Found entity 1: debug_state" {  } { { "debug_state.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/debug_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426229927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426229927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file state_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_controller " "Found entity 1: state_controller" {  } { { "state_controller.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/state_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426229928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426229928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "submit_n.v 1 1 " "Found 1 design units, including 1 entities, in source file submit_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 submit_N " "Found entity 1: submit_N" {  } { { "submit_N.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/submit_N.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426229929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426229929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trial_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file trial_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 trial_counter " "Found entity 1: trial_counter" {  } { { "trial_counter.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/trial_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426229930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426229930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426229931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426229931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/clock.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426229933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426229933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426229934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426229934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426229936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426229936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_lcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_lcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_LCD " "Found entity 1: test_LCD" {  } { { "test_LCD.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/test_LCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426229936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426229936 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1546426229997 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "debug_state inst " "Block or symbol \"debug_state\" of instance \"inst\" overlaps another block or symbol" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 408 1592 1728 488 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1546426229998 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LEDG\[7..0\] " "Not all bits in bus \"LEDG\[7..0\]\" are used" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 432 1984 2160 448 "LEDG\[1\]" "" } { 448 1984 2160 464 "LEDG\[0\]" "" } { 592 1984 2160 608 "LEDG\[6\]" "" } { 608 1984 2160 624 "LEDG\[7\]" "" } { 632 1984 2160 648 "LEDG\[5\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1546426229998 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "LEDG " "Converted elements in bus name \"LEDG\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDG\[1\] LEDG1 " "Converted element name(s) from \"LEDG\[1\]\" to \"LEDG1\"" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 432 1984 2160 448 "LEDG\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426229998 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDG\[0\] LEDG0 " "Converted element name(s) from \"LEDG\[0\]\" to \"LEDG0\"" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 448 1984 2160 464 "LEDG\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426229998 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDG\[6\] LEDG6 " "Converted element name(s) from \"LEDG\[6\]\" to \"LEDG6\"" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 592 1984 2160 608 "LEDG\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426229998 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDG\[7\] LEDG7 " "Converted element name(s) from \"LEDG\[7\]\" to \"LEDG7\"" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 608 1984 2160 624 "LEDG\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426229998 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDG\[5\] LEDG5 " "Converted element name(s) from \"LEDG\[5\]\" to \"LEDG5\"" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 632 1984 2160 648 "LEDG\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426229998 ""}  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 432 1984 2160 448 "LEDG\[1\]" "" } { 448 1984 2160 464 "LEDG\[0\]" "" } { 592 1984 2160 608 "LEDG\[6\]" "" } { 608 1984 2160 624 "LEDG\[7\]" "" } { 632 1984 2160 648 "LEDG\[5\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1546426229998 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 672 552 720 688 "SW\[3..0\]" "" } { 704 544 712 720 "SW\[16\]" "" } { 760 528 696 776 "SW\[17\]" "" } { 184 1608 1776 200 "SW\[15\]" "" } { 856 824 992 872 "SW\[6\]" "" } { 728 536 704 744 "SW\[5..4\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1546426229999 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[3..0\] SW3..0 " "Converted element name(s) from \"SW\[3..0\]\" to \"SW3..0\"" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 672 552 720 688 "SW\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426229999 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[16\] SW16 " "Converted element name(s) from \"SW\[16\]\" to \"SW16\"" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 704 544 712 720 "SW\[16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426229999 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[17\] SW17 " "Converted element name(s) from \"SW\[17\]\" to \"SW17\"" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 760 528 696 776 "SW\[17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426229999 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[15\] SW15 " "Converted element name(s) from \"SW\[15\]\" to \"SW15\"" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 184 1608 1776 200 "SW\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426229999 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[6\] SW6 " "Converted element name(s) from \"SW\[6\]\" to \"SW6\"" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 856 824 992 872 "SW\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426229999 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[5..4\] SW5..4 " "Converted element name(s) from \"SW\[5..4\]\" to \"SW5..4\"" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 728 536 704 744 "SW\[5..4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426229999 ""}  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 672 552 720 688 "SW\[3..0\]" "" } { 704 544 712 720 "SW\[16\]" "" } { 760 528 696 776 "SW\[17\]" "" } { 184 1608 1776 200 "SW\[15\]" "" } { 856 824 992 872 "SW\[6\]" "" } { 728 536 704 744 "SW\[5..4\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1546426229999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:inst4 " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:inst4\"" {  } { { "Main.bdf" "inst4" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 912 1920 2152 1088 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426229999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(58) " "Verilog HDL assignment warning at LCD_TEST.v(58): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230001 "|Main|LCD_TEST:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(66) " "Verilog HDL assignment warning at LCD_TEST.v(66): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230001 "|Main|LCD_TEST:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA LCD_TEST.v(75) " "Verilog HDL Always Construct warning at LCD_TEST.v(75): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546426230001 "|Main|LCD_TEST:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] LCD_TEST.v(75) " "Inferred latch for \"LUT_DATA\[0\]\" at LCD_TEST.v(75)" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230001 "|Main|LCD_TEST:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] LCD_TEST.v(75) " "Inferred latch for \"LUT_DATA\[1\]\" at LCD_TEST.v(75)" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230001 "|Main|LCD_TEST:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] LCD_TEST.v(75) " "Inferred latch for \"LUT_DATA\[2\]\" at LCD_TEST.v(75)" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230001 "|Main|LCD_TEST:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] LCD_TEST.v(75) " "Inferred latch for \"LUT_DATA\[3\]\" at LCD_TEST.v(75)" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230001 "|Main|LCD_TEST:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] LCD_TEST.v(75) " "Inferred latch for \"LUT_DATA\[4\]\" at LCD_TEST.v(75)" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230001 "|Main|LCD_TEST:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] LCD_TEST.v(75) " "Inferred latch for \"LUT_DATA\[5\]\" at LCD_TEST.v(75)" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230001 "|Main|LCD_TEST:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] LCD_TEST.v(75) " "Inferred latch for \"LUT_DATA\[6\]\" at LCD_TEST.v(75)" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230001 "|Main|LCD_TEST:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] LCD_TEST.v(75) " "Inferred latch for \"LUT_DATA\[7\]\" at LCD_TEST.v(75)" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230001 "|Main|LCD_TEST:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] LCD_TEST.v(75) " "Inferred latch for \"LUT_DATA\[8\]\" at LCD_TEST.v(75)" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230001 "|Main|LCD_TEST:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:inst4\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:inst4\|LCD_Controller:u0\"" {  } { { "LCD_TEST.v" "u0" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426230001 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230002 "|LCD_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:inst10 " "Elaborating entity \"clock\" for hierarchy \"clock:inst10\"" {  } { { "Main.bdf" "inst10" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 872 1336 1656 1048 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426230009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock:inst10\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock:inst10\|altpll:altpll_component\"" {  } { { "clock.v" "altpll_component" { Text "D:/Study Materials/ThietkeVerilog/Project/clock.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426230033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:inst10\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock:inst10\|altpll:altpll_component\"" {  } { { "clock.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/clock.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426230035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:inst10\|altpll:altpll_component " "Instantiated megafunction \"clock:inst10\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230035 ""}  } { { "clock.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/clock.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1546426230035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_altpll " "Found entity 1: clock_altpll" {  } { { "db/clock_altpll.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/db/clock_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426230078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_altpll clock:inst10\|altpll:altpll_component\|clock_altpll:auto_generated " "Elaborating entity \"clock_altpll\" for hierarchy \"clock:inst10\|altpll:altpll_component\|clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/programs/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426230078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_comparator BCD_comparator:inst1 " "Elaborating entity \"BCD_comparator\" for hierarchy \"BCD_comparator:inst1\"" {  } { { "Main.bdf" "inst1" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 552 1576 1720 664 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426230080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_controller state_controller:inst12 " "Elaborating entity \"state_controller\" for hierarchy \"state_controller:inst12\"" {  } { { "Main.bdf" "inst12" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 360 912 1088 472 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426230081 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 state_controller.v(14) " "Verilog HDL assignment warning at state_controller.v(14): truncated value with size 32 to match size of target (1)" {  } { { "state_controller.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/state_controller.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230081 "|Main|state_controller:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trial_counter trial_counter:inst8 " "Elaborating entity \"trial_counter\" for hierarchy \"trial_counter:inst8\"" {  } { { "Main.bdf" "inst8" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 312 1344 1528 424 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426230082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 trial_counter.v(19) " "Verilog HDL assignment warning at trial_counter.v(19): truncated value with size 32 to match size of target (4)" {  } { { "trial_counter.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/trial_counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230082 "|Main|trial_counter:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "submit_N submit_N:inst6 " "Elaborating entity \"submit_N\" for hierarchy \"submit_N:inst6\"" {  } { { "Main.bdf" "inst6" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 472 1328 1528 616 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426230082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manual_input manual_input:inst11 " "Elaborating entity \"manual_input\" for hierarchy \"manual_input:inst11\"" {  } { { "Main.bdf" "inst11" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 600 1080 1296 712 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426230083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 manual_input.v(14) " "Verilog HDL assignment warning at manual_input.v(14): truncated value with size 32 to match size of target (4)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230084 "|Main|manual_input:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 manual_input.v(15) " "Verilog HDL assignment warning at manual_input.v(15): truncated value with size 32 to match size of target (4)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230084 "|Main|manual_input:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 manual_input.v(16) " "Verilog HDL assignment warning at manual_input.v(16): truncated value with size 32 to match size of target (4)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230084 "|Main|manual_input:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 manual_input.v(17) " "Verilog HDL assignment warning at manual_input.v(17): truncated value with size 32 to match size of target (4)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230084 "|Main|manual_input:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 manual_input.v(22) " "Verilog HDL assignment warning at manual_input.v(22): truncated value with size 32 to match size of target (4)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230084 "|Main|manual_input:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 manual_input.v(23) " "Verilog HDL assignment warning at manual_input.v(23): truncated value with size 32 to match size of target (4)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 manual_input.v(24) " "Verilog HDL assignment warning at manual_input.v(24): truncated value with size 32 to match size of target (4)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 manual_input.v(25) " "Verilog HDL assignment warning at manual_input.v(25): truncated value with size 32 to match size of target (4)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 manual_input.v(29) " "Verilog HDL assignment warning at manual_input.v(29): truncated value with size 32 to match size of target (4)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 manual_input.v(30) " "Verilog HDL assignment warning at manual_input.v(30): truncated value with size 32 to match size of target (4)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out manual_input.v(12) " "Verilog HDL Always Construct warning at manual_input.v(12): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "manual_data manual_input.v(12) " "Verilog HDL Always Construct warning at manual_input.v(12): inferring latch(es) for variable \"manual_data\", which holds its previous value in one or more paths through the always construct" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trials manual_input.v(12) " "Verilog HDL Always Construct warning at manual_input.v(12): inferring latch(es) for variable \"trials\", which holds its previous value in one or more paths through the always construct" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dig1 manual_input.v(12) " "Verilog HDL Always Construct warning at manual_input.v(12): inferring latch(es) for variable \"dig1\", which holds its previous value in one or more paths through the always construct" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dig2 manual_input.v(12) " "Verilog HDL Always Construct warning at manual_input.v(12): inferring latch(es) for variable \"dig2\", which holds its previous value in one or more paths through the always construct" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trials\[0\] manual_input.v(12) " "Inferred latch for \"trials\[0\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trials\[1\] manual_input.v(12) " "Inferred latch for \"trials\[1\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trials\[2\] manual_input.v(12) " "Inferred latch for \"trials\[2\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trials\[3\] manual_input.v(12) " "Inferred latch for \"trials\[3\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "manual_data\[0\] manual_input.v(12) " "Inferred latch for \"manual_data\[0\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "manual_data\[1\] manual_input.v(12) " "Inferred latch for \"manual_data\[1\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "manual_data\[2\] manual_input.v(12) " "Inferred latch for \"manual_data\[2\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "manual_data\[3\] manual_input.v(12) " "Inferred latch for \"manual_data\[3\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "manual_data\[4\] manual_input.v(12) " "Inferred latch for \"manual_data\[4\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "manual_data\[5\] manual_input.v(12) " "Inferred latch for \"manual_data\[5\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "manual_data\[6\] manual_input.v(12) " "Inferred latch for \"manual_data\[6\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "manual_data\[7\] manual_input.v(12) " "Inferred latch for \"manual_data\[7\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "manual_data\[8\] manual_input.v(12) " "Inferred latch for \"manual_data\[8\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "manual_data\[9\] manual_input.v(12) " "Inferred latch for \"manual_data\[9\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "manual_data\[10\] manual_input.v(12) " "Inferred latch for \"manual_data\[10\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "manual_data\[11\] manual_input.v(12) " "Inferred latch for \"manual_data\[11\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "manual_data\[12\] manual_input.v(12) " "Inferred latch for \"manual_data\[12\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "manual_data\[13\] manual_input.v(12) " "Inferred latch for \"manual_data\[13\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "manual_data\[14\] manual_input.v(12) " "Inferred latch for \"manual_data\[14\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "manual_data\[15\] manual_input.v(12) " "Inferred latch for \"manual_data\[15\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] manual_input.v(12) " "Inferred latch for \"out\[0\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] manual_input.v(12) " "Inferred latch for \"out\[1\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] manual_input.v(12) " "Inferred latch for \"out\[2\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230085 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] manual_input.v(12) " "Inferred latch for \"out\[3\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230086 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] manual_input.v(12) " "Inferred latch for \"out\[4\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230086 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] manual_input.v(12) " "Inferred latch for \"out\[5\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230086 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] manual_input.v(12) " "Inferred latch for \"out\[6\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230086 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] manual_input.v(12) " "Inferred latch for \"out\[7\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230086 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] manual_input.v(12) " "Inferred latch for \"out\[8\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230086 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] manual_input.v(12) " "Inferred latch for \"out\[9\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230086 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] manual_input.v(12) " "Inferred latch for \"out\[10\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230086 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] manual_input.v(12) " "Inferred latch for \"out\[11\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230086 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] manual_input.v(12) " "Inferred latch for \"out\[12\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230086 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] manual_input.v(12) " "Inferred latch for \"out\[13\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230086 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] manual_input.v(12) " "Inferred latch for \"out\[14\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230086 "|Main|manual_input:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] manual_input.v(12) " "Inferred latch for \"out\[15\]\" at manual_input.v(12)" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230086 "|Main|manual_input:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_input random_input:inst13 " "Elaborating entity \"random_input\" for hierarchy \"random_input:inst13\"" {  } { { "Main.bdf" "inst13" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 520 1128 1280 600 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426230086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random_input.v(20) " "Verilog HDL assignment warning at random_input.v(20): truncated value with size 32 to match size of target (4)" {  } { { "random_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/random_input.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230087 "|Main|random_input:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random_input.v(22) " "Verilog HDL assignment warning at random_input.v(22): truncated value with size 32 to match size of target (4)" {  } { { "random_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/random_input.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230087 "|Main|random_input:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random_input.v(24) " "Verilog HDL assignment warning at random_input.v(24): truncated value with size 32 to match size of target (4)" {  } { { "random_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/random_input.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230087 "|Main|random_input:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random_input.v(26) " "Verilog HDL assignment warning at random_input.v(26): truncated value with size 32 to match size of target (4)" {  } { { "random_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/random_input.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230087 "|Main|random_input:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7LED BCDto7LED:inst7 " "Elaborating entity \"BCDto7LED\" for hierarchy \"BCDto7LED:inst7\"" {  } { { "Main.bdf" "inst7" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 648 1344 1536 760 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426230153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7LED_2 BCDto7LED_2:inst5 " "Elaborating entity \"BCDto7LED_2\" for hierarchy \"BCDto7LED_2:inst5\"" {  } { { "Main.bdf" "inst5" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 472 1792 1984 616 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426230154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCDto7LED_2.v(10) " "Verilog HDL assignment warning at BCDto7LED_2.v(10): truncated value with size 32 to match size of target (4)" {  } { { "BCDto7LED_2.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/BCDto7LED_2.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230155 "|Main|BCDto7LED_2:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCDto7LED_2.v(11) " "Verilog HDL assignment warning at BCDto7LED_2.v(11): truncated value with size 32 to match size of target (4)" {  } { { "BCDto7LED_2.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/BCDto7LED_2.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230155 "|Main|BCDto7LED_2:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug_state debug_state:inst " "Elaborating entity \"debug_state\" for hierarchy \"debug_state:inst\"" {  } { { "Main.bdf" "inst" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 408 1592 1728 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426230155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNTtoLEDR CNTtoLEDR:inst2 " "Elaborating entity \"CNTtoLEDR\" for hierarchy \"CNTtoLEDR:inst2\"" {  } { { "Main.bdf" "inst2" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 312 1576 1744 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426230156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CNTtoLEDR.v(11) " "Verilog HDL assignment warning at CNTtoLEDR.v(11): truncated value with size 32 to match size of target (5)" {  } { { "CNTtoLEDR.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/CNTtoLEDR.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546426230157 "|CNTtoLEDR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i CNTtoLEDR.v(9) " "Verilog HDL Always Construct warning at CNTtoLEDR.v(9): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "CNTtoLEDR.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/CNTtoLEDR.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546426230157 "|CNTtoLEDR"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD_TEST:inst4\|LUT_DATA\[8\] " "LATCH primitive \"LCD_TEST:inst4\|LUT_DATA\[8\]\" is permanently enabled" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1546426230500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD_TEST:inst4\|LUT_DATA\[7\] " "LATCH primitive \"LCD_TEST:inst4\|LUT_DATA\[7\]\" is permanently enabled" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1546426230500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD_TEST:inst4\|LUT_DATA\[6\] " "LATCH primitive \"LCD_TEST:inst4\|LUT_DATA\[6\]\" is permanently enabled" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1546426230500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD_TEST:inst4\|LUT_DATA\[5\] " "LATCH primitive \"LCD_TEST:inst4\|LUT_DATA\[5\]\" is permanently enabled" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1546426230500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD_TEST:inst4\|LUT_DATA\[4\] " "LATCH primitive \"LCD_TEST:inst4\|LUT_DATA\[4\]\" is permanently enabled" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1546426230500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD_TEST:inst4\|LUT_DATA\[3\] " "LATCH primitive \"LCD_TEST:inst4\|LUT_DATA\[3\]\" is permanently enabled" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1546426230500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD_TEST:inst4\|LUT_DATA\[2\] " "LATCH primitive \"LCD_TEST:inst4\|LUT_DATA\[2\]\" is permanently enabled" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1546426230500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD_TEST:inst4\|LUT_DATA\[1\] " "LATCH primitive \"LCD_TEST:inst4\|LUT_DATA\[1\]\" is permanently enabled" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1546426230500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD_TEST:inst4\|LUT_DATA\[0\] " "LATCH primitive \"LCD_TEST:inst4\|LUT_DATA\[0\]\" is permanently enabled" {  } { { "LCD_TEST.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/LCD_TEST.v" 75 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1546426230500 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCDto7LED_2:inst5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCDto7LED_2:inst5\|Div0\"" {  } { { "BCDto7LED_2.v" "Div0" { Text "D:/Study Materials/ThietkeVerilog/Project/BCDto7LED_2.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546426230607 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "manual_input:inst11\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"manual_input:inst11\|Div0\"" {  } { { "manual_input.v" "Div0" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546426230607 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1546426230607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDto7LED_2:inst5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BCDto7LED_2:inst5\|lpm_divide:Div0\"" {  } { { "BCDto7LED_2.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/BCDto7LED_2.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426230720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDto7LED_2:inst5\|lpm_divide:Div0 " "Instantiated megafunction \"BCDto7LED_2:inst5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230720 ""}  } { { "BCDto7LED_2.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/BCDto7LED_2.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1546426230720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9lm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9lm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9lm " "Found entity 1: lpm_divide_9lm" {  } { { "db/lpm_divide_9lm.tdf" "" { Text "D:/Study Materials/ThietkeVerilog/Project/db/lpm_divide_9lm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426230765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "D:/Study Materials/ThietkeVerilog/Project/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426230772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s7f " "Found entity 1: alt_u_div_s7f" {  } { { "db/alt_u_div_s7f.tdf" "" { Text "D:/Study Materials/ThietkeVerilog/Project/db/alt_u_div_s7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426230782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "D:/Study Materials/ThietkeVerilog/Project/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426230825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "D:/Study Materials/ThietkeVerilog/Project/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546426230866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426230866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "manual_input:inst11\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"manual_input:inst11\|lpm_divide:Div0\"" {  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426230874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "manual_input:inst11\|lpm_divide:Div0 " "Instantiated megafunction \"manual_input:inst11\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546426230874 ""}  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1546426230874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "manual_input:inst11\|out\[1\] " "Latch manual_input:inst11\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW6 " "Ports D and ENA on the latch are fed by the same signal SW6" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 856 824 992 872 "SW\[6\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546426231064 ""}  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546426231064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "manual_input:inst11\|out\[2\] " "Latch manual_input:inst11\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW6 " "Ports D and ENA on the latch are fed by the same signal SW6" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 856 824 992 872 "SW\[6\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546426231064 ""}  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546426231064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "manual_input:inst11\|out\[3\] " "Latch manual_input:inst11\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW6 " "Ports D and ENA on the latch are fed by the same signal SW6" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 856 824 992 872 "SW\[6\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546426231065 ""}  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546426231065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "manual_input:inst11\|out\[4\] " "Latch manual_input:inst11\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW6 " "Ports D and ENA on the latch are fed by the same signal SW6" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 856 824 992 872 "SW\[6\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546426231065 ""}  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546426231065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "manual_input:inst11\|out\[5\] " "Latch manual_input:inst11\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW6 " "Ports D and ENA on the latch are fed by the same signal SW6" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 856 824 992 872 "SW\[6\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546426231065 ""}  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546426231065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "manual_input:inst11\|out\[6\] " "Latch manual_input:inst11\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW6 " "Ports D and ENA on the latch are fed by the same signal SW6" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 856 824 992 872 "SW\[6\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546426231065 ""}  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546426231065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "manual_input:inst11\|out\[7\] " "Latch manual_input:inst11\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW6 " "Ports D and ENA on the latch are fed by the same signal SW6" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 856 824 992 872 "SW\[6\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546426231065 ""}  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546426231065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "manual_input:inst11\|out\[8\] " "Latch manual_input:inst11\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW6 " "Ports D and ENA on the latch are fed by the same signal SW6" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 856 824 992 872 "SW\[6\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546426231065 ""}  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546426231065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "manual_input:inst11\|out\[9\] " "Latch manual_input:inst11\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW6 " "Ports D and ENA on the latch are fed by the same signal SW6" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 856 824 992 872 "SW\[6\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546426231065 ""}  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546426231065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "manual_input:inst11\|out\[10\] " "Latch manual_input:inst11\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW6 " "Ports D and ENA on the latch are fed by the same signal SW6" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 856 824 992 872 "SW\[6\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546426231065 ""}  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546426231065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "manual_input:inst11\|out\[11\] " "Latch manual_input:inst11\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW6 " "Ports D and ENA on the latch are fed by the same signal SW6" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 856 824 992 872 "SW\[6\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546426231065 ""}  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546426231065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "manual_input:inst11\|out\[12\] " "Latch manual_input:inst11\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW6 " "Ports D and ENA on the latch are fed by the same signal SW6" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 856 824 992 872 "SW\[6\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546426231066 ""}  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546426231066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "manual_input:inst11\|out\[13\] " "Latch manual_input:inst11\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW6 " "Ports D and ENA on the latch are fed by the same signal SW6" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 856 824 992 872 "SW\[6\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546426231066 ""}  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546426231066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "manual_input:inst11\|out\[14\] " "Latch manual_input:inst11\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW6 " "Ports D and ENA on the latch are fed by the same signal SW6" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 856 824 992 872 "SW\[6\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546426231066 ""}  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546426231066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "manual_input:inst11\|out\[15\] " "Latch manual_input:inst11\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW6 " "Ports D and ENA on the latch are fed by the same signal SW6" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 856 824 992 872 "SW\[6\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546426231066 ""}  } { { "manual_input.v" "" { Text "D:/Study Materials/ThietkeVerilog/Project/manual_input.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546426231066 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "D:/Study Materials/ThietkeVerilog/Project/Main.bdf" { { 952 2176 2352 968 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1546426231278 "|Main|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1546426231278 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1546426231370 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1546426232638 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study Materials/ThietkeVerilog/Project/output_files/Main.map.smsg " "Generated suppressed messages file D:/Study Materials/ThietkeVerilog/Project/output_files/Main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426232709 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1546426232927 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546426232927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "622 " "Implemented 622 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1546426233015 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1546426233015 ""} { "Info" "ICUT_CUT_TM_LCELLS" "520 " "Implemented 520 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1546426233015 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1546426233015 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1546426233015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546426233064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 02 17:50:33 2019 " "Processing ended: Wed Jan 02 17:50:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546426233064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546426233064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546426233064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1546426233064 ""}
