	component c5g is
		port (
			clk_clk                         : in    std_logic                     := 'X';             -- clk
			lpddr2_avl_0_waitrequest_n      : out   std_logic;                                        -- waitrequest_n
			lpddr2_avl_0_beginbursttransfer : in    std_logic                     := 'X';             -- beginbursttransfer
			lpddr2_avl_0_address            : in    std_logic_vector(26 downto 0) := (others => 'X'); -- address
			lpddr2_avl_0_readdatavalid      : out   std_logic;                                        -- readdatavalid
			lpddr2_avl_0_readdata           : out   std_logic_vector(31 downto 0);                    -- readdata
			lpddr2_avl_0_writedata          : in    std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			lpddr2_avl_0_byteenable         : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable
			lpddr2_avl_0_read               : in    std_logic                     := 'X';             -- read
			lpddr2_avl_0_write              : in    std_logic                     := 'X';             -- write
			lpddr2_avl_0_burstcount         : in    std_logic                     := 'X';             -- burstcount
			lpddr2_status_local_init_done   : out   std_logic;                                        -- local_init_done
			lpddr2_status_local_cal_success : out   std_logic;                                        -- local_cal_success
			lpddr2_status_local_cal_fail    : out   std_logic;                                        -- local_cal_fail
			memory_mem_ca                   : out   std_logic_vector(9 downto 0);                     -- mem_ca
			memory_mem_ck                   : out   std_logic_vector(0 downto 0);                     -- mem_ck
			memory_mem_ck_n                 : out   std_logic_vector(0 downto 0);                     -- mem_ck_n
			memory_mem_cke                  : out   std_logic_vector(0 downto 0);                     -- mem_cke
			memory_mem_cs_n                 : out   std_logic_vector(0 downto 0);                     -- mem_cs_n
			memory_mem_dm                   : out   std_logic_vector(3 downto 0);                     -- mem_dm
			memory_mem_dq                   : inout std_logic_vector(31 downto 0) := (others => 'X'); -- mem_dq
			memory_mem_dqs                  : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs
			memory_mem_dqs_n                : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs_n
			oct_rzqin                       : in    std_logic                     := 'X';             -- rzqin
			reset_reset_n                   : in    std_logic                     := 'X';             -- reset_n
			lpddr2_pll_ref_clk_clk          : in    std_logic                     := 'X'              -- clk
		);
	end component c5g;

