Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 22 15:16:01 2022
| Host         : linux-e4n3 running 64-bit openSUSE Leap 42.2
| Command      : report_control_sets -verbose -file fpadd_system_control_sets_placed.rpt
| Design       : fpadd_system
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |               9 |            6 |
| No           | Yes                   | No                     |              40 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-----------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  | Enable Signal |                            Set/Reset Signal                           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------+-----------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |               |                                                                       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG |               | seven_segment_display_inst0/anodes_driving_inst/counter[4]_i_1_n_0    |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |               | seven_segment_display_inst1/anodes_driving_inst/counter[4]_i_1__0_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |               | reset_antibounce_inst/debounced_reset                                 |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG |               | reset_antibounce_inst/clear                                           |                8 |             30 |         3.75 |
+----------------+---------------+-----------------------------------------------------------------------+------------------+----------------+--------------+


