int F_1 ( unsigned int V_1 , unsigned int type ,\r\nvoid T_1 * V_2 , void (* F_2)( void ) )\r\n{\r\nT_2 V_3 = 1 << ( V_1 % 32 ) ;\r\nT_2 V_4 = ( V_1 / 32 ) * 4 ;\r\nT_2 V_5 = 0x2 << ( ( V_1 % 16 ) * 2 ) ;\r\nT_2 V_6 = ( V_1 / 16 ) * 4 ;\r\nbool V_7 = false ;\r\nT_2 V_8 , V_9 ;\r\nint V_10 = 0 ;\r\nV_8 = V_9 = F_3 ( V_2 + V_11 + V_6 ) ;\r\nif ( type & V_12 )\r\nV_8 &= ~ V_5 ;\r\nelse if ( type & V_13 )\r\nV_8 |= V_5 ;\r\nif ( F_3 ( V_2 + V_14 + V_4 ) & V_3 ) {\r\nF_4 ( V_3 , V_2 + V_15 + V_4 ) ;\r\nif ( F_2 )\r\nF_2 () ;\r\nV_7 = true ;\r\n}\r\nF_4 ( V_8 , V_2 + V_11 + V_6 ) ;\r\nif ( F_3 ( V_2 + V_11 + V_6 ) != V_8 && V_8 != V_9 )\r\nV_10 = - V_16 ;\r\nif ( V_7 )\r\nF_4 ( V_3 , V_2 + V_14 + V_4 ) ;\r\nif ( F_2 )\r\nF_2 () ;\r\nreturn V_10 ;\r\n}\r\nvoid T_3 F_5 ( void T_1 * V_2 , int V_17 ,\r\nvoid (* F_2)( void ) )\r\n{\r\nunsigned int V_18 ;\r\nfor ( V_18 = 32 ; V_18 < V_17 ; V_18 += 16 )\r\nF_4 ( V_19 ,\r\nV_2 + V_11 + V_18 / 4 ) ;\r\nfor ( V_18 = 32 ; V_18 < V_17 ; V_18 += 4 )\r\nF_4 ( V_20 , V_2 + V_21 + V_18 ) ;\r\nfor ( V_18 = 32 ; V_18 < V_17 ; V_18 += 32 )\r\nF_4 ( V_22 ,\r\nV_2 + V_15 + V_18 / 8 ) ;\r\nif ( F_2 )\r\nF_2 () ;\r\n}\r\nvoid F_6 ( void T_1 * V_2 , void (* F_2)( void ) )\r\n{\r\nint V_18 ;\r\nF_4 ( V_23 , V_2 + V_15 ) ;\r\nF_4 ( V_24 , V_2 + V_14 ) ;\r\nfor ( V_18 = 0 ; V_18 < 32 ; V_18 += 4 )\r\nF_4 ( V_20 ,\r\nV_2 + V_21 + V_18 * 4 / 4 ) ;\r\nif ( F_2 )\r\nF_2 () ;\r\n}
