var g_data = {"name":"./include/timing_signal_if.vh","src":"`ifndef TIMING_SIGNAL_IF_VH\n`define TIMING_SIGNAL_IF_VH\n\n`include \"dram_pkg.vh\"\n\ninterface timing_signal_if;\n    import dram_pkg::*;\n\n    logic tACT_done;\n    logic tWR_done;\n    logic tRD_done;\n    logic tPRE_done;\n    logic tREF_done;\n    logic rf_req;\n\n    logic wr_en, rd_en, clear;\n    logic init_done;\n\n    modport cmd_fsm (\n        input tACT_done, tWR_done, tRD_done, tPRE_done, tREF_done, rf_req\n    );\n\n    modport timing_ctrl (\n        input init_done,\n        output wr_en, rd_en, clear,\n        output tACT_done, tWR_done, tRD_done, tPRE_done, tREF_done, rf_req\n    );\n\nendinterface\n\n`endif //TIMING_SIGNAL_IF_VH","lang":"verilog"};
processSrcData(g_data);