
digraph G {

    pri_inputs  [shape=record;label="Primary Inputs"];
    
    env_props   [label="Environment Properties"];

    subgraph "Alignment Logic" {

        iin_fifo    [shape=record;label="Instruction In FIFO"];
        iout_fifo   [shape=record;label="Instruction Out FIFO"];
        mem_fifo    [shape=record;label="Memory transaction FIFO"];
        cpr_fifo    [shape=record;label="CPR Capture FIFO"];

    }

    subgraph "Property Context" {
        prop_cxt    [shape=record;label="Property Context\nN"];

        prop_cxt -> assert_0;
        prop_cxt -> assert_1;
        prop_cxt -> assert_N;

        assert_0    [label="Assertion 0"];
        assert_1    [label="Assertion 1"];
        assert_N    [label="Assertion N"];
    }

    duv         [shape=record;label="DUV"];


    pri_inputs -> duv
    pri_inputs -> env_props

    pri_inputs -> iin_fifo
    
    pri_inputs -> mem_fifo
    duv        -> mem_fifo

    duv        -> iout_fifo

    duv        -> prop_cxt[label="Design Ports"];

    duv        -> cpr_fifo[label="Monitor Ports"];

    iin_fifo   -> prop_cxt;
    iout_fifo  -> prop_cxt;
    mem_fifo   -> prop_cxt;
    cpr_fifo   -> prop_cxt;

}
