// Seed: 4145206485
module module_0 ();
  logic [7:0] id_1;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign id_1[1] = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  always @(id_1 or posedge 1) id_2 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  id_7 :
  assert property (@(posedge 1) 1)
  else $display;
  wire id_8;
  wire id_9;
endmodule
