
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -253.32

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -21.36

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -21.36

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.61   18.24   36.17   36.17 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.24    0.03   36.20 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.58    8.66    7.20   43.40 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.66    0.00   43.40 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.41    8.41   library hold time
                                  8.41   data required time
-----------------------------------------------------------------------------
                                  8.41   data required time
                                -43.40   data arrival time
-----------------------------------------------------------------------------
                                 35.00   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.53   28.41   41.98   41.98 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.41    0.12   42.10 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.77   77.10   68.49  110.58 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.10    0.04  110.63 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.78   35.07  145.70 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.78    0.00  145.70 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.67   14.34   29.47  175.17 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.35    0.15  175.32 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.65   11.26   21.03  196.34 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.27    0.14  196.48 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.55   16.22   20.27  216.75 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.22    0.06  216.81 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.15   24.19  241.00 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.15    0.02  241.02 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.90    9.41   28.33  269.34 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.41    0.02  269.36 ^ resp_msg[13] (out)
                                269.36   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.36   data arrival time
-----------------------------------------------------------------------------
                                -21.36   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.53   28.41   41.98   41.98 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.41    0.12   42.10 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.77   77.10   68.49  110.58 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.10    0.04  110.63 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.78   35.07  145.70 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.78    0.00  145.70 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.67   14.34   29.47  175.17 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.35    0.15  175.32 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.65   11.26   21.03  196.34 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.27    0.14  196.48 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.55   16.22   20.27  216.75 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.22    0.06  216.81 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.15   24.19  241.00 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.15    0.02  241.02 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.90    9.41   28.33  269.34 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.41    0.02  269.36 ^ resp_msg[13] (out)
                                269.36   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.36   data arrival time
-----------------------------------------------------------------------------
                                -21.36   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
230.1607208251953

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7193

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.602317810058594

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8074

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 33

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[6]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.50   42.50 v dpath.b_reg.out[6]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  69.25  111.75 v _570_/SN (HAxp5_ASAP7_75t_R)
  41.17  152.92 v _314_/Y (OR3x1_ASAP7_75t_R)
  30.11  183.03 v _317_/Y (OR3x1_ASAP7_75t_R)
  22.30  205.34 v _369_/Y (OA21x2_ASAP7_75t_R)
  15.99  221.32 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.86  248.18 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.33  274.51 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.96  285.47 v _450_/Y (NOR2x1_ASAP7_75t_R)
  25.55  311.02 v _451_/Y (OA33x2_ASAP7_75t_R)
   0.01  311.03 v dpath.a_reg.out[2]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         311.03   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[2]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.86  299.14   library setup time
         299.14   data required time
---------------------------------------------------------
         299.14   data required time
        -311.03   data arrival time
---------------------------------------------------------
         -11.88   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.17   36.17 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.23   43.40 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.00   43.40 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.40   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.41    8.41   library hold time
           8.41   data required time
---------------------------------------------------------
           8.41   data required time
         -43.40   data arrival time
---------------------------------------------------------
          35.00   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
269.3639

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-21.3639

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.931241

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.38e-05   5.34e-09   2.35e-04  41.8%
Combinational          1.70e-04   1.57e-04   2.17e-08   3.27e-04  58.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.81e-04   2.70e-08   5.62e-04 100.0%
                          67.8%      32.2%       0.0%
