// Seed: 3248581470
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    output uwire id_3,
    output supply1 id_4,
    input wor id_5,
    output tri id_6,
    input tri0 id_7,
    input wor id_8
    , id_11,
    output wor id_9
);
  assign id_3 = 1;
  module_0(
      id_11, id_11, id_11, id_11, id_11
  );
endmodule
