<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li><li class="navelem"><a class="el" href="dir_72076151150f9c89e8fe93bb4df5dbe1.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCVMCCodeEmitter.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCVMCCodeEmitter_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- RISCVMCCodeEmitter.cpp - Convert RISCV code to machine code -------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file implements the RISCVMCCodeEmitter class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVFixupKinds_8h.html">MCTargetDesc/RISCVFixupKinds.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVMCExpr_8h.html">MCTargetDesc/RISCVMCExpr.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVMCTargetDesc_8h.html">MCTargetDesc/RISCVMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVBaseInfo_8h.html">Utils/RISCVBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Register_8h.html">llvm/CodeGen/Register.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCAsmInfo_8h.html">llvm/MC/MCAsmInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCCodeEmitter_8h.html">llvm/MC/MCCodeEmitter.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstBuilder_8h.html">llvm/MC/MCInstBuilder.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSymbol_8h.html">llvm/MC/MCSymbol.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Casting_8h.html">llvm/Support/Casting.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="EndianStream_8h.html">llvm/Support/EndianStream.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="RISCVMCCodeEmitter_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   34</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;mccodeemitter&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(MCNumEmitted, <span class="stringliteral">&quot;Number of MC instructions emitted&quot;</span>);</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(MCNumFixups, <span class="stringliteral">&quot;Number of MC fixups created&quot;</span>);</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">class </span>RISCVMCCodeEmitter : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCCodeEmitter.html">MCCodeEmitter</a> {</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  RISCVMCCodeEmitter(<span class="keyword">const</span> RISCVMCCodeEmitter &amp;) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keywordtype">void</span> operator=(<span class="keyword">const</span> RISCVMCCodeEmitter &amp;) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> <span class="keyword">const</span> &amp;MCII;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  RISCVMCCodeEmitter(<a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;ctx, <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> <span class="keyword">const</span> &amp;MCII)</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;      : Ctx(ctx), MCII(MCII) {}</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  ~RISCVMCCodeEmitter()<span class="keyword"> override </span>{}</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordtype">void</span> encodeInstruction(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordtype">void</span> expandFunctionCall(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keywordtype">void</span> expandAddTPRel(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">  /// TableGen&#39;erated function for getting the binary encoding for an</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  /// instruction.</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"></span>  uint64_t getBinaryCodeForInstr(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  /// Return binary encoding of operand. If the machine operand requires</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  /// relocation, record the relocation and return zero.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getMachineOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordtype">unsigned</span> getImmOpValueAsr1(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordtype">unsigned</span> getImmOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;};</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="namespacellvm.html#ac3443f555a68a79081abff363abab614">   86</a></span>&#160;<a class="code" href="classllvm_1_1MCCodeEmitter.html">MCCodeEmitter</a> *<a class="code" href="namespacellvm.html#ac3443f555a68a79081abff363abab614">llvm::createRISCVMCCodeEmitter</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                              <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> RISCVMCCodeEmitter(Ctx, MCII);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;}</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">// Expand PseudoCALL(Reg) and PseudoTAIL to AUIPC and JALR with relocation</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// types. We expand PseudoCALL(Reg) and PseudoTAIL while encoding, meaning AUIPC</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">// and JALR won&#39;t go through RISCV MC to MC compressed instruction</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">// transformation. This is acceptable because AUIPC has no 16-bit form and</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">// C_JALR have no immediate operand field.  We let linker relaxation deal with</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// it. When linker relaxation enabled, AUIPC and JALR have chance relax to JAL.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">// If C extension is enabled, JAL has chance relax to C_JAL.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keywordtype">void</span> RISCVMCCodeEmitter::expandFunctionCall(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> TmpInst;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> Func;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Ra;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::PseudoTAIL) {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    Func = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(0);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    Ra = RISCV::X6;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::PseudoCALLReg) {</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    Func = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(1);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    Ra = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(0).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    Func = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(0);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    Ra = RISCV::X1;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  }</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Binary;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Func.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>() &amp;&amp; <span class="stringliteral">&quot;Expected expression&quot;</span>);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *<a class="code" href="classCallExpr.html">CallExpr</a> = Func.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>();</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="comment">// Emit AUIPC Ra, Func with R_RISCV_CALL relocation type.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  TmpInst = <a class="code" href="classllvm_1_1MCInstBuilder.html">MCInstBuilder</a>(RISCV::AUIPC)</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                .<a class="code" href="classllvm_1_1MCInstBuilder.html#af1b2641b2a072aba9e117ea6f8f570e4">addReg</a>(Ra)</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                .<a class="code" href="classllvm_1_1MCInstBuilder.html#a936adf259ee44cf2164405c006fdb8e4">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a17f407ba097404266dc3528bd68ac811">MCOperand::createExpr</a>(CallExpr));</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  Binary = getBinaryCodeForInstr(TmpInst, Fixups, STI);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <a class="code" href="namespacellvm_1_1support_1_1endian.html#add1f2d1d972957d22186f4ec92f985f6">support::endian::write</a>(OS, Binary, <a class="code" href="namespacellvm_1_1support.html#ae0a227ae1b2ada1da82b40479251862ca30d1099d0325778e7b60550d84c621f0">support::little</a>);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::PseudoTAIL)</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="comment">// Emit JALR X0, X6, 0</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    TmpInst = <a class="code" href="classllvm_1_1MCInstBuilder.html">MCInstBuilder</a>(RISCV::JALR).<a class="code" href="classllvm_1_1MCInstBuilder.html#af1b2641b2a072aba9e117ea6f8f570e4">addReg</a>(RISCV::X0).<a class="code" href="classllvm_1_1MCInstBuilder.html#af1b2641b2a072aba9e117ea6f8f570e4">addReg</a>(Ra).<a class="code" href="classllvm_1_1MCInstBuilder.html#aa296050dba06115b42a55769847379ee">addImm</a>(0);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="comment">// Emit JALR Ra, Ra, 0</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    TmpInst = <a class="code" href="classllvm_1_1MCInstBuilder.html">MCInstBuilder</a>(RISCV::JALR).<a class="code" href="classllvm_1_1MCInstBuilder.html#af1b2641b2a072aba9e117ea6f8f570e4">addReg</a>(Ra).<a class="code" href="classllvm_1_1MCInstBuilder.html#af1b2641b2a072aba9e117ea6f8f570e4">addReg</a>(Ra).<a class="code" href="classllvm_1_1MCInstBuilder.html#aa296050dba06115b42a55769847379ee">addImm</a>(0);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  Binary = getBinaryCodeForInstr(TmpInst, Fixups, STI);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="namespacellvm_1_1support_1_1endian.html#add1f2d1d972957d22186f4ec92f985f6">support::endian::write</a>(OS, Binary, <a class="code" href="namespacellvm_1_1support.html#ae0a227ae1b2ada1da82b40479251862ca30d1099d0325778e7b60550d84c621f0">support::little</a>);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;}</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">// Expand PseudoAddTPRel to a simple ADD with the correct relocation.</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keywordtype">void</span> RISCVMCCodeEmitter::expandAddTPRel(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> DestReg = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(0);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> SrcReg = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(1);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> TPReg = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(2);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TPReg.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>() &amp;&amp; TPReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == RISCV::X4 &amp;&amp;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;         <span class="stringliteral">&quot;Expected thread pointer as second input to TP-relative add&quot;</span>);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> SrcSymbol = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(3);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcSymbol.isExpr() &amp;&amp;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;         <span class="stringliteral">&quot;Expected expression as third input to TP-relative add&quot;</span>);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RISCVMCExpr.html">RISCVMCExpr</a> *Expr = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1RISCVMCExpr.html">RISCVMCExpr</a>&gt;(SrcSymbol.getExpr());</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Expr &amp;&amp; Expr-&gt;getKind() == <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a9396ec898399370b727b35de80497248">RISCVMCExpr::VK_RISCV_TPREL_ADD</a> &amp;&amp;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;         <span class="stringliteral">&quot;Expected tprel_add relocation on TP-relative symbol&quot;</span>);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="comment">// Emit the correct tprel_add relocation for the symbol.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      0, Expr, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a8a4b86f25fcb0c3c748f0e70066b9f7a">RISCV::fixup_riscv_tprel_add</a>), MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>()));</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">// Emit fixup_riscv_relax for tprel_add where the relax feature is enabled.</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[RISCV::FeatureRelax]) {</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCConstantExpr.html">MCConstantExpr</a> *<a class="code" href="namespacellvm_1_1NVPTXISD.html#ab995b6d422b079c863075e073b2eb96ba7cff9cc4a40fe2b19129ee8e9b0ec645">Dummy</a> = <a class="code" href="classllvm_1_1MCConstantExpr.html#afcc48f19c867b449ec4ba0c691c3a0f4">MCConstantExpr::create</a>(0, Ctx);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        0, Dummy, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a3a04590e7d054034a15f0c7c64180129">RISCV::fixup_riscv_relax</a>), MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>()));</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  }</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// Emit a normal ADD instruction with the given operands.</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> TmpInst = <a class="code" href="classllvm_1_1MCInstBuilder.html">MCInstBuilder</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">RISCV::ADD</a>)</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                       .<a class="code" href="classllvm_1_1MCInstBuilder.html#a936adf259ee44cf2164405c006fdb8e4">addOperand</a>(DestReg)</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                       .<a class="code" href="classllvm_1_1MCInstBuilder.html#a936adf259ee44cf2164405c006fdb8e4">addOperand</a>(SrcReg)</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                       .<a class="code" href="classllvm_1_1MCInstBuilder.html#a936adf259ee44cf2164405c006fdb8e4">addOperand</a>(TPReg);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Binary = getBinaryCodeForInstr(TmpInst, Fixups, STI);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="namespacellvm_1_1support_1_1endian.html#add1f2d1d972957d22186f4ec92f985f6">support::endian::write</a>(OS, Binary, <a class="code" href="namespacellvm_1_1support.html#ae0a227ae1b2ada1da82b40479251862ca30d1099d0325778e7b60550d84c621f0">support::little</a>);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;}</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="keywordtype">void</span> RISCVMCCodeEmitter::encodeInstruction(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MCII.get(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="comment">// Get byte count of instruction.</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#ad675c21464eb38c355e73c7f72f8160b">getSize</a>();</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::PseudoCALLReg ||</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::PseudoCALL ||</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::PseudoTAIL) {</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    expandFunctionCall(MI, OS, Fixups, STI);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    MCNumEmitted += 2;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  }</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::PseudoAddTPRel) {</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    expandAddTPRel(MI, OS, Fixups, STI);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    MCNumEmitted += 1;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  }</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">switch</span> (Size) {</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled encodeInstruction length!&quot;</span>);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordflow">case</span> 2: {</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> = getBinaryCodeForInstr(MI, Fixups, STI);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    support::endian::write&lt;uint16_t&gt;(OS, <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>, <a class="code" href="namespacellvm_1_1support.html#ae0a227ae1b2ada1da82b40479251862ca30d1099d0325778e7b60550d84c621f0">support::little</a>);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  }</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordflow">case</span> 4: {</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> = getBinaryCodeForInstr(MI, Fixups, STI);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="namespacellvm_1_1support_1_1endian.html#add1f2d1d972957d22186f4ec92f985f6">support::endian::write</a>(OS, Bits, <a class="code" href="namespacellvm_1_1support.html#ae0a227ae1b2ada1da82b40479251862ca30d1099d0325778e7b60550d84c621f0">support::little</a>);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  }</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  }</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  ++MCNumEmitted; <span class="comment">// Keep track of the # of mi&#39;s emitted.</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;}</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;RISCVMCCodeEmitter::getMachineOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>())</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">return</span> Ctx.getRegisterInfo()-&gt;getEncodingValue(MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>())</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keywordflow">return</span> static_cast&lt;unsigned&gt;(MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>());</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled expression!&quot;</span>);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;}</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;RISCVMCCodeEmitter::getImmOpValueAsr1(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>()) {</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordtype">unsigned</span> Res = MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Res &amp; 1) == 0 &amp;&amp; <span class="stringliteral">&quot;LSB is non-zero&quot;</span>);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">return</span> Res &gt;&gt; 1;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  }</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">return</span> getImmOpValue(MI, OpNo, Fixups, STI);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;}</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="keywordtype">unsigned</span> RISCVMCCodeEmitter::getImmOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordtype">bool</span> EnableRelax = STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[RISCV::FeatureRelax];</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> <span class="keyword">const</span> &amp;Desc = MCII.get(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordtype">unsigned</span> MIFrm = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1RISCVII.html#a3742c73542345de069d2a6ecb1d7f207ae721e7be38fa7ab2706d73f957a3e65f">RISCVII::InstFormatMask</a>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="comment">// If the destination is an immediate, there is nothing to do.</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>())</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">return</span> MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>() &amp;&amp;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;         <span class="stringliteral">&quot;getImmOpValue expects only expressions or immediates&quot;</span>);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr = MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>();</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0">MCExpr::ExprKind</a> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a> = Expr-&gt;getKind();</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149">RISCV::Fixups</a> <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a012738aab307f8753a834e12a5551890">RISCV::fixup_riscv_invalid</a>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="keywordtype">bool</span> RelaxCandidate = <span class="keyword">false</span>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordflow">if</span> (Kind == <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0aa65560b8224a92e80f422df090f07c55">MCExpr::Target</a>) {</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RISCVMCExpr.html">RISCVMCExpr</a> *RVExpr = cast&lt;RISCVMCExpr&gt;(Expr);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordflow">switch</span> (RVExpr-&gt;<a class="code" href="classllvm_1_1RISCVMCExpr.html#a00877c778cc9f75bf1682233e36930d9">getKind</a>()) {</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a05180d523d3d284b05bddea7102bfd7d">RISCVMCExpr::VK_RISCV_None</a>:</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6ac04a0920cd401e8c1ed55264c9d1ae7d">RISCVMCExpr::VK_RISCV_Invalid</a>:</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a604e28a9a3d857c263b22b49ba9b19f6">RISCVMCExpr::VK_RISCV_32_PCREL</a>:</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled fixup kind!&quot;</span>);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a9396ec898399370b727b35de80497248">RISCVMCExpr::VK_RISCV_TPREL_ADD</a>:</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      <span class="comment">// tprel_add is only used to indicate that a relocation should be emitted</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      <span class="comment">// for an add instruction used in TP-relative addressing. It should not be</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;      <span class="comment">// expanded as if representing an actual instruction operand and so to</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      <span class="comment">// encounter it here is an error.</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;          <span class="stringliteral">&quot;VK_RISCV_TPREL_ADD should not represent an instruction operand&quot;</span>);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a3c930f90b860b3ff02df7bd420c1f89e">RISCVMCExpr::VK_RISCV_LO</a>:</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;      <span class="keywordflow">if</span> (MIFrm == <a class="code" href="namespacellvm_1_1RISCVII.html#a3742c73542345de069d2a6ecb1d7f207a46b70cca748a3756c44a134ee2ecf207">RISCVII::InstFormatI</a>)</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        FixupKind = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a8a2e61994b3021df5ad535363254b705">RISCV::fixup_riscv_lo12_i</a>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MIFrm == <a class="code" href="namespacellvm_1_1RISCVII.html#a3742c73542345de069d2a6ecb1d7f207a2be0b30da2b9552e5e242d04c89d54e3">RISCVII::InstFormatS</a>)</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        FixupKind = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ab67201b0aad523fe1a9cdcfa3996cd8a">RISCV::fixup_riscv_lo12_s</a>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;VK_RISCV_LO used with unexpected instruction format&quot;</span>);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;      RelaxCandidate = <span class="keyword">true</span>;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6ab5c3ca301e449ab85f42444601bba378">RISCVMCExpr::VK_RISCV_HI</a>:</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      FixupKind = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a1ebb3c0abab31295b4d2eb846560a7bb">RISCV::fixup_riscv_hi20</a>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      RelaxCandidate = <span class="keyword">true</span>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a4b697ccb4bf41db17dc4422189098f55">RISCVMCExpr::VK_RISCV_PCREL_LO</a>:</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      <span class="keywordflow">if</span> (MIFrm == <a class="code" href="namespacellvm_1_1RISCVII.html#a3742c73542345de069d2a6ecb1d7f207a46b70cca748a3756c44a134ee2ecf207">RISCVII::InstFormatI</a>)</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        FixupKind = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a25f04a3aac7dcd8105cd6199add50589">RISCV::fixup_riscv_pcrel_lo12_i</a>;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MIFrm == <a class="code" href="namespacellvm_1_1RISCVII.html#a3742c73542345de069d2a6ecb1d7f207a2be0b30da2b9552e5e242d04c89d54e3">RISCVII::InstFormatS</a>)</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        FixupKind = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a352fb7bc558f75c5d77993daf797ea1c">RISCV::fixup_riscv_pcrel_lo12_s</a>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;            <span class="stringliteral">&quot;VK_RISCV_PCREL_LO used with unexpected instruction format&quot;</span>);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;      RelaxCandidate = <span class="keyword">true</span>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a380387ebfe7e093c92941ec73b8a2557">RISCVMCExpr::VK_RISCV_PCREL_HI</a>:</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      FixupKind = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ad37e08bb2772b97fd5c82cc64b92b8c9">RISCV::fixup_riscv_pcrel_hi20</a>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      RelaxCandidate = <span class="keyword">true</span>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6af53e7457e88370f76455f7cf9c525a8f">RISCVMCExpr::VK_RISCV_GOT_HI</a>:</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;      FixupKind = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a4ff796b91dfd8a1d885eed8bf90d7cf7">RISCV::fixup_riscv_got_hi20</a>;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a1cfe2bb904199433c2ef567b6227db8c">RISCVMCExpr::VK_RISCV_TPREL_LO</a>:</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;      <span class="keywordflow">if</span> (MIFrm == <a class="code" href="namespacellvm_1_1RISCVII.html#a3742c73542345de069d2a6ecb1d7f207a46b70cca748a3756c44a134ee2ecf207">RISCVII::InstFormatI</a>)</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        FixupKind = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a649d0d8789e34184b131eec00e540e39">RISCV::fixup_riscv_tprel_lo12_i</a>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MIFrm == <a class="code" href="namespacellvm_1_1RISCVII.html#a3742c73542345de069d2a6ecb1d7f207a2be0b30da2b9552e5e242d04c89d54e3">RISCVII::InstFormatS</a>)</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        FixupKind = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a0c02afb112894ac62bc5f4d4ce99f0ee">RISCV::fixup_riscv_tprel_lo12_s</a>;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;            <span class="stringliteral">&quot;VK_RISCV_TPREL_LO used with unexpected instruction format&quot;</span>);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      RelaxCandidate = <span class="keyword">true</span>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a28a380cf34cda5c68bbe50aa22378bb1">RISCVMCExpr::VK_RISCV_TPREL_HI</a>:</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;      FixupKind = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a2f31aaf6d6645f72b9b48260e7297112">RISCV::fixup_riscv_tprel_hi20</a>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;      RelaxCandidate = <span class="keyword">true</span>;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a17c514839d8a0aca51f132e5dae74967">RISCVMCExpr::VK_RISCV_TLS_GOT_HI</a>:</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      FixupKind = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a13b9024d713be1b06a31431a40316038">RISCV::fixup_riscv_tls_got_hi20</a>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a739b9795700df7ae19816f89508f1b49">RISCVMCExpr::VK_RISCV_TLS_GD_HI</a>:</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      FixupKind = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a1dcfb88aadd66136c03e2620a6ff91dd">RISCV::fixup_riscv_tls_gd_hi20</a>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6aa4478c3f29a4ad6e0fe8e721c821c476">RISCVMCExpr::VK_RISCV_CALL</a>:</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;      FixupKind = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a88ebf98dfcb9792c5ff93e1aaeae2795">RISCV::fixup_riscv_call</a>;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      RelaxCandidate = <span class="keyword">true</span>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a7f0a2ade0160be4082351dd594bfab25">RISCVMCExpr::VK_RISCV_CALL_PLT</a>:</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;      FixupKind = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a173779bb566468845e601a108fdd0ad4">RISCV::fixup_riscv_call_plt</a>;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;      RelaxCandidate = <span class="keyword">true</span>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    }</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Kind == <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a8cbc19c1660252a30c030fa945999a91">MCExpr::SymbolRef</a> &amp;&amp;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;             cast&lt;MCSymbolRefExpr&gt;(Expr)-&gt;getKind() == <a class="code" href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985a01bc6396c4d841a7ea268c3cbf62d3b3">MCSymbolRefExpr::VK_None</a>) {</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keywordflow">if</span> (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>() == RISCV::JAL) {</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;      FixupKind = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149af5d53b8db9782487831bb12e66c9061c">RISCV::fixup_riscv_jal</a>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MIFrm == <a class="code" href="namespacellvm_1_1RISCVII.html#a3742c73542345de069d2a6ecb1d7f207ab75729e10c92b52d7b02f3bc3f0a0dc0">RISCVII::InstFormatB</a>) {</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      FixupKind = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ad266f94de8002bb828840b8f22972ea8">RISCV::fixup_riscv_branch</a>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MIFrm == <a class="code" href="namespacellvm_1_1RISCVII.html#a3742c73542345de069d2a6ecb1d7f207a7e4cb41f015ce8adf3d41f682c3960dc">RISCVII::InstFormatCJ</a>) {</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      FixupKind = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a9f4ce31fb99c4613c6f173ce268f9725">RISCV::fixup_riscv_rvc_jump</a>;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MIFrm == <a class="code" href="namespacellvm_1_1RISCVII.html#a3742c73542345de069d2a6ecb1d7f207a1fa709b805667423a5c0967763263bb6">RISCVII::InstFormatCB</a>) {</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;      FixupKind = <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ad0ebbd5ab44960cdc83796e80006aaaa">RISCV::fixup_riscv_rvc_branch</a>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    }</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  }</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FixupKind != <a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a012738aab307f8753a834e12a5551890">RISCV::fixup_riscv_invalid</a> &amp;&amp; <span class="stringliteral">&quot;Unhandled expression!&quot;</span>);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      <a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, Expr, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(FixupKind), MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>()));</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  ++MCNumFixups;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="comment">// Ensure an R_RISCV_RELAX relocation will be emitted if linker relaxation is</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="comment">// enabled and the current fixup will result in a relocation that may be</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="comment">// relaxed.</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keywordflow">if</span> (EnableRelax &amp;&amp; RelaxCandidate) {</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCConstantExpr.html">MCConstantExpr</a> *<a class="code" href="namespacellvm_1_1NVPTXISD.html#ab995b6d422b079c863075e073b2eb96ba7cff9cc4a40fe2b19129ee8e9b0ec645">Dummy</a> = <a class="code" href="classllvm_1_1MCConstantExpr.html#afcc48f19c867b449ec4ba0c691c3a0f4">MCConstantExpr::create</a>(0, Ctx);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, Dummy, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a3a04590e7d054034a15f0c7c64180129">RISCV::fixup_riscv_relax</a>),</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                    MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>()));</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    ++MCNumFixups;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  }</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;}</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#include &quot;RISCVGenMCCodeEmitter.inc&quot;</span></div><div class="ttc" id="classllvm_1_1MCOperand_html_a5f639fdcd3fc673fcbdb47f2e88b2b41"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">llvm::MCOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00058">MCInst.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6af53e7457e88370f76455f7cf9c525a8f"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6af53e7457e88370f76455f7cf9c525a8f">llvm::RISCVMCExpr::VK_RISCV_GOT_HI</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00031">RISCVMCExpr.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVII_html_a3742c73542345de069d2a6ecb1d7f207ae721e7be38fa7ab2706d73f957a3e65f"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a3742c73542345de069d2a6ecb1d7f207ae721e7be38fa7ab2706d73f957a3e65f">llvm::RISCVII::InstFormatMask</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00048">RISCVBaseInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1MCConstantExpr_html"><div class="ttname"><a href="classllvm_1_1MCConstantExpr.html">llvm::MCConstantExpr</a></div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00131">MCExpr.h:131</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a4b697ccb4bf41db17dc4422189098f55"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a4b697ccb4bf41db17dc4422189098f55">llvm::RISCVMCExpr::VK_RISCV_PCREL_LO</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00029">RISCVMCExpr.h:29</a></div></div>
<div class="ttc" id="MCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a1dcfb88aadd66136c03e2620a6ff91dd"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a1dcfb88aadd66136c03e2620a6ff91dd">llvm::RISCV::fixup_riscv_tls_gd_hi20</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00057">RISCVFixupKinds.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">llvm::AArch64::Fixups</a></div><div class="ttdeci">Fixups</div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00017">AArch64FixupKinds.h:17</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149ad0ebbd5ab44960cdc83796e80006aaaa"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ad0ebbd5ab44960cdc83796e80006aaaa">llvm::RISCV::fixup_riscv_rvc_branch</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00069">RISCVFixupKinds.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a17f407ba097404266dc3528bd68ac811"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a17f407ba097404266dc3528bd68ac811">llvm::MCOperand::createExpr</a></div><div class="ttdeci">static MCOperand createExpr(const MCExpr *Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00136">MCInst.h:136</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149ad37e08bb2772b97fd5c82cc64b92b8c9"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ad37e08bb2772b97fd5c82cc64b92b8c9">llvm::RISCV::fixup_riscv_pcrel_hi20</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00030">RISCVFixupKinds.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a1ebb3c0abab31295b4d2eb846560a7bb"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a1ebb3c0abab31295b4d2eb846560a7bb">llvm::RISCV::fixup_riscv_hi20</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00021">RISCVFixupKinds.h:21</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a2f31aaf6d6645f72b9b48260e7297112"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a2f31aaf6d6645f72b9b48260e7297112">llvm::RISCV::fixup_riscv_tprel_hi20</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00042">RISCVFixupKinds.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVII_html_a3742c73542345de069d2a6ecb1d7f207a2be0b30da2b9552e5e242d04c89d54e3"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a3742c73542345de069d2a6ecb1d7f207a2be0b30da2b9552e5e242d04c89d54e3">llvm::RISCVII::InstFormatS</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00033">RISCVBaseInfo.h:33</a></div></div>
<div class="ttc" id="RISCVBaseInfo_8h_html"><div class="ttname"><a href="RISCVBaseInfo_8h.html">RISCVBaseInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a7a8c7eea0aa4890f25a4b83e1f0a0b6f"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">llvm::MCOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00057">MCInst.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVMCExpr_html_a00877c778cc9f75bf1682233e36930d9"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a00877c778cc9f75bf1682233e36930d9">llvm::RISCVMCExpr::getKind</a></div><div class="ttdeci">VariantKind getKind() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00056">RISCVMCExpr.h:56</a></div></div>
<div class="ttc" id="MCAsmInfo_8h_html"><div class="ttname"><a href="MCAsmInfo_8h.html">MCAsmInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a0bf75467957937ad23ad7be19f489934"><div class="ttname"><a href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">llvm::STATISTIC</a></div><div class="ttdeci">STATISTIC(NumFunctions, &quot;Total number of functions&quot;)</div></div>
<div class="ttc" id="Register_8h_html"><div class="ttname"><a href="Register_8h.html">Register.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a46e0fcca2366f30d5e35b3d7dcb9c65f"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">llvm::MCInstrDesc::TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00196">MCInstrDesc.h:196</a></div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a012738aab307f8753a834e12a5551890"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a012738aab307f8753a834e12a5551890">llvm::RISCV::fixup_riscv_invalid</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00086">RISCVFixupKinds.h:86</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVII_html_a3742c73542345de069d2a6ecb1d7f207a7e4cb41f015ce8adf3d41f682c3960dc"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a3742c73542345de069d2a6ecb1d7f207a7e4cb41f015ce8adf3d41f682c3960dc">llvm::RISCVII::InstFormatCJ</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00045">RISCVBaseInfo.h:45</a></div></div>
<div class="ttc" id="namespacellvm_html_a7d3d3a355228d2f64fa312abbd7abfbf"><div class="ttname"><a href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">llvm::FixupKind</a></div><div class="ttdeci">static Lanai::Fixups FixupKind(const MCExpr *Expr)</div><div class="ttdef"><b>Definition:</b> <a href="LanaiMCCodeEmitter_8cpp_source.html#l00090">LanaiMCCodeEmitter.cpp:90</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a7f0a2ade0160be4082351dd594bfab25"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a7f0a2ade0160be4082351dd594bfab25">llvm::RISCVMCExpr::VK_RISCV_CALL_PLT</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00038">RISCVMCExpr.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbolRefExpr_html_a5c463f6352570ee778c35c40949c4985a01bc6396c4d841a7ea268c3cbf62d3b3"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985a01bc6396c4d841a7ea268c3cbf62d3b3">llvm::MCSymbolRefExpr::VK_None</a></div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00172">MCExpr.h:172</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a173779bb566468845e601a108fdd0ad4"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a173779bb566468845e601a108fdd0ad4">llvm::RISCV::fixup_riscv_call_plt</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00076">RISCVFixupKinds.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a0846b627834611da8db9f9e9660c2938"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">const FeatureBitset &amp; getFeatureBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00107">MCSubtargetInfo.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html"><div class="ttname"><a href="classllvm_1_1MCExpr.html">llvm::MCExpr</a></div><div class="ttdoc">Base class for the full range of assembler expressions which are needed for parsing. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00035">MCExpr.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a13b9024d713be1b06a31431a40316038"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a13b9024d713be1b06a31431a40316038">llvm::RISCV::fixup_riscv_tls_got_hi20</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00054">RISCVFixupKinds.h:54</a></div></div>
<div class="ttc" id="namespacellvm_html_ac3443f555a68a79081abff363abab614"><div class="ttname"><a href="namespacellvm.html#ac3443f555a68a79081abff363abab614">llvm::createRISCVMCCodeEmitter</a></div><div class="ttdeci">MCCodeEmitter * createRISCVMCCodeEmitter(const MCInstrInfo &amp;MCII, const MCRegisterInfo &amp;MRI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCCodeEmitter_8cpp_source.html#l00086">RISCVMCCodeEmitter.cpp:86</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_a6581362744f1129de6d4b6c4ee8b69f0"><div class="ttname"><a href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0">llvm::MCExpr::ExprKind</a></div><div class="ttdeci">ExprKind</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00037">MCExpr.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a654c544b401ac7904a71a84ed20d2282"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">llvm::MCOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00064">MCInst.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6aa4478c3f29a4ad6e0fe8e721c821c476"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6aa4478c3f29a4ad6e0fe8e721c821c476">llvm::RISCVMCExpr::VK_RISCV_CALL</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00037">RISCVMCExpr.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects. </div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00065">MCContext.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a4ff796b91dfd8a1d885eed8bf90d7cf7"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a4ff796b91dfd8a1d885eed8bf90d7cf7">llvm::RISCV::fixup_riscv_got_hi20</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00039">RISCVFixupKinds.h:39</a></div></div>
<div class="ttc" id="RISCVMCExpr_8h_html"><div class="ttname"><a href="RISCVMCExpr_8h.html">RISCVMCExpr.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1support_html_ae0a227ae1b2ada1da82b40479251862ca30d1099d0325778e7b60550d84c621f0"><div class="ttname"><a href="namespacellvm_1_1support.html#ae0a227ae1b2ada1da82b40479251862ca30d1099d0325778e7b60550d84c621f0">llvm::support::little</a></div><div class="ttdef"><b>Definition:</b> <a href="Endian_8h_source.html#l00029">Endian.h:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">llvm::ISD::ADD</a></div><div class="ttdoc">Simple integer binary arithmetic operators. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a88ebf98dfcb9792c5ff93e1aaeae2795"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a88ebf98dfcb9792c5ff93e1aaeae2795">llvm::RISCV::fixup_riscv_call</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00072">RISCVFixupKinds.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a14f4488176c546422f858d7adc5c9a90"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">llvm::MCOperand::getExpr</a></div><div class="ttdeci">const MCExpr * getExpr() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00095">MCInst.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstBuilder_html_a936adf259ee44cf2164405c006fdb8e4"><div class="ttname"><a href="classllvm_1_1MCInstBuilder.html#a936adf259ee44cf2164405c006fdb8e4">llvm::MCInstBuilder::addOperand</a></div><div class="ttdeci">MCInstBuilder &amp; addOperand(const MCOperand &amp;Op)</div><div class="ttdoc">Add an operand. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstBuilder_8h_source.html#l00061">MCInstBuilder.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1MCConstantExpr_html_afcc48f19c867b449ec4ba0c691c3a0f4"><div class="ttname"><a href="classllvm_1_1MCConstantExpr.html#afcc48f19c867b449ec4ba0c691c3a0f4">llvm::MCConstantExpr::create</a></div><div class="ttdeci">static const MCConstantExpr * create(int64_t Value, MCContext &amp;Ctx, bool PrintInHex=false)</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8cpp_source.html#l00169">MCExpr.cpp:169</a></div></div>
<div class="ttc" id="MCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a9396ec898399370b727b35de80497248"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a9396ec898399370b727b35de80497248">llvm::RISCVMCExpr::VK_RISCV_TPREL_ADD</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00034">RISCVMCExpr.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1support_1_1endian_html_add1f2d1d972957d22186f4ec92f985f6"><div class="ttname"><a href="namespacellvm_1_1support_1_1endian.html#add1f2d1d972957d22186f4ec92f985f6">llvm::support::endian::write</a></div><div class="ttdeci">void write(void *memory, value_type value, endianness endian)</div><div class="ttdoc">Write a value to memory with a particular endianness. </div><div class="ttdef"><b>Definition:</b> <a href="Endian_8h_source.html#l00099">Endian.h:99</a></div></div>
<div class="ttc" id="MCCodeEmitter_8h_html"><div class="ttname"><a href="MCCodeEmitter_8h.html">MCCodeEmitter.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a4509c43893edc940979f690c468664c1"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">llvm::MCOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00075">MCInst.h:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149ab67201b0aad523fe1a9cdcfa3996cd8a"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ab67201b0aad523fe1a9cdcfa3996cd8a">llvm::RISCV::fixup_riscv_lo12_s</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00027">RISCVFixupKinds.h:27</a></div></div>
<div class="ttc" id="RISCVMCTargetDesc_8h_html"><div class="ttname"><a href="RISCVMCTargetDesc_8h.html">RISCVMCTargetDesc.h</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a17c514839d8a0aca51f132e5dae74967"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a17c514839d8a0aca51f132e5dae74967">llvm::RISCVMCExpr::VK_RISCV_TLS_GOT_HI</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00035">RISCVMCExpr.h:35</a></div></div>
<div class="ttc" id="RISCVFixupKinds_8h_html"><div class="ttname"><a href="RISCVFixupKinds_8h.html">RISCVFixupKinds.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstBuilder_html_af1b2641b2a072aba9e117ea6f8f570e4"><div class="ttname"><a href="classllvm_1_1MCInstBuilder.html#af1b2641b2a072aba9e117ea6f8f570e4">llvm::MCInstBuilder::addReg</a></div><div class="ttdeci">MCInstBuilder &amp; addReg(unsigned Reg)</div><div class="ttdoc">Add a new register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstBuilder_8h_source.html#l00031">MCInstBuilder.h:31</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVMCExpr_html"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html">llvm::RISCVMCExpr</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00023">RISCVMCExpr.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MCCodeEmitter_html"><div class="ttname"><a href="classllvm_1_1MCCodeEmitter.html">llvm::MCCodeEmitter</a></div><div class="ttdoc">MCCodeEmitter - Generic instruction encoding interface. </div><div class="ttdef"><b>Definition:</b> <a href="MCCodeEmitter_8h_source.html#l00021">MCCodeEmitter.h:21</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00023">MCInstrInfo.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTXISD_html_ab995b6d422b079c863075e073b2eb96ba7cff9cc4a40fe2b19129ee8e9b0ec645"><div class="ttname"><a href="namespacellvm_1_1NVPTXISD.html#ab995b6d422b079c863075e073b2eb96ba7cff9cc4a40fe2b19129ee8e9b0ec645">llvm::NVPTXISD::Dummy</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8h_source.html#l00060">NVPTXISelLowering.h:60</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58">llvm::MCFixupKind</a></div><div class="ttdeci">MCFixupKind</div><div class="ttdoc">Extensible enumeration to represent the type of a fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00022">MCFixup.h:22</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="MCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_ae23b2e8269fe15dbe5ebb3394438960c"><div class="ttname"><a href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">llvm::MCOperand::isExpr</a></div><div class="ttdeci">bool isExpr() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00060">MCInst.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a8a2e61994b3021df5ad535363254b705"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a8a2e61994b3021df5ad535363254b705">llvm::RISCV::fixup_riscv_lo12_i</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00024">RISCVFixupKinds.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstBuilder_html_aa296050dba06115b42a55769847379ee"><div class="ttname"><a href="classllvm_1_1MCInstBuilder.html#aa296050dba06115b42a55769847379ee">llvm::MCInstBuilder::addImm</a></div><div class="ttdeci">MCInstBuilder &amp; addImm(int64_t Val)</div><div class="ttdoc">Add a new integer immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstBuilder_8h_source.html#l00037">MCInstBuilder.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a604e28a9a3d857c263b22b49ba9b19f6"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a604e28a9a3d857c263b22b49ba9b19f6">llvm::RISCVMCExpr::VK_RISCV_32_PCREL</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00039">RISCVMCExpr.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">llvm::tgtok::Bits</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1MCFixup_html_abdf37854fa6eb68017b96486df443a32"><div class="ttname"><a href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">llvm::MCFixup::create</a></div><div class="ttdeci">static MCFixup create(uint32_t Offset, const MCExpr *Value, MCFixupKind Kind, SMLoc Loc=SMLoc())</div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00093">MCFixup.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a25f04a3aac7dcd8105cd6199add50589"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a25f04a3aac7dcd8105cd6199add50589">llvm::RISCV::fixup_riscv_pcrel_lo12_i</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00033">RISCVFixupKinds.h:33</a></div></div>
<div class="ttc" id="EndianStream_8h_html"><div class="ttname"><a href="EndianStream_8h.html">EndianStream.h</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a3c930f90b860b3ff02df7bd420c1f89e"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a3c930f90b860b3ff02df7bd420c1f89e">llvm::RISCVMCExpr::VK_RISCV_LO</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00027">RISCVMCExpr.h:27</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a8a4b86f25fcb0c3c748f0e70066b9f7a"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a8a4b86f25fcb0c3c748f0e70066b9f7a">llvm::RISCV::fixup_riscv_tprel_add</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00051">RISCVFixupKinds.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6ac04a0920cd401e8c1ed55264c9d1ae7d"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6ac04a0920cd401e8c1ed55264c9d1ae7d">llvm::RISCVMCExpr::VK_RISCV_Invalid</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00040">RISCVMCExpr.h:40</a></div></div>
<div class="ttc" id="MCSymbol_8h_html"><div class="ttname"><a href="MCSymbol_8h.html">MCSymbol.h</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classCallExpr_html"><div class="ttname"><a href="classCallExpr.html">CallExpr</a></div><div class="ttdef"><b>Definition:</b> <a href="ItaniumDemangle_8h_source.html#l01717">ItaniumDemangle.h:1717</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00515">ExecutionEngine.h:515</a></div></div>
<div class="ttc" id="MCInstBuilder_8h_html"><div class="ttname"><a href="MCInstBuilder_8h.html">MCInstBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_acbb3f55fde9c5a7f25402bcb0000e30c"><div class="ttname"><a href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00180">MCInst.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstBuilder_html"><div class="ttname"><a href="classllvm_1_1MCInstBuilder.html">llvm::MCInstBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstBuilder_8h_source.html#l00021">MCInstBuilder.h:21</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a40c7fb73978096ed317dd71fb8a84cf4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">llvm::MCInst::getLoc</a></div><div class="ttdeci">SMLoc getLoc() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00178">MCInst.h:178</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a9f4ce31fb99c4613c6f173ce268f9725"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a9f4ce31fb99c4613c6f173ce268f9725">llvm::RISCV::fixup_riscv_rvc_jump</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00066">RISCVFixupKinds.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a28a380cf34cda5c68bbe50aa22378bb1"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a28a380cf34cda5c68bbe50aa22378bb1">llvm::RISCVMCExpr::VK_RISCV_TPREL_HI</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00033">RISCVMCExpr.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a3a04590e7d054034a15f0c7c64180129"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a3a04590e7d054034a15f0c7c64180129">llvm::RISCV::fixup_riscv_relax</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00079">RISCVFixupKinds.h:79</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVII_html_a3742c73542345de069d2a6ecb1d7f207a1fa709b805667423a5c0967763263bb6"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a3742c73542345de069d2a6ecb1d7f207a1fa709b805667423a5c0967763263bb6">llvm::RISCVII::InstFormatCB</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00044">RISCVBaseInfo.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149af5d53b8db9782487831bb12e66c9061c"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149af5d53b8db9782487831bb12e66c9061c">llvm::RISCV::fixup_riscv_jal</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00060">RISCVFixupKinds.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_a6581362744f1129de6d4b6c4ee8b69f0a8cbc19c1660252a30c030fa945999a91"><div class="ttname"><a href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a8cbc19c1660252a30c030fa945999a91">llvm::MCExpr::SymbolRef</a></div><div class="ttdoc">References to labels and assigned expressions. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00040">MCExpr.h:40</a></div></div>
<div class="ttc" id="namespacellvm_html_a4db2f71d62968b2be3c4bffc5050d8c7"><div class="ttname"><a href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">llvm::dyn_cast</a></div><div class="ttdeci">LLVM_NODISCARD std::enable_if&lt;!is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00332">Casting.h:332</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a1cfe2bb904199433c2ef567b6227db8c"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a1cfe2bb904199433c2ef567b6227db8c">llvm::RISCVMCExpr::VK_RISCV_TPREL_LO</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00032">RISCVMCExpr.h:32</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6ab5c3ca301e449ab85f42444601bba378"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6ab5c3ca301e449ab85f42444601bba378">llvm::RISCVMCExpr::VK_RISCV_HI</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00028">RISCVMCExpr.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a649d0d8789e34184b131eec00e540e39"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a649d0d8789e34184b131eec00e540e39">llvm::RISCV::fixup_riscv_tprel_lo12_i</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00045">RISCVFixupKinds.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVII_html_a3742c73542345de069d2a6ecb1d7f207a46b70cca748a3756c44a134ee2ecf207"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a3742c73542345de069d2a6ecb1d7f207a46b70cca748a3756c44a134ee2ecf207">llvm::RISCVII::InstFormatI</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00032">RISCVBaseInfo.h:32</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a739b9795700df7ae19816f89508f1b49"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a739b9795700df7ae19816f89508f1b49">llvm::RISCVMCExpr::VK_RISCV_TLS_GD_HI</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00036">RISCVMCExpr.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a0c02afb112894ac62bc5f4d4ce99f0ee"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a0c02afb112894ac62bc5f4d4ce99f0ee">llvm::RISCV::fixup_riscv_tprel_lo12_s</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00048">RISCVFixupKinds.h:48</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aee50fcacb786c1fc56168a0c55a4e934"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">llvm::MCInstrDesc::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Return the opcode number for this descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00228">MCInstrDesc.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a05180d523d3d284b05bddea7102bfd7d"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a05180d523d3d284b05bddea7102bfd7d">llvm::RISCVMCExpr::VK_RISCV_None</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00026">RISCVMCExpr.h:26</a></div></div>
<div class="ttc" id="Casting_8h_html"><div class="ttname"><a href="Casting_8h.html">Casting.h</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a380387ebfe7e093c92941ec73b8a2557"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a380387ebfe7e093c92941ec73b8a2557">llvm::RISCVMCExpr::VK_RISCV_PCREL_HI</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00030">RISCVMCExpr.h:30</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_a6581362744f1129de6d4b6c4ee8b69f0aa65560b8224a92e80f422df090f07c55"><div class="ttname"><a href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0aa65560b8224a92e80f422df090f07c55">llvm::MCExpr::Target</a></div><div class="ttdoc">Target specific expression. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00042">MCExpr.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVII_html_a3742c73542345de069d2a6ecb1d7f207ab75729e10c92b52d7b02f3bc3f0a0dc0"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a3742c73542345de069d2a6ecb1d7f207ab75729e10c92b52d7b02f3bc3f0a0dc0">llvm::RISCVII::InstFormatB</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00034">RISCVBaseInfo.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00172">MCInst.h:172</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149a352fb7bc558f75c5d77993daf797ea1c"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149a352fb7bc558f75c5d77993daf797ea1c">llvm::RISCV::fixup_riscv_pcrel_lo12_s</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00036">RISCVFixupKinds.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00034">MCInst.h:34</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149ad266f94de8002bb828840b8f22972ea8"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149ad266f94de8002bb828840b8f22972ea8">llvm::RISCV::fixup_riscv_branch</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00063">RISCVFixupKinds.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCV_html_a31a39f52d66a5973e6b2a499fc567149"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#a31a39f52d66a5973e6b2a499fc567149">llvm::RISCV::Fixups</a></div><div class="ttdeci">Fixups</div><div class="ttdef"><b>Definition:</b> <a href="RISCVFixupKinds_8h_source.html#l00018">RISCVFixupKinds.h:18</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ad675c21464eb38c355e73c7f72f8160b"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ad675c21464eb38c355e73c7f72f8160b">llvm::MCInstrDesc::getSize</a></div><div class="ttdeci">unsigned getSize() const</div><div class="ttdoc">Return the number of bytes in the encoding of this instruction, or zero if the encoding size cannot b...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00623">MCInstrDesc.h:623</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:44 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
