
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034879                       # Number of seconds simulated
sim_ticks                                 34879269444                       # Number of ticks simulated
final_tick                               561183319452                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 286428                       # Simulator instruction rate (inst/s)
host_op_rate                                   361687                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3039037                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903352                       # Number of bytes of host memory used
host_seconds                                 11477.08                       # Real time elapsed on the host
sim_insts                                  3287353079                       # Number of instructions simulated
sim_ops                                    4151105936                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       617216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1066112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1611392                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3299840                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1679232                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1679232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4822                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8329                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12589                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25780                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13119                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13119                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17695783                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     30565778                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        36698                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     46199133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                94607486                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51377                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        36698                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             146792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48144128                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48144128                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48144128                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17695783                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     30565778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        36698                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     46199133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              142751614                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83643333                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31520647                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25715356                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2102040                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13459255                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12443382                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3261735                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92553                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32667832                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171246576                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31520647                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15705117                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37133888                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10968140                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4685701                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15902373                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805525                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83336166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.541219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46202278     55.44%     55.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3027737      3.63%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4572592      5.49%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3166315      3.80%     68.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2221796      2.67%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2176295      2.61%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1310807      1.57%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2796710      3.36%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17861636     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83336166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.376846                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.047343                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33598993                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4915854                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35454860                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517967                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8848484                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310962                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205075659                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1220                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8848484                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35464982                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         503493                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1708625                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34068737                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2741839                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     199001598                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1150577                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       929539                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279055966                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926354390                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926354390                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107065534                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35901                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17155                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8138646                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18249565                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9345606                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112628                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2777345                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185536721                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34242                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148257363                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       295317                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61806301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189102652                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83336166                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779028                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.918126                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29673938     35.61%     35.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16713553     20.06%     55.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12073798     14.49%     70.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8007144      9.61%     79.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8082384      9.70%     89.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3896702      4.68%     94.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3447171      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       653098      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       788378      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83336166                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808095     71.04%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160190     14.08%     85.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169248     14.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124007452     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872361      1.26%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14569221      9.83%     94.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7791242      5.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148257363                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.772495                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1137533                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007673                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381283734                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247377642                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144157947                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149394896                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       466139                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7073755                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6418                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          380                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2238583                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8848484                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         265571                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        49412                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185570969                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       640397                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18249565                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9345606                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17154                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41691                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          380                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1281872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142997                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2424869                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145535135                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13618644                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2722220                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21218541                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20690357                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7599897                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.739949                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144219949                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144157947                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93404264                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265374193                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.723484                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351972                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62307006                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2118979                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74487682                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.654826                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.176785                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28355850     38.07%     38.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21396959     28.73%     66.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8087301     10.86%     77.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4527780      6.08%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3829870      5.14%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1712556      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1636111      2.20%     93.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1119715      1.50%     94.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3821540      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74487682                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3821540                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256237300                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379996522                       # The number of ROB writes
system.switch_cpus0.timesIdled                  17938                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 307167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.836433                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.836433                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.195553                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.195553                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653634038                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200491926                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188531895                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83643333                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30596108                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24884506                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2046525                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13088945                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12063848                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3145191                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90280                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33864888                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167161085                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30596108                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15209039                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35114877                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10496743                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5158342                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16547144                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       810748                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82553555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.494595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47438678     57.46%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1885662      2.28%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2450581      2.97%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3727133      4.51%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3615166      4.38%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2749335      3.33%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1635963      1.98%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2461954      2.98%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16589083     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82553555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365793                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.998499                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34991959                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5043677                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33838549                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       264163                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8415206                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5192827                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     199958024                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1313                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8415206                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36830741                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1021303                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1326487                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32220732                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2739079                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194161069                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          864                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1184025                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       860131                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           68                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    270502505                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    904266488                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    904266488                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168238720                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102263785                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41134                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23178                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7748773                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17991546                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9546267                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       184973                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2953319                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180471848                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39073                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145425454                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       272869                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58676059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178274829                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6225                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82553555                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761589                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898830                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28590699     34.63%     34.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18170314     22.01%     56.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11690466     14.16%     70.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8021599      9.72%     80.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7516568      9.11%     89.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3995552      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2949147      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       883183      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       736027      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82553555                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         715794     69.12%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        147130     14.21%     83.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172689     16.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121002080     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2054132      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16424      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14350627      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8002191      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145425454                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.738638                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1035620                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007121                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    374712952                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    239187782                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141326356                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146461074                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       491340                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6889155                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          838                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2429807                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          184                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8415206                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         600759                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97119                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180510921                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1174811                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17991546                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9546267                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22649                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73513                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          838                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1254083                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1151548                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2405631                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142618714                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13507517                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2806740                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21323041                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19972385                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7815524                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.705082                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141363828                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141326356                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90794902                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        254971429                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.689631                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356098                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98530117                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121097594                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59413552                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32848                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2080292                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74138349                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633400                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.154910                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28479346     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21342633     28.79%     67.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7875896     10.62%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4506397      6.08%     83.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3754584      5.06%     88.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1826401      2.46%     91.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1851855      2.50%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       787389      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3713848      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74138349                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98530117                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121097594                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18218851                       # Number of memory references committed
system.switch_cpus1.commit.loads             11102391                       # Number of loads committed
system.switch_cpus1.commit.membars              16424                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17367962                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109153330                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2470905                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3713848                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250935647                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          369441806                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32864                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1089778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98530117                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121097594                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98530117                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848911                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848911                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.177979                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.177979                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       641806412                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195184130                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      184720732                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32848                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83643333                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30468192                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25011017                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1982874                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12733408                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11870039                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3102338                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85553                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31482330                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             167435691                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30468192                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14972377                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35975874                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10614031                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6473405                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15398194                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       788847                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82530954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.492696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46555080     56.41%     56.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3595952      4.36%     60.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3154045      3.82%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3384935      4.10%     68.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2934245      3.56%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1545037      1.87%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1013985      1.23%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2661732      3.23%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17685943     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82530954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364263                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.001782                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33113828                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6062342                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34224920                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       536864                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8592999                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4978775                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6367                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     198555801                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50213                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8592999                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34755745                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2590448                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       818186                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33089020                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2684545                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     191835291                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        10036                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1678908                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       737060                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           35                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    266501538                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    894541829                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    894541829                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165441968                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       101059502                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33685                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17937                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7130420                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18936982                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9871897                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       240373                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2944957                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         180829471                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33671                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145314437                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       276679                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59968178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183219109                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2175                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82530954                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760726                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.911480                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29263193     35.46%     35.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17590893     21.31%     56.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11663234     14.13%     70.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7492404      9.08%     79.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7448045      9.02%     89.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4341569      5.26%     94.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3348200      4.06%     98.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       736689      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       646727      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82530954                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1065138     69.64%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            40      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        203159     13.28%     82.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       261133     17.07%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119488242     82.23%     82.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1981468      1.36%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15747      0.01%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15500167     10.67%     94.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8328813      5.73%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145314437                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.737310                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1529470                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010525                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    374965972                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    240832335                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141246066                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146843907                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       258575                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6899775                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          475                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1044                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2238551                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          587                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8592999                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1861270                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       159698                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    180863142                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       325544                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18936982                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9871897                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17923                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        115142                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         7627                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1044                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1211943                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1111480                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2323423                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142787875                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14571100                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2526557                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22661999                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20235763                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8090899                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.707104                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141389623                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141246066                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92125704                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        257300708                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.688671                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358047                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98362471                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120408558                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60457641                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31496                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2007613                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73937955                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628508                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173568                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29385402     39.74%     39.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20110930     27.20%     66.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8240614     11.15%     78.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4217470      5.70%     83.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3617373      4.89%     88.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1778558      2.41%     91.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1953328      2.64%     93.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       992500      1.34%     95.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3641780      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73937955                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98362471                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120408558                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19670547                       # Number of memory references committed
system.switch_cpus2.commit.loads             12037201                       # Number of loads committed
system.switch_cpus2.commit.membars              15748                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17281562                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108333786                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2371797                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3641780                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           251162374                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          370333578                       # The number of ROB writes
system.switch_cpus2.timesIdled                  39796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1112379                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98362471                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120408558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98362471                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.850358                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.850358                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.175975                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.175975                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       644757989                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193707525                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      186294572                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31496                       # number of misc regfile writes
system.l2.replacements                          25780                       # number of replacements
system.l2.tagsinuse                      32767.983756                       # Cycle average of tags in use
system.l2.total_refs                          1647624                       # Total number of references to valid blocks.
system.l2.sampled_refs                          58548                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.141422                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           873.452914                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.209757                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2254.466153                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.985109                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3932.885091                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.289841                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6188.877183                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3776.372988                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6694.474213                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           9011.970506                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.026656                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000464                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.068801                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000366                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.120022                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000253                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.188870                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.115246                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.204299                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.275024                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28251                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        43299                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        82048                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  153598                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54822                       # number of Writeback hits
system.l2.Writeback_hits::total                 54822                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28251                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        43299                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        82048                       # number of demand (read+write) hits
system.l2.demand_hits::total                   153598                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28251                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        43299                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        82048                       # number of overall hits
system.l2.overall_hits::total                  153598                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4822                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8324                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        12589                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 25775                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4822                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8329                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        12589                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25780                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4822                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8329                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        12589                       # number of overall misses
system.l2.overall_misses::total                 25780                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       709456                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    260405835                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       579346                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    433327822                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       474841                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    673489091                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1368986391                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       192804                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        192804                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       709456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    260405835                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       579346                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    433520626                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       474841                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    673489091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1369179195                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       709456                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    260405835                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       579346                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    433520626                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       474841                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    673489091                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1369179195                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        33073                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        51623                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        94637                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              179373                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54822                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54822                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        33073                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        51628                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        94637                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               179378                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        33073                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        51628                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        94637                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              179378                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.145799                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.161246                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.133024                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.143695                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.145799                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.161327                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.133024                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.143719                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.145799                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.161327                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.133024                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.143719                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        44341                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54003.698673                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41381.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52057.643200                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47484.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53498.219954                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53112.954064                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 38560.800000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 38560.800000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        44341                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54003.698673                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41381.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52049.540881                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47484.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53498.219954                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53110.131691                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        44341                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54003.698673                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41381.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52049.540881                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47484.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53498.219954                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53110.131691                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13119                       # number of writebacks
system.l2.writebacks::total                     13119                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4822                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8324                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        12589                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            25775                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        12589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25780                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        12589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25780                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       616518                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    232572746                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       497997                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    384899081                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       417406                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    601036607                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1220040355                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       164891                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       164891                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       616518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    232572746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       497997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    385063972                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       417406                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    601036607                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1220205246                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       616518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    232572746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       497997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    385063972                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       417406                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    601036607                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1220205246                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.145799                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.161246                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.133024                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.143695                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.145799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.161327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.133024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.143719                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.145799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.161327                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.133024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.143719                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38532.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48231.593944                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35571.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46239.678160                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41740.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47742.998411                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47334.252376                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 32978.200000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 32978.200000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38532.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48231.593944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35571.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46231.717133                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41740.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47742.998411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47331.468037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38532.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48231.593944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35571.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46231.717133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41740.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47742.998411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47331.468037                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996224                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015910006                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198939.406926                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996224                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15902354                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15902354                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15902354                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15902354                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15902354                       # number of overall hits
system.cpu0.icache.overall_hits::total       15902354                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       922361                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       922361                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       922361                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       922361                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       922361                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       922361                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15902373                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15902373                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15902373                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15902373                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15902373                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15902373                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48545.315789                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48545.315789                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48545.315789                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48545.315789                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48545.315789                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48545.315789                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       741798                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       741798                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       741798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       741798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       741798                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       741798                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46362.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46362.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46362.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46362.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46362.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46362.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33073                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163644758                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33329                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4909.981038                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.415296                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.584704                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903966                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096034                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10364145                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10364145                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17124                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17124                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17436994                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17436994                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17436994                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17436994                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        67751                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        67751                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67751                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67751                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67751                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67751                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1822702877                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1822702877                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1822702877                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1822702877                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1822702877                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1822702877                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10431896                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10431896                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17504745                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17504745                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17504745                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17504745                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006495                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006495                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003870                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26902.966406                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26902.966406                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26902.966406                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26902.966406                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26902.966406                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26902.966406                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9466                       # number of writebacks
system.cpu0.dcache.writebacks::total             9466                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        34678                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        34678                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        34678                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        34678                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        34678                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        34678                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33073                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33073                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33073                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33073                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33073                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33073                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    519374180                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    519374180                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    519374180                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    519374180                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    519374180                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    519374180                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15703.872645                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15703.872645                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15703.872645                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15703.872645                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15703.872645                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15703.872645                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.997215                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013408922                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2039052.156942                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997215                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796470                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16547127                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16547127                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16547127                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16547127                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16547127                       # number of overall hits
system.cpu1.icache.overall_hits::total       16547127                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       748000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       748000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       748000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       748000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       748000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       748000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16547144                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16547144                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16547144                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16547144                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16547144                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16547144                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        44000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        44000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        44000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        44000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        44000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        44000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       614018                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       614018                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       614018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       614018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       614018                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       614018                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43858.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43858.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43858.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43858.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43858.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43858.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51628                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172878472                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51884                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3332.018965                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.273861                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.726139                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911226                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088774                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10277193                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10277193                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7079687                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7079687                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17360                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17360                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16424                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16424                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17356880                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17356880                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17356880                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17356880                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       131352                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       131352                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2914                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2914                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       134266                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        134266                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       134266                       # number of overall misses
system.cpu1.dcache.overall_misses::total       134266                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4272432232                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4272432232                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    173866822                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    173866822                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4446299054                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4446299054                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4446299054                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4446299054                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10408545                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10408545                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7082601                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7082601                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16424                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16424                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17491146                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17491146                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17491146                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17491146                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012620                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012620                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000411                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000411                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007676                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007676                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007676                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007676                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32526.586820                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32526.586820                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 59666.033631                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59666.033631                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33115.599288                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33115.599288                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33115.599288                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33115.599288                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       752020                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 47001.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23969                       # number of writebacks
system.cpu1.dcache.writebacks::total            23969                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79729                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79729                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2909                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2909                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82638                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82638                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82638                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82638                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51623                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51623                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51628                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51628                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51628                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51628                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    838070319                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    838070319                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       204474                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       204474                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    838274793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    838274793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    838274793                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    838274793                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004960                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004960                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002952                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002952                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002952                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002952                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16234.436569                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16234.436569                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 40894.800000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 40894.800000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16236.824843                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16236.824843                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16236.824843                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16236.824843                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.997733                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009012153                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1834567.550909                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.997733                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016022                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15398181                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15398181                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15398181                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15398181                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15398181                       # number of overall hits
system.cpu2.icache.overall_hits::total       15398181                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.cpu2.icache.overall_misses::total           13                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       651516                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       651516                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       651516                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       651516                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       651516                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       651516                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15398194                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15398194                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15398194                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15398194                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15398194                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15398194                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50116.615385                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50116.615385                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50116.615385                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50116.615385                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50116.615385                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50116.615385                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       517426                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       517426                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       517426                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       517426                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       517426                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       517426                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51742.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51742.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 51742.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51742.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 51742.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51742.600000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 94637                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               190579535                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 94893                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2008.362419                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.648159                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.351841                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916594                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083406                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11457319                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11457319                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7601706                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7601706                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16971                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16971                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15748                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15748                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19059025                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19059025                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19059025                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19059025                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       354558                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       354558                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           40                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       354598                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        354598                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       354598                       # number of overall misses
system.cpu2.dcache.overall_misses::total       354598                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9873922127                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9873922127                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1539003                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1539003                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9875461130                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9875461130                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9875461130                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9875461130                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11811877                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11811877                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7601746                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7601746                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15748                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15748                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19413623                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19413623                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19413623                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19413623                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.030017                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.030017                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000005                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018265                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018265                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018265                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018265                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27848.538538                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27848.538538                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 38475.075000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 38475.075000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27849.737252                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27849.737252                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27849.737252                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27849.737252                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21387                       # number of writebacks
system.cpu2.dcache.writebacks::total            21387                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       259921                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       259921                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           40                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       259961                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       259961                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       259961                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       259961                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        94637                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        94637                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        94637                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        94637                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        94637                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        94637                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1471677689                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1471677689                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1471677689                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1471677689                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1471677689                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1471677689                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008012                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008012                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004875                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004875                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004875                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004875                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15550.764384                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15550.764384                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15550.764384                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15550.764384                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15550.764384                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15550.764384                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
