digraph "CFG for '_Z5saxpyPiS_S_' function" {
	label="CFG for '_Z5saxpyPiS_S_' function";

	Node0x518b060 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = icmp slt i32 %12, 15\l  br i1 %13, label %14, label %23\l|{<s0>T|<s1>F}}"];
	Node0x518b060:s0 -> Node0x518cf70;
	Node0x518b060:s1 -> Node0x518d000;
	Node0x518cf70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%14:\l14:                                               \l  %15 = sext i32 %12 to i64\l  %16 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %15\l  %17 = load i32, i32 addrspace(1)* %16, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %18 = shl nsw i32 %17, 1\l  %19 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %15\l  %20 = load i32, i32 addrspace(1)* %19, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %21 = add nsw i32 %18, %20\l  %22 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %15\l  store i32 %21, i32 addrspace(1)* %22, align 4, !tbaa !7\l  br label %23\l}"];
	Node0x518cf70 -> Node0x518d000;
	Node0x518d000 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%23:\l23:                                               \l  ret void\l}"];
}
