<html>
<head>
<title>Subcategories</title>
</head>

<body>
<font type="times new roman">
<h1 style="background-color:#40E0D0;">Subcategories</h1>


 <ul>
    <li><a href="index.html">Home</a></li>
  <li><a href="History.html">History</a></li>
    <li><a href="Subcategories.html">Subcategories</a></li>
  <li><a href="Roles.html">Roles</a></li>
  <li><a href="Performance.html">Performance</a></li>
  
  
<p style="background-color:#B6D0E2;">Subcategories</p>

</ul> 
</font>
<p class="MsoNormal" style="text-align:justify;direction:ltr;unicode-bidi:embed">
<span style="font-size:14.0pt;line-height:115%;font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;
mso-ascii-theme-font:major-bidi;mso-hansi-theme-font:major-bidi;mso-bidi-theme-font:
major-bidi;mso-bidi-language:AR-EG">The discipline of computer architecture has 
three main subcategories: <o:p></o:p></span></p>
<ul style="margin-top:0cm" type="disc">
	<li class="MsoNormal" style="margin-right:0cm;margin-left:36.0pt;text-align:
     justify;mso-list:l3 level1 lfo1;tab-stops:list 36.0pt;direction:ltr;
     unicode-bidi:embed"><b>
	<span style="font-size:14.0pt;line-height:115%;
     font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;mso-ascii-theme-font:major-bidi;
     mso-hansi-theme-font:major-bidi;mso-bidi-theme-font:major-bidi;mso-bidi-language:
     AR-EG">Instruction set architecture</span></b><span style="font-size:14.0pt;
     line-height:115%;font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;mso-ascii-theme-font:
     major-bidi;mso-hansi-theme-font:major-bidi;mso-bidi-theme-font:major-bidi;
     mso-bidi-language:AR-EG"> (ISA): defines the machine code that a processor 
	reads and acts upon as well as the word size, memory address modes, 
	processor registers, and data type.<o:p></o:p></span></li>
	<li class="MsoNormal" style="margin-right:0cm;margin-left:36.0pt;text-align:
     justify;mso-list:l3 level1 lfo1;tab-stops:list 36.0pt;direction:ltr;
     unicode-bidi:embed"><b>
	<span style="font-size:14.0pt;line-height:115%;
     font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;mso-ascii-theme-font:major-bidi;
     mso-hansi-theme-font:major-bidi;mso-bidi-theme-font:major-bidi;mso-bidi-language:
     AR-EG">Microarchitecture</span></b><span style="font-size:14.0pt;
     line-height:115%;font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;mso-ascii-theme-font:
     major-bidi;mso-hansi-theme-font:major-bidi;mso-bidi-theme-font:major-bidi;
     mso-bidi-language:AR-EG">: also known as "computer organization", this 
	describes how a particular processor will implement the ISA. The size of a 
	computer's CPU cache for instance, is an issue that generally has nothing to 
	do with the ISA.<o:p></o:p></span></li>
	<li class="MsoNormal" style="margin-right:0cm;margin-left:36.0pt;text-align:
     justify;mso-list:l3 level1 lfo1;tab-stops:list 36.0pt;direction:ltr;
     unicode-bidi:embed"><b>
	<span style="font-size:14.0pt;line-height:115%;
     font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;mso-ascii-theme-font:major-bidi;
     mso-hansi-theme-font:major-bidi;mso-bidi-theme-font:major-bidi;mso-bidi-language:
     AR-EG">Systems design</span></b><span style="font-size:14.0pt;line-height:
     115%;font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;mso-ascii-theme-font:major-bidi;
     mso-hansi-theme-font:major-bidi;mso-bidi-theme-font:major-bidi;mso-bidi-language:
     AR-EG">: includes all of the other hardware components within a computing 
	system, such as data processing other than the CPU (e.g., direct memory 
	access), virtualization, and multiprocessing<o:p></o:p></span></li>
</ul>
<p class="MsoNormal" style="text-align:justify;direction:ltr;unicode-bidi:embed">
<span style="font-size:14.0pt;line-height:115%;font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;
mso-ascii-theme-font:major-bidi;mso-hansi-theme-font:major-bidi;mso-bidi-theme-font:
major-bidi;mso-bidi-language:AR-EG">There are other technologies in computer 
architecture. The following technologies are used in bigger companies like 
Intel, and were estimated in 2002 to count for 1% of all of computer 
architecture: <o:p></o:p></span></p>
<ul style="margin-top:0cm" type="disc">
	<li class="MsoNormal" style="margin-right:0cm;margin-left:36.0pt;text-align:
     justify;mso-list:l4 level1 lfo2;tab-stops:list 36.0pt;direction:ltr;
     unicode-bidi:embed"><b>
	<span style="font-size:14.0pt;line-height:115%;
     font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;mso-ascii-theme-font:major-bidi;
     mso-hansi-theme-font:major-bidi;mso-bidi-theme-font:major-bidi;mso-bidi-language:
     AR-EG">Macroarchitecture</span></b><span style="font-size:14.0pt;
     line-height:115%;font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;mso-ascii-theme-font:
     major-bidi;mso-hansi-theme-font:major-bidi;mso-bidi-theme-font:major-bidi;
     mso-bidi-language:AR-EG">: architectural layers more abstract than 
	microarchitecture<o:p></o:p></span></li>
	<li class="MsoNormal" style="margin-right:0cm;margin-left:36.0pt;text-align:
     justify;mso-list:l4 level1 lfo2;tab-stops:list 36.0pt;direction:ltr;
     unicode-bidi:embed"><b>
	<span style="font-size:14.0pt;line-height:115%;
     font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;mso-ascii-theme-font:major-bidi;
     mso-hansi-theme-font:major-bidi;mso-bidi-theme-font:major-bidi;mso-bidi-language:
     AR-EG">Assembly instruction set architecture</span></b><span style="font-size:14.0pt;line-height:115%;font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;
     mso-ascii-theme-font:major-bidi;mso-hansi-theme-font:major-bidi;
     mso-bidi-theme-font:major-bidi;mso-bidi-language:AR-EG">: A smart assembler 
	may convert an abstract assembly language common to a group of machines into 
	slightly different machine language for different implementations.<o:p></o:p></span></li>
	<li class="MsoNormal" style="margin-right:0cm;margin-left:36.0pt;text-align:
     justify;mso-list:l4 level1 lfo2;tab-stops:list 36.0pt;direction:ltr;
     unicode-bidi:embed"><b>
	<span style="font-size:14.0pt;line-height:115%;
     font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;mso-ascii-theme-font:major-bidi;
     mso-hansi-theme-font:major-bidi;mso-bidi-theme-font:major-bidi;mso-bidi-language:
     AR-EG">Programmer-visible macroarchitecture</span></b><span style="font-size:14.0pt;line-height:115%;font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;
     mso-ascii-theme-font:major-bidi;mso-hansi-theme-font:major-bidi;
     mso-bidi-theme-font:major-bidi;mso-bidi-language:AR-EG">: higher-level 
	language tools such as compilers may define a consistent interface or 
	contract to programmers using them, abstracting differences between 
	underlying ISA, UISA, and microarchitectures. For example, the C, C++, or 
	Java standards define different programmer-visible macroarchitectures.<o:p></o:p></span></li>
</ul>
<ul style="margin-top:0cm" type="disc">
	<li class="MsoNormal" style="margin-right:0cm;margin-left:36.0pt;text-align:
     justify;mso-list:l0 level1 lfo3;tab-stops:list 36.0pt;direction:ltr;
     unicode-bidi:embed"><b>
	<span style="font-size:14.0pt;line-height:115%;
     font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;mso-ascii-theme-font:major-bidi;
     mso-hansi-theme-font:major-bidi;mso-bidi-theme-font:major-bidi;mso-bidi-language:
     AR-EG">Microcode</span></b><span style="font-size:14.0pt;line-height:115%;
     font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;mso-ascii-theme-font:major-bidi;
     mso-hansi-theme-font:major-bidi;mso-bidi-theme-font:major-bidi;mso-bidi-language:
     AR-EG">: microcode is software that translates instructions to run on a 
	chip. It acts like a wrapper around the hardware, presenting a preferred 
	version of the hardware's instruction set interface. This instruction 
	translation facility gives chip designers flexible options: E.g. 1. A new 
	improved version of the chip can use microcode to present the exact same 
	instruction set as the old chip version, so all software targeting that 
	instruction set will run on the new chip without needing changes. E.g. 2. 
	Microcode can present a variety of instruction sets for the same underlying 
	chip, allowing it to run a wider variety of software.<o:p></o:p></span></li>
</ul>
<ul style="margin-top:0cm" type="disc">
	<li class="MsoNormal" style="margin-right:0cm;margin-left:36.0pt;text-align:
     justify;mso-list:l2 level1 lfo4;tab-stops:list 36.0pt;direction:ltr;
     unicode-bidi:embed"><b>
	<span style="font-size:14.0pt;line-height:115%;
     font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;mso-ascii-theme-font:major-bidi;
     mso-hansi-theme-font:major-bidi;mso-bidi-theme-font:major-bidi;mso-bidi-language:
     AR-EG">UISA</span></b><span style="font-size:14.0pt;line-height:115%;
     font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;mso-ascii-theme-font:major-bidi;
     mso-hansi-theme-font:major-bidi;mso-bidi-theme-font:major-bidi;mso-bidi-language:
     AR-EG">: User Instruction Set Architecture, refers to one of three subsets 
	of the <b>RISC</b> CPU instructions provided by <b>PowerPC</b> RISC 
	Processors. The UISA subset, are those RISC instructions of interest to 
	application developers. The other two subsets are VEA (Virtual Environment 
	Architecture) instructions used by virtualisation system developers, and OEA 
	(Operating Environment Architecture) used by Operation System developers. <o:p></o:p>
	</span></li>
</ul>
<ul style="margin-top:0cm" type="disc">
	<li class="MsoNormal" style="margin-right:0cm;margin-left:36.0pt;text-align:
     justify;mso-list:l1 level1 lfo5;tab-stops:list 36.0pt;direction:ltr;
     unicode-bidi:embed"><b>
	<span style="font-size:14.0pt;line-height:115%;
     font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;mso-ascii-theme-font:major-bidi;
     mso-hansi-theme-font:major-bidi;mso-bidi-theme-font:major-bidi;mso-bidi-language:
     AR-EG">Pin architecture</span></b><span style="font-size:14.0pt;
     line-height:115%;font-family:&quot;Times New Roman&quot;,&quot;serif&quot;;mso-ascii-theme-font:
     major-bidi;mso-hansi-theme-font:major-bidi;mso-bidi-theme-font:major-bidi;
     mso-bidi-language:AR-EG">: The hardware functions that a microprocessor 
	should provide to a hardware platform, e.g., the x86 pins A20M, FERR/IGNNE 
	or FLUSH. Also, messages that the processor should emit so that external 
	caches can be invalidated (emptied). Pin architecture functions are more 
	flexible than ISA functions because external hardware can adapt to new 
	encodings, or change from a pin to a message. The term "architecture" fits, 
	because the functions must be provided for compatible systems, even if the 
	detailed method changes.<o:p></o:p></span></li>
	<img src="What-Is-Computer-Architecture.png">

</ul>

</body>


</html>