// Seed: 2819427247
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output id_6
);
  assign id_6 = 1;
  assign id_6 = id_4;
  assign id_0 = 1;
  type_9(
      1'b0 >> id_5, 1, id_5
  );
endmodule
