
---------- Begin Simulation Statistics ----------
final_tick                                14910927000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 106763                       # Simulator instruction rate (inst/s)
host_mem_usage                                 913660                       # Number of bytes of host memory used
host_op_rate                                   212539                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    93.67                       # Real time elapsed on the host
host_tick_rate                              159193148                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      19907608                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014911                       # Number of seconds simulated
sim_ticks                                 14910927000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3372426                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              59345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            368338                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3981663                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1262936                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3372426                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2109490                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3981663                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  328126                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       243508                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  12654780                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7781386                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            368774                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2145220                       # Number of branches committed
system.cpu.commit.bw_lim_events               1040485                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1362                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         9810013                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000000                       # Number of instructions committed
system.cpu.commit.committedOps               19907608                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     12708512                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.566478                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.464864                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7259823     57.13%     57.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1408983     11.09%     68.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       896430      7.05%     75.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1085979      8.55%     83.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       438647      3.45%     87.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       249704      1.96%     89.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       178387      1.40%     90.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       150074      1.18%     91.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1040485      8.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12708512                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     457352                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               183436                       # Number of function calls committed.
system.cpu.commit.int_insts                  19630237                       # Number of committed integer instructions.
system.cpu.commit.loads                       2216841                       # Number of loads committed
system.cpu.commit.membars                         640                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       102056      0.51%      0.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15775435     79.24%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           62595      0.31%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37449      0.19%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5683      0.03%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            576      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           10834      0.05%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           55532      0.28%     80.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           58170      0.29%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          83916      0.42%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          2104      0.01%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            7      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            1      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           95      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult           44      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2160200     10.85%     92.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1321100      6.64%     98.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        56641      0.28%     99.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       175169      0.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19907608                       # Class of committed instruction
system.cpu.commit.refs                        3713110                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      19907608                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.491093                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.491093                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      2540387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2540387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 85912.440863                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85912.440863                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89204.737477                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89204.737477                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2498324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2498324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3613735000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3613735000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        42063                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         42063                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22179                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22179                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1773747000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1773747000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007827                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007827                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19884                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19884                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1496426                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1496426                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101117.166042                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101117.166042                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99722.360969                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99722.360969                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1467066                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1467066                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2968799995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2968799995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019620                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019620                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        29360                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29360                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          967                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          967                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2831416995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2831416995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018974                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018974                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28393                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28393                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.238095                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.125000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               462                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        20438                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          265                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      4036813                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4036813                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 92162.678619                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92162.678619                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 95390.434265                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95390.434265                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      3965390                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3965390                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   6582534995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6582534995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017693                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017693                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        71423                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          71423                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        23146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4605163995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4605163995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011959                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011959                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        48277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        48277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      4036813                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4036813                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 92162.678619                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92162.678619                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 95390.434265                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95390.434265                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      3965390                       # number of overall hits
system.cpu.dcache.overall_hits::total         3965390                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   6582534995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6582534995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017693                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017693                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        71423                       # number of overall misses
system.cpu.dcache.overall_misses::total         71423                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        23146                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23146                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4605163995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4605163995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011959                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011959                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        48277                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        48277                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14910927000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  47241                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          759                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             83.158997                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          8121891                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.308818                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994442                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994442                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14910927000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             48265                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           8121891                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1018.308818                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4013669                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        36474                       # number of writebacks
system.cpu.dcache.writebacks::total             36474                       # number of writebacks
system.cpu.decode.BlockedCycles               4075243                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               34130698                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4729868                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4601790                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 369758                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                438016                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2922911                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         50415                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14910927000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1804046                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         20830                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  14910927000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  14910927000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     3981663                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2620308                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8460879                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                145856                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          262                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       18487142                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  596                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles         2013                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          4323                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  739516                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.267030                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            5376844                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1591062                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.239838                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           14214675                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.566217                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.458457                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8523593     59.96%     59.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   304653      2.14%     62.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   258707      1.82%     63.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   371427      2.61%     66.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   383801      2.70%     69.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   318087      2.24%     71.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   331566      2.33%     73.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   356169      2.51%     76.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  3366672     23.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14214675                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    749147                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   292055                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      2620306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2620306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31424.514815                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31424.514815                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 30297.094257                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30297.094257                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      2442887                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2442887                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5575305994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5575305994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.067709                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.067709                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       177419                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        177419                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        17527                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        17527                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4844262995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4844262995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       159892                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       159892                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.082803                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs               157                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs         2682                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      2620306                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2620306                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31424.514815                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31424.514815                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 30297.094257                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30297.094257                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      2442887                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2442887                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   5575305994                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5575305994                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.067709                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.067709                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       177419                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         177419                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        17527                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        17527                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4844262995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4844262995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       159892                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       159892                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      2620306                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2620306                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31424.514815                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31424.514815                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 30297.094257                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30297.094257                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      2442887                       # number of overall hits
system.cpu.icache.overall_hits::total         2442887                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   5575305994                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5575305994                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.067709                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.067709                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       177419                       # number of overall misses
system.cpu.icache.overall_misses::total        177419                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        17527                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        17527                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4844262995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4844262995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       159892                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       159892                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14910927000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 159625                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             16.278357                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          5400504                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.684746                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14910927000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            159892                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           5400504                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.684746                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2602779                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       159625                       # number of writebacks
system.cpu.icache.writebacks::total            159625                       # number of writebacks
system.cpu.idleCycles                          696253                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               470974                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2558062                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.706264                       # Inst execution rate
system.cpu.iew.exec_refs                      4723677                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1803277                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1320330                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3500296                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4208                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             26756                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2191212                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            29710170                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2920400                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            785846                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25441987                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4364                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                344722                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 369758                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                350401                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           387                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           319971                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         4061                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1577                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        17399                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1283454                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       694942                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1577                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       349323                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         121651                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  29664209                       # num instructions consuming a value
system.cpu.iew.wb_count                      25092824                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.609640                       # average fanout of values written-back
system.cpu.iew.wb_producers                  18084495                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.682848                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25265076                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36511167                       # number of integer regfile reads
system.cpu.int_regfile_writes                20546911                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  14910927000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.670649                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.670649                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            225749      0.86%      0.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20653761     78.75%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                66262      0.25%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39341      0.15%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                8161      0.03%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 634      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                12609      0.05%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                83577      0.32%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                71770      0.27%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               93535      0.36%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4235      0.02%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              22      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               1      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             113      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             46      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2981299     11.37%     92.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1706060      6.50%     98.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           87313      0.33%     99.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         193346      0.74%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26227835                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  588130                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1158314                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       536716                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             792772                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      417567                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015921                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  368403     88.23%     88.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     88.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     88.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     88.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     88.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     88.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     88.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     88.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     88.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     88.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     88.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     88.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     88.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   6025      1.44%     89.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     89.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    286      0.07%     89.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    49      0.01%     89.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     89.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     89.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  103      0.02%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16726      4.01%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9669      2.32%     96.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               880      0.21%     96.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            15421      3.69%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               25831523                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           66029848                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     24556108                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          38721243                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   29699007                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  26227835                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               11163                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9802540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            100252                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           9801                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     14228697                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14214675                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.845124                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.344558                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7271887     51.16%     51.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1051131      7.39%     58.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1171983      8.24%     66.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1133041      7.97%     74.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1055642      7.43%     82.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              900874      6.34%     88.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              934413      6.57%     95.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              465433      3.27%     98.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              230271      1.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14214675                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.758967                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14910927000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     2621052                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          2139                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  14910927000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  14910927000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            177902                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           155183                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3500296                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2191212                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10140861                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    324                       # number of misc regfile writes
system.cpu.numCycles                         14910928                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     14910927000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 1977199                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              22970978                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                4                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 200048                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  5011000                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   6051                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 32101                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              80707297                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               32618361                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            37193260                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4720956                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1829462                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 369758                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2127624                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 14222248                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            926823                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         49055273                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           8138                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                537                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1341041                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            498                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     41385648                       # The number of ROB reads
system.cpu.rob.rob_writes                    60965342                       # The number of ROB writes
system.cpu.timesIdled                           58685                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    78                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          541                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           541                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73047.764519                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73047.764519                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    230173506                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    230173506                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         3151                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3151                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       159447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         159447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 114675.624752                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 114675.624752                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 94635.777359                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94635.777359                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         149363                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             149363                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1156389000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1156389000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.063244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.063244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst        10084                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10084                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    953834000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    953834000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.063212                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.063212                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        10079                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10079                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         28386                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             28386                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108776.960484                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108776.960484                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88776.960484                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88776.960484                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              3915                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3915                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   2661881000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2661881000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.862080                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.862080                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           24471                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               24471                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2172461000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2172461000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.862080                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.862080                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        24471                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          24471                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        19879                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19879                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 117422.034784                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117422.034784                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 97433.253696                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97433.253696                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6482                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6482                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   1573103000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1573103000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.673927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.673927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        13397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           13397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1305021000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1305021000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.673776                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.673776                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        13394                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        13394                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        31000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        31000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_rate::.cpu.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        62000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        62000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       156832                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       156832                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       156832                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           156832                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        36474                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36474                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        36474                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36474                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           159447                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            48265                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207712                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 114675.624752                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111835.428330                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112432.703537                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 94635.777359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91838.954179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92426.914734                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               149363                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                10397                       # number of demand (read+write) hits
system.l2.demand_hits::total                   159760                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst   1156389000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4234984000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5391373000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.063244                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.784585                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.230858                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst              10084                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              37868                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47952                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    953834000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3477482000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4431316000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.063212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.784523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.230820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst         10079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         37865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47944                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          159447                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           48265                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207712                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 114675.624752                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111835.428330                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112432.703537                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 94635.777359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91838.954179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73047.764519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91231.813406                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              149363                       # number of overall hits
system.l2.overall_hits::.cpu.data               10397                       # number of overall hits
system.l2.overall_hits::total                  159760                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst   1156389000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4234984000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5391373000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.063244                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.784585                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.230858                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst             10084                       # number of overall misses
system.l2.overall_misses::.cpu.data             37868                       # number of overall misses
system.l2.overall_misses::total                 47952                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    953834000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3477482000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    230173506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4661489506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.063212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.784523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.245990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst        10079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        37865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         3151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            51095                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued             3266                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  14910927000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                3266                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   171                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  14910927000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  14910927000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          49034                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::2           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2631                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1257                       # Occupied blocks per task id
system.l2.tags.avg_refs                      7.798174                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  3346866                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     180.149330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       902.227858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2717.840153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   239.007945                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.043982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.220270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.663535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.058352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986139                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          4032                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  14910927000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     53130                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   3346866                       # Number of tag accesses
system.l2.tags.tagsinuse                  4039.225285                       # Cycle average of tags in use
system.l2.tags.total_refs                      414317                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                        62                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               31138                       # number of writebacks
system.l2.writebacks::total                     31138                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     181295.67                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                41088.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     31138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     10079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     37851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      3151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     22338.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       219.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    219.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       133.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    133.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.05                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         2.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     43260624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         43260624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          43260624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         162522424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     13524578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             219307626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      133649102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         43260624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        162522424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     13524578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            352956728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      133649102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            133649102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        26693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    197.063799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.480513                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.692974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13197     49.44%     49.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7324     27.44%     76.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2457      9.20%     86.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1102      4.13%     90.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          581      2.18%     92.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          376      1.41%     93.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          313      1.17%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          189      0.71%     95.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1154      4.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        26693                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                3269184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 3270080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1991104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              1992832                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       645056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        645056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         645056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2423360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       201664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3270080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1992832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1992832                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst        10079                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        37865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         3151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     43228.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40459.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     41618.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       645056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2422464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       201664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 43260623.568206056952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 162462333.830753803253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 13524578.317632433027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    435700500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1531996506                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    131140257                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        31138                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  10942060.18                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      1991104                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 133533213.595640301704                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 340713869750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1851                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              132971                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29334                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1851                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst           10079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           37865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         3151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               51095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31138                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31138                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    67.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1846                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001302370750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14910927000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.584009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.419198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     86.942310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1843     99.57%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6      0.32%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   40276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     51095                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 51095                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       51095                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 68.73                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    35110                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  255405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   14908487000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              2098837263                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1141068513                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.807672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.768120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.187214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1190     64.29%     64.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      1.40%     65.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              512     27.66%     93.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               79      4.27%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      1.46%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.27%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.54%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    31138                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31138                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      31138                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                65.48                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   20388                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1045800660                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 99817200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3405059730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            500.054211                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     44132500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     401700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2844867250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2214095250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1938593250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   7467538750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             34524000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 53050305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       850233600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               187360740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         949618800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        746598600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7456271835                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          12524013750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               83603520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1074548610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 90777960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3450727560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            501.868003                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     43543000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     408980000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2626877250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2267342250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1996799750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   7567384750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             35423520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 48249630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       870677280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               177357600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         966828720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        689674980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             7483317150                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          12455137500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               78795900                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       149074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       149074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 149074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5262912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5262912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5262912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  14910927000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           222535994                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          272051750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             51097                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   51097    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               51097                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        46885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         97979                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              26624                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31138                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15744                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24471                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24471                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26624                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       478964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       143795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                622759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     20420608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5423296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               25843904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  14910927000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          807233000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         479716959                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         144930876                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2021312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           262978                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021416                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.144951                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 257353     97.86%     97.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5618      2.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             262978                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests         2917                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       206871                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2697                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       415035                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2704                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           55254                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            179771                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67612                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       159625                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           28663                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             5775                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            28386                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           28386                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        159892                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19879                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
