{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651246259239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651246259239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 12:30:59 2022 " "Processing started: Fri Apr 29 12:30:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651246259239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651246259239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parte3 -c parte3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off parte3 -c parte3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651246259240 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1651246259506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulacao_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulacao_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 simulacao_tb " "Found entity 1: simulacao_tb" {  } { { "simulacao_tb.v" "" { Text "D:/Quartus_II/Projects/parte3/simulacao_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651246259543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651246259543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "placa_tb.v 2 2 " "Found 2 design units, including 2 entities, in source file placa_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "placa_tb.v" "" { Text "D:/Quartus_II/Projects/parte3/placa_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651246259545 ""} { "Info" "ISGN_ENTITY_NAME" "2 placa_tb " "Found entity 2: placa_tb" {  } { { "placa_tb.v" "" { Text "D:/Quartus_II/Projects/parte3/placa_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651246259545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651246259545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ramlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramlpm " "Found entity 1: ramlpm" {  } { { "ramlpm.v" "" { Text "D:/Quartus_II/Projects/parte3/ramlpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651246259547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651246259547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.v 1 1 " "Found 1 design units, including 1 entities, in source file cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.v" "" { Text "D:/Quartus_II/Projects/parte3/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651246259549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651246259549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram_data placa_tb.v(42) " "Verilog HDL Implicit Net warning at placa_tb.v(42): created implicit net for \"ram_data\"" {  } { { "placa_tb.v" "" { Text "D:/Quartus_II/Projects/parte3/placa_tb.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651246259550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address placa_tb.v(44) " "Verilog HDL Implicit Net warning at placa_tb.v(44): created implicit net for \"address\"" {  } { { "placa_tb.v" "" { Text "D:/Quartus_II/Projects/parte3/placa_tb.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651246259550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data placa_tb.v(44) " "Verilog HDL Implicit Net warning at placa_tb.v(44): created implicit net for \"data\"" {  } { { "placa_tb.v" "" { Text "D:/Quartus_II/Projects/parte3/placa_tb.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651246259550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wren placa_tb.v(44) " "Verilog HDL Implicit Net warning at placa_tb.v(44): created implicit net for \"wren\"" {  } { { "placa_tb.v" "" { Text "D:/Quartus_II/Projects/parte3/placa_tb.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651246259550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out placa_tb.v(44) " "Verilog HDL Implicit Net warning at placa_tb.v(44): created implicit net for \"out\"" {  } { { "placa_tb.v" "" { Text "D:/Quartus_II/Projects/parte3/placa_tb.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651246259550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cache " "Elaborating entity \"cache\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1651246259588 ""}
{ "Error" "EVRFX_VERI_OPPOSITE_DIRECTION" "cache.v(57) " "Verilog HDL error at cache.v(57): part-select direction is opposite from prefix index direction" {  } { { "cache.v" "" { Text "D:/Quartus_II/Projects/parte3/cache.v" 57 0 0 } }  } 0 10198 "Verilog HDL error at %1!s!: part-select direction is opposite from prefix index direction" 0 0 "Quartus II" 0 -1 1651246259593 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "cache cache.v(13) " "HDL error at cache.v(13): see declaration for object \"cache\"" {  } { { "cache.v" "" { Text "D:/Quartus_II/Projects/parte3/cache.v" 13 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651246259593 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1651246259595 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651246259680 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 29 12:30:59 2022 " "Processing ended: Fri Apr 29 12:30:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651246259680 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651246259680 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651246259680 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651246259680 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 6 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 6 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651246260255 ""}
