$fair
=====

No help message for this cell type found.

Simulation model (Verilog)
--------------------------

.. code-block:: verilog
   :caption: simlib.v:1728

   module \$fair (A, EN);
       
       input A, EN;
       
   endmodule

.. note::

   This page was auto-generated from the output of
   ``help $fair``.
