// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reversi_accel_bgr2hsv_16_1024_1024_1_2_2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_140_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mat_blur_data324_dout,
        mat_blur_data324_num_data_valid,
        mat_blur_data324_fifo_cap,
        mat_blur_data324_empty_n,
        mat_blur_data324_read,
        mat_hsv_data325_din,
        mat_hsv_data325_num_data_valid,
        mat_hsv_data325_fifo_cap,
        mat_hsv_data325_full_n,
        mat_hsv_data325_write,
        bound
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] mat_blur_data324_dout;
input  [1:0] mat_blur_data324_num_data_valid;
input  [1:0] mat_blur_data324_fifo_cap;
input   mat_blur_data324_empty_n;
output   mat_blur_data324_read;
output  [23:0] mat_hsv_data325_din;
input  [1:0] mat_hsv_data325_num_data_valid;
input  [1:0] mat_hsv_data325_fifo_cap;
input   mat_hsv_data325_full_n;
output   mat_hsv_data325_write;
input  [63:0] bound;

reg ap_idle;
reg mat_blur_data324_read;
reg mat_hsv_data325_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
reg    ap_block_state13_pp0_stage0_iter12;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln136_fu_1178_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [9:0] xf_cv_icvSaturate8u_cv_address0;
reg    xf_cv_icvSaturate8u_cv_ce0;
wire   [7:0] xf_cv_icvSaturate8u_cv_q0;
wire   [9:0] xf_cv_icvSaturate8u_cv_address1;
reg    xf_cv_icvSaturate8u_cv_ce1;
wire   [7:0] xf_cv_icvSaturate8u_cv_q1;
wire   [9:0] xf_cv_icvSaturate8u_cv_address2;
reg    xf_cv_icvSaturate8u_cv_ce2;
wire   [7:0] xf_cv_icvSaturate8u_cv_q2;
wire   [9:0] xf_cv_icvSaturate8u_cv_address3;
reg    xf_cv_icvSaturate8u_cv_ce3;
wire   [7:0] xf_cv_icvSaturate8u_cv_q3;
reg    mat_blur_data324_blk_n;
wire    ap_block_pp0_stage0;
reg    mat_hsv_data325_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [7:0] b_V_fu_1194_p1;
reg   [7:0] b_V_reg_2633;
reg   [7:0] b_V_reg_2633_pp0_iter3_reg;
reg   [7:0] b_V_reg_2633_pp0_iter4_reg;
reg   [7:0] b_V_reg_2633_pp0_iter5_reg;
reg   [7:0] g_V_reg_2640;
reg   [7:0] g_V_reg_2640_pp0_iter3_reg;
reg   [7:0] g_V_reg_2640_pp0_iter4_reg;
reg   [7:0] g_V_reg_2640_pp0_iter5_reg;
reg   [7:0] r_V_reg_2646;
reg   [7:0] r_V_reg_2646_pp0_iter3_reg;
reg   [7:0] r_V_reg_2646_pp0_iter4_reg;
reg   [7:0] r_V_reg_2646_pp0_iter5_reg;
wire   [8:0] zext_ln130_fu_1218_p1;
reg   [8:0] zext_ln130_reg_2652;
reg   [8:0] zext_ln130_reg_2652_pp0_iter4_reg;
reg   [8:0] zext_ln130_reg_2652_pp0_iter5_reg;
reg   [8:0] zext_ln130_reg_2652_pp0_iter6_reg;
reg   [8:0] zext_ln130_reg_2652_pp0_iter7_reg;
wire   [8:0] zext_ln1542_fu_1221_p1;
reg   [8:0] zext_ln1542_reg_2660;
reg   [8:0] zext_ln1542_reg_2660_pp0_iter4_reg;
reg   [8:0] zext_ln1542_reg_2660_pp0_iter5_reg;
reg   [8:0] zext_ln1542_reg_2660_pp0_iter6_reg;
reg   [8:0] zext_ln1542_reg_2660_pp0_iter7_reg;
reg   [7:0] xf_cv_icvSaturate8u_cv_load_reg_2672;
reg   [7:0] xf_cv_icvSaturate8u_cv_load_reg_2672_pp0_iter5_reg;
wire   [8:0] v_3_fu_1245_p2;
reg   [8:0] v_3_reg_2677;
wire   [9:0] zext_ln130_1_fu_1265_p1;
reg   [9:0] zext_ln130_1_reg_2687;
wire   [9:0] zext_ln1542_1_fu_1268_p1;
reg   [9:0] zext_ln1542_1_reg_2692;
wire   [7:0] vmin_V_fu_1288_p2;
reg   [7:0] vmin_V_reg_2702;
reg   [7:0] vmin_V_reg_2702_pp0_iter6_reg;
wire   [9:0] v_fu_1297_p2;
reg   [9:0] v_reg_2708;
reg   [9:0] v_reg_2708_pp0_iter7_reg;
wire   [8:0] zext_ln232_13_fu_1305_p1;
reg   [8:0] zext_ln232_13_reg_2713;
reg   [8:0] zext_ln232_13_reg_2713_pp0_iter7_reg;
wire   [7:0] add_ln232_fu_1330_p2;
reg   [7:0] add_ln232_reg_2724;
reg   [7:0] add_ln232_reg_2724_pp0_iter7_reg;
reg   [7:0] add_ln232_reg_2724_pp0_iter8_reg;
reg   [7:0] add_ln232_reg_2724_pp0_iter9_reg;
reg   [7:0] add_ln232_reg_2724_pp0_iter10_reg;
reg   [7:0] add_ln232_reg_2724_pp0_iter11_reg;
wire   [0:0] vr_fu_1335_p2;
reg   [0:0] vr_reg_2730;
reg   [0:0] vr_reg_2730_pp0_iter7_reg;
wire   [0:0] vg_fu_1343_p2;
reg   [0:0] vg_reg_2736;
reg   [0:0] vg_reg_2736_pp0_iter7_reg;
wire   [7:0] diff_V_fu_1354_p2;
reg   [7:0] diff_V_reg_2742;
wire   [13:0] h_fu_2023_p2;
reg  signed [13:0] h_reg_2760;
wire  signed [31:0] tmp_fu_2029_p258;
reg  signed [31:0] tmp_reg_2765;
wire   [31:0] grp_fu_2549_p2;
reg   [31:0] mul_ln166_reg_2775;
wire   [7:0] add_ln169_fu_2585_p2;
reg   [7:0] add_ln169_reg_2780;
reg   [7:0] trunc_ln5_reg_2785;
wire   [63:0] zext_ln587_fu_1236_p1;
wire   [63:0] zext_ln587_121_fu_1260_p1;
wire  signed [63:0] sext_ln587_fu_1283_p1;
wire   [63:0] zext_ln587_122_fu_1320_p1;
reg   [63:0] indvar_flatten_fu_1098;
wire   [63:0] add_ln136_fu_1183_p2;
wire    ap_loop_init;
reg    ap_block_pp0_stage0_01001;
wire   [8:0] ret_V_17_fu_1224_p2;
wire   [8:0] add_ln1541_fu_1230_p2;
wire   [8:0] zext_ln155_fu_1241_p1;
wire   [8:0] ret_V_19_fu_1250_p2;
wire   [8:0] ret_V_8_fu_1254_p2;
wire   [9:0] ret_V_18_fu_1271_p2;
wire   [9:0] ret_V_fu_1277_p2;
wire   [9:0] zext_ln156_fu_1293_p1;
wire   [8:0] zext_ln232_fu_1302_p1;
wire   [8:0] ret_V_20_fu_1308_p2;
wire   [8:0] ret_V_10_fu_1314_p2;
wire   [7:0] add_ln232_6_fu_1325_p2;
wire   [9:0] zext_ln1065_fu_1340_p1;
wire   [7:0] sub_ln232_fu_1349_p2;
wire   [31:0] rhs_V_3_fu_1373_p258;
wire   [8:0] ret_V_21_fu_1897_p2;
wire   [8:0] select_ln133_fu_1359_p3;
wire   [8:0] ret_V_14_fu_1901_p2;
wire   [0:0] xor_ln165_fu_1911_p2;
wire   [8:0] ret_V_15_fu_1924_p2;
wire   [8:0] shl_ln_fu_1932_p3;
wire   [10:0] zext_ln165_fu_1939_p1;
wire  signed [10:0] sext_ln165_fu_1928_p1;
wire   [10:0] add_ln165_fu_1943_p2;
wire   [10:0] select_ln133_1_fu_1366_p3;
wire   [10:0] and_ln165_fu_1949_p2;
wire   [0:0] xor_ln165_1_fu_1959_p2;
wire   [8:0] ret_V_16_fu_1972_p2;
wire   [9:0] shl_ln165_1_fu_1980_p3;
wire   [11:0] zext_ln165_1_fu_1987_p1;
wire  signed [11:0] sext_ln165_2_fu_1976_p1;
wire   [11:0] add_ln165_1_fu_1991_p2;
wire   [11:0] select_ln1542_1_fu_1964_p3;
wire   [11:0] and_ln165_1_fu_1997_p2;
wire  signed [12:0] sext_ln165_3_fu_2003_p1;
wire  signed [12:0] sext_ln165_1_fu_1955_p1;
wire   [12:0] add_ln165_2_fu_2007_p2;
wire   [12:0] select_ln1542_fu_1916_p3;
wire   [12:0] and_ln165_2_fu_2013_p2;
wire  signed [13:0] sext_ln165_4_fu_2019_p1;
wire  signed [13:0] sext_ln1543_fu_1907_p1;
wire   [31:0] add_ln166_fu_2554_p2;
wire   [0:0] tmp_21_fu_2559_p3;
wire   [7:0] select_ln167_fu_2577_p3;
wire   [7:0] trunc_ln167_1_fu_2567_p4;
wire  signed [19:0] trunc_ln5_fu_2591_p1;
wire   [19:0] grp_fu_2608_p3;
wire  signed [19:0] grp_fu_2608_p0;
wire   [7:0] grp_fu_2608_p1;
wire   [11:0] grp_fu_2608_p2;
reg    grp_fu_2549_ce;
reg    grp_fu_2608_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [19:0] grp_fu_2608_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_done_reg = 1'b0;
end

reversi_accel_bgr2hsv_16_1024_1024_1_2_2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_140_2_xf_cv_idEe #(
    .DataWidth( 8 ),
    .AddressRange( 769 ),
    .AddressWidth( 10 ))
xf_cv_icvSaturate8u_cv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xf_cv_icvSaturate8u_cv_address0),
    .ce0(xf_cv_icvSaturate8u_cv_ce0),
    .q0(xf_cv_icvSaturate8u_cv_q0),
    .address1(xf_cv_icvSaturate8u_cv_address1),
    .ce1(xf_cv_icvSaturate8u_cv_ce1),
    .q1(xf_cv_icvSaturate8u_cv_q1),
    .address2(xf_cv_icvSaturate8u_cv_address2),
    .ce2(xf_cv_icvSaturate8u_cv_ce2),
    .q2(xf_cv_icvSaturate8u_cv_q2),
    .address3(xf_cv_icvSaturate8u_cv_address3),
    .ce3(xf_cv_icvSaturate8u_cv_ce3),
    .q3(xf_cv_icvSaturate8u_cv_q3)
);

reversi_accel_mux_25610_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 32 ),
    .din102_WIDTH( 32 ),
    .din103_WIDTH( 32 ),
    .din104_WIDTH( 32 ),
    .din105_WIDTH( 32 ),
    .din106_WIDTH( 32 ),
    .din107_WIDTH( 32 ),
    .din108_WIDTH( 32 ),
    .din109_WIDTH( 32 ),
    .din110_WIDTH( 32 ),
    .din111_WIDTH( 32 ),
    .din112_WIDTH( 32 ),
    .din113_WIDTH( 32 ),
    .din114_WIDTH( 32 ),
    .din115_WIDTH( 32 ),
    .din116_WIDTH( 32 ),
    .din117_WIDTH( 32 ),
    .din118_WIDTH( 32 ),
    .din119_WIDTH( 32 ),
    .din120_WIDTH( 32 ),
    .din121_WIDTH( 32 ),
    .din122_WIDTH( 32 ),
    .din123_WIDTH( 32 ),
    .din124_WIDTH( 32 ),
    .din125_WIDTH( 32 ),
    .din126_WIDTH( 32 ),
    .din127_WIDTH( 32 ),
    .din128_WIDTH( 32 ),
    .din129_WIDTH( 32 ),
    .din130_WIDTH( 32 ),
    .din131_WIDTH( 32 ),
    .din132_WIDTH( 32 ),
    .din133_WIDTH( 32 ),
    .din134_WIDTH( 32 ),
    .din135_WIDTH( 32 ),
    .din136_WIDTH( 32 ),
    .din137_WIDTH( 32 ),
    .din138_WIDTH( 32 ),
    .din139_WIDTH( 32 ),
    .din140_WIDTH( 32 ),
    .din141_WIDTH( 32 ),
    .din142_WIDTH( 32 ),
    .din143_WIDTH( 32 ),
    .din144_WIDTH( 32 ),
    .din145_WIDTH( 32 ),
    .din146_WIDTH( 32 ),
    .din147_WIDTH( 32 ),
    .din148_WIDTH( 32 ),
    .din149_WIDTH( 32 ),
    .din150_WIDTH( 32 ),
    .din151_WIDTH( 32 ),
    .din152_WIDTH( 32 ),
    .din153_WIDTH( 32 ),
    .din154_WIDTH( 32 ),
    .din155_WIDTH( 32 ),
    .din156_WIDTH( 32 ),
    .din157_WIDTH( 32 ),
    .din158_WIDTH( 32 ),
    .din159_WIDTH( 32 ),
    .din160_WIDTH( 32 ),
    .din161_WIDTH( 32 ),
    .din162_WIDTH( 32 ),
    .din163_WIDTH( 32 ),
    .din164_WIDTH( 32 ),
    .din165_WIDTH( 32 ),
    .din166_WIDTH( 32 ),
    .din167_WIDTH( 32 ),
    .din168_WIDTH( 32 ),
    .din169_WIDTH( 32 ),
    .din170_WIDTH( 32 ),
    .din171_WIDTH( 32 ),
    .din172_WIDTH( 32 ),
    .din173_WIDTH( 32 ),
    .din174_WIDTH( 32 ),
    .din175_WIDTH( 32 ),
    .din176_WIDTH( 32 ),
    .din177_WIDTH( 32 ),
    .din178_WIDTH( 32 ),
    .din179_WIDTH( 32 ),
    .din180_WIDTH( 32 ),
    .din181_WIDTH( 32 ),
    .din182_WIDTH( 32 ),
    .din183_WIDTH( 32 ),
    .din184_WIDTH( 32 ),
    .din185_WIDTH( 32 ),
    .din186_WIDTH( 32 ),
    .din187_WIDTH( 32 ),
    .din188_WIDTH( 32 ),
    .din189_WIDTH( 32 ),
    .din190_WIDTH( 32 ),
    .din191_WIDTH( 32 ),
    .din192_WIDTH( 32 ),
    .din193_WIDTH( 32 ),
    .din194_WIDTH( 32 ),
    .din195_WIDTH( 32 ),
    .din196_WIDTH( 32 ),
    .din197_WIDTH( 32 ),
    .din198_WIDTH( 32 ),
    .din199_WIDTH( 32 ),
    .din200_WIDTH( 32 ),
    .din201_WIDTH( 32 ),
    .din202_WIDTH( 32 ),
    .din203_WIDTH( 32 ),
    .din204_WIDTH( 32 ),
    .din205_WIDTH( 32 ),
    .din206_WIDTH( 32 ),
    .din207_WIDTH( 32 ),
    .din208_WIDTH( 32 ),
    .din209_WIDTH( 32 ),
    .din210_WIDTH( 32 ),
    .din211_WIDTH( 32 ),
    .din212_WIDTH( 32 ),
    .din213_WIDTH( 32 ),
    .din214_WIDTH( 32 ),
    .din215_WIDTH( 32 ),
    .din216_WIDTH( 32 ),
    .din217_WIDTH( 32 ),
    .din218_WIDTH( 32 ),
    .din219_WIDTH( 32 ),
    .din220_WIDTH( 32 ),
    .din221_WIDTH( 32 ),
    .din222_WIDTH( 32 ),
    .din223_WIDTH( 32 ),
    .din224_WIDTH( 32 ),
    .din225_WIDTH( 32 ),
    .din226_WIDTH( 32 ),
    .din227_WIDTH( 32 ),
    .din228_WIDTH( 32 ),
    .din229_WIDTH( 32 ),
    .din230_WIDTH( 32 ),
    .din231_WIDTH( 32 ),
    .din232_WIDTH( 32 ),
    .din233_WIDTH( 32 ),
    .din234_WIDTH( 32 ),
    .din235_WIDTH( 32 ),
    .din236_WIDTH( 32 ),
    .din237_WIDTH( 32 ),
    .din238_WIDTH( 32 ),
    .din239_WIDTH( 32 ),
    .din240_WIDTH( 32 ),
    .din241_WIDTH( 32 ),
    .din242_WIDTH( 32 ),
    .din243_WIDTH( 32 ),
    .din244_WIDTH( 32 ),
    .din245_WIDTH( 32 ),
    .din246_WIDTH( 32 ),
    .din247_WIDTH( 32 ),
    .din248_WIDTH( 32 ),
    .din249_WIDTH( 32 ),
    .din250_WIDTH( 32 ),
    .din251_WIDTH( 32 ),
    .din252_WIDTH( 32 ),
    .din253_WIDTH( 32 ),
    .din254_WIDTH( 32 ),
    .din255_WIDTH( 32 ),
    .din256_WIDTH( 10 ),
    .dout_WIDTH( 32 ))
mux_25610_32_1_1_U174(
    .din0(32'd0),
    .din1(32'd1044480),
    .din2(32'd522240),
    .din3(32'd348160),
    .din4(32'd261120),
    .din5(32'd208896),
    .din6(32'd174080),
    .din7(32'd149211),
    .din8(32'd130560),
    .din9(32'd116053),
    .din10(32'd104448),
    .din11(32'd94953),
    .din12(32'd87040),
    .din13(32'd80345),
    .din14(32'd74606),
    .din15(32'd69632),
    .din16(32'd65280),
    .din17(32'd61440),
    .din18(32'd58027),
    .din19(32'd54973),
    .din20(32'd52224),
    .din21(32'd49737),
    .din22(32'd47476),
    .din23(32'd45412),
    .din24(32'd43520),
    .din25(32'd41779),
    .din26(32'd40172),
    .din27(32'd38684),
    .din28(32'd37303),
    .din29(32'd36017),
    .din30(32'd34816),
    .din31(32'd33693),
    .din32(32'd32640),
    .din33(32'd31651),
    .din34(32'd30720),
    .din35(32'd29842),
    .din36(32'd29013),
    .din37(32'd28229),
    .din38(32'd27486),
    .din39(32'd26782),
    .din40(32'd26112),
    .din41(32'd25475),
    .din42(32'd24869),
    .din43(32'd24290),
    .din44(32'd23738),
    .din45(32'd23211),
    .din46(32'd22706),
    .din47(32'd22223),
    .din48(32'd21760),
    .din49(32'd21316),
    .din50(32'd20890),
    .din51(32'd20480),
    .din52(32'd20086),
    .din53(32'd19707),
    .din54(32'd19342),
    .din55(32'd18991),
    .din56(32'd18651),
    .din57(32'd18324),
    .din58(32'd18008),
    .din59(32'd17703),
    .din60(32'd17408),
    .din61(32'd17123),
    .din62(32'd16846),
    .din63(32'd16579),
    .din64(32'd16320),
    .din65(32'd16069),
    .din66(32'd15825),
    .din67(32'd15589),
    .din68(32'd15360),
    .din69(32'd15137),
    .din70(32'd14921),
    .din71(32'd14711),
    .din72(32'd14507),
    .din73(32'd14308),
    .din74(32'd14115),
    .din75(32'd13926),
    .din76(32'd13743),
    .din77(32'd13565),
    .din78(32'd13391),
    .din79(32'd13221),
    .din80(32'd13056),
    .din81(32'd12895),
    .din82(32'd12738),
    .din83(32'd12584),
    .din84(32'd12434),
    .din85(32'd12288),
    .din86(32'd12145),
    .din87(32'd12006),
    .din88(32'd11869),
    .din89(32'd11736),
    .din90(32'd11605),
    .din91(32'd11478),
    .din92(32'd11353),
    .din93(32'd11231),
    .din94(32'd11111),
    .din95(32'd10995),
    .din96(32'd10880),
    .din97(32'd10768),
    .din98(32'd10658),
    .din99(32'd10550),
    .din100(32'd10445),
    .din101(32'd10341),
    .din102(32'd10240),
    .din103(32'd10141),
    .din104(32'd10043),
    .din105(32'd9947),
    .din106(32'd9854),
    .din107(32'd9761),
    .din108(32'd9671),
    .din109(32'd9582),
    .din110(32'd9495),
    .din111(32'd9410),
    .din112(32'd9326),
    .din113(32'd9243),
    .din114(32'd9162),
    .din115(32'd9082),
    .din116(32'd9004),
    .din117(32'd8927),
    .din118(32'd8852),
    .din119(32'd8777),
    .din120(32'd8704),
    .din121(32'd8632),
    .din122(32'd8561),
    .din123(32'd8492),
    .din124(32'd8423),
    .din125(32'd8356),
    .din126(32'd8290),
    .din127(32'd8224),
    .din128(32'd8160),
    .din129(32'd8097),
    .din130(32'd8034),
    .din131(32'd7973),
    .din132(32'd7913),
    .din133(32'd7853),
    .din134(32'd7795),
    .din135(32'd7737),
    .din136(32'd7680),
    .din137(32'd7624),
    .din138(32'd7569),
    .din139(32'd7514),
    .din140(32'd7461),
    .din141(32'd7408),
    .din142(32'd7355),
    .din143(32'd7304),
    .din144(32'd7253),
    .din145(32'd7203),
    .din146(32'd7154),
    .din147(32'd7105),
    .din148(32'd7057),
    .din149(32'd7010),
    .din150(32'd6963),
    .din151(32'd6917),
    .din152(32'd6872),
    .din153(32'd6827),
    .din154(32'd6782),
    .din155(32'd6739),
    .din156(32'd6695),
    .din157(32'd6653),
    .din158(32'd6611),
    .din159(32'd6569),
    .din160(32'd6528),
    .din161(32'd6487),
    .din162(32'd6447),
    .din163(32'd6408),
    .din164(32'd6369),
    .din165(32'd6330),
    .din166(32'd6292),
    .din167(32'd6254),
    .din168(32'd6217),
    .din169(32'd6180),
    .din170(32'd6144),
    .din171(32'd6108),
    .din172(32'd6073),
    .din173(32'd6037),
    .din174(32'd6003),
    .din175(32'd5968),
    .din176(32'd5935),
    .din177(32'd5901),
    .din178(32'd5868),
    .din179(32'd5835),
    .din180(32'd5803),
    .din181(32'd5771),
    .din182(32'd5739),
    .din183(32'd5708),
    .din184(32'd5677),
    .din185(32'd5646),
    .din186(32'd5615),
    .din187(32'd5585),
    .din188(32'd5556),
    .din189(32'd5526),
    .din190(32'd5497),
    .din191(32'd5468),
    .din192(32'd5440),
    .din193(32'd5412),
    .din194(32'd5384),
    .din195(32'd5356),
    .din196(32'd5329),
    .din197(32'd5302),
    .din198(32'd5275),
    .din199(32'd5249),
    .din200(32'd5222),
    .din201(32'd5196),
    .din202(32'd5171),
    .din203(32'd5145),
    .din204(32'd5120),
    .din205(32'd5095),
    .din206(32'd5070),
    .din207(32'd5046),
    .din208(32'd5022),
    .din209(32'd4998),
    .din210(32'd4974),
    .din211(32'd4950),
    .din212(32'd4927),
    .din213(32'd4904),
    .din214(32'd4881),
    .din215(32'd4858),
    .din216(32'd4836),
    .din217(32'd4813),
    .din218(32'd4791),
    .din219(32'd4769),
    .din220(32'd4748),
    .din221(32'd4726),
    .din222(32'd4705),
    .din223(32'd4684),
    .din224(32'd4663),
    .din225(32'd4642),
    .din226(32'd4622),
    .din227(32'd4601),
    .din228(32'd4581),
    .din229(32'd4561),
    .din230(32'd4541),
    .din231(32'd4522),
    .din232(32'd4502),
    .din233(32'd4483),
    .din234(32'd4464),
    .din235(32'd4445),
    .din236(32'd4426),
    .din237(32'd4407),
    .din238(32'd4389),
    .din239(32'd4370),
    .din240(32'd4352),
    .din241(32'd4334),
    .din242(32'd4316),
    .din243(32'd4298),
    .din244(32'd4281),
    .din245(32'd4263),
    .din246(32'd4246),
    .din247(32'd4229),
    .din248(32'd4212),
    .din249(32'd4195),
    .din250(32'd4178),
    .din251(32'd4161),
    .din252(32'd4145),
    .din253(32'd4128),
    .din254(32'd4112),
    .din255(32'd4096),
    .din256(v_reg_2708_pp0_iter7_reg),
    .dout(rhs_V_3_fu_1373_p258)
);

reversi_accel_mux_2568_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 32 ),
    .din102_WIDTH( 32 ),
    .din103_WIDTH( 32 ),
    .din104_WIDTH( 32 ),
    .din105_WIDTH( 32 ),
    .din106_WIDTH( 32 ),
    .din107_WIDTH( 32 ),
    .din108_WIDTH( 32 ),
    .din109_WIDTH( 32 ),
    .din110_WIDTH( 32 ),
    .din111_WIDTH( 32 ),
    .din112_WIDTH( 32 ),
    .din113_WIDTH( 32 ),
    .din114_WIDTH( 32 ),
    .din115_WIDTH( 32 ),
    .din116_WIDTH( 32 ),
    .din117_WIDTH( 32 ),
    .din118_WIDTH( 32 ),
    .din119_WIDTH( 32 ),
    .din120_WIDTH( 32 ),
    .din121_WIDTH( 32 ),
    .din122_WIDTH( 32 ),
    .din123_WIDTH( 32 ),
    .din124_WIDTH( 32 ),
    .din125_WIDTH( 32 ),
    .din126_WIDTH( 32 ),
    .din127_WIDTH( 32 ),
    .din128_WIDTH( 32 ),
    .din129_WIDTH( 32 ),
    .din130_WIDTH( 32 ),
    .din131_WIDTH( 32 ),
    .din132_WIDTH( 32 ),
    .din133_WIDTH( 32 ),
    .din134_WIDTH( 32 ),
    .din135_WIDTH( 32 ),
    .din136_WIDTH( 32 ),
    .din137_WIDTH( 32 ),
    .din138_WIDTH( 32 ),
    .din139_WIDTH( 32 ),
    .din140_WIDTH( 32 ),
    .din141_WIDTH( 32 ),
    .din142_WIDTH( 32 ),
    .din143_WIDTH( 32 ),
    .din144_WIDTH( 32 ),
    .din145_WIDTH( 32 ),
    .din146_WIDTH( 32 ),
    .din147_WIDTH( 32 ),
    .din148_WIDTH( 32 ),
    .din149_WIDTH( 32 ),
    .din150_WIDTH( 32 ),
    .din151_WIDTH( 32 ),
    .din152_WIDTH( 32 ),
    .din153_WIDTH( 32 ),
    .din154_WIDTH( 32 ),
    .din155_WIDTH( 32 ),
    .din156_WIDTH( 32 ),
    .din157_WIDTH( 32 ),
    .din158_WIDTH( 32 ),
    .din159_WIDTH( 32 ),
    .din160_WIDTH( 32 ),
    .din161_WIDTH( 32 ),
    .din162_WIDTH( 32 ),
    .din163_WIDTH( 32 ),
    .din164_WIDTH( 32 ),
    .din165_WIDTH( 32 ),
    .din166_WIDTH( 32 ),
    .din167_WIDTH( 32 ),
    .din168_WIDTH( 32 ),
    .din169_WIDTH( 32 ),
    .din170_WIDTH( 32 ),
    .din171_WIDTH( 32 ),
    .din172_WIDTH( 32 ),
    .din173_WIDTH( 32 ),
    .din174_WIDTH( 32 ),
    .din175_WIDTH( 32 ),
    .din176_WIDTH( 32 ),
    .din177_WIDTH( 32 ),
    .din178_WIDTH( 32 ),
    .din179_WIDTH( 32 ),
    .din180_WIDTH( 32 ),
    .din181_WIDTH( 32 ),
    .din182_WIDTH( 32 ),
    .din183_WIDTH( 32 ),
    .din184_WIDTH( 32 ),
    .din185_WIDTH( 32 ),
    .din186_WIDTH( 32 ),
    .din187_WIDTH( 32 ),
    .din188_WIDTH( 32 ),
    .din189_WIDTH( 32 ),
    .din190_WIDTH( 32 ),
    .din191_WIDTH( 32 ),
    .din192_WIDTH( 32 ),
    .din193_WIDTH( 32 ),
    .din194_WIDTH( 32 ),
    .din195_WIDTH( 32 ),
    .din196_WIDTH( 32 ),
    .din197_WIDTH( 32 ),
    .din198_WIDTH( 32 ),
    .din199_WIDTH( 32 ),
    .din200_WIDTH( 32 ),
    .din201_WIDTH( 32 ),
    .din202_WIDTH( 32 ),
    .din203_WIDTH( 32 ),
    .din204_WIDTH( 32 ),
    .din205_WIDTH( 32 ),
    .din206_WIDTH( 32 ),
    .din207_WIDTH( 32 ),
    .din208_WIDTH( 32 ),
    .din209_WIDTH( 32 ),
    .din210_WIDTH( 32 ),
    .din211_WIDTH( 32 ),
    .din212_WIDTH( 32 ),
    .din213_WIDTH( 32 ),
    .din214_WIDTH( 32 ),
    .din215_WIDTH( 32 ),
    .din216_WIDTH( 32 ),
    .din217_WIDTH( 32 ),
    .din218_WIDTH( 32 ),
    .din219_WIDTH( 32 ),
    .din220_WIDTH( 32 ),
    .din221_WIDTH( 32 ),
    .din222_WIDTH( 32 ),
    .din223_WIDTH( 32 ),
    .din224_WIDTH( 32 ),
    .din225_WIDTH( 32 ),
    .din226_WIDTH( 32 ),
    .din227_WIDTH( 32 ),
    .din228_WIDTH( 32 ),
    .din229_WIDTH( 32 ),
    .din230_WIDTH( 32 ),
    .din231_WIDTH( 32 ),
    .din232_WIDTH( 32 ),
    .din233_WIDTH( 32 ),
    .din234_WIDTH( 32 ),
    .din235_WIDTH( 32 ),
    .din236_WIDTH( 32 ),
    .din237_WIDTH( 32 ),
    .din238_WIDTH( 32 ),
    .din239_WIDTH( 32 ),
    .din240_WIDTH( 32 ),
    .din241_WIDTH( 32 ),
    .din242_WIDTH( 32 ),
    .din243_WIDTH( 32 ),
    .din244_WIDTH( 32 ),
    .din245_WIDTH( 32 ),
    .din246_WIDTH( 32 ),
    .din247_WIDTH( 32 ),
    .din248_WIDTH( 32 ),
    .din249_WIDTH( 32 ),
    .din250_WIDTH( 32 ),
    .din251_WIDTH( 32 ),
    .din252_WIDTH( 32 ),
    .din253_WIDTH( 32 ),
    .din254_WIDTH( 32 ),
    .din255_WIDTH( 32 ),
    .din256_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mux_2568_32_1_1_U175(
    .din0(32'd0),
    .din1(32'd122880),
    .din2(32'd61440),
    .din3(32'd40960),
    .din4(32'd30720),
    .din5(32'd24576),
    .din6(32'd20480),
    .din7(32'd17554),
    .din8(32'd15360),
    .din9(32'd13653),
    .din10(32'd12288),
    .din11(32'd11171),
    .din12(32'd10240),
    .din13(32'd9452),
    .din14(32'd8777),
    .din15(32'd8192),
    .din16(32'd7680),
    .din17(32'd7228),
    .din18(32'd6827),
    .din19(32'd6467),
    .din20(32'd6144),
    .din21(32'd5851),
    .din22(32'd5585),
    .din23(32'd5343),
    .din24(32'd5120),
    .din25(32'd4915),
    .din26(32'd4726),
    .din27(32'd4551),
    .din28(32'd4389),
    .din29(32'd4237),
    .din30(32'd4096),
    .din31(32'd3964),
    .din32(32'd3840),
    .din33(32'd3724),
    .din34(32'd3614),
    .din35(32'd3511),
    .din36(32'd3413),
    .din37(32'd3321),
    .din38(32'd3234),
    .din39(32'd3151),
    .din40(32'd3072),
    .din41(32'd2997),
    .din42(32'd2926),
    .din43(32'd2858),
    .din44(32'd2793),
    .din45(32'd2731),
    .din46(32'd2671),
    .din47(32'd2614),
    .din48(32'd2560),
    .din49(32'd2508),
    .din50(32'd2458),
    .din51(32'd2409),
    .din52(32'd2363),
    .din53(32'd2318),
    .din54(32'd2276),
    .din55(32'd2234),
    .din56(32'd2194),
    .din57(32'd2156),
    .din58(32'd2119),
    .din59(32'd2083),
    .din60(32'd2048),
    .din61(32'd2014),
    .din62(32'd1982),
    .din63(32'd1950),
    .din64(32'd1920),
    .din65(32'd1890),
    .din66(32'd1862),
    .din67(32'd1834),
    .din68(32'd1807),
    .din69(32'd1781),
    .din70(32'd1755),
    .din71(32'd1731),
    .din72(32'd1707),
    .din73(32'd1683),
    .din74(32'd1661),
    .din75(32'd1638),
    .din76(32'd1617),
    .din77(32'd1596),
    .din78(32'd1575),
    .din79(32'd1555),
    .din80(32'd1536),
    .din81(32'd1517),
    .din82(32'd1499),
    .din83(32'd1480),
    .din84(32'd1463),
    .din85(32'd1446),
    .din86(32'd1429),
    .din87(32'd1412),
    .din88(32'd1396),
    .din89(32'd1381),
    .din90(32'd1365),
    .din91(32'd1350),
    .din92(32'd1336),
    .din93(32'd1321),
    .din94(32'd1307),
    .din95(32'd1293),
    .din96(32'd1280),
    .din97(32'd1267),
    .din98(32'd1254),
    .din99(32'd1241),
    .din100(32'd1229),
    .din101(32'd1217),
    .din102(32'd1205),
    .din103(32'd1193),
    .din104(32'd1182),
    .din105(32'd1170),
    .din106(32'd1159),
    .din107(32'd1148),
    .din108(32'd1138),
    .din109(32'd1127),
    .din110(32'd1117),
    .din111(32'd1107),
    .din112(32'd1097),
    .din113(32'd1087),
    .din114(32'd1078),
    .din115(32'd1069),
    .din116(32'd1059),
    .din117(32'd1050),
    .din118(32'd1041),
    .din119(32'd1033),
    .din120(32'd1024),
    .din121(32'd1016),
    .din122(32'd1007),
    .din123(32'd999),
    .din124(32'd991),
    .din125(32'd983),
    .din126(32'd975),
    .din127(32'd968),
    .din128(32'd960),
    .din129(32'd953),
    .din130(32'd945),
    .din131(32'd938),
    .din132(32'd931),
    .din133(32'd924),
    .din134(32'd917),
    .din135(32'd910),
    .din136(32'd904),
    .din137(32'd897),
    .din138(32'd890),
    .din139(32'd884),
    .din140(32'd878),
    .din141(32'd871),
    .din142(32'd865),
    .din143(32'd859),
    .din144(32'd853),
    .din145(32'd847),
    .din146(32'd842),
    .din147(32'd836),
    .din148(32'd830),
    .din149(32'd825),
    .din150(32'd819),
    .din151(32'd814),
    .din152(32'd808),
    .din153(32'd803),
    .din154(32'd798),
    .din155(32'd793),
    .din156(32'd788),
    .din157(32'd783),
    .din158(32'd778),
    .din159(32'd773),
    .din160(32'd768),
    .din161(32'd763),
    .din162(32'd759),
    .din163(32'd754),
    .din164(32'd749),
    .din165(32'd745),
    .din166(32'd740),
    .din167(32'd736),
    .din168(32'd731),
    .din169(32'd727),
    .din170(32'd723),
    .din171(32'd719),
    .din172(32'd714),
    .din173(32'd710),
    .din174(32'd706),
    .din175(32'd702),
    .din176(32'd698),
    .din177(32'd694),
    .din178(32'd690),
    .din179(32'd686),
    .din180(32'd683),
    .din181(32'd679),
    .din182(32'd675),
    .din183(32'd671),
    .din184(32'd668),
    .din185(32'd664),
    .din186(32'd661),
    .din187(32'd657),
    .din188(32'd654),
    .din189(32'd650),
    .din190(32'd647),
    .din191(32'd643),
    .din192(32'd640),
    .din193(32'd637),
    .din194(32'd633),
    .din195(32'd630),
    .din196(32'd627),
    .din197(32'd624),
    .din198(32'd621),
    .din199(32'd617),
    .din200(32'd614),
    .din201(32'd611),
    .din202(32'd608),
    .din203(32'd605),
    .din204(32'd602),
    .din205(32'd599),
    .din206(32'd597),
    .din207(32'd594),
    .din208(32'd591),
    .din209(32'd588),
    .din210(32'd585),
    .din211(32'd582),
    .din212(32'd580),
    .din213(32'd577),
    .din214(32'd574),
    .din215(32'd572),
    .din216(32'd569),
    .din217(32'd566),
    .din218(32'd564),
    .din219(32'd561),
    .din220(32'd559),
    .din221(32'd556),
    .din222(32'd554),
    .din223(32'd551),
    .din224(32'd549),
    .din225(32'd546),
    .din226(32'd544),
    .din227(32'd541),
    .din228(32'd539),
    .din229(32'd537),
    .din230(32'd534),
    .din231(32'd532),
    .din232(32'd530),
    .din233(32'd527),
    .din234(32'd525),
    .din235(32'd523),
    .din236(32'd521),
    .din237(32'd518),
    .din238(32'd516),
    .din239(32'd514),
    .din240(32'd512),
    .din241(32'd510),
    .din242(32'd508),
    .din243(32'd506),
    .din244(32'd504),
    .din245(32'd502),
    .din246(32'd500),
    .din247(32'd497),
    .din248(32'd495),
    .din249(32'd493),
    .din250(32'd492),
    .din251(32'd490),
    .din252(32'd488),
    .din253(32'd486),
    .din254(32'd484),
    .din255(32'd482),
    .din256(diff_V_reg_2742),
    .dout(tmp_fu_2029_p258)
);

reversi_accel_mul_32s_14s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 32 ))
mul_32s_14s_32_2_1_U176(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_reg_2765),
    .din1(h_reg_2760),
    .ce(grp_fu_2549_ce),
    .dout(grp_fu_2549_p2)
);

reversi_accel_mac_muladd_20s_8ns_12ns_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 20 ))
mac_muladd_20s_8ns_12ns_20_4_1_U177(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2608_p0),
    .din1(grp_fu_2608_p1),
    .din2(grp_fu_2608_p2),
    .ce(grp_fu_2608_ce),
    .dout(grp_fu_2608_p3)
);

reversi_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_1098 <= 64'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln136_fu_1178_p2 == 1'd0))) begin
            indvar_flatten_fu_1098 <= add_ln136_fu_1183_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln169_reg_2780 <= add_ln169_fu_2585_p2;
        add_ln232_reg_2724 <= add_ln232_fu_1330_p2;
        add_ln232_reg_2724_pp0_iter10_reg <= add_ln232_reg_2724_pp0_iter9_reg;
        add_ln232_reg_2724_pp0_iter11_reg <= add_ln232_reg_2724_pp0_iter10_reg;
        add_ln232_reg_2724_pp0_iter7_reg <= add_ln232_reg_2724;
        add_ln232_reg_2724_pp0_iter8_reg <= add_ln232_reg_2724_pp0_iter7_reg;
        add_ln232_reg_2724_pp0_iter9_reg <= add_ln232_reg_2724_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        b_V_reg_2633 <= b_V_fu_1194_p1;
        b_V_reg_2633_pp0_iter3_reg <= b_V_reg_2633;
        b_V_reg_2633_pp0_iter4_reg <= b_V_reg_2633_pp0_iter3_reg;
        b_V_reg_2633_pp0_iter5_reg <= b_V_reg_2633_pp0_iter4_reg;
        diff_V_reg_2742 <= diff_V_fu_1354_p2;
        g_V_reg_2640 <= {{mat_blur_data324_dout[15:8]}};
        g_V_reg_2640_pp0_iter3_reg <= g_V_reg_2640;
        g_V_reg_2640_pp0_iter4_reg <= g_V_reg_2640_pp0_iter3_reg;
        g_V_reg_2640_pp0_iter5_reg <= g_V_reg_2640_pp0_iter4_reg;
        h_reg_2760 <= h_fu_2023_p2;
        mul_ln166_reg_2775 <= grp_fu_2549_p2;
        r_V_reg_2646 <= {{mat_blur_data324_dout[23:16]}};
        r_V_reg_2646_pp0_iter3_reg <= r_V_reg_2646;
        r_V_reg_2646_pp0_iter4_reg <= r_V_reg_2646_pp0_iter3_reg;
        r_V_reg_2646_pp0_iter5_reg <= r_V_reg_2646_pp0_iter4_reg;
        tmp_reg_2765 <= tmp_fu_2029_p258;
        trunc_ln5_reg_2785 <= {{trunc_ln5_fu_2591_p1[19:12]}};
        v_3_reg_2677 <= v_3_fu_1245_p2;
        v_reg_2708 <= v_fu_1297_p2;
        v_reg_2708_pp0_iter7_reg <= v_reg_2708;
        vg_reg_2736 <= vg_fu_1343_p2;
        vg_reg_2736_pp0_iter7_reg <= vg_reg_2736;
        vmin_V_reg_2702 <= vmin_V_fu_1288_p2;
        vmin_V_reg_2702_pp0_iter6_reg <= vmin_V_reg_2702;
        vr_reg_2730 <= vr_fu_1335_p2;
        vr_reg_2730_pp0_iter7_reg <= vr_reg_2730;
        xf_cv_icvSaturate8u_cv_load_reg_2672_pp0_iter5_reg <= xf_cv_icvSaturate8u_cv_load_reg_2672;
        zext_ln130_1_reg_2687[8 : 0] <= zext_ln130_1_fu_1265_p1[8 : 0];
        zext_ln130_reg_2652[7 : 0] <= zext_ln130_fu_1218_p1[7 : 0];
        zext_ln130_reg_2652_pp0_iter4_reg[7 : 0] <= zext_ln130_reg_2652[7 : 0];
        zext_ln130_reg_2652_pp0_iter5_reg[7 : 0] <= zext_ln130_reg_2652_pp0_iter4_reg[7 : 0];
        zext_ln130_reg_2652_pp0_iter6_reg[7 : 0] <= zext_ln130_reg_2652_pp0_iter5_reg[7 : 0];
        zext_ln130_reg_2652_pp0_iter7_reg[7 : 0] <= zext_ln130_reg_2652_pp0_iter6_reg[7 : 0];
        zext_ln1542_1_reg_2692[7 : 0] <= zext_ln1542_1_fu_1268_p1[7 : 0];
        zext_ln1542_reg_2660[7 : 0] <= zext_ln1542_fu_1221_p1[7 : 0];
        zext_ln1542_reg_2660_pp0_iter4_reg[7 : 0] <= zext_ln1542_reg_2660[7 : 0];
        zext_ln1542_reg_2660_pp0_iter5_reg[7 : 0] <= zext_ln1542_reg_2660_pp0_iter4_reg[7 : 0];
        zext_ln1542_reg_2660_pp0_iter6_reg[7 : 0] <= zext_ln1542_reg_2660_pp0_iter5_reg[7 : 0];
        zext_ln1542_reg_2660_pp0_iter7_reg[7 : 0] <= zext_ln1542_reg_2660_pp0_iter6_reg[7 : 0];
        zext_ln232_13_reg_2713[7 : 0] <= zext_ln232_13_fu_1305_p1[7 : 0];
        zext_ln232_13_reg_2713_pp0_iter7_reg[7 : 0] <= zext_ln232_13_reg_2713[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        xf_cv_icvSaturate8u_cv_load_reg_2672 <= xf_cv_icvSaturate8u_cv_q3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln136_fu_1178_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2549_ce = 1'b1;
    end else begin
        grp_fu_2549_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2608_ce = 1'b1;
    end else begin
        grp_fu_2608_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mat_blur_data324_blk_n = mat_blur_data324_empty_n;
    end else begin
        mat_blur_data324_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mat_blur_data324_read = 1'b1;
    end else begin
        mat_blur_data324_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        mat_hsv_data325_blk_n = mat_hsv_data325_full_n;
    end else begin
        mat_hsv_data325_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        mat_hsv_data325_write = 1'b1;
    end else begin
        mat_hsv_data325_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        xf_cv_icvSaturate8u_cv_ce0 = 1'b1;
    end else begin
        xf_cv_icvSaturate8u_cv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        xf_cv_icvSaturate8u_cv_ce1 = 1'b1;
    end else begin
        xf_cv_icvSaturate8u_cv_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        xf_cv_icvSaturate8u_cv_ce2 = 1'b1;
    end else begin
        xf_cv_icvSaturate8u_cv_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        xf_cv_icvSaturate8u_cv_ce3 = 1'b1;
    end else begin
        xf_cv_icvSaturate8u_cv_ce3 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln136_fu_1183_p2 = (indvar_flatten_fu_1098 + 64'd1);

assign add_ln1541_fu_1230_p2 = (ret_V_17_fu_1224_p2 + zext_ln1542_fu_1221_p1);

assign add_ln165_1_fu_1991_p2 = ($signed(zext_ln165_1_fu_1987_p1) + $signed(sext_ln165_2_fu_1976_p1));

assign add_ln165_2_fu_2007_p2 = ($signed(sext_ln165_3_fu_2003_p1) + $signed(sext_ln165_1_fu_1955_p1));

assign add_ln165_fu_1943_p2 = ($signed(zext_ln165_fu_1939_p1) + $signed(sext_ln165_fu_1928_p1));

assign add_ln166_fu_2554_p2 = (mul_ln166_reg_2775 + 32'd2048);

assign add_ln169_fu_2585_p2 = (select_ln167_fu_2577_p3 + trunc_ln167_1_fu_2567_p4);

assign add_ln232_6_fu_1325_p2 = (xf_cv_icvSaturate8u_cv_q1 + b_V_reg_2633_pp0_iter5_reg);

assign add_ln232_fu_1330_p2 = (add_ln232_6_fu_1325_p2 + xf_cv_icvSaturate8u_cv_load_reg_2672_pp0_iter5_reg);

assign and_ln165_1_fu_1997_p2 = (select_ln1542_1_fu_1964_p3 & add_ln165_1_fu_1991_p2);

assign and_ln165_2_fu_2013_p2 = (select_ln1542_fu_1916_p3 & add_ln165_2_fu_2007_p2);

assign and_ln165_fu_1949_p2 = (select_ln133_1_fu_1366_p3 & add_ln165_fu_1943_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((mat_hsv_data325_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((mat_blur_data324_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((mat_hsv_data325_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((mat_blur_data324_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((mat_hsv_data325_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((mat_blur_data324_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage0_iter12 = (mat_hsv_data325_full_n == 1'b0);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (mat_blur_data324_empty_n == 1'b0);
end

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign b_V_fu_1194_p1 = mat_blur_data324_dout[7:0];

assign diff_V_fu_1354_p2 = (sub_ln232_fu_1349_p2 + add_ln232_reg_2724);

assign grp_fu_2608_p0 = rhs_V_3_fu_1373_p258[19:0];

assign grp_fu_2608_p1 = grp_fu_2608_p10;

assign grp_fu_2608_p10 = diff_V_reg_2742;

assign grp_fu_2608_p2 = 20'd2048;

assign h_fu_2023_p2 = ($signed(sext_ln165_4_fu_2019_p1) + $signed(sext_ln1543_fu_1907_p1));

assign icmp_ln136_fu_1178_p2 = ((indvar_flatten_fu_1098 == bound) ? 1'b1 : 1'b0);

assign mat_hsv_data325_din = {{{add_ln232_reg_2724_pp0_iter11_reg}, {trunc_ln5_reg_2785}}, {add_ln169_reg_2780}};

assign ret_V_10_fu_1314_p2 = (ret_V_20_fu_1308_p2 ^ 9'd256);

assign ret_V_14_fu_1901_p2 = (select_ln133_fu_1359_p3 & ret_V_21_fu_1897_p2);

assign ret_V_15_fu_1924_p2 = (zext_ln130_reg_2652_pp0_iter7_reg - zext_ln232_13_reg_2713_pp0_iter7_reg);

assign ret_V_16_fu_1972_p2 = (zext_ln232_13_reg_2713_pp0_iter7_reg - zext_ln1542_reg_2660_pp0_iter7_reg);

assign ret_V_17_fu_1224_p2 = ($signed(9'd256) - $signed(zext_ln130_fu_1218_p1));

assign ret_V_18_fu_1271_p2 = (zext_ln1542_1_fu_1268_p1 - zext_ln130_1_fu_1265_p1);

assign ret_V_19_fu_1250_p2 = (zext_ln130_reg_2652 - zext_ln1542_reg_2660);

assign ret_V_20_fu_1308_p2 = (zext_ln232_fu_1302_p1 - zext_ln232_13_fu_1305_p1);

assign ret_V_21_fu_1897_p2 = (zext_ln1542_reg_2660_pp0_iter7_reg - zext_ln130_reg_2652_pp0_iter7_reg);

assign ret_V_8_fu_1254_p2 = (ret_V_19_fu_1250_p2 ^ 9'd256);

assign ret_V_fu_1277_p2 = (ret_V_18_fu_1271_p2 + 10'd256);

assign select_ln133_1_fu_1366_p3 = ((vg_reg_2736_pp0_iter7_reg[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln133_fu_1359_p3 = ((vr_reg_2730_pp0_iter7_reg[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1542_1_fu_1964_p3 = ((xor_ln165_1_fu_1959_p2[0:0] == 1'b1) ? 12'd4095 : 12'd0);

assign select_ln1542_fu_1916_p3 = ((xor_ln165_fu_1911_p2[0:0] == 1'b1) ? 13'd8191 : 13'd0);

assign select_ln167_fu_2577_p3 = ((tmp_21_fu_2559_p3[0:0] == 1'b1) ? 8'd180 : 8'd0);

assign sext_ln1543_fu_1907_p1 = $signed(ret_V_14_fu_1901_p2);

assign sext_ln165_1_fu_1955_p1 = $signed(and_ln165_fu_1949_p2);

assign sext_ln165_2_fu_1976_p1 = $signed(ret_V_16_fu_1972_p2);

assign sext_ln165_3_fu_2003_p1 = $signed(and_ln165_1_fu_1997_p2);

assign sext_ln165_4_fu_2019_p1 = $signed(and_ln165_2_fu_2013_p2);

assign sext_ln165_fu_1928_p1 = $signed(ret_V_15_fu_1924_p2);

assign sext_ln587_fu_1283_p1 = $signed(ret_V_fu_1277_p2);

assign shl_ln165_1_fu_1980_p3 = {{diff_V_reg_2742}, {2'd0}};

assign shl_ln_fu_1932_p3 = {{diff_V_reg_2742}, {1'd0}};

assign sub_ln232_fu_1349_p2 = (xf_cv_icvSaturate8u_cv_q0 - vmin_V_reg_2702_pp0_iter6_reg);

assign tmp_21_fu_2559_p3 = add_ln166_fu_2554_p2[32'd31];

assign trunc_ln167_1_fu_2567_p4 = {{add_ln166_fu_2554_p2[19:12]}};

assign trunc_ln5_fu_2591_p1 = grp_fu_2608_p3;

assign v_3_fu_1245_p2 = (zext_ln155_fu_1241_p1 + zext_ln130_reg_2652);

assign v_fu_1297_p2 = (zext_ln130_1_reg_2687 + zext_ln156_fu_1293_p1);

assign vg_fu_1343_p2 = ((v_fu_1297_p2 == zext_ln1065_fu_1340_p1) ? 1'b1 : 1'b0);

assign vmin_V_fu_1288_p2 = (b_V_reg_2633_pp0_iter4_reg - xf_cv_icvSaturate8u_cv_q2);

assign vr_fu_1335_p2 = ((v_fu_1297_p2 == zext_ln1542_1_reg_2692) ? 1'b1 : 1'b0);

assign xf_cv_icvSaturate8u_cv_address0 = zext_ln587_122_fu_1320_p1;

assign xf_cv_icvSaturate8u_cv_address1 = sext_ln587_fu_1283_p1;

assign xf_cv_icvSaturate8u_cv_address2 = zext_ln587_121_fu_1260_p1;

assign xf_cv_icvSaturate8u_cv_address3 = zext_ln587_fu_1236_p1;

assign xor_ln165_1_fu_1959_p2 = (vg_reg_2736_pp0_iter7_reg ^ 1'd1);

assign xor_ln165_fu_1911_p2 = (vr_reg_2730_pp0_iter7_reg ^ 1'd1);

assign zext_ln1065_fu_1340_p1 = g_V_reg_2640_pp0_iter5_reg;

assign zext_ln130_1_fu_1265_p1 = v_3_reg_2677;

assign zext_ln130_fu_1218_p1 = b_V_reg_2633;

assign zext_ln1542_1_fu_1268_p1 = r_V_reg_2646_pp0_iter4_reg;

assign zext_ln1542_fu_1221_p1 = g_V_reg_2640;

assign zext_ln155_fu_1241_p1 = xf_cv_icvSaturate8u_cv_q3;

assign zext_ln156_fu_1293_p1 = xf_cv_icvSaturate8u_cv_q1;

assign zext_ln165_1_fu_1987_p1 = shl_ln165_1_fu_1980_p3;

assign zext_ln165_fu_1939_p1 = shl_ln_fu_1932_p3;

assign zext_ln232_13_fu_1305_p1 = r_V_reg_2646_pp0_iter5_reg;

assign zext_ln232_fu_1302_p1 = vmin_V_reg_2702;

assign zext_ln587_121_fu_1260_p1 = ret_V_8_fu_1254_p2;

assign zext_ln587_122_fu_1320_p1 = ret_V_10_fu_1314_p2;

assign zext_ln587_fu_1236_p1 = add_ln1541_fu_1230_p2;

always @ (posedge ap_clk) begin
    zext_ln130_reg_2652[8] <= 1'b0;
    zext_ln130_reg_2652_pp0_iter4_reg[8] <= 1'b0;
    zext_ln130_reg_2652_pp0_iter5_reg[8] <= 1'b0;
    zext_ln130_reg_2652_pp0_iter6_reg[8] <= 1'b0;
    zext_ln130_reg_2652_pp0_iter7_reg[8] <= 1'b0;
    zext_ln1542_reg_2660[8] <= 1'b0;
    zext_ln1542_reg_2660_pp0_iter4_reg[8] <= 1'b0;
    zext_ln1542_reg_2660_pp0_iter5_reg[8] <= 1'b0;
    zext_ln1542_reg_2660_pp0_iter6_reg[8] <= 1'b0;
    zext_ln1542_reg_2660_pp0_iter7_reg[8] <= 1'b0;
    zext_ln130_1_reg_2687[9] <= 1'b0;
    zext_ln1542_1_reg_2692[9:8] <= 2'b00;
    zext_ln232_13_reg_2713[8] <= 1'b0;
    zext_ln232_13_reg_2713_pp0_iter7_reg[8] <= 1'b0;
end

endmodule //reversi_accel_bgr2hsv_16_1024_1024_1_2_2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_140_2
