@misc{https://doi.org/10.48550/arxiv.2005.02506,
  doi = {10.48550/ARXIV.2005.02506},
  url = {https://arxiv.org/abs/2005.02506},
  author = {Kermarrec, Florent and Bourdeauducq, Sébastien and Lann, Jean-Christophe Le and Badier, Hannah},
  keywords = {Hardware Architecture (cs.AR), FOS: Computer and information sciences, FOS: Computer and information sciences},
  title = {LiteX: an open-source SoC builder and library based on Migen Python DSL},
  publisher = {arXiv},
  year = {2020},  
  copyright = {Creative Commons Attribution Non Commercial Share Alike 4.0 International}
}

@misc{vexriscv:2018:Online,
  title = {VexRiscv: A FPGA friendly 32 bit RISC-V CPU implementation},
  year = {2018 (dostęp March 28, 2022)}, 
  howpublished = "\url{https://github.com/SpinalHDL/VexRiscv}"
}
