v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2,
