# The Armv8 Application Level Memory Model.
#
# This is a machine-readable, executable and formal artefact, which aims to
# generate systematic families of litmus tests which are forbidden by the Arm
# memory model.
# If you have comments on the content of this file, please send an email to
# jade.alglave@arm.com, referring to version number:
# 9470edab1356b1d824422808bf681d59529e8b91
#
# For the executable formal Armv memory model, see:
# https://developer.arm.com/architectures/cpu-architecture/a-profile/memory-model-tool
# For a textual version of the model, see section B2.3 of the Armv8 ARM:
# https://developer.arm.com/docs/ddi0487/latest/arm-architecture-reference-manual-armv8-for-armv8-a-architecture-profile
#
# Author: Will Deacon <will.deacon@arm.com>
# Author: Jade Alglave <jade.alglave@arm.com>
#
# Copyright (C) 2016-2025, Arm Ltd.
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are
# met:
#
#     * Redistributions of source code must retain the above copyright
#       notice, this list of conditions and the following disclaimer.
#     * Redistributions in binary form must reproduce the above copyright
#       notice, this list of conditions and the following disclaimer in
#       the documentation and/or other materials provided with the
#       distribution.
#     * Neither the name of ARM nor the names of its contributors may be
#       used to endorse or promote products derived from this software
#       without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
# IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
# TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
# PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
# HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
# TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
# PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
# LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
# NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
# SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

-arch AArch64
-nprocs 2
-size 4
# the generate file name is in format `Armv8-ext-forbidden******.litmus`,
# where `******` are 6 digit numbers.
-name Armv8-ext-forbidden
-fmt 6
# present value in hex
-hexa
# If only want to generate cycles rather than litmus tests
#-cycleonly true

-oneloc
-variant kvm

#-relax [PteAF1 DSB.SYs**] [PteAF1 DSB.SYs**]
#-relax [PteAF1 DSB.STsWW] [PteAF1 DSB.STsWW]
#-relax [PteV1 DSB.SYs**] [PteV1 DSB.SYs**]
#-relax [PteV1 DSB.STsWW] [PteV1 DSB.STsWW]
# HU-pred
#-relax [Fre PteHD] [Fre PteHA] [Coe PteHA] [Coe PteHD]
#-relax [Fri PteHD] [Fri PteHA] [Coi PteHA] [Coi PteHD]


# Hat causes problem when two reads are to the location and the `Pte` of such location.
# Hence we rule out all `Hat` in `vmsa`
-rejectlist [Hat]

# let haz-ob = TLBI-ob
# let TLBI-ob = TTD-read-ordered-before
# let TTD-read-ordered-before = TLBI-after; [TLBI]; po; [dsb.full]; po; [~(Imp & M)]
# let DSB-ob = [M | DC.CVAU | IC]; po; [dsb.full]; po; [~(Imp & TTD & M | Imp & Instr & R)]
# The ideas:
# `Pte** TLBI-sync.ISH*W*` generate a sequence of `WriteToPte, DSB.ISH, TLBI, DSB.ISH, MemoryEvent`.
# The first section `WriteToPte, DSB.ISH, TLBI` will be ordered by `DSB-ob` and
# the second section `TLBI, DSB.ISH, MemoryEvent` will be ordered by part of `TTD-read-ordered-before`.
# Here we change the Pte that might trigger fault, namely (1) valid = 0 or af = 0 on read and write, and (2) db = 0 on write.
# The communication edge before the `pte` write to an address, x, adds a plain memory access from the end of a thread, P1, to the beginning of
# the current thread, P0. This will create a `TLBI-after` edge, if the other thread P1 ONLY have one access to the location x.
###
# Note that we are only interested in the different location in this clause.
# A very special pattern in same location leads to a allowed test [PteZero* TLBI.ISHsWR A Amo.Cas L PodWW Coe].
###
-relax [Fre PteV0 TLBI-sync.ISHdW*]
#[Coe PteV0 TLBI-sync.ISHdW*]
-relax [Fre PteAF0 TLBI-sync.ISHdW*]
#[Coe PteAF0 TLBI-sync.ISHdW*]
#-relax [Coe PteDB0 TLBI-sync.ISHdW*]
## The following is very slow to validate in `herd7`. However the partial result shows they generated forbidden tests
-relax [Fre PteHD TLBI-sync.ISHdW*]
#[Coe PteHD TLBI-sync.ISHdW*]
-relax [Fre PteHA TLBI-sync.ISHd**] [Rfe PteHA TLBI-sync.ISHd**]
#[Coe PteHA TLBI-sync.ISHd**]

#TODO
# Rejects ordering that is not valid for TTD-read-ordered-before due to the way we construct `TLBI-after`.
# The ISBsRR does not create a TTD-read-ordered before as expected, because it may create two memory access
# to the some location esp whose Pte value is changed. This means it may not form a cycle as we expected.
#-rejectlist [DpAddrCseldR ISBsRR]

# let TTD-read-ordered-before = TLBI-after; [TLBI]; po; [dsb.full]; po; [IFB]; po; [Imp & M]
-relax [TLBI-sync.ISHs** ISB]
-relax [TLBI-sync.ISHd** ISB]

-relax [Fri PteV0 TLBI-sync.ISHs** ISB]
-relax [PteV0 Rfe TLBI-sync.ISHs** ISB]
#-relax [Coe PteV0 TLBI-sync.ISHs** ISB]
#-relax [Coe PteAF0 TLBI-sync.ISHs** ISB]
#-relax [Coe PteDB0 TLBI-sync.ISHs** ISB]

-relax [Fri PteDB0 TLBI-sync.ISHs** ISB]
-relax [Fri PteAF1 TLBI-sync.ISHs** ISB]
-relax [Fri PteV1 TLBI-sync.ISHs** ISB]
-relax [Fri PteDB1 TLBI-sync.ISHs** ISB]
-relax [Fri PteHA TLBI-sync.ISHs** ISB]
-relax [Fri PteHD TLBI-sync.ISHs** ISB]
-relax [Coi PteV0 TLBI-sync.ISHs** ISB]
-relax [Coi PteDB0 TLBI-sync.ISHs** ISB]
-relax [Coi PteAF1 TLBI-sync.ISHs** ISB]
-relax [Coi PteV1 TLBI-sync.ISHs** ISB]
-relax [Coi PteDB1 TLBI-sync.ISHs** ISB]
-relax [Coi PteHA TLBI-sync.ISHs** ISB]
-relax [Coi PteHD TLBI-sync.ISHs** ISB]


# let TTD-obs = rf; [Imp & TTD]
# Since it is a read-from realtion to implicit ttd event, it implicitly means
# the write event before MUST be a ttd related write.
# We only toggle the field that leads to some interesting result hence AF and VALID.
#-relax [PteVALID Rfe]
# The following is NOT in order.
#-reject [Fre Pte*]
#-relax [PteAF Rfe]
# let TTD-obs = [Imp & TTD]; rf

# let ca = fr | co
# let Exp-obs =
#   [Exp & M]; rf & ext; [Exp & M]
#   | [Exp & M]; ca & ext; [Exp & M]
-safe ExpObs

#let Exp-haz-ob = [Exp & R]; (po & same-loc); [Exp & R]; (ca & ext); [Exp & W]
-safe [PosRR Fre]

#let lwfs = [Exp & M | Imp & Tag & R]; (po & same-loc); [Exp & W]
-safe Pos*W

### Data and address dependance
# let data = [Exp & R]; (basic-dep; [DATA]; iico_data+; [Exp & W]) & ~same-instance
# let dob = data
-safe DpDatadW
# `DpDatasW` is stronger than `Pos*W`.
#-safe DpDatasW

# let addr = [Exp & R]; (basic-dep; [ADDR]; iico_data+; [Exp & M | Imp & Tag & R | Imp & TTD & R | HU | TLBI | DC.CVAU | IC.IVAU]) & ~same-instance
# let dob = addr
-safe DpAddrd* DpAddrsR
# `DpAddrsW` is stronger than `Pos*W`.
#-safe DpAddrsW

# let ctrl = [Exp & R]; basic-dep; [BCC]; po
# let dob = ctrl; [Exp & W | HU | TLBI | DC.CVAU | IC]
-safe [DpCtrldW ExpObs]
# `DpCtrlsW` is stronger than `Pos*W`.
#-safe DpCtrlsW

# let dob = addr; [Exp & M]; po; [Exp & W | HU]
-safe [DpAddr Pod*W] [DpAddrd* Pos*W]
# `[DpAddrs* Pos*W]` are stronger than `Pos*W` as the former are a read followed by a write to the same location.
#-safe [DpAddrs* Pos*W]

# let dob = addr; [Exp & M]; lmrs; [Exp & R | Imp & Tag & R]
# let lmrs = [W]; ((po & same-loc) & ~(intervening(W,(po & same-loc)))); [R]
-safe [DpAddr*W PosWR]

# let dob = data; [Exp & M]; lmrs; [Exp & R | Imp & Tag & R]
# let lmrs = [W]; ((po & same-loc) & ~(intervening(W,(po & same-loc)))); [R]
-safe [DpData*W PosWR]

# let ctrl = [Exp & R]; basic-dep; [BCC]; po
# let IFB-ob = [Exp & R]; ctrl; [IFB]; po
# let IFB = ISB | EXC-ENTRY-IFB | EXC-RET-IFB
-safe [DpCtrld* ISB ExpObs] [DpCtrlsR ISB ExpObs]
# [DpCtrlsW ISB] is stronger than `Pos*W`
#-safe [DpCtrlsW ISB]

# let IFB-ob = [Exp & R]; pick-ctrl-dep; [IFB]; po
# let IFB = ISB | EXC-ENTRY-IFB | EXC-RET-IFB
-safe [DpCtrlCseld* ISB ExpObs] [DpCtrlCselsR ISB ExpObs]
# [DpCtrlCselsW ISB] is stronger than `Pos*W`
#-safe [DpCtrlCselsW ISB]

# let IFB-ob = [Exp & R]; addr; [Exp & M]; po; [IFB]; po
-safe [DpAddr*R ISB*RR ExpObs] [DpAddr*W ISBdWR ExpObs]
# `[DpAddrs* ISBs*W]` are stronger than `Pos*W` as the former are a read followed by a write to the same location.
#-safe [DpAddrs* ISBs*W]
# `[DpAddr** ISB**W]` is stronger than `[DpAddr** Po**W]`
#-safe [DpAddr** ISB**W]
# `[DpAddrdW ISBsWR]` is stronger than `[DpAddrdW PosWR]`.
#-safe [DpAddrdW ISBsWR]

# let IFB-ob = [Exp & R]; pick-addr-dep; [Exp & M]; po; [IFB]; po
-safe [DpAddrCsel ISB**R ExpObs]
# `[DpAddrCsels* ISBs*W]` are stronger than `Pos*W` as the former are a read followed by a write to the same location.
#-safe [DpAddrCsels* ISBs*W]
# `[DpAddrCsel** ISB**W]` is stronger than `[DpAddr** Po**W]`
#-safe [DpAddrCsel** ISB**W]

# let pob = pick-addr-dep; [Exp & W | HU | TLBI | DC.CVAU | IC]
-safe DpAddrCseldW
# `DpAddrCselsW` is stronger than `Pos*W`.
#-safe DpAddrCselsW

# let pob = pick-data-dep
-safe DpDataCseldW
# `DpDataCselsW` is stronger than `Pos*W`.
#-safe DpDataCselsW

# let pob = pick-ctrl-dep; [Exp & W | HU | TLBI | DC.CVAU | IC]
-safe DpCtrlCseldW
# `DpCtrlCselsW` is stronger than `Pos*W`.
#-safe DpCtrlCselsW

# let pob = pick-addr-dep; [Exp & M]; po; [Exp & W | HU]
-safe [DpAddrCsel Pod*W] [DpAddrCseld* Pos*W]
# `[DpAddrCsels* Pos*W]` are stronger than `Pos*W` as the former are a read followed by a write to the same location.
#-safe [DpAddrCsels* Pos*W]

### Fence

# let bob = [Exp & M | Imp & Tag & R]; po; [dmb.full]; po; [Exp & M | Imp & Tag & R | MMU & FAULT]
# DMB.ISH*** DMB.OSH*** in `-moreedges` in `diy7`; these two edges also satisfy `dmb.full`
-safe [ExpObs DMB.SYd** ExpObs] [ExpObs DMB.SYs*R ExpObs]
# `DMB.SYs*W` is stronger than `Pos*W`.
#-safe DMB.SYs*W

# let bob = [Exp & (R \ NoRet) | Imp & Tag & R]; po; [dmb.ld]; po; [Exp & M | Imp & Tag & R | MMU & FAULT]
-safe [DMB.LDdR* ExpObs] [DMB.LDsRR ExpObs]
# `DMB.LDsRW` is stronger than `Pos*W`.
#-safe DMB.LDsRW

# let bob = [Exp & W]; po; [dmb.st]; po; [Exp & W | MMU & FAULT]
-safe DMB.STdWW
# `DMB.STsWW` is stronger than `Pos*W`.
#-safe DMB.STsWW

# let DSB-ob = [M | DC.CVAU | IC]; po; [dsb.full]; po; [~(Imp & TTD & M | Imp & Instr & R)]
# DSB.ISH*** DSB.OSH*** in `-moreedges` in `diy7`; these two edges also satisfy `dsb.full`
-safe [ExpObs DSB.SYd** ExpObs] [ExpObs DSB.SYs*R ExpObs]
# `DSB.SYs*W` is stronger than `Pos*W`.
#-safe DSB.SYs*W

# let DSB-ob = [(Exp & R) \ NoRet | Imp & Tag & R]; po; [dsb.ld]; po; [~(Imp & TTD & M | Imp & Instr & R)]
-safe [DSB.LDdR* ExpObs] [DSB.LDsRR ExpObs]
# `DSB.LDsRW` is stronger than `Pos*W`.
#-safe DSB.LDsRW

# let DSB-ob = [Exp & W]; po; [dsb.st]; po; [~(Imp & TTD & M | Imp & Instr & R)]
-safe [DSB.STdW* ExpObs] [DSB.STsWR ExpObs]
# `DSB.STsWW` is stronger than `Pos*W`.
#-safe DSB.STsWW

### Acquire-Release load and store
# let bob = [L]; po; [A]
-safe [L Po*WR A]

### Atomic operation
# Amo.Swp
# Amo.Cas
# Amo.LdAdd Amo.LdClr Amo.LdEor Amo.LdSet Amo.LdSmax Amo.LdSmin Amo.LdUmax Amo.LdUmin
# Amo.StAdd Amo.StClr Amo.StEor Amo.StSet
# There is a known problem for `Amo.Ld*` and `Amo.St*` relaxations,
# because commutative of those relaxations leads to value collision.
# For this reason, these relaxations are not included.

# let bob = [A | Q]; po; [Exp & M | Imp & Tag & R | MMU & FAULT]
-safe [A PodR* ExpObs] [A PosRR ExpObs] [Q PodR* ExpObs] [Q PosRR ExpObs]
# `[A|Q PosRW]` is stronger than `PosRW`
#-safe [A PosRW] [Q PosRW]

# An acquire atomic operation followed by a memory access also matches above
-safe [A Amo.Swp PodW* ExpObs] [A Amo.Swp PosWR ExpObs]
-safe [A Amo.Cas PodW* ExpObs] [A Amo.Cas PosWR ExpObs]
-safe [A Amo.StAdd PodW* ExpObs] [A Amo.StAdd PosWR ExpObs]
-safe [A Amo.LdAdd PodW* ExpObs] [A Amo.LdAdd PosWR ExpObs]
-safe [A LxSx PodW* ExpObs] [A LxSx PosWR ExpObs]
-safe [Q LxSx PodW* ExpObs] [Q LxSx PosWR ExpObs]
#[A|Q rmw PosWW] is stronger than `Pos*W`
#-safe [A Amo.Swp PosWW] [A Amo.Cas PosWW] [A Amo.StAdd PosWW] [A Amo.LdAdd PosWW] [A LxSx PosWW] [Q LxSx PosWW]

# let bob = [Exp & M | Imp & Tag & R]; po; [L]
-safe [ExpObs Pod*W L]
# `[Pos*W L]` is stronger than `Pos*W`
# -safe [Pos*W L]
# A memory access followed by a release atomic operation also matches above.
-safe [ExpObs Pod*R Amo.Swp L]
-safe [ExpObs Pod*R Amo.Cas L]
-safe [ExpObs Pod*R Amo.StAdd L]
-safe [ExpObs Pod*R Amo.LdAdd L]
-safe [ExpObs Pod*R LxSx L]
# `[Pos*R rmw L]` is stronger than `Pos*W`
#-safe  [Pos*R Amo.Swp L] [Pos*R Amo.Cas L] [Pos*R LxSx L]

# let aob = [Exp & M]; rmw; [Exp & M]
-safe LxSx Amo.Swp Amo.Cas

# le aob = [Exp & M]; rmw; lrs; [A | Q]
# let lrs = [W]; ((po & same-loc) & ~(intervening(W,(po & same-loc)))); [R]
-safe [LxSx PosWR A] [Amo.Swp PosWR A] [Amo.Cas PosWR A] [Amo.StAdd PosWR A] [Amo.LdAdd PosWR A]
-safe [LxSx PosWR Q] [Amo.Swp PosWR Q] [Amo.Cas PosWR Q] [Amo.StAdd PosWR Q] [Amo.LdAdd PosWR Q]

#let bob = [range([A];amo;[L])]; po; [Exp & M | Imp & Tag & R | MMU & FAULT]
# This relation cannot be directly mapped to a relaxation in `diy`,
# however, the individual `amo` relation is a suset of `rmw`, and is in `aob`,
# which means it is ordered.
# For this reason, here, we map
# `[A]; amo; [range([A];amo;[L])]; po; [Exp & M | Imp & Tag & R | MMU & FAULT]`
-safe [A Amo.Swp L PodW* ExpObs] [A Amo.Swp L PosWR ExpObs]
-safe [A Amo.Cas L PodW* ExpObs] [A Amo.Cas L PosWR ExpObs]
-safe [A Amo.StAdd L PodW* ExpObs] [A Amo.StAdd L PosWR ExpObs]
-safe [A Amo.LdAdd L PodW* ExpObs] [A Amo.LdAdd L PosWR ExpObs]
-safe [A LxSx L PodW* ExpObs]    [A LxSx L PosWR ExpObs]
# `[A rmw L PosWW]` is stronger than `Pos*W`
#-safe [A Amo.Swp L PosWW] [A Amo.Cas L PosWW] [A LxSx L PosWW]

# let bob = [Exp & M | Imp & Tag & R]; po; [L] for `Pos*** A Amo.* L` Note that `A` is irrelevant
# then let [range([A];amo;[L])]; po; [Exp & M | Imp & Tag & R | MMU & FAULT] for `A Amo.* L Po***`
# This particular edges cannot be auto generated from other safe edges.
-safe [ExpObs Po**R A Amo.Swp L Po*W* ExpObs]
-safe [ExpObs Po**R A Amo.Cas L Po*W* ExpObs]
-safe [ExpObs Po**R A Amo.StAdd L Po*W* ExpObs]
-safe [ExpObs Po**R A Amo.LdAdd L Po*W* ExpObs]

### Hat
# `Hat` is an a read-read communication edge in `diy`, namely
# the end of a thread and the beginning of antoher thread are both read events
# and they will read the same value.
###
-safe [Hat Fre]
-safe [Hat DpAddrd*]
-safe [Hat DpDatadW]
-safe [Hat DpCtrldW ExpObs]
-safe [Hat DMB.SYdR* ExpObs]
-safe [Hat DSB.SYdR* ExpObs]
-safe [Hat DMB.LDdR* ExpObs]
-safe [Hat DSB.LDdR* ExpObs]
-safe [Hat A PodR* ExpObs] [Hat Q PodR* ExpObs]
-safe [Hat Amo.Swp] [Hat Amo.Cas] [Hat Amo.StAdd] [Hat Amo.LdAdd] [Hat LxSx]

### Note for consuming the generated tests
# When verifying all the generated tests are indeed forbidden via `herd7`,
# `LxSx` and its variants take more time for `herd7` to simulate due to loop.
# It recommends pass `-unroll 0` to `herd7` for better performance.
###
