$comment
	File created using the following command:
		vcd file fulladder.msim.vcd -direction
$end
$date
	Tue Nov  5 14:17:28 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module fulladder_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % s $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - cout~output_o $end
$var wire 1 . s~output_o $end
$var wire 1 / b~input_o $end
$var wire 1 0 a~input_o $end
$var wire 1 1 cin~input_o $end
$var wire 1 2 inst2~0_combout $end
$var wire 1 3 inst1|inst~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
1%
x&
0'
1(
x)
1*
1+
1,
0-
1.
0/
00
11
02
13
$end
#50000
1"
1/
0&
03
12
0.
1-
0%
1$
#100000
1!
0"
10
0/
1&
#150000
1"
1/
0&
13
1.
1%
#200000
0!
0"
00
0/
1&
02
0-
0$
#250000
1"
1/
0&
03
12
0.
1-
0%
1$
#300000
1!
0"
10
0/
1&
#350000
1"
1/
0&
13
1.
1%
#400000
0!
0"
00
0/
1&
02
0-
0$
#450000
1"
1/
0&
03
12
0.
1-
0%
1$
#500000
1!
0"
10
0/
1&
#550000
1"
1/
0&
13
1.
1%
#600000
0!
0"
00
0/
1&
02
0-
0$
#650000
1"
1/
0&
03
12
0.
1-
0%
1$
#700000
1!
0"
10
0/
1&
#750000
1"
1/
0&
13
1.
1%
#800000
0!
0"
00
0/
1&
02
0-
0$
#850000
1"
1/
0&
03
12
0.
1-
0%
1$
#900000
1!
0"
10
0/
1&
#950000
1"
1/
0&
13
1.
1%
#1000000
