module partsel_00273(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire [6:28] x4;
  wire signed [27:1] x5;
  wire signed [26:1] x6;
  wire [31:7] x7;
  wire signed [5:27] x8;
  wire [27:1] x9;
  wire [29:7] x10;
  wire signed [26:2] x11;
  wire signed [0:30] x12;
  wire signed [3:24] x13;
  wire signed [26:1] x14;
  wire [28:3] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [27:4] p0 = 831726689;
  localparam [26:4] p1 = 29033334;
  localparam signed [6:25] p2 = 214489835;
  localparam signed [7:27] p3 = 481182643;
  assign x4 = x2[30 + s0 -: 3];
  assign x5 = {2{((p3[17] & (p0[5 + s1 +: 4] | (p3[13 -: 4] + x2[11 +: 2]))) + (p2[17 -: 1] | (!ctrl[0] || !ctrl[2] || ctrl[0] ? {x3[22 -: 1], x1[11 + s1 +: 2]} : x4[10 + s0 +: 2])))}};
  assign x6 = x4;
  assign x7 = p2[12 +: 3];
  assign x8 = (p2 + {x2, x7});
  assign x9 = (x3 & p2);
  assign x10 = {x4, (p1[11 +: 3] - ({2{x4[12 + s1]}} - (p3[14 + s0] | p3[9 +: 4])))};
  assign x11 = (x3[20] + {2{{(!ctrl[1] && ctrl[2] || !ctrl[0] ? (p2[18 + s1] ^ (x10[13 +: 3] | x9[19 +: 2])) : x0), p2}}});
  assign x12 = (!ctrl[3] && ctrl[3] && ctrl[0] ? {2{x3[13 + s3]}} : ((!ctrl[1] || ctrl[0] || !ctrl[3] ? x11 : {2{(x8[24 + s1 +: 1] + x5)}}) | (((!ctrl[2] && !ctrl[2] && !ctrl[2] ? x11[16 + s3 +: 5] : p2[16]) & (x11[11 + s0 -: 5] & x8[17])) & p0[13 + s1])));
  assign x13 = p1[9 + s3 +: 6];
  assign x14 = (x12[1 + s3 +: 2] & (!ctrl[1] && !ctrl[1] && ctrl[3] ? p3[22 + s1 -: 2] : x3[21 -: 2]));
  assign x15 = p2[14 + s3];
  assign y0 = x1;
  assign y1 = {p3, {2{(x6[21] + {p0[20 + s1 -: 1], ((x9[3 + s3 +: 3] & p2[4 + s3]) + x15[10 + s3 -: 8])})}}};
  assign y2 = (x7 + x14[11 + s3]);
  assign y3 = x15[17 + s3];
endmodule
