Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Tue Apr  6 13:21:29 2021
| Host             : QuitStealingMyPaper running 64-bit major release  (build 9200)
| Command          : report_power -file Lab4_power_routed.rpt -pb Lab4_power_summary_routed.pb -rpx Lab4_power_routed.rpx
| Design           : Lab4
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.274        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.135        |
| Device Static (W)        | 0.139        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        6 |       --- |             --- |
| Slice Logic    |    <0.001 |      557 |       --- |             --- |
|   LUT as Logic |    <0.001 |      262 |    133800 |            0.20 |
|   CARRY4       |    <0.001 |       23 |     33450 |            0.07 |
|   Register     |    <0.001 |      218 |    267600 |            0.08 |
|   Others       |     0.000 |       18 |       --- |             --- |
| Signals        |     0.001 |      441 |       --- |             --- |
| Block RAM      |     0.001 |      0.5 |       365 |            0.14 |
| MMCM           |     0.122 |        1 |        10 |           10.00 |
| DSPs           |     0.002 |        2 |       740 |            0.27 |
| I/O            |     0.004 |       13 |       285 |            4.56 |
| Static Power   |     0.139 |          |           |                 |
| Total          |     0.274 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.040 |       0.009 |      0.031 |
| Vccaux    |       1.800 |     0.098 |       0.068 |      0.031 |
| Vcco33    |       3.300 |     0.006 |       0.001 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                     | Domain                                                               | Constraint (ns) |
+-----------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_out1_clk_wiz_1                                        | datapath/audio_codec/audiocodec_master_clock/inst/clk_out1_clk_wiz_1 |            81.4 |
| clk_out2_clk_wiz_1                                        | datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1 |            20.0 |
| clkfbout_clk_wiz_1                                        | datapath/audio_codec/audiocodec_master_clock/inst/clkfbout_clk_wiz_1 |            10.0 |
| datapath/audio_codec/audiocodec_master_clock/inst/clk_in1 | clk_IBUF_BUFG                                                        |            10.0 |
+-----------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| Lab4                          |     0.135 |
|   datapath                    |     0.130 |
|     LeftBRAM                  |     0.001 |
|     audio_codec               |     0.125 |
|       audiocodec_master_clock |     0.123 |
|       initialize_audio        |     0.001 |
+-------------------------------+-----------+


