Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: user_logic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "user_logic.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "user_logic"
Output Format                      : NGC
Target Device                      : xc3s1600e-4-fg320

---- Source Options
Top Module Name                    : user_logic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//vboxsvr/workarea/SysEmp/test_MB_LCDCtr/TestLCD_2/pcores/lcd2x16interface_v3_00_a/hdl/vhdl/lcd_tx_fsm.vhd" in Library work.
Architecture behavioral of Entity lcd_tx_fsm is up to date.
Compiling vhdl file "//vboxsvr/workarea/SysEmp/test_MB_LCDCtr/TestLCD_2/pcores/lcd2x16interface_v3_00_a/hdl/vhdl/lcd_init_fsm.vhd" in Library work.
Architecture behavioral of Entity lcd_init_fsm is up to date.
Compiling vhdl file "//vboxsvr/workarea/SysEmp/test_MB_LCDCtr/TestLCD_2/pcores/lcd2x16interface_v3_00_a/hdl/vhdl/lcd_host_if.vhd" in Library work.
Architecture behavioral of Entity lcd_host_if is up to date.
Compiling vhdl file "//vboxsvr/workarea/SysEmp/test_MB_LCDCtr/TestLCD_2/pcores/lcd2x16interface_v3_00_a/devl/projnav/ipcore_dir/LcdRam.vhd" in Library work.
Architecture lcdram_a of Entity lcdram is up to date.
Compiling vhdl file "//vboxsvr/workarea/SysEmp/test_MB_LCDCtr/TestLCD_2/pcores/lcd2x16interface_v3_00_a/hdl/vhdl/LcdCtrfsm.vhd" in Library work.
Architecture arch of Entity lcdctrfsm is up to date.
Compiling vhdl file "//vboxsvr/workarea/SysEmp/test_MB_LCDCtr/TestLCD_2/pcores/lcd2x16interface_v3_00_a/hdl/vhdl/lcd.vhd" in Library work.
Architecture behavioral of Entity lcd is up to date.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Architecture proc_common_pkg of Entity proc_common_pkg is up to date.
Compiling vhdl file "//vboxsvr/workarea/SysEmp/test_MB_LCDCtr/TestLCD_2/pcores/lcd2x16interface_v3_00_a/hdl/vhdl/lcdInterface.vhd" in Library work.
Architecture arch of Entity cldinterface is up to date.
Compiling vhdl file "//vboxsvr/workarea/SysEmp/test_MB_LCDCtr/TestLCD_2/pcores/lcd2x16interface_v3_00_a/hdl/vhdl/user_logic.vhd" in Library lcd2x16interface_v3_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <imp>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <user_logic> in library <lcd2x16interface_v3_00_a> (architecture <imp>) with generics.
	C_NUM_REG = 1
	C_SLV_DWIDTH = 32

Analyzing hierarchy for entity <cldInterface> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <LcdCtrFsm> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <lcd> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <lcd_tx_fsm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <lcd_init_fsm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <lcd_host_if> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <user_logic> in library <lcd2x16interface_v3_00_a> (Architecture <imp>).
	C_NUM_REG = 1
	C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <user_logic> analyzed. Unit <user_logic> generated.

Analyzing Entity <cldInterface> in library <work> (Architecture <arch>).
Entity <cldInterface> analyzed. Unit <cldInterface> generated.

Analyzing Entity <LcdCtrFsm> in library <work> (Architecture <arch>).
WARNING:Xst:2211 - "//vboxsvr/workarea/SysEmp/test_MB_LCDCtr/TestLCD_2/pcores/lcd2x16interface_v3_00_a/hdl/vhdl/LcdCtrfsm.vhd" line 47: Instantiating black box module <LcdRam>.
Entity <LcdCtrFsm> analyzed. Unit <LcdCtrFsm> generated.

Analyzing Entity <lcd> in library <work> (Architecture <behavioral>).
Entity <lcd> analyzed. Unit <lcd> generated.

Analyzing Entity <lcd_tx_fsm> in library <work> (Architecture <behavioral>).
Entity <lcd_tx_fsm> analyzed. Unit <lcd_tx_fsm> generated.

Analyzing Entity <lcd_init_fsm> in library <work> (Architecture <behavioral>).
Entity <lcd_init_fsm> analyzed. Unit <lcd_init_fsm> generated.

Analyzing Entity <lcd_host_if> in library <work> (Architecture <behavioral>).
Entity <lcd_host_if> analyzed. Unit <lcd_host_if> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <lcd_tx_fsm>.
    Related source file is "//vboxsvr/workarea/SysEmp/test_MB_LCDCtr/TestLCD_2/pcores/lcd2x16interface_v3_00_a/hdl/vhdl/lcd_tx_fsm.vhd".
    Found finite state machine <FSM_0> for signal <lcd_tx_curr_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit up counter for signal <cnt230ns>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <lcd_tx_fsm> synthesized.


Synthesizing Unit <lcd_init_fsm>.
    Related source file is "//vboxsvr/workarea/SysEmp/test_MB_LCDCtr/TestLCD_2/pcores/lcd2x16interface_v3_00_a/hdl/vhdl/lcd_init_fsm.vhd".
    Found finite state machine <FSM_1> for signal <lcd_init_curr_state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 32                                             |
    | Inputs             | 11                                             |
    | Outputs            | 17                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_15ms                                      |
    | Power Up State     | wait_15ms                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <flag40us>.
    Found 13-bit up counter for signal <cnt100us>.
    Found 20-bit up counter for signal <cnt15ms>.
    Found 17-bit up counter for signal <cnt1p64ms>.
    Found 11-bit up counter for signal <cnt40us>.
    Found 18-bit up counter for signal <cnt4p1ms>.
    Found 5-bit register for signal <flag40us>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <lcd_init_fsm> synthesized.


Synthesizing Unit <lcd_host_if>.
    Related source file is "//vboxsvr/workarea/SysEmp/test_MB_LCDCtr/TestLCD_2/pcores/lcd2x16interface_v3_00_a/hdl/vhdl/lcd_host_if.vhd".
    Found finite state machine <FSM_2> for signal <lcd_host_if_curr_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit up counter for signal <cnt40us>.
    Found 1-bit register for signal <dack>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <lcd_host_if> synthesized.


Synthesizing Unit <LcdCtrFsm>.
    Related source file is "//vboxsvr/workarea/SysEmp/test_MB_LCDCtr/TestLCD_2/pcores/lcd2x16interface_v3_00_a/hdl/vhdl/LcdCtrfsm.vhd".
    Found finite state machine <FSM_3> for signal <lcd_curr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_rdy                                       |
    | Power Up State     | wait_rdy                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit up counter for signal <counter>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <LcdCtrFsm> synthesized.


Synthesizing Unit <lcd>.
    Related source file is "//vboxsvr/workarea/SysEmp/test_MB_LCDCtr/TestLCD_2/pcores/lcd2x16interface_v3_00_a/hdl/vhdl/lcd.vhd".
Unit <lcd> synthesized.


Synthesizing Unit <cldInterface>.
    Related source file is "//vboxsvr/workarea/SysEmp/test_MB_LCDCtr/TestLCD_2/pcores/lcd2x16interface_v3_00_a/hdl/vhdl/lcdInterface.vhd".
Unit <cldInterface> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "//vboxsvr/workarea/SysEmp/test_MB_LCDCtr/TestLCD_2/pcores/lcd2x16interface_v3_00_a/hdl/vhdl/user_logic.vhd".
    Found 1-bit register for signal <Bus2P_WrCE_end>.
    Found 32-bit register for signal <slv_reg0>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <user_logic> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 8
 11-bit up counter                                     : 2
 13-bit up counter                                     : 1
 17-bit up counter                                     : 1
 18-bit up counter                                     : 1
 20-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 35
 1-bit register                                        : 34
 5-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <Inst_cldInterface/Inst_LcdCtrFsm/lcd_curr_state/FSM> on signal <lcd_curr_state[1:2]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 wait_rdy   | 00
 write_data | 01
 wait_ack   | 11
 next_char  | 10
------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <Inst_cldInterface/Inst_lcd/Inst_lcd_host_if/lcd_host_if_curr_state/FSM> on signal <lcd_host_if_curr_state[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000
 init_wr    | 001
 addr_phase | 010
 data_phase | 011
 wait_40us  | 100
 ack_phase  | 101
------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state/FSM> on signal <lcd_init_curr_state[1:14]> with one-hot encoding.
-------------------------------
 State       | Encoding
-------------------------------
 wait_15ms   | 00000000000001
 first_3wr   | 00000000000010
 wait_4p1ms  | 00000000000100
 second_3wr  | 00000000001000
 wait_100us  | 00000000010000
 third_3wr   | 00000000100000
 wait_40us   | 00000001000000
 fourth_2wr  | 00000010000000
 cmd38h      | 00000100000000
 cmd06h      | 00001000000000
 cmd0ch      | 00010000000000
 cmd01h      | 00100000000000
 wait_1p64ms | 10000000000000
 ready       | 01000000000000
-------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_cldInterface/Inst_lcd/Inst_lcd_tx_fsm/lcd_tx_curr_state/FSM> on signal <lcd_tx_curr_state[1:6]> with one-hot encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000001
 init_tx    | 000010
 enable_tx  | 000100
 wait_230ns | 001000
 finish_tx  | 010000
 tx_done    | 100000
------------------------
Reading core <ipcore_dir/LcdRam.ngc>.
Loading core <LcdRam> for timing and area information for instance <LcdBRam>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# Counters                                             : 8
 11-bit up counter                                     : 2
 13-bit up counter                                     : 1
 17-bit up counter                                     : 1
 18-bit up counter                                     : 1
 20-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 39
 Flip-Flops                                            : 39

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <user_logic> ...

Optimizing unit <lcd_init_fsm> ...

Optimizing unit <lcd_host_if> ...

Optimizing unit <lcd> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block user_logic, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 163
 Flip-Flops                                            : 163

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : user_logic.ngr
Top Level Output File Name         : user_logic
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 87

Cell Usage :
# BELS                             : 432
#      GND                         : 2
#      INV                         : 10
#      LUT1                        : 84
#      LUT2                        : 49
#      LUT2_L                      : 2
#      LUT3                        : 16
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 66
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 99
#      MUXF5                       : 6
#      VCC                         : 2
#      XORCY                       : 90
# FlipFlops/Latches                : 163
#      FDE                         : 1
#      FDR                         : 17
#      FDRE                        : 132
#      FDRS                        : 8
#      FDRSE                       : 2
#      FDS                         : 2
#      FDSE                        : 1
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 86
#      IBUF                        : 39
#      OBUF                        : 47
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-4 

 Number of Slices:                      125  out of  14752     0%  
 Number of Slice Flip Flops:            144  out of  29504     0%  
 Number of 4 input LUTs:                233  out of  29504     0%  
 Number of IOs:                          87
 Number of bonded IOBs:                  87  out of    250    34%  
    IOB Flip Flops:                      19
 Number of BRAMs:                         1  out of     36     2%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Bus2IP_Clk                         | BUFGP                  | 164   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.585ns (Maximum Frequency: 151.860MHz)
   Minimum input arrival time before clock: 5.386ns
   Maximum output required time after clock: 8.016ns
   Maximum combinational path delay: 7.052ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Bus2IP_Clk'
  Clock period: 6.585ns (frequency: 151.860MHz)
  Total number of paths / destination ports: 2827 / 353
-------------------------------------------------------------------------
Delay:               6.585ns (Levels of Logic = 3)
  Source:            Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_FSM_FFd10 (FF)
  Destination:       Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/cnt100us_0 (FF)
  Source Clock:      Bus2IP_Clk rising
  Destination Clock: Bus2IP_Clk rising

  Data Path: Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_FSM_FFd10 to Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/cnt100us_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            16   0.591   1.038  Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_FSM_FFd10 (Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_FSM_FFd10)
     LUT4:I3->O            1   0.704   0.424  Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_FSM_FFd9-In125 (Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_FSM_FFd9-In125)
     LUT4:I3->O            2   0.704   0.526  Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_FSM_FFd9-In150 (Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/N3)
     LUT2:I1->O           13   0.704   0.983  Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/cnt100us_or00001 (Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/cnt100us_or0000)
     FDRE:R                    0.911          Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/cnt100us_0
    ----------------------------------------
    Total                      6.585ns (3.614ns logic, 2.971ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Bus2IP_Clk'
  Total number of paths / destination ports: 260 / 228
-------------------------------------------------------------------------
Offset:              5.386ns (Levels of Logic = 2)
  Source:            Bus2IP_Reset (PAD)
  Destination:       Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/cnt15ms_0 (FF)
  Destination Clock: Bus2IP_Clk rising

  Data Path: Bus2IP_Reset to Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/cnt15ms_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            76   1.218   1.451  Bus2IP_Reset_IBUF (Bus2IP_Reset_IBUF)
     LUT3:I0->O           20   0.704   1.102  Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/cnt15ms_or00001 (Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/cnt15ms_or0000)
     FDRE:R                    0.911          Inst_cldInterface/Inst_lcd/Inst_lcd_init_fsm/cnt15ms_0
    ----------------------------------------
    Total                      5.386ns (2.833ns logic, 2.553ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Bus2IP_Clk'
  Total number of paths / destination ports: 88 / 42
-------------------------------------------------------------------------
Offset:              8.016ns (Levels of Logic = 4)
  Source:            Inst_cldInterface/Inst_LcdCtrFsm/LcdBRam/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram (RAM)
  Destination:       data<3> (PAD)
  Source Clock:      Bus2IP_Clk rising

  Data Path: Inst_cldInterface/Inst_LcdCtrFsm/LcdBRam/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram to data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKB->DOB9    1   2.800   0.499  U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram (doutb(3))
     end scope: 'BU2'
     end scope: 'Inst_cldInterface/Inst_LcdCtrFsm/LcdBRam'
     LUT4:I1->O            1   0.704   0.000  Inst_cldInterface/Inst_lcd/txbyte<3>1 (Inst_cldInterface/Inst_lcd/txbyte<3>)
     MUXF5:I1->O           1   0.321   0.420  Inst_cldInterface/Inst_lcd/txbyte<3>_f5 (data_3_OBUF)
     OBUF:I->O                 3.272          data_3_OBUF (data<3>)
    ----------------------------------------
    Total                      8.016ns (7.097ns logic, 0.919ns route)
                                       (88.5% logic, 11.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Delay:               7.052ns (Levels of Logic = 3)
  Source:            Bus2IP_RdCE<0> (PAD)
  Destination:       IP2Bus_Data<0> (PAD)

  Data Path: Bus2IP_RdCE<0> to IP2Bus_Data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.218   1.438  Bus2IP_RdCE_0_IBUF (IP2Bus_RdAck_OBUF)
     LUT2:I0->O            1   0.704   0.420  IP2Bus_Data<9>1 (IP2Bus_Data_9_OBUF)
     OBUF:I->O                 3.272          IP2Bus_Data_9_OBUF (IP2Bus_Data<9>)
    ----------------------------------------
    Total                      7.052ns (5.194ns logic, 1.858ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.22 secs
 
--> 

Total memory usage is 152268 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

