INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 13:46:05 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 buffer26/outs_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Destination:            fork15/control/generateBlocks[13].regblock/transmitValue_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.700ns  (clk rise@14.700ns - clk rise@0.000ns)
  Data Path Delay:        11.101ns  (logic 1.585ns (14.278%)  route 9.516ns (85.722%))
  Logic Levels:           18  (CARRY4=3 LUT3=4 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 15.183 - 14.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1617, unset)         0.508     0.508    buffer26/clk
    SLICE_X31Y97         FDRE                                         r  buffer26/outs_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.198     0.706 f  buffer26/outs_reg[21]/Q
                         net (fo=7, routed)           0.516     1.222    buffer27/control/Memory_reg[0][31][21]
    SLICE_X32Y97         LUT3 (Prop_lut3_I0_O)        0.128     1.350 f  buffer27/control/Memory[0][21]_i_1/O
                         net (fo=2, routed)           0.501     1.851    cmpi1/buffer27_outs[21]
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.129     1.980 r  cmpi1/x_loadEn_INST_0_i_15/O
                         net (fo=1, routed)           0.421     2.401    cmpi1/x_loadEn_INST_0_i_15_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     2.592 r  cmpi1/x_loadEn_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.001     2.593    cmpi1/x_loadEn_INST_0_i_4_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.642 f  cmpi1/x_loadEn_INST_0_i_2/CO[3]
                         net (fo=73, routed)          0.963     3.604    fork15/control/generateBlocks[7].regblock/result[0]
    SLICE_X21Y89         LUT6 (Prop_lut6_I2_O)        0.043     3.647 f  fork15/control/generateBlocks[7].regblock/n_ready_INST_0_i_4/O
                         net (fo=1, routed)           0.213     3.861    control_merge0/tehb/control/transmitValue_i_2__7
    SLICE_X21Y90         LUT3 (Prop_lut3_I2_O)        0.043     3.904 r  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=4, routed)           0.512     4.416    control_merge0/tehb/control/control_merge0_index
    SLICE_X26Y91         LUT6 (Prop_lut6_I0_O)        0.043     4.459 r  control_merge0/tehb/control/dataReg[31]_i_4/O
                         net (fo=108, routed)         0.859     5.318    control_merge0/tehb/control/fullReg_reg_0
    SLICE_X21Y105        LUT5 (Prop_lut5_I1_O)        0.053     5.371 r  control_merge0/tehb/control/outs[31]_i_3/O
                         net (fo=2, routed)           0.644     6.015    cmpi0/buffer10_outs[31]
    SLICE_X20Y101        LUT4 (Prop_lut4_I3_O)        0.131     6.146 r  cmpi0/memEnd_valid_i_5/O
                         net (fo=1, routed)           0.000     6.146    cmpi0/memEnd_valid_i_5_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.142     6.288 r  cmpi0/memEnd_valid_reg_i_2/CO[3]
                         net (fo=58, routed)          0.941     7.229    init0/control/result[0]
    SLICE_X10Y89         LUT3 (Prop_lut3_I2_O)        0.043     7.272 r  init0/control/transmitValue_i_2__78/O
                         net (fo=19, routed)          0.360     7.632    init0/control/dataReg_reg[0]
    SLICE_X8Y92          LUT6 (Prop_lut6_I5_O)        0.043     7.675 f  init0/control/fullReg_i_4__3/O
                         net (fo=1, routed)           0.418     8.093    fork31/control/generateBlocks[1].regblock/fullReg_reg_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I1_O)        0.043     8.136 f  fork31/control/generateBlocks[1].regblock/fullReg_i_2__11/O
                         net (fo=2, routed)           0.425     8.561    buffer25/transmitValue_reg_0
    SLICE_X5Y89          LUT3 (Prop_lut3_I2_O)        0.048     8.609 r  buffer25/transmitValue_i_2__49/O
                         net (fo=6, routed)           0.433     9.042    buffer37/control/buffer60_outs_ready
    SLICE_X16Y90         LUT6 (Prop_lut6_I4_O)        0.129     9.171 f  buffer37/control/fullReg_i_10/O
                         net (fo=1, routed)           0.400     9.571    fork15/control/generateBlocks[4].regblock/fullReg_i_2__4
    SLICE_X16Y90         LUT6 (Prop_lut6_I1_O)        0.043     9.614 f  fork15/control/generateBlocks[4].regblock/fullReg_i_5__1/O
                         net (fo=1, routed)           0.533    10.147    fork15/control/generateBlocks[7].regblock/transmitValue_reg_3
    SLICE_X26Y89         LUT6 (Prop_lut6_I1_O)        0.043    10.190 f  fork15/control/generateBlocks[7].regblock/fullReg_i_2__4/O
                         net (fo=23, routed)          1.181    11.371    fork15/control/generateBlocks[13].regblock/transmitValue_reg_2
    SLICE_X2Y90          LUT5 (Prop_lut5_I3_O)        0.043    11.414 r  fork15/control/generateBlocks[13].regblock/transmitValue_i_1__36/O
                         net (fo=1, routed)           0.195    11.609    fork15/control/generateBlocks[13].regblock/transmitValue_i_1__36_n_0
    SLICE_X2Y90          FDSE                                         r  fork15/control/generateBlocks[13].regblock/transmitValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.700    14.700 r  
                                                      0.000    14.700 r  clk (IN)
                         net (fo=1617, unset)         0.483    15.183    fork15/control/generateBlocks[13].regblock/clk
    SLICE_X2Y90          FDSE                                         r  fork15/control/generateBlocks[13].regblock/transmitValue_reg/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X2Y90          FDSE (Setup_fdse_C_D)       -0.086    15.061    fork15/control/generateBlocks[13].regblock/transmitValue_reg
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -11.609    
  -------------------------------------------------------------------
                         slack                                  3.452    




