// Seed: 43203770
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = ((1));
  wire id_16, id_17;
endmodule
program module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output tri id_3,
    input supply0 id_4,
    output wand id_5,
    input tri1 id_6,
    input wire id_7,
    output tri0 id_8,
    output supply1 id_9,
    input supply1 id_10,
    id_14,
    input wand id_11,
    input wor id_12
);
  logic [7:0][-1] id_15, id_16;
  assign id_15 = id_16;
  assign id_1  = ~id_7;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_14,
      id_14,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16,
      id_15,
      id_14,
      id_14,
      id_16
  );
endmodule
