
*** Running vivado
    with args -log CombinationalLogic.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CombinationalLogic.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CombinationalLogic.tcl -notrace
Command: synth_design -top CombinationalLogic -part xc7z010iclg225-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20269 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1257.773 ; gain = 65.852 ; free physical = 5670 ; free virtual = 10064
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CombinationalLogic' [/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/CombinationalLogic.vhd:44]
	Parameter N bound to: 16 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ALU' declared at '/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/ALU.vhd:29' bound to instance 'ALU_Map' of component 'ALU' [/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/CombinationalLogic.vhd:68]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/ALU.vhd:37]
	Parameter N bound to: 16 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/ALU.vhd:37]
INFO: [Synth 8-3491] module 'Shifter' declared at '/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/Shifter.vhd:29' bound to instance 'Shifter_Map' of component 'Shifter' [/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/CombinationalLogic.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Shifter' [/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/Shifter.vhd:37]
	Parameter N bound to: 16 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Shifter' (2#1) [/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/Shifter.vhd:37]
INFO: [Synth 8-3491] module 'LUT' declared at '/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/LUT.vhd:29' bound to instance 'LUT_Map' of component 'LUT' [/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/CombinationalLogic.vhd:81]
INFO: [Synth 8-638] synthesizing module 'LUT' [/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/LUT.vhd:37]
	Parameter N bound to: 16 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LUT' (3#1) [/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/LUT.vhd:37]
WARNING: [Synth 8-614] signal 'LUT_Result' is read in the process but is not in the sensitivity list [/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/CombinationalLogic.vhd:87]
WARNING: [Synth 8-614] signal 'Shift_Result' is read in the process but is not in the sensitivity list [/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/CombinationalLogic.vhd:87]
WARNING: [Synth 8-614] signal 'ALU_Result' is read in the process but is not in the sensitivity list [/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/CombinationalLogic.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'CombinationalLogic' (4#1) [/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/CombinationalLogic.vhd:44]
WARNING: [Synth 8-3331] design LUT has unconnected port A[15]
WARNING: [Synth 8-3331] design LUT has unconnected port A[14]
WARNING: [Synth 8-3331] design LUT has unconnected port A[13]
WARNING: [Synth 8-3331] design LUT has unconnected port A[12]
WARNING: [Synth 8-3331] design LUT has unconnected port A[11]
WARNING: [Synth 8-3331] design LUT has unconnected port A[10]
WARNING: [Synth 8-3331] design LUT has unconnected port A[9]
WARNING: [Synth 8-3331] design LUT has unconnected port A[8]
WARNING: [Synth 8-3331] design LUT has unconnected port A[7]
WARNING: [Synth 8-3331] design LUT has unconnected port A[6]
WARNING: [Synth 8-3331] design LUT has unconnected port A[5]
WARNING: [Synth 8-3331] design LUT has unconnected port A[4]
WARNING: [Synth 8-3331] design LUT has unconnected port A[3]
WARNING: [Synth 8-3331] design LUT has unconnected port A[2]
WARNING: [Synth 8-3331] design LUT has unconnected port A[1]
WARNING: [Synth 8-3331] design LUT has unconnected port A[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1302.398 ; gain = 110.477 ; free physical = 5682 ; free virtual = 10076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1302.398 ; gain = 110.477 ; free physical = 5683 ; free virtual = 10076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1310.402 ; gain = 118.480 ; free physical = 5682 ; free virtual = 10075
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/ALU.vhd:41]
INFO: [Synth 8-5544] ROM "LUT_Out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'LUT_Out_reg' [/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.srcs/sources_1/new/LUT.vhd:112]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1327.426 ; gain = 135.504 ; free physical = 5680 ; free virtual = 10074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   8 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CombinationalLogic 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module LUT 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'LUT_Map/LUT_Out_reg[0]' (LD) to 'LUT_Map/LUT_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'LUT_Map/LUT_Out_reg[1]' (LD) to 'LUT_Map/LUT_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'LUT_Map/LUT_Out_reg[2]' (LD) to 'LUT_Map/LUT_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'LUT_Map/LUT_Out_reg[3]' (LD) to 'LUT_Map/LUT_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'LUT_Map/LUT_Out_reg[4]' (LD) to 'LUT_Map/LUT_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'LUT_Map/LUT_Out_reg[5]' (LD) to 'LUT_Map/LUT_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'LUT_Map/LUT_Out_reg[6]' (LD) to 'LUT_Map/LUT_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'LUT_Map/LUT_Out_reg[7]' (LD) to 'LUT_Map/LUT_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'LUT_Map/LUT_Out_reg[8]' (LD) to 'LUT_Map/LUT_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'LUT_Map/LUT_Out_reg[9]' (LD) to 'LUT_Map/LUT_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'LUT_Map/LUT_Out_reg[10]' (LD) to 'LUT_Map/LUT_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'LUT_Map/LUT_Out_reg[11]' (LD) to 'LUT_Map/LUT_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'LUT_Map/LUT_Out_reg[12]' (LD) to 'LUT_Map/LUT_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'LUT_Map/LUT_Out_reg[13]' (LD) to 'LUT_Map/LUT_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'LUT_Map/LUT_Out_reg[14]' (LD) to 'LUT_Map/LUT_Out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LUT_Map/LUT_Out_reg[15] )
WARNING: [Synth 8-3332] Sequential element (LUT_Map/LUT_Out_reg[15]) is unused and will be removed from module CombinationalLogic.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1443.801 ; gain = 251.879 ; free physical = 5523 ; free virtual = 9920
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1443.801 ; gain = 251.879 ; free physical = 5523 ; free virtual = 9920
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1443.801 ; gain = 251.879 ; free physical = 5523 ; free virtual = 9920
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1443.801 ; gain = 251.879 ; free physical = 5523 ; free virtual = 9920
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1443.801 ; gain = 251.879 ; free physical = 5523 ; free virtual = 9920
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1443.801 ; gain = 251.879 ; free physical = 5523 ; free virtual = 9920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1443.801 ; gain = 251.879 ; free physical = 5523 ; free virtual = 9920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1443.801 ; gain = 251.879 ; free physical = 5523 ; free virtual = 9920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1443.801 ; gain = 251.879 ; free physical = 5523 ; free virtual = 9920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     1|
|3     |LUT3   |    15|
|4     |LUT5   |    16|
|5     |LUT6   |    16|
|6     |MUXF7  |    16|
|7     |IBUF   |    36|
|8     |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |   120|
|2     |  ALU_Map |ALU    |    52|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1443.801 ; gain = 251.879 ; free physical = 5523 ; free virtual = 9920
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1443.801 ; gain = 251.879 ; free physical = 5524 ; free virtual = 9921
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1443.809 ; gain = 251.879 ; free physical = 5524 ; free virtual = 9921
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1513.801 ; gain = 322.027 ; free physical = 5496 ; free virtual = 9893
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/mlenehan/Documents/Michael/ECE/ECE4/EE496/Assignment2/Code/Assignment2/Assignment2.runs/synth_1/CombinationalLogic.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CombinationalLogic_utilization_synth.rpt -pb CombinationalLogic_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1537.812 ; gain = 0.000 ; free physical = 5498 ; free virtual = 9895
INFO: [Common 17-206] Exiting Vivado at Wed Nov 28 21:06:30 2018...
