<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="CommandRefTopic" />
<meta name="DC.Title" content="vopt" />
<meta name="abstract" content="Performs global optimizations on designs after they have been compiled with vcom or vlog." />
<meta name="description" content="Performs global optimizations on designs after they have been compiled with vcom or vlog." />
<meta name="prodname" content="Questa SIM Command Reference Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-07-02" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_ref" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.4" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM Command Reference Manual" />
<meta name="CSHelp" content="no" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.030,doc.type.documentation.ref,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>vopt</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="vopt" />
<meta name="attributes" content="product.version.2020.4,sort.order.030,doc.type.documentation.ref,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="syn-arg" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">vopt</h1>
<div class="body refbody CommandRefBody-Var1"><div class="abstract CommandRefAbstract"><span class="shortdesc">Performs global
optimizations on designs after they have been compiled with vcom
or vlog. </span>
</div>
<div class="section Usages"><h2 class="title Subheading sectiontitle">Syntax</h2><div class="section UsageSet"><p class="lines UsageLine">vopt [arguments] <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1fb2ea89-feda-485e-a671-3b80d9b1158c">&lt;design_unit&gt;</a> <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id67189444-9603-45a0-8df6-a0ee0b083502">-o &lt;name&gt;</a></p>
<p class="lines UsageLine">[arguments]:</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3f084312-612e-402b-b116-8ead5b980602">‑32 | ‑64</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8aa1ff11-4ad3-41ad-865e-846a618d0db1">{+acc | +noacc}[=&lt;spec&gt;][+&lt;selection&gt;[+&lt;recurse_level&gt;|.]]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1ab9f9d8-fba3-4692-b650-c4886b1f668f">-adaptive</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7a306c2c-def8-4d78-9752-d64fb19b500d">-add_seq_delay &lt;value&gt;{units}</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb4be89f2-e3db-4232-8170-cbe05ddbfd01">-access=[-]&lt;accesscodes&gt;+&lt;objectselection&gt;</a>]</span><span class="ph">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id75ea8eac-1fbc-4f5d-9c69-8fcb24df74df">-allowwriteaccess</a>]</span> [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id13bcc302-7312-433e-a286-c2ceb570311d">‑[no]assertdebug</a>]</p>
<p class="lines UsageLine"><span class="ph">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id933fd5ca-e6f8-40ed-aade-5f1f99932de4">-cellaccess=[-]&lt;accesscodes&gt;+&lt;objectselection&gt;</a>]</span> [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5307619b-760c-48b9-a71c-dfe80da9b4e9">-cellaccessfullread</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id899ef305-5861-47f8-9b62-7329c50c3030">‑cellreport &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida729698f-83e0-4948-b068-520a817ce05e">+check&lt;enum&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0c0d99b9-4575-44fa-a7eb-d1c71432360c">‑compat</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2895b1da-626e-4e75-951c-b24a2dffb77d">‑constimmedassert</a> | <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfac76764-1193-4c4f-ab23-175a2d73eb52">‑noconstimmedassert</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idea94dc11-c24f-46ed-9219-3a8842411b31">‑cppinstall &lt;[gcc|g++] version&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbf1f78cc-5525-4fef-8144-d21cfbae3834">‑cpppath &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd022b1ae-0ac9-4429-9b5d-aa16bf241c19">{+cover | +nocover}[=&lt;spec&gt;][&lt;n&gt;][+&lt;selection&gt;[+&lt;recurse_level&gt;|.]]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0d8fe2bd-64b1-4f7f-80fd-55f417fe9172">-coveragesaveparams</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id36bda995-a3f5-4567-a076-38dd43e86306">‑covercebi</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcd701458-2222-42d4-aa4e-5ccfb945e134">‑nocoverclkoptbuiltins</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7ef9ca74-4dd4-4cde-be9b-746a028f68a8">-coverconstruct &lt;comma-separated_mnemonics&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcb33a349-6d89-4a30-a997-11b211d947be">‑coverdeglitch {“&lt;n&gt; &lt;time_unit&gt;”}</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd90eec15-cd39-4fe7-bf2e-0a5b0799b297">‑coverenhanced</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idaee37735-244e-458f-b0bd-3625cad8c4c9">‑coverexcludedefault</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbecc5460-c0db-4943-a463-4154034cdb93">‑coverfec</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id575c9cc2-ec45-4df2-9b3f-19f68f66637e">-covermaxmultiwidth &lt;int&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddedab1ef-e718-4f6a-b248-c3a2b069c249">-covermode &lt;values&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd7df1dcf-73b9-4488-8e01-9b0e492ad355">-covermultibit</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9047b8c7-812f-4923-b5cd-c1d2763951c5">‑coveropt &lt;opt_level&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id499a14cb-c2c8-4ec1-a86e-bc91530375c2">‑coverreportcancelled</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id72cf3a11-4c65-4997-bce6-ab74e95f7cec">-createlib[=compress]</a>]</p>
<p class="lines UsageLine"><span class="ph">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2884bdea-c36b-4a86-bdfc-5f6a7e6bc291">‑debug</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id50731bba-e3a6-4f76-a330-52a948b53a85">-debug,cell</a>]</span> [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6859fc0a-141c-440f-a9fd-6fa758f5beb0">‑debugdb</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf058fee5-16c1-4f01-b46b-4e7207aa29bd">‑debugCellOpt</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0dc49c1c-686e-42ba-974e-a66db733609f">-debug,livesim</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id01430b5d-532c-437d-85af-4fc65e58e7f1">-debugVA</a>]</span> [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id12a6e5bf-96f5-48a4-9661-46ac4cbf9397">‑deferSubpgmCheck</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id535f7e18-6f00-4c12-ac8d-0b8a9adf89d7">-deferrangecheck</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id260e92de-50c7-49ed-a356-daca4f1e35e1">‑deglitchalways | ‑nodeglitchalways</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id93e9db9b-4498-4948-b1b1-65a0446896d5">+delay_mode_distributed</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id19022127-248b-4142-8d06-0bf33cf91cce">+delay_mode_path</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd2d13e28-7934-422d-948f-4cb7998e537e">+delay_mode_unit</a>] [ [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id499b4b0f-aa96-4fb2-9d2c-7540ab5722ad">+delay_mode_zero</a>]  [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb5970146-12dc-4c95-aa53-ebf2b97d86b9">-detectraces[,vis]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id303e03c0-e458-450a-afd5-d9006795062c">‑dpiforceheader</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8fb6dbf0-edd0-409b-b134-dcef6283d9e8">‑dpiheader &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb20a3a20-5df3-414b-bfcb-ad6455bbab1e">-dpilib &lt;libname&gt;</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id32d1a75e-48ba-4887-a7fd-1e2a6a94cf5c">‑enablescstdout</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida5746c72-b498-464c-8b44-f1de6e6f9ad9">‑error &lt;msg_number&gt;[,&lt;msg_number&gt;,...]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idaa1b877d-4e98-47cd-be02-daed1d1677fc">‑extendedtogglemode 1|2|3</a> </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id76365a90-f8be-4471-9f61-491bbce63a31">(‑F | ‑file | ‑f) &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2c8add59-4720-497d-98d9-2293cccaaf28">‑fatalF &lt;msg_number&gt;[,&lt;msg_number&gt;,…]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9185d9f2-c3aa-47bd-9bdc-4efb9deffb60">‑fecudpeffort {1 | 2 | 3}</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddae7c925-976e-4578-85dc-f2d366dd439f">‑floatgenerics[+&lt;selection&gt;[+&lt;recurse_level&gt;|.] ]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9a9b60d8-e854-4644-9995-0f918f37c4ac">‑floatparameters[+&lt;selection&gt;[+&lt;recurse_level&gt;|.]] [+&lt;leafparameter&gt;...]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id79a6720e-5902-4c58-bec4-cbcdab799ea7">-fsaif &lt;library_forward_saif_filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3f923c64-2946-4970-9027-a11e4893a6df">-fsaiflist &lt;filelist&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id328d408e-6769-46c1-878d-82e6b31aaa42">‑fsmimplicittrans</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id819b3efb-4677-44c8-b2aa-89a7e10f0ed2">‑fsmmultitrans</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb3c8504d-d090-48ba-a22c-b1438a1eb1ab">‑nofsmresettrans</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3b10fd81-0722-44c4-bb80-988d70e574d0">-fsmsamestatetrans</a>][<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb7ea6402-c5be-486e-b374-d09363510284">‑fsmsingle</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id97cd524f-ca2a-479d-91fd-c93d3b624b8e">‑fsmverbose [b | t | w]</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfb27dc10-0733-4109-81bb-7ed6a5c98031">‑g &lt;Name&gt;=&lt;Value&gt; …</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id43f0e353-3c9a-4248-8b1d-a09e44b45d50">‑G &lt;Name&gt;=&lt;Value&gt; …</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd8946de4-bdd5-4f13-8a12-64f55eb2f2e2">‑gblso &lt;shared_obj&gt;[,&lt;shared_obj&gt; …]</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf5924c15-5c46-4609-9c43-a50cef33b887">‑hazards</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id94952b07-4e74-41ee-9fb9-e2438db00200">‑incr | -noincr</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8e34942b-581b-4494-ba7e-b2447a5033e9">+initmem[=&lt;spec&gt;][+{0 | 1 | X | Z}][+&lt;selection&gt;[+&lt;recurse_level&gt;|.]] | +noinitmem[+&lt;selection&gt;[+&lt;recurse_level&gt;|.]]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddafc8981-18bd-4134-b7da-59d29b9391b7">‑initoutcompositeparam</a> | <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida833a1bb-ec5a-4021-a400-54d272b7417c">‑noinitoutcompositeparam</a>] [(<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8e34942b-581b-4494-ba7e-b2447a5033e9">+initmem[=&lt;spec&gt;][+{0 | 1 | X | Z}][+&lt;selection&gt;[+&lt;recurse_level&gt;|.]] | +noinitmem[+&lt;selection&gt;[+&lt;recurse_level&gt;|.]]</a>)] [(<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id613af4d7-a876-4305-af00-9da9d47b8dad">+initreg[=&lt;spec&gt;][+{0 | 1 | X | Z}][+&lt;selection&gt;[+&lt;recurse_level&gt;|.]] | +noinitreg[+&lt;selection&gt;[+&lt;recurse_level&gt;|.]]</a>)] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3537600d-e256-4da0-a4fe-3fd02520cc10">+initwire[+{0 | 1 | X | Z}]</a>]</p>
<p class="lines UsageLine"><a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ideb083f83-e67b-4721-9e0d-fe74b0ceec6d">-help [all | category | &lt;option&gt; | &lt;command-line&gt; | &lt;category_list&gt;]</a></p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idee750ad5-5595-48ef-9e6c-a2266531ba28">‑j {0 | 1| &lt;n&gt;}</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ideaafff5e-6cda-4fa9-94cc-add5cc8cf8c3">‑keep_delta</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6dbb14df-6daa-4456-beff-ee99b2b2b992">-Ldir &lt;pathname&gt; [&lt;pathname&gt; ...]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1b6fe760-8ec1-48e0-8fb4-6c1ab7a71d31">‑L &lt;libname&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide1c23c43-bfd7-4111-9215-374279f68630">‑Lf &lt;libname&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id40dda74d-0fc5-48fb-b7da-a19594422fb2">-libverbose[=prlib]</a>] <br />
[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idff4393d4-0393-45cf-8644-743f921e2588">-lint=[default | fast | full]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id73c23326-652e-47c9-9df0-aebfe669a518">-logfile &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id338fc878-d777-4d04-aa35-886f72d0538f">‑lowercasepslpragma</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id353b5876-f1fa-4f75-9ef8-7f94cefe052f">‑lrmclassinit</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id86e68f17-1c17-48e5-a8ae-f3b758f9fa7e">+maxdelays</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idccca225f-d7a6-41b7-a981-b02f7111213d">-memopt[=n]</a>] </span>[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc685281c-3e95-463e-8f0a-144f5021b25a">+mindelays</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idaa1df2d9-4bc5-4c05-9c52-5b62f728a661">-mixedansiports</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2faf53d8-e2ce-4b32-9638-84ecaf634805">-modelsimini &lt;path/modelsim.ini&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7a95cbfd-1362-461f-aae6-243d977bb8ef">-msglimit {error | warning | all[,-&lt;msgNumber&gt;,...] | none[,+&lt;msgNumber&gt;,...] | &lt;msgNumber&gt;,[msgNumber,…]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4a236fe5-4997-4c42-97b6-47655a65230a">-msglimitcount &lt;limit_value&gt; -msglimit [all,|none,] [-|+]&lt;msgNumber&gt;[,[-|+]&lt;msgNumber&gt;...]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd07ac880-4f9e-4053-b0d4-837a602ecddb">-msglimitcount &lt;limit_value&gt; -msglimit [error|warning]</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide21a0034-8838-4a0a-91c6-7477125c3fe9">+nocheck&lt;enum&gt;</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2c56103e-e3d5-400a-9bc2-79e6ad124ed6">-nocoverfecsingleterm</a>] </span>[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6ee2d150-6871-45df-a475-57ccef91f96d">‑nocovershort</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6905917f-01ea-49c9-87ad-38cd4f52566c">-nocreatelib</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id47312db0-c5f8-4e94-b096-3333bc1f717d">-nocoverunreftf</a>]    [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id103adaa1-098f-49fe-ae22-e3aa5fef9ce3">-nocvg</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida948a2a8-ae5a-42f4-82a8-659786f59aea">-nodebug[=ports | =pli | =ports+pli]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddce98cf7-650f-4dd0-9330-c41bba498d72">-noexcludeternary</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb0aaa54b-4351-4d11-8870-efc466b6384b">-nofsmxassign</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id14722dff-71c1-482a-a53b-4076d69ba3af">+nolibcell</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddfec9676-bd2d-4256-94c7-c0a6024ebbba">-nologo</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4f6d6753-95e5-4e1b-b6b6-b985e1464693">-noltop</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idffc9b47f-18f5-47ca-a163-35512cb6a05b">+nopathpulse</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfef7289d-1bb6-40ce-8f3d-f3bba44e02c5">-noscelab</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfa356979-4fcf-4503-8667-a1d95377eb29">-noscmainscopename</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfc31a2f2-28ce-4161-8410-7112470a0755">-nosdf</a>]<br />
[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide2e991b2-f2e4-4509-b89a-9cf26ab2f72b">-nosparse[+&lt;selection&gt;[+&lt;recurse_level&gt;|.]]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9bfa2720-bed2-47a8-93c1-24278fcdbd3f">+nospecify</a>] <br />
[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id66c0fbaa-4ac9-4a31-9fdb-6d5813960363">-note &lt;msg_number&gt;[,&lt;msg_number&gt;,...]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide93ada5c-9f38-42a2-8c89-e51643bc98d2">+notimingchecks</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id648b7091-696c-43cf-9f86-9844d70c32a6">+nowarn&lt;CODE&gt;</a>] <br />
[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id093c28df-2318-4933-b8a6-4dd2aa5bf8ef">-nowarn &lt;category_number&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6c7a01c2-6b4b-4354-abb9-4ca73d971c3a">+num_opt_cell_conds+&lt;value&gt;</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id05709a38-4f6d-432d-9b16-6dd718db43c6">-O0 | -O1 | -O4 | -O5</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide333f734-0775-47c6-bb7d-f3b976715579">-ocf &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddfdf6791-2481-4ae6-9596-e66984ffd355">-optionset &lt;optionset_name&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfdc5fda1-d7b7-49e1-80fc-cc81455e2e50">-override_precision</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id364e53b4-3959-4607-800b-2b90cf866eda">+pathpulse</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6d9c4f4b-8bf5-4944-8fb3-1eaffd60f021">-pcataccess</a>]</span> [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id664ef862-1740-49fe-989b-93a5da00a6bf">-pdu</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc7791719-9fcc-473c-99d6-78e667ca9ce4">-pduignore[=&lt;instpath&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2600bcae-eaf5-4069-a4bf-c1c200a01f6a">-pdusavehierrefs[=&lt;filename&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id81cd0540-42b0-4d3a-89f6-eb0d0d66e9df">-pduspec{[+&lt;instancePathName&gt;] | [+[&lt;libName&gt;.]&lt;moduleName&gt;]}[+facc=&lt;fileName&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7a638eb9-bc4b-4167-8cf7-67d5424b84dd">-permissive</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idabf42f7c-a195-4bfe-90a8-60f853c339e1">-preserveinst+&lt;full path to instance&gt;</a>]</span> [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idaaa43f37-a957-442d-8dca-97f54511f04e">-[w]prof=&lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddb733fcc-0553-4670-b317-ae62f29771ea">-proftick=&lt;integer&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id298a33ab-0fc5-4a0f-957a-9620ba76b9c2">-pslext</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id308f56fa-f519-4a99-a1e6-1eb83deced06">-pslfile_vh &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida602b2db-6890-4f75-995b-b49629ce9d8b">-pslfile_vl &lt;filename&gt;</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3730f737-58d3-43c6-8b52-c905ed7eceae">-quiet</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7eb23325-5cad-4d18-af4c-6ffed89203a9">-[no]randmetastable [+&lt;subopt&gt;[+&lt;subopt&gt;]]</a>]<span class="ph"> [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb5efb9e8-fd5c-4ba9-9e60-79d05531c79c">-reporthrefs+ | -reporthrefs</a>]</span></p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id24763924-76e1-4c40-a42f-628cd8cd6f76">-sc_arg &lt;string&gt; ...</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id22be7188-b149-473c-a2a8-7880363cb84e">-sclib &lt;library&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3992e413-b02a-45aa-8b73-8341b0e3ef53">-scnolps</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7fa975be-d0db-4c1f-8e80-ae360ddd6220">-sdfmin | -sdftyp | -sdfmax[@&lt;delayScale&gt;] [&lt;instance&gt;=]&lt;sdf_filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4f5b24e7-5320-4b50-a95e-facf18c49d18">-sdfmaxerrors &lt;n&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide2f81f24-dcd9-49d7-adc8-66c699228954">-seq_udp_delay &lt;value&gt;[&lt;units&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4b2df760-d2a8-4e7a-93a1-4fec2548a7e9">-showsubprograms | -noshowsubprograms</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ideea08571-6b68-4b48-b145-22286334cdda">-sigmemopt</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id59c70ff7-a47d-4f56-8283-df7d2f8b08d8">-sparsememsize[=num]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id182dcf30-0e1a-4eed-8a25-deb63b551513">-source</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida3acfa31-8c86-47d1-8c5f-6c5b78dd2477">+staticchecks[=&lt;args&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0ab35ebb-025d-442a-bc37-6c26dd34baaf">-staticchecksfile &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id02d9f096-e9ca-4209-bf78-45e17907e8bc">-staticchecksmdvhdl</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id86dde3e5-4772-44d2-ab82-c6dde43ff3f8">-stats [=[+ | -]&lt;feature&gt;[,[+ | -]&lt;mode&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcaa095e3-0595-4e58-abd4-e60fe1f7b560">-suppress {&lt;msgNumber&gt; | &lt;msgGroup&gt;} [,[&lt;msg_number&gt; | &lt;msgGroup&gt;] ,...]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf06adda7-aea3-40e7-9d14-f3b6e29638c9">-svext=[+|-]&lt;extension&gt;[,[+|-]&lt;extension&gt;]…</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbdc74199-2b55-4ce6-9347-1f7b44c10464">-tab &lt;tabfile&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id469b854c-f054-44b7-b8db-8c74b1357f52">-timescale[=]|[ ]&lt;time_units&gt;/&lt;time_precision&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id99253df4-b077-446a-bc1a-b5860a0769ab">-togglecountlimit &lt;int&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3540113d-4e91-476a-bfa3-50359aa090ca">-toggleportsonly</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id893be700-5fc9-4e36-bc7e-52690c071f78">-togglewidthlimit &lt;int&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idde1367b1-b03c-41ca-9d8b-02a0b51d1b71">+typdelays</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2d4d543c-4de7-41ef-96a1-13b39cff3782">-undefsyms={&lt;args&gt;}</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1f60e80e-59ac-4f80-854f-64e96b05a110">-version</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idda464264-7c5f-425a-a1ff-115222c666f9">-warning &lt;msg_number&gt;[,&lt;msg_number&gt;,...]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd916140d-943a-4ad8-891f-adf8f2e7323b">-warning error</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3b3484ea-7d3d-464f-b320-c355bfe0ba6f">-work &lt;library_name&gt;</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id619b02ac-aba3-4311-a2f5-9d00919f3693">-xprop[,filelist=&lt;filelist.f&gt;][,mode=resolve|pass|trap|none][,object=&lt;hier_path&gt; | &lt;du&gt;[/&lt;inst&gt;] | &lt;hierlevel&gt;][,report=fatal|error|warning|info|suppress]</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id77dd2708-6bb7-419d-880d-6cc8842c5423">-xprop_disable=[indexcheck] [indexcheckprop]</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9d53c011-b94f-4ca8-9014-df756eae152d">-xprop_enable=[glitchfreeassert] [indexcheck] [indexcheckprop] [optmode] [stducheck]</a>]</p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">Using vopt for Power Aware Simulation</h2><p class="lines UsageLine">The following optional arguments are specific to Power Aware Simulation. See “<span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>”. </p>
<p class="lines UsageLine">vopt <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1fb2ea89-feda-485e-a671-3b80d9b1158c">&lt;design_unit&gt;</a> <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id67189444-9603-45a0-8df6-a0ee0b083502">-o &lt;name&gt;</a> [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id24355b2e-7dd8-440f-81bc-dedbb48c0d7a">-pa_assertfile &lt;filename&gt;</a>]<br />
[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id47eae6aa-e81a-49d0-9dd5-f7ebe7b4b0cc">-pa_checks=&lt;values&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf542eda3-00f6-450f-bffe-0614f734aaa2">-pa_checksoption=&lt;value&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida39e4271-cded-42dc-8e48-8786281829f3">-pa_corrupt={real | integer | intval0 | zee}</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1e031de3-649b-44a9-855d-afa552aa6de2">-pa_coverage [=checks] [=crosscov] [=crossdontcare] [=implicitportnet] [=iso] [=portpststate] [=powerstate] [=psw] [=ret] [=simMode] [=switch]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6e6a92c5-02e2-4f9c-8c77-70b399d71763">-pa_coverageoff [=checks] [=crosscov] [=crossdontcare] [=implicitportnet] [=iso] [=portpststate] [=powerstate] [=ret] [=simMode] [=switch]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1cd7d0b0-0b98-466a-a546-b009984a0f90">-pa_crosscoveragedepth &lt;integer&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idde8d74fb-15c4-4094-930a-e7c85c519a45">-pa_db &lt;path_file_name&gt;</a>] <br />
[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5b471c93-fbd0-4881-bd52-e9b932745e88">-pa_dbgfindobj[=&lt;filename&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide34720c2-db95-4f67-b4b0-8ed52b538261">-pa_defertop</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1711f7de-f81b-4803-83b6-3a80c1b970ef">-pa_disable=&lt;value&gt;[+&lt;value&gt;]…</a>] <br />
[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id282184de-2858-4cb9-849b-7078a88f2355">-pa_dumpimdb</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ideb9ee751-28f2-43ef-bb3a-c6c3d8637eb7">-pa_dumplibertydb=&lt;database_filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idee1f55ee-8616-466a-bd3d-4cd8a9f70f7a">-pa_dumpupf &lt;filename&gt;</a>] <br />
[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb809c5a4-c590-4a64-984d-8abc0595f449">-pa_enable=&lt;value&gt;[+&lt;value&gt;]…</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbfa97e42-abe4-476d-af10-9e2855436157">-pa_genrpt=[cell] [conn] [de[+b]] [pa[+a][+b]] [pst] [srcsink] [supplynetworkinit]</a> [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbdd810fe-776e-4f99-b8da-a4775b0c3a70">-pa_gls</a>]<br />
[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id89a421c2-d2f9-42f8-ab78-1c4689dded61">-pa_glschecks=&lt;values&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id25936154-f1e8-42f4-8195-76c3bc7e850c">-pa_hiersep &lt;alphanum_character&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id23da23ba-85be-43d4-9243-d3f0143b10f6">-pa_intcrptval0</a>] <br />
[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3ade039a-d5a3-43cf-80d8-fd41fa99bfce">-pa_interactive</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2b0625bb-fb4c-4a35-98b9-f2e140fa1134">-pa_lib &lt;library_pathname&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida365d899-e321-4ef1-83e5-4b9efbf84a9c">-pa_libertyenable={nestedcomments | refresh | update}</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7b6403df-636e-4b9d-8dcf-5749093364ad">-pa_libertyfiles=&lt;liberty_filename&gt;[,&lt;liberty_filename&gt;...]</a>]<br />
[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idba856cb9-b181-4286-921f-350b374d3d9f">-pa_libertyrefresh</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb8c93755-bab7-487b-97b3-208c5cc9fbef">-pa_libertyNestedCmnts</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcc2079c0-22d3-4ee0-9d45-d83a96e42528">-pa_libertyupdate</a>]<br />
[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide1da679f-194b-4307-873b-737f6403f886">-pa_loadlibertydb=&lt;database_filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idacc55ace-cf95-40ee-87f7-a3c282e0c09d">-pa_lsthreshold &lt;real&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0ea45bcd-5a69-4bb5-a68d-f2cb475b2ed3">-pa_maxpstcol &lt;integer&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3a9d413c-9e90-4934-83cf-0b5743b39fb7">-pa_noinpcorr</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id20e044a7-059b-4c41-9f99-4c836c399f7b">-pa_nocorrupt={integer | real}</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id74cbf3fa-19d8-48fc-89b6-68e52d06f194">-pa_pgoutsynchchk</a>] <br />
[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id56dd6a6c-3784-47bf-95a2-91736255cbe6">-pa_powertop &lt;work_lib.power_module_name&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8dd0d12a-1a69-4f7c-9d4c-ee991bd6f506">-pa_preupffile &lt;filename&gt;</a>]<br />
[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idee2d58b2-d3ea-4636-92fe-d9f59aca54d3">-pa_pstcompflags=[p | g | pg | pstids | useallps]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id54b64645-2389-4f0b-9997-c3734caff75f">-pa_queryfile &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddb917bc4-acfe-4497-8f9f-519e60366f90">-pa_reportdir &lt;pathname&gt;</a>][<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id592e3912-70b2-420e-83f0-5b1a0409238e">-pa_rslvnetcheck</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddc37d5d4-fcb3-494b-b548-09c47c1e1b39">-pa_staticchecksonly</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id902fe7a1-36ef-4ea1-9ca0-9da674e1b2ef">-pa_staticdebug</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3ff3eba8-3764-4a1a-a515-802f0f95a059">-pa_tclfile &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id96312727-59c4-4d7f-91ce-c7b7ffb86aa2">-pa_top &lt;pathname&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc8d27768-6720-4d75-9f02-a4217fede99b">-pa_upf &lt;filename&gt;</a>] <br />
[<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide9fa47b5-7266-4ccf-bfa1-763ea7efb5d1">-pa_upfextensions=&lt;values&gt;[+&lt;value&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb2ec31c1-ca5c-4dbf-b66b-2ddd75502c8f">-pa_upflist &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcae16189-ff72-44db-9291-756530ea07dd">-pa_upfsanitychecks</a>] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2998d9e2-b96a-4038-a4a3-3d6f9c331bfb">-pa_upfversion=[3.1 | 3.0 | 2.1 | 2.0 | 1.0]</a>]</p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">Using vopt for Visualizer Debugging
Environment Simulation</h2><p class="lines UsageLine">The following optional arguments are specific to Visualizer Debugging Environment simulation. </p>
<p class="lines UsageLine">vopt [&lt;vopt_args&gt;] [<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2884bdea-c36b-4a86-bdfc-5f6a7e6bc291">‑debug</a>] <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id40aedca0-2189-46fc-b5e0-657ac5730c18">‑designfile &lt;filename&gt;</a> <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idde8d74fb-15c4-4094-930a-e7c85c519a45">-pa_db &lt;path_file_name&gt;</a></p>
</div>
</div>
<div class="section Descriptions"><h2 class="title Subheading sectiontitle">Description</h2><p class="p">Use the vopt command before
simulation to produce an optimized version of your design in the
working directory, using the -o argument to provide a name for the
optimized version. You can then run the vsim command directly on
that new design unit name. </p>
<p class="p">The default
operation of vopt -o &lt;name&gt; is incremental compilation—that is, <span class="ph fmvar:ProductName">Questa SIM</span> reuses elements
of the design that have not changed. This improves performance when
you use vopt on a design that has minimal modifications.</p>
<p class="p">In the course
of optimizing a design, vopt removes objects that are not necessary
for simulation. For example, vopt removes line numbers, merges processes,
may remove some nets and registers, and so on. If you need visibility
into your design for debugging purposes, use the +acc argument to
conditionally enable visibility for parts of your design. </p>
<p class="p">For quick reference
information on vopt arguments, enter vopt -help or vopt -h on the command
line.</p>
<div class="section Subsection" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id989cd5d6-fb4a-42f2-b59f-a3fdcab90625"><h2 class="title Subheading sectiontitle">Syntax
conventions</h2></div>
<p class="p">The vopt command makes use of the
PathSeparator variable from the <span class="ph filepath italic">modelsim.ini</span> file,
which enables you to specify the character that <span class="ph fmvar:ProductName">Questa SIM</span> recognizes as a path separator
(see “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'PathSeparator', 'questa_sim_user'); return false;">PathSeparator</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.).
By default, vopt recognizes the forward-slash (/), but you can change
this to a period (.) for ease of use with Verilog designs, as shown
in the following example:</p>
<p class="lines ApplCommand">vopt top -o opttop +acc=rn+.top.middle.bottom ‑G.top.myparam=4</p>
<p class="p">All arguments
to the vopt command are case‑sensitive: -WORK and -work are not equivalent.</p>
<div class="section Subsection" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id133af239-8835-48b9-a740-d96f1f2a7f4d"><h2 class="title Subheading sectiontitle">Argument
overlap with compilation commands</h2><p class="p">You can also specify
many of the vopt arguments described below when you compile with
the vcom or vlog commands. These "in-common" arguments are processed
by vopt automatically; if you specify these arguments at compile
time, vopt will use them during optimization. The first instance
of an in‑common argument takes priority. </p>
<p class="p">For example, if you specify vcom -O5 or vcom -O5, and then specify
vopt -O1, the -O5 argument takes precedence. There is one exception
to this behavior: vopt will "OR" any +cover arguments to vlog or
vcom (vlog +cover=bc) with any +cover arguments to vopt (vopt +cover=est).</p>
</div>
</div>
<div class="section Arguments"><h2 class="title Subheading sectiontitle">Arguments</h2><div class="section ArgumentSet"><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3f084312-612e-402b-b116-8ead5b980602">‑32 | ‑64</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies
whether vopt uses the 32- or 64-bit executable. The default is -32.</p>
<p class="p">These arguments
apply only to the supported Linux operating systems.</p>
<p class="p">These arguments
override the MTI_VCO_MODE environment variable, which applies only
to executables from the <span class="ph filepath italic">&lt;install_dir&gt;/bin/</span> directory. When
you run vopt from an <span class="ph filepath italic">&lt;install_dir&gt;/&lt;platform&gt;/</span> directory,
it ignores these arguments.</p>
<p class="p">You can specify
these arguments only on the command line; they are not recognized as
part of a file specified with the -f switch.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8aa1ff11-4ad3-41ad-865e-846a618d0db1">{+acc | +noacc}[=&lt;spec&gt;][+&lt;selection&gt;[+&lt;recurse_level&gt;|.]] </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enable PLI and debug command access to objects indicated by &lt;spec&gt;
when optimizing a design. Use +noacc to disable access to objects indicated
by &lt;spec&gt; at the completion of optimization. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">The 2020.1 release introduced QIS optimization as an alternative
to +acc. QIS eliminates the need for +acc for debug and visibility.
QIS enables full vopt simulations while providing debug or visibility
capabilities. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Questa Dumping and Visibility', 'questa_sim_user'); return false;">Questa Dumping and Visibility</a>”
in the User’s manual. </p>
</div>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd58a41af-4a7e-4759-a2eb-3850759ce49d"><p class="p Opt">=&lt;spec&gt;
— Optionally, one or more of the following characters. The default
is to apply the entire set of access specifiers, if you omit &lt;spec&gt;.
You can include a non-negative integer with &lt;spec&gt; to specify
a recursive level downwards from the specified entity. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id14fbfc0f-a33a-4e6c-a7a5-ef65ae4f3c99"><p class="p Opt">a — Preserve
PSL and SystemVerilog assertion and functional coverage data. Enables
pass count logging in the Transcript window, and assertion viewing
in the Wave window. Also enables the complete functionality of vsim
-assertdebug. If you do not specify +acc=a, the tool transcripts
only assertion failure messages, and reports only failure counts
in the assertion browser. If a PSL or SystemVerilog construct is
being driven by a port signal, vopt may replace that signal name
with its higher-level driver. To keep the local port name, you must
also specify the +acc “p” value (for example, +acc=ap). </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf54d7774-04ff-4eaa-8d1e-e58ecdefcd62"><p class="p Opt">b — Enable
access to bits of vector nets. This is necessary for PLI applications
that require handles to individual bits of vector nets. Some user
interface commands also require this access to enable you to operate
on net bits.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id36204283-32d2-429a-877e-6524e6382f5c"><p class="p Opt">c — Enable
access to library cells. By default, any Verilog module containing
a non‑empty specify block may be optimized, and debug and PLI access
may be limited. This value keeps module cell visibility.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id285f62f5-4f18-448e-bc5d-89a511d73aaf"><p class="p Opt">l — Enable
access to line number directives and process names.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcbd3b0b2-4223-4307-9da4-0acad628868b"><p class="p Opt">n — Enable
access to nets.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id77e46eed-f847-4ab1-a8f5-b3578a8ae28d"><p class="p Opt">p — Enable
access to ports. This disables the module inlining optimization,
and is necessary only if you have PLI applications that require
access to port handles.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id12d55492-414b-45e5-88d8-51d1653281d6"><p class="p Opt">r — Enable
access to registers (including memories, integer, time, and real
types).</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7f26d1e4-2b9f-40d0-a92f-a10fc4a722fa"><p class="p Opt">s — Enable
access to system tasks.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id26331418-aff4-42e2-b0cf-dcc8ee84edbb"><p class="p Opt">u — Enable
access to primitive instances.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4b3a2e91-8338-47c0-b2c0-05dbcea8f1b8"><p class="p Opt">v — Enable
access to variables, constants, and aliases in processes (VHDL design
units only) that would otherwise be merged due to optimizations.
Disables an optimization that automatically converts variables to constants.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6896ea50-0b9e-4914-9365-297706aebfb1"><p class="p Opt">&lt;n&gt; —
An integer between 0 and 128 that specifies a recursion level downwards
from the current level of the specified entity. A value of 0 applies
full recursion. This is overridden if you specify the optional period
(.) after &lt;selection&gt;.</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide724081c-6168-4f01-8db5-b67ebc2cbe91"><p class="p Opt">+&lt;selection&gt;[+&lt;recurse_level&gt;|.]
— Enables access to specific Verilog design objects and/or regions. </p>
<p class="p">&lt;selection&gt;
— Can take one of the following forms:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5c77392e-b8e8-4ff3-9930-56b8c101fcfe"><p class="p">[&lt;library&gt;.]&lt;primary&gt;[.(&lt;secondary&gt;)]
— Specifies a library name together with a design unit name.</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id20fc5d1f-86cb-4e8c-8f80-f4f2c2cec566"><p class="p">&lt;library&gt;
— Any Verilog, SystemVerilog, or VHDL library.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddbf97df7-9014-458b-bf23-a50f537a5581"><p class="p">&lt;primary&gt;
— Specifies the design unit name.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf90025f7-0674-4b6d-8a3d-fcac32802235"><p class="p">&lt;secondary&gt;
— Specifies VHDL architecture.</p>
</li>
</ul>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id01da8bfc-ee39-46b6-a1af-8f6134f75d21"><p class="p">&lt;instance_path&gt;
— A path to an instance.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1f37555c-a2f5-4d3f-980a-ef3177dd7070"><p class="p">&lt;design_unit&gt;/&lt;instance&gt;
— Specifies an instance in a specific design unit.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Glob wildcards
(“*” and “?”) are accepted only for the specification of design
unit(s).</p>
</div>
</li>
</ul>
<p class="p">&lt;recurse_level&gt;
— Specifies the number of recursion levels (0 to 127) for selection
to occur downward from the current level of the specified module
or instance. Specifying 128 applies full recursion. </p>
<p class="p">. (period)
— Indicates that selection occurs recursively downward from the specified
module or instance. </p>
<p class="p">You can
specify multiple selections in a plus (+)-separated list. For example:</p>
<pre class="pre codeblock leveled"><code>	+acc=rn+top1+top2 </code></pre><p class="p">Do not
put a space between any &lt;spec&gt; arguments and the +&lt;selection&gt; argument.</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idebe60e48-f3e0-4a40-8a67-d25dd02179cd"><p class="p">All modules
— do not include the selection argument.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id803a295d-6027-477b-b3bf-cbf15dfe96ea"><p class="p">All modules
matching a wildcard — use a “*” or “?” in the design unit name.
The following example gives access to all modules whose names begin
with “m”:</p>
<pre class="pre codeblock leveled"><code>+acc=rn+m*</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc336ba12-5d6c-465c-8b7e-dd2cc9ca7138"><p class="p">Single module
— include only a module name as the selection argument.</p>
<pre class="pre codeblock leveled"><code>+acc=rn+top</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6e9a1803-ee84-4080-a318-19253f5e7f22"><p class="p">Single module
and all instances below — append a period to the module name.</p>
<pre class="pre codeblock leveled"><code>+acc=rn+top.</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7772fc92-1ba0-4412-b795-e8376fde4de1"><p class="p">Specific
instance — include a leading slash and the instance path.</p>
<pre class="pre codeblock leveled"><code>+acc=rn+/top/mid1/bottom/myReg</code></pre><p class="p">The instance
can be a scope name as well; a generate block, named block at the
top level of the design unit, or a program, interface, or module instance.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd63a9dc3-70b6-45a8-bd47-054b32b80fd7"><p class="p">Specific
instance and all instances below — include a leading slash and the
instance path, and append a period to the path.</p>
<pre class="pre codeblock leveled"><code>+acc=rn+/top/mid1/bottom/myReg.</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id79456769-e58a-4cae-9e12-1cba1ec1999e"><p class="p">Preserve
nets, ports, and registers for three levels downward from top.netlist1
— access specifiers are followed by the number of levels and the selection
specification.</p>
<pre class="pre codeblock leveled"><code>+acc=npr3+top.netlist1</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcd156783-4270-44e7-b747-a87acfd9ef38"><p class="p">Specific
instance within a submodule — do not include a leading slash with
the instance path.</p>
<pre class="pre codeblock leveled"><code>+acc=rn+mid/bottom/myReg</code></pre><p class="p">This form finds
all instances of the module mid and applies +acc=rn to all occurrences
of bottom/myReg. For example, if you have two instances of mid (/top/mid1
and /top/mid2), +acc=rn applies to /top/mid1/bottom/myReg and /top/mid2/bottom/myReg.</p>
</li>
</ul>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb4be89f2-e3db-4232-8170-cbe05ddbfd01">-access=[-]&lt;accesscodes&gt;+&lt;objectselection&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Provides visibility for clients
like Tcl, VPI/PLI, UVM backdoor, Signal Spy, PDU visibility with
similar syntax to +acc. </p>
<p class="p">The visibility is equivalent to “+acc=npr”.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id77ef3ba6-7766-4638-9e58-e6228f71f020"><p class="p Opt">&lt;accesscodes&gt;
: [r][w] </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id44496103-3df0-4210-a390-778d507101ef"><p class="p Opt">r
— Read access.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id258ea052-1159-4033-8562-55f85cd9423f"><p class="p Opt">w
— Write access.</p>
</li>
</ul>
</li>
</ul>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide8824e75-f887-4fe8-902d-67dc45d743b4"><p class="p Opt">&lt;objectselection&gt;
: &lt;fullpathinstance&gt; &lt;fullpathobject&gt; &lt;du&gt; &lt;du&gt;/&lt;instance&gt;
&lt;hierlevel&gt; | &lt;du&gt; : [&lt;libname&gt;.]&lt;primary&gt;[(secondary)]</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id89bbd92a-460b-4b93-9062-13824ffb87e3"><p class="p Opt">The
&lt;objectselection&gt; syntax is the same as that of the +acc syntax. </p>
</li>
</ul>
</li>
</ul>
<p class="p">See <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7dd33c54-ef13-4f4a-908c-2305d6ae4aab">QIS Specific Examples</a>, specifically
Example 1. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id75ea8eac-1fbc-4f5d-9c69-8fcb24df74df">-allowwriteaccess</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables write
access to all design variables when used with -access=r.</p>
<p class="p">See <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4094506f-4655-4336-b02c-4ab6c50a8ad0">General Usage</a> examples.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id13bcc302-7312-433e-a286-c2ceb570311d">‑[no]assertdebug </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enable or disable debugging SVA/PSL objects when used with vsim
‑assertdebug. By default, -assertdebug affects all design units. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1ab9f9d8-fba3-4692-b650-c4886b1f668f">-adaptive</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Used with the +cover argument
to generate adaptive information for use with adaptive coverage
exclusion do file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7a306c2c-def8-4d78-9752-d64fb19b500d">-add_seq_delay &lt;value&gt;{units}</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies a constant delay value
for all sequential UDPs in the design. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf6d9a4d5-9b9e-41b7-84da-463d8785b000"><p class="p Opt">If
the existing delay value of sequential UDP is zero, the new delay
value is used. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idde6f34ca-528b-4bf2-9978-a6815f69b80d"><p class="p Opt">If
the existing delay value of sequential UDP is higher, the new delay
value is ignored.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5fc1272f-ffe2-40b9-82bf-1bfbda0f5107"><p class="p Opt">If
the existing delay value of sequential UDP is lower, the new delay
value is replaced.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idab6af6ef-9c7a-44aa-a1e8-601f3c846a95"><p class="p Opt">No
other structural delay will be changed with this argument.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id933fd5ca-e6f8-40ed-aade-5f1f99932de4">-cellaccess=[-]&lt;accesscodes&gt;+&lt;objectselection&gt; </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Provides visibility to cell internals.
Use the -cellaccess argument alone or with the ‑access argument
to provide visibility.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ideb085cea-ceae-4611-b8e9-d357f02d98ab"><p class="p Opt">&lt;accesscodes&gt;
: [r][w]</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id23d67243-7833-434e-b630-ca4d74e1c5c1"><p class="p Opt">r
— Read access.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id50ef0780-88a0-4009-8ede-0660d7470f2c"><p class="p Opt">w
— Write access.</p>
</li>
</ul>
</li>
</ul>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf82e63b5-3c42-4738-8aaf-ddff41007cad"><p class="p Opt">&lt;objectselection&gt;</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9623c032-8ad1-4f5c-b642-44912b3753a2"><p class="p Opt">The
&lt;objectselection&gt; syntax is the same as that of the +acc syntax.</p>
</li>
</ul>
</li>
</ul>
<p class="p">See “<a class="xref fm:HeadingAndPage" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7dd33c54-ef13-4f4a-908c-2305d6ae4aab">QIS Specific Examples</a>”, specifically Example
2. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5307619b-760c-48b9-a71c-dfe80da9b4e9">-cellaccessfullread </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Used with the -debug,cell and
-cellaccess arguments to provide full access to cell internals including
floating logic. Floating logic is considered as a driver but does
not drive anything.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id899ef305-5861-47f8-9b62-7329c50c3030">‑cellreport &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">Writes a list
of the Verilog modules that qualified for and received gate-level
cell optimizations to the specified output file. </p>
<p class="p">The output includes:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5fedc70b-284e-4d27-a59e-1f77d9872b34"><p class="p">Total number
of cell instances</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id67c65e24-0f92-4d19-a677-3192089ef5f5"><p class="p">Number of non-inlined
optimized cell instances</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb89fa484-b741-4638-8253-25119dfdd493"><p class="p">Number of non-inlined
and non-optimized cell instances</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id383f132d-0f92-46f2-b7ab-5d6a1f79c7f9"><p class="p">Number of inlined
module instances</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf4b034a8-816a-4137-803a-c9274193f19f"><p class="p">Number of non-inlined
module instances</p>
</li>
</ul>
<p class="p">The report
does not include optimized cells in a Preoptimized Design Unit (black-boxed
region). To determine the cells optimized in a PDU, you need to
include the ‑cellreport argument on the vopt command line used in
the PDU step.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida729698f-83e0-4948-b068-520a817ce05e">+check&lt;enum&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Prevents cell-level optimization on cells with various types of
design characteristics, where &lt;enum&gt; determines the type to check,
as listed below. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Optimization on all cells is enabled by default. This argument
prevents optimization of cells that model a particular type of behavior.
You can specify any one or all of these behaviors to prevent optimization
on those cell types. To restore optimization on cells that you have
used +check on, use the <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide21a0034-8838-4a0a-91c6-7477125c3fe9">+nocheck&lt;enum&gt;</a> argument. </p>
</div>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0470fb2b-77da-4194-aaf6-effd393e72fc"><p class="p Opt">ALL — Applies
all +check modes described below. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddc48d894-6171-44cd-89cd-7de0a0ca7b8e"><p class="p Opt">AWA — Prevents
an Always block from driving another Always block or a sequential
UDP.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb0664a7c-add9-4550-a3f5-3e4c6b8a60be"><p class="p Opt">CLUP — Disables
optimization of cells containing connectivity loops. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7b335c7e-88d9-45ce-8e61-fe27cd35ac30"><p class="p Opt">DELAY — When
used in conjunction with vopt +delay_mode_path (see below), disables
optimization of Verilog modules with distributed delays and no path
delays in favor of module inlining. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id79a4ae9d-27ea-498b-8c96-fc1180a49807"><p class="p Opt">DNET — Prevents
both the port and the delayed port (created for negative setup/hold)
to be used in the functional section of the cell. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idca767d6c-fd1a-45bf-9e17-27c674f575d6"><p class="p Opt">INBUF
— Prevents optimization of cells with input buffers. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id83354de4-6e9c-4086-b4b4-7fbcb8cb2362"><p class="p Opt">INTRI — Disallows
inputs of type tri1 or tri0 in cell optimizations.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc2dfca09-4761-4fd1-85fc-dccd1f18432e"><p class="p Opt">IPDOP — Disallows
procedural code where an input directly drives an output.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9d558d87-1bd0-47ea-9454-a8b269af49a4"><p class="p Opt">NWOT — Disallows
a notifier register to be written outside of a timing check.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2e8d0e28-792b-41f8-b94e-3b90f4d09c02"><p class="p Opt">OPRD — Disallows
an output port to be read internally by the cell. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf72fe1f0-faa5-44cb-a2e9-4a963b3c371c"><p class="p Opt">SUDP — Disallows
a sequential UDP to drive another sequential UDP.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0c0d99b9-4575-44fa-a7eb-d1c71432360c">‑compat</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Disables
optimizations that result in different event ordering than Verilog-XL. </p>
<p class="p"><span class="ph fmvar:ProductName">Questa SIM</span> Verilog generally duplicates
Verilog-XL event ordering, but there are cases where it is inefficient
to do so. Using this argument does not help you find event order
dependencies, but it allows you to ignore them. Keep in mind that this
argument does not account for all event order discrepancies, and
that using this argument may degrade performance. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Event Ordering in Verilog Designs', 'questa_sim_user'); return false;">Event Ordering in Verilog Designs</a>” in
the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2895b1da-626e-4e75-951c-b24a2dffb77d">‑constimmedassert</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Displays immediate assertions with constant expressions in the GUI,
in reports, and in the UCDB. By default, immediate assertions with constant
expressions are displayed in the GUI, in reports, and in the UCDB.
Use this switch only if the ‑noconstimmedassert switch has been
used previously, or if the ShowConstantImmediateAsserts variable
in the vopt section of the <span class="ph filepath italic">modelsim.ini</span> file
is set to 0 (off).</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idea94dc11-c24f-46ed-9219-3a8842411b31">‑cppinstall &lt;[gcc|g++] version&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies which version of the Mentor Graphics supported and distributed
GNU compiler to use. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5f8e9de3-92bb-48ac-bd0f-a123c65c0a1a"><p class="p Opt">&lt;[gcc|g++]
version&gt; — The version number of the GNU compiler to use. Use the
same compiler version specified on the <a class="xref fm:HeadingOnly" href="Command_Sccom_id16c2860f.html#id16c2860f-cde7-4d9f-acb2-4e2fdffcfba0__Command_Sccom_id16c2860f.xml#id16c2860f-cde7-4d9f-acb2-4e2fdffcfba0" title="Provides two different functions: sccom uses an external C/C++ compiler to compile SystemC source code into the work library, while sccom -link takes compiled source code and links the design.">sccom</a> command
line. For example:</p>
<pre class="pre codeblock leveled"><code>sccom ‑cppinstall 5.3.0</code></pre></li>
</ul>
<p class="p">When the -cpppath argument is also present, the order
of precedence in determining the compiler path is the following:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1ef34ccd-2357-44ae-a05c-0df533b829da"><p class="p">The -cppinstall
argument is used with vopt</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcd1f6689-2ce5-4947-8715-8daf85ba36a3"><p class="p">The -cpppath
argument is used with vopt</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbf1f78cc-5525-4fef-8144-d21cfbae3834">‑cpppath &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the location of a g++ executable other than the default
g++ compiler installed with <span class="ph fmvar:ProductName">Questa SIM</span>.
Overrides the CppPath variable in the<span class="ph filepath italic">modelsim.ini</span> file.</p>
<p class="p">When the -cppinstall argument is also present, the order
of precedence in determining the compiler path is the following:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcf648139-a3f2-4a40-ae12-ecc32e754db5"><p class="p">The -cppinstall
argument is used with vopt</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8770521a-a65b-4ae0-8d5e-effc9b2a3b0c"><p class="p">The -cpppath
argument is used with vopt</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd022b1ae-0ac9-4429-9b5d-aa16bf241c19">{+cover | +nocover}[=&lt;spec&gt;][&lt;n&gt;][+&lt;selection&gt;[+&lt;recurse_level&gt;|.]]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables/disables collection of various coverage statistics on specified
areas of the design. </p>
<p class="p">The vopt +cover|+nocover
argument accepts the same +&lt;selection&gt; syntax that +acc accepts,
and can be used to specify design units, instances, and recursive
control with a trailing '.' character. When you recompile an inlined
module with different +cover|+nocover settings than a previous compile,
you will be forcing a recompile of its inline parent modules on
your subsequent optimization/compile. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id92663cf5-6b55-491a-9fd7-cfcb90881789"><p class="p Opt">&lt;spec&gt;
— Enables code coverage metrics for the coverage construct(s) identified
by one or more of the following characters:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0db0cde9-60ae-4609-8f3e-234d16c01af2"><p class="p Opt">b
— Collect branch statistics.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1fd49124-75c3-4e93-8f4e-586d7045ae70"><p class="p Opt">c
— Collect condition statistics. Collects only FEC statistics.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7f1cf703-e91f-476a-9228-24d5206a0b04"><p class="p Opt">e
— Collect expression statistics. Collects only FEC statistics.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id893c5ab7-0779-49aa-9898-c0a6b2b71466"><p class="p Opt">s
— Collect statement statistics.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbb837a3d-e0a2-4c08-88f9-f98162b37e35"><p class="p Opt">t
— Collect toggle statistics. Overridden if ‘x’ is specified elsewhere.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida35a7063-06c3-41b1-8fd5-8bbe2bfc6fe8"><p class="p Opt">x
— Collect extended toggle statistics (see “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Toggle Coverage', 'questa_sim_user'); return false;">Toggle Coverage</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>).
This takes precedence, if ‘t’ is specified elsewhere.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id50815aad-be29-4c7c-9a49-2229fe3a6f58"><p class="p Opt">f
— Collect Finite State Machine statistics.</p>
<p class="p">If no &lt;spec&gt; characters are given, “sbceft” is the default.</p>
</li>
</ul>
</li>
</ul>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfbc99bd7-c219-4a6c-a23c-de6ac619d072"><p class="p Opt">&lt;n&gt; —
A natural number specifying a recursive level downwards from the
specified entity. This is overridden if you specify the optional
period (.) after &lt;selection&gt;.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id14284d67-2192-4aab-9de8-125a6efd0d1d"><p class="p Opt">+&lt;selection&gt;[+&lt;recurse_level&gt;|.]
— Enables access for specific Verilog design objects and/or regions. </p>
<p class="p">&lt;selection&gt;
— Takes one of the following forms:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id07c86033-c061-4fcd-bf50-203d25bccd4d"><p class="p">[&lt;library&gt;.]&lt;primary&gt;[.(&lt;secondary&gt;)]
— Specifies a library name together with a design unit name.</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idba569d4c-a23b-4939-be83-c83be6f88e0e"><p class="p">&lt;library&gt;
— Any Verilog, SystemVerilog, or VHDL library.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcae646b5-4cfb-4868-845e-dde8b52f8d2d"><p class="p">&lt;primary&gt;
— Specifies the design unit name.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide87793c5-1e8a-4bd4-be48-92de5aa36876"><p class="p">&lt;secondary&gt;
— Specifies VHDL architecture.</p>
</li>
</ul>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4d4cb304-469f-426b-b600-24ac0c86b3a7"><p class="p">&lt;instance_path&gt;
— A path to an instance.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9167ff7b-4d45-4bd7-a485-4c89dd6352ce"><p class="p">&lt;design_unit&gt;/&lt;instance&gt;
— Specifies an instance in a specific design unit.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Glob wildcards
(“*” and “?”) are accepted only for the specification of design
unit(s).</p>
</div>
</li>
</ul>
<p class="p">&lt;recurse_level&gt;
— Specifies the number of recursion levels that selection will occur
downward from the current level of the specified module or instance.
This can be any integer between 0 and 128, where a value of 0 applies
full recursion. </p>
<p class="p">. (period)
— Indicates that selection occurs recursively downward from the specified
module or instance. </p>
<p class="p">Options for &lt;selection&gt;: </p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb705827e-4c08-47b1-ab23-0d85648b7929"><p class="p">All modules
— do not include the selection argument.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbc45c97d-9c8d-4dca-b3d8-56a245bd1116"><p class="p">Single module
— include only a module name as the selection argument.</p>
<pre class="pre codeblock leveled"><code>+cover=bce+top</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3a7fe3bd-e135-47fd-b712-4c24a29005d5"><p class="p">Single module
and all instances below — append a period to the module name.</p>
<pre class="pre codeblock leveled"><code>+cover=bce+top.</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idac4d3cf6-dbeb-4418-b43d-07bf764d57f5"><p class="p">Single module
and three levels of hierarchy below — add “3” to the &lt;spec&gt; and
remove the period (.).</p>
<pre class="pre codeblock leveled"><code>+cover=bce3+top</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id340bfce3-3fba-4c8b-b2e3-0ecc45ceeba1"><p class="p">Specific instance
— include a leading slash and the instance path</p>
<pre class="pre codeblock leveled"><code>+cover=bce+/top/mid1/bottom/myReg</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf18bbaec-f5ab-4e86-b7de-8b214d81b100"><p class="p">Specific
instance and all instances below — include a leading slash and the
instance path and append a period to the path.</p>
<pre class="pre codeblock leveled"><code>+cover=bce+/top/mid1/bottom/myReg.</code></pre></li>
</ul>
</li>
</ul>
<p class="p">Use the <a class="xref fm:HeadingOnly" href="Command_Vcom_idfaefa4ca.html#idfaefa4ca-b118-4ed3-bf5e-ce9bb0a6df77__idfb3cadd8-cd74-4814-8892-e9da3088f882">-coveropt &lt;opt_level&gt;</a> argument to
override the default level of optimization for coverage for a particular
compilation run.</p>
<p class="p">In cases where multiple, potentially competing
+cover/+nocover arguments are applied, the coverage values specified
later in the command line overrides a value specified before.</p>
<p class="p">See <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4094506f-4655-4336-b02c-4ab6c50a8ad0">General Usage</a> for an example
of vopt +cover usage.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6ee2d150-6871-45df-a475-57ccef91f96d">‑nocovershort</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables short circuiting of expressions when coverage is enabled.
Short circuiting is enabled by default.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcd701458-2222-42d4-aa4e-5ccfb945e134">‑nocoverclkoptbuiltins</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables clkOpt optimization builtins for code coverage. Used to
disable code coverage for VHDL simple builtin flops. You can customize the
default behavior with the CoverClkOptBuiltins variable in the <span class="ph filepath italic">modelsim.ini </span>file.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CoverClkOptBuiltins', 'questa_sim_user'); return false;">CoverClkOptBuiltins</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id36bda995-a3f5-4567-a076-38dd43e86306">‑covercebi</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables backward compatibility
of if-else branch merging with parent ‘else’ branch in branch coverage
reports. This merging converts a nested verilog if-else ladder with
vhdl like if-elsif-else ladder.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7ef9ca74-4dd4-4cde-be9b-746a028f68a8">-coverconstruct &lt;comma-separated_mnemonics&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">Enables you to provide mnemonics that correspond
to particular HDL code constructs, which can be instrumented for
coverage collection. For example, the coverconstruct “citf” corresponds
to the HDL code construct: “condition coverage inside a task or
function.” The argument can include multiple code construct mnemonics
in a comma-separated list. This argument overrides the CoverConstruct <span class="ph filepath italic">modelsim.ini</span> variable.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Coverconstructs', 'questa_sim_user'); return false;">Coverconstructs</a>”
in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcb33a349-6d89-4a30-a997-11b211d947be">‑coverdeglitch {“&lt;n&gt; &lt;time_unit&gt;”}</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables deglitching of statement, branch, condition and expression
coverage in combinational unclocked process/always blocks, concurrent
(VHDL) and continuous (SV) assignments, where:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8db22e8b-62ee-4da4-a08e-b9a97c39d0e8"><p class="p Opt">[n] — A string
specifying the number of time units. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id646fb65f-9001-4144-9fbd-7d92d2eb2c4d"><p class="p Opt">&lt;time_unit&gt;
— (required if “n” is anything other than “0”) fs, ps, ns, us, ms,
or sec. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id16fe28fa-84e5-4620-82a8-0cd4a2ab97f9"><p class="p Opt">Quotes (“”)
are required if a space exists between the two arguments (for example,
2ps or “2 ps”).</p>
</li>
</ul>
<p class="p">If a process
or a continuous assignment is evaluated more than once during any period
of length &lt;period&gt;, only the final execution during that period
is added into the coverage data for that process/continuous assignment.
If you specify a deglitch period of zero, only the last delta cycle
pass is counted toward the coverage data. For a new pass to be counted,
it must occur at a time greater than the previous pass plus the
deglitch period. You can customize the default behavior with the
CoverDeglitchOn and CoverDeglitch Period variables in the <span class="ph filepath italic">modelsim.ini </span>file.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CoverDeglitchOn', 'questa_sim_user'); return false;">CoverDeglitchOn</a>” and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CoverDeglitchPeriod', 'questa_sim_user'); return false;">CoverDeglitchPeriod</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd90eec15-cd39-4fe7-bf2e-0a5b0799b297">‑coverenhanced</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables non-critical functionality that can possibly change the
appearance or content of coverage metrics. This argument has an
effect only in letter releases (10.0a, 10.0b, and so on). By default,
major releases (10.0, 10.1, and so on), enable all coverage enhancements
present in previous letter release streams, making it unnecessary
to use ‑coverenhanced. Also by default, bug fixes important to the
accuracy of coverage numbers are always enabled. The product release
notes cover details on the release-specific functionality enabled
by ‑coverenhanced. To view these details, search the release notes
using the string "coverenhanced".</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idaee37735-244e-458f-b0bd-3625cad8c4c9">‑coverexcludedefault</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Excludes the following:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0a6a57ef-e7ef-4e9b-ad17-5d1bc0446158"><p class="p">VHDL code
coverage data collection for the OTHERS branch in both Case statements
and Selected Signal Assignment statements. Excludes all forms of
code coverage collection for statements contained in the OTHERS
branch. Also excludes the allfalse branch (if any) associated with
the case statement.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ideae5027b-b9e4-44a9-9b91-a9427babb7dc"><p class="p">Verilog/SV
code coverage data collection for the default branch in case statements.
Excludes all forms of code coverage collection for statements contained in
the default case statement.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbecc5460-c0db-4943-a463-4154034cdb93">‑coverfec</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables focused expression coverage (FEC) for coverage collection.
By default, only FEC coverage statistics are disabled for collection. You
can customize the default behavior with the CoverFEC variable in
the <span class="ph filepath italic">modelsim.ini </span>file.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CoverFEC', 'questa_sim_user'); return false;">CoverFEC</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id575c9cc2-ec45-4df2-9b3f-19f68f66637e">-covermaxmultiwidth &lt;int&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Sets the maximum vector width
of multibit expressions. Default is 32 bits. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Multibit Expression Coverage', 'questa_sim_user'); return false;">Multibit Expression Coverage</a>”
in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddedab1ef-e718-4f6a-b248-c3a2b069c249">-covermode &lt;values&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Controls the set of cover constructs
that are being considered for coverage collection. Values include:
full, default, set1, set2, and fast. The “default” value is the
default value. This argument overrides the CoverMode <span class="ph filepath italic">modelsim.ini</span> variable.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CoverMode', 'questa_sim_user'); return false;">CoverMode</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd7df1dcf-73b9-4488-8e01-9b0e492ad355">-covermultibit</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables coverage of multibit
expressions. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Multibit Expression Coverage', 'questa_sim_user'); return false;">Multibit Expression Coverage</a>”
in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9047b8c7-812f-4923-b5cd-c1d2763951c5">‑coveropt &lt;opt_level&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Overrides the default level of optimization for the current run
only. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8452e4cc-8f83-4193-8340-08ed333e717f"><p class="p Opt">&lt;opt_level&gt;
specifies one of the following optimization levels: </p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc6c485a9-e18a-4c52-891f-ec8da7512fcd"><p class="p">1 — Turns
off all optimizations that affect coverage reports.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id528aa822-8494-4fec-8269-8c162bc3855c"><p class="p">2 — Allows
optimizations that provide large performance improvements by invoking
sequential processes only when the data changes. This setting can
result in major reductions in coverage counts.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0ebe8ee2-d3c0-4cbe-9e24-ee9cfcd00179"><p class="p">3 — (default)
Allows all optimizations in 2, and allows optimizations that may
remove some statements. Also allows constant propagation and VHDL
subprogram inlining. </p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1b781f6e-c49c-4d55-9991-30e23ba75f2f"><p class="p">4 — Allows
all optimizations in 2 and 3, and allows optimizations that may
remove major regions of code by changing assignments to built-ins
or removing unused signals. It also changes Verilog gates to continuous assignments
and optimizes Verilog expressions. Allows VHDL subprogram inlining.
Allows VHDL flip-flop recognition. </p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8ea9974d-a884-4726-926b-f4cdac95d7b6"><p class="p">5—
Allows all optimizations in 2-4 and activates code coverage for Verilog
merged always blocks, merged initialization blocks, merged final blocks,
and merged if statements.</p>
</li>
</ul>
</li>
</ul>
<p class="p">The default
optimization level is 3. You can edit the CoverOpt variable in the <span class="ph filepath italic">modelsim.ini</span> file
to change the default. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CoverOpt', 'questa_sim_user'); return false;">CoverOpt</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id499a14cb-c2c8-4ec1-a86e-bc91530375c2">‑coverreportcancelled</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables code coverage reporting of branch conditions that have been
optimized away due to a static or null condition. The line of code is
labeled EA in the hits column of the Source Window and EBCS in the
hits column of a Coverage Report. You can also set this functionality
with the CoverReportCancelled <span class="ph filepath italic">modelsim.ini</span> variable.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CoverReportCancelled', 'questa_sim_user'); return false;">CoverReportCancelled</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0d8fe2bd-64b1-4f7f-80fd-55f417fe9172">-coveragesaveparams</dt>
<dd class="dd ArgumentDescription"><p class="p">Enables storage of elaborated parameter
overrides to each instance in the UCDB. Use <a class="xref fm:HeadingOnly" href="Command_CoverageSave_id35457f5f.html#id35457f5f-3c6d-4190-b918-b355bf6b1c56__Command_CoverageSave_id35457f5f.xml#id35457f5f-3c6d-4190-b918-b355bf6b1c56" title="Saves the coverage results of the specified type from a simulation to the unified coverage database (UCDB). If no type is specified, saves all types into the database.">coverage save</a> ‑nocoveragesaveparams
to disable. You can also set this functionality with the <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CoverageSaveParam', 'questa_sim_user'); return false;">CoverageSaveParam</a> <span class="ph filepath italic">modelsim.ini</span> variable. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id72cf3a11-4c65-4997-bce6-ab74e95f7cec">-createlib[=compress]</dt>
<dd class="dd ArgumentDescription"><p class="p">Creates new libraries.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idce80b74b-fce4-4fd0-81f8-03fa320d1fae"><p class="p Opt">compress
— Compresses the created libraries</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2884bdea-c36b-4a86-bdfc-5f6a7e6bc291">‑debug</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables increased visibility into
VHDL, Verilog, and SystemVerilog designs.</p>
<p class="p">This argument is related to Questa Fast Dumping. You can use
the debug information generated with this argument, without the
need for the +acc argument, with Mentor Visualizer, and with the
following simulation-based TCL-based debugging utilities: VCD dumping,
SAIF generation, the Power commands, and the TCL examine command.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id50731bba-e3a6-4f76-a330-52a948b53a85">-debug,cell </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Provides debug of cell internals
for -debug clients(qwave, vcd, SAIF). </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6859fc0a-141c-440f-a9fd-6fa758f5beb0">‑debugdb</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables advanced debugging features. Performs a pre-simulation debug
analysis of the sequential and combinatorial elements in your design. The
results are added to the optimized design unit and picked up when
a simulation is run for later causality tracing and schematic functional representation.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf058fee5-16c1-4f01-b46b-4e7207aa29bd">‑debugCellOpt</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Produces Transcript window output that identifies why certain cells
within the design were not optimized.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0dc49c1c-686e-42ba-974e-a66db733609f">-debug,livesim </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Used with Visualizer LiveSim
mode to enable better breakpoint capabilities and assertion debug. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id01430b5d-532c-437d-85af-4fc65e58e7f1">-debugVA</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Prints a confirmation
if a VITAL cell was optimized, or an explanation of why it was not,
during VITAL level-1 acceleration.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id12a6e5bf-96f5-48a4-9661-46ac4cbf9397">‑deferSubpgmCheck</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Forces the compiler to report array indexing and length errors as
warnings (instead of as errors) when encountered within subprograms.
The simulator reports indexing and length errors in subprograms
that are invoked during simulation, which can potentially slow down
simulation because of additional checking. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id535f7e18-6f00-4c12-ac8d-0b8a9adf89d7">-deferrangecheck</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Defers VHDL elaboration time
out-of-range checks until code execution. If code is not executed,
no error is generated.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id260e92de-50c7-49ed-a356-daca4f1e35e1">‑deglitchalways | ‑nodeglitchalways</dt>
<dd class="dd ArgumentDescription"><p class="p">Controls
the behavior related to zero-delay oscillations among always_comb
and always @* combinatorial logic blocks, as well as regular always blocks,
that produce glitches on the variables they write.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5bdb1a53-c27e-4d48-b1a9-2a2fffaf657c"><p class="p Opt">‑deglitchalways
— (default) Reduces the incidents of zero delay oscillations among
the affected blocks.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3a5cb84b-dc24-4b91-bc76-9ade034b40b9"><p class="p Opt">‑nodeglitchalways
— Disables the functionality. A side effect of this behavior is
that time zero races involving the glitch-producing always blocks may
resolve in a different order.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id93e9db9b-4498-4948-b1b1-65a0446896d5">+delay_mode_distributed</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables path delays in favor of distributed delays. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Delay Modes', 'questa_sim_user'); return false;">Delay Modes</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id19022127-248b-4142-8d06-0bf33cf91cce">+delay_mode_path</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets distributed delays to zero in favor of using path delays. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd2d13e28-7934-422d-948f-4cb7998e537e">+delay_mode_unit</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets path delays to zero and non-zero distributed delays to one
time unit.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id499b4b0f-aa96-4fb2-9d2c-7540ab5722ad">+delay_mode_zero</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets path delays and distributed delays to zero. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb5970146-12dc-4c95-aa53-ebf2b97d86b9">-detectraces[,vis]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables detection
of races in the design. The argument enables identification of write-write,
write-read or read-write races in the design. </p>
<p class="p">Race conditions are reported during simulation.
Invoking vsim on an optimized top which was compiled with -detectraces
will generate a file "racedetect.txt" which will report various
races in the design. A "racedetect.unique.txt" is also generated
which reports only the first occurrence of any unique race. </p>
<p class="p">Race detection will be disabled once 10000 races
have been detected.  This limit can be modified using CLI. Reporting
of races at time 0 is disabled.  This can be enabled using CLI.
The CLI commands are “racedetect on” and “racedetect off”.</p>
<p class="p">The racedetect.txt file contains the following
information:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id31860392-c4a5-4f2f-a296-d0ecbd97dca0"><p class="p">Time of the race conditon.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id77007e5f-f3be-432b-a6f7-e65182e795d4"><p class="p">Read location</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idefe9cb82-8fc3-4c60-b916-879010b37aad"><p class="p">Write location</p>
</li>
</ul>
<p class="p">For example: </p>
<pre class="pre codeblock"><code>Time : 450 Read/Write race detected for test.c       
Read location : src/test01.sv (12)       
Write location : src/test01.sv (9)</code></pre><p class="p">The option -detect,vis allows for the logging
of race detection messages in the message viewer of the Visualizer
debugger. Using -detectraces,vis automatically adds the following
switches to vopt/vsim:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1845e86e-6956-4db7-8525-8d95189ad28e"><p class="p">vopt +designfile</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id05110865-5d6e-4315-a5a8-d1e5ca158ac7"><p class="p">vsim –qwavedb=+msg</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id40aedca0-2189-46fc-b5e0-657ac5730c18">‑designfile &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Creates the design file required by Mentor Visualizer Debug Environment.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id71013aa7-6d89-4a05-83af-7f657a7e86d0"><p class="p Opt">&lt;filename&gt;
— (required) A user specified string. May include a path specifying
where to save the file.</p>
</li>
</ul>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">By default, the -designfile option enables the -pa_enable=bufdebug option.
The ‑pa_enable=bufdebug option enables the data base to track the
inserted buffers when the driver and receiver logic supplies does
not match the power domain supply. Hence the buffers are visible
during the schematic, logic cone and connectivity tracer based analysis,
which helps in debugging. See “bufdebug”, and “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'set_port_attributes', 'pa_user'); return false;">Related Supplies</a>”
in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id303e03c0-e458-450a-afd5-d9006795062c">‑dpiforceheader</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Forces the generation of a DPI header file, even if it will be empty
of function prototypes.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8fb6dbf0-edd0-409b-b134-dcef6283d9e8">‑dpiheader &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Generates a header file that can then be included in C source code
for DPI import functions. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'DPI Use Flow', 'questa_sim_user'); return false;">DPI Use Flow</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb20a3a20-5df3-414b-bfcb-ad6455bbab1e">-dpilib &lt;libname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies the library that contains
DPI exports and object files.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id32d1a75e-48ba-4887-a7fd-1e2a6a94cf5c">‑enablescstdout</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables the reporting of messages
from the SystemC tasks cout, printf and fprintf to stdout during
the execution of vopt. Also, reports a warning when a VPI routine
is called in a SystemC constructor. This behavior is suppressed
by default. However, information printed to stderr is always displayed.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida5746c72-b498-464c-8b44-f1de6e6f9ad9">‑error &lt;msg_number&gt;[,&lt;msg_number&gt;,...]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Changes the severity level of the specified message(s) to "error."
Edit the error variable in the <span class="ph filepath italic">modelsim.ini</span> file to
set a permanent default. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'error', 'questa_sim_user'); return false;">error</a>” and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Message Severity Level', 'questa_sim_user'); return false;">Message Severity Level</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idaa1b877d-4e98-47cd-be02-daed1d1677fc">‑extendedtogglemode 1|2|3</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Changes the level of support for extended toggles. The levels of
support are:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id40125940-0166-4b22-8be7-e1f3034932ed"><p class="p Opt">1 — 0L-&gt;1H
&amp; 1H-&gt;0L &amp; any one 'Z' transition (to/from 'Z')</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2685af54-1856-4290-a8d5-02d031a10ea9"><p class="p Opt">2 — 0L-&gt;1H
&amp; 1H-&gt;0L &amp; one transition to 'Z' &amp; one transition from
'Z'</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7a2780dc-0589-422b-85fc-a8d88a6eee97"><p class="p Opt">3 — 0L-&gt;1H
&amp; 1H-&gt;0L &amp; all 'Z' transitions</p>
</li>
</ul>
<p class="p">Edit the ExtendedToggleMode
variable in the <span class="ph filepath italic">modelsim.ini</span> file
to set a permanent default. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'ExtendedToggleMode', 'questa_sim_user'); return false;">ExtendedToggleMode</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id76365a90-f8be-4471-9f61-491bbce63a31">(‑F | ‑file | ‑f) &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
‑f, ‑file and ‑F: each specifies an argument file with more command-line
arguments, allowing complex argument strings to be reused without
retyping. You can nest ‑F, ‑f and ‑file commands. Allows gzipped
input files.</p>
<p class="p">With ‑F only:
relative file names and paths within the arguments file &lt;filename&gt;
are prefixed with the path of the arguments file when lookup with
relative path fails. See “<a class="xref fm:HeadingOnly" href="Concept_ArgumentFiles_idd3a2021e.html#idd3a2021e-bd51-4fd7-887d-a6215cc88bbe__Concept_ArgumentFiles_idd3a2021e.xml#idd3a2021e-bd51-4fd7-887d-a6215cc88bbe" title="You can load additional arguments into some commands by using argument files, which are specified with the -f argument.">Argument Files</a>”.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9185d9f2-c3aa-47bd-9bdc-4efb9deffb60">‑fecudpeffort {1 | 2 | 3}</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
The recommended value to set the level of effort for FEC. Levels
are: </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfe2faeee-3925-46ca-bc29-66c03b2ea6ef"><p class="p Opt">1 — (default)
(low) Only small expressions or conditions are considered for coverage.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9b2f3715-885c-49a1-a3fb-7523437b1abc"><p class="p Opt">2 — (medium)
Bigger expressions and conditions considered for coverage.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1b5a7a55-2aaa-42a2-8382-bbf13e876784"><p class="p Opt">3 — (high)
Very large expressions and conditions considered for coverage.</p>
</li>
</ul>
<p class="p">Increasing
the effort level includes more expressions for coverage, but also
increases the compile time. You can also enable this by setting
the <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'FecUdpEffort', 'questa_sim_user'); return false;">FecUdpEffort</a> variable
in the <span class="ph filepath italic">modelsim.ini</span> file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2c8add59-4720-497d-98d9-2293cccaaf28">‑fatalF &lt;msg_number&gt;[,&lt;msg_number&gt;,…]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Changes the severity level of the specified message(s) to "fatal."
Edit the fatal variable in the <span class="ph filepath italic">modelsim.ini</span> file to
set a permanent default. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'fatal', 'questa_sim_user'); return false;">fatal</a>” and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Message Severity Level', 'questa_sim_user'); return false;">Message Severity Level</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddae7c925-976e-4578-85dc-f2d366dd439f">‑floatgenerics[+&lt;selection&gt;[+&lt;recurse_level&gt;|.] ]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Does not hold generic values constant during optimization, which
enables successful use of the vsim ‑g and -G arguments. Use of this argument
causes finite state machines (FSMs) containing these floating parameters
not to be recognized. </p>
<p class="p">Note that the +floatgenerics argument is still supported for
backward compatibility, but it is recommended that you use -floatgenerics
instead.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbbc6a7aa-3dbf-4c42-aae6-07f9db02c7cc"><p class="p Opt">+&lt;selection&gt;[+&lt;recurse_level&gt;|.]
— enables access for specific Verilog design objects and/or regions. </p>
<p class="p">&lt;selection&gt;
— Can take one of the following forms:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idab3aeac5-2a35-4a0e-abbb-4e5c58b42309"><p class="p">[&lt;library&gt;.]&lt;primary&gt;[.(&lt;secondary&gt;)]
— Specifies a library name together with a design unit name.</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfc29cb36-c971-4282-a690-c341b5011bab"><p class="p">&lt;library&gt;
— Any Verilog, SystemVerilog, or VHDL library.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id90780845-76f4-4b0d-97a5-9733e478fb65"><p class="p">&lt;primary&gt;
— Specifies the design unit name.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id425911e3-2820-4bab-95fe-6f7a8cb07645"><p class="p">&lt;secondary&gt;
— Specifies VHDL architecture.</p>
</li>
</ul>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd34a12ed-5918-4afe-81b9-f9cacee9f3b0"><p class="p">&lt;instance_path&gt;
— A path to an instance.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5f82f2cd-c9c1-4c6b-9923-bf315853f7f6"><p class="p">&lt;design_unit&gt;/&lt;instance&gt;
— Specifies an instance in a specific design unit.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Glob wildcards
(“*” and “?”) are accepted only for the specification of design
unit(s).</p>
</div>
</li>
</ul>
<p class="p">&lt;recurse_level&gt;
— Specifies the number of recursion levels for selection to occur
downward from the current level of the specified module or instance.
This can be any integer between 0 and 127, where a value of 128
applies full recursion. </p>
<p class="p">. (period)
— Indicates that selection occurs recursively downward from the specified
module or instance. </p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3e0540ec-4592-4172-92ab-d1b0a82852d8"><p class="p">All modules
— Do not include the selection argument.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idea6dc125-93f3-4a57-8453-7afb36edbde7"><p class="p">Single module
— Include only a module name as the selection argument.</p>
<pre class="pre codeblock leveled"><code>‑floatgenerics+top</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd87052c8-7f96-4b87-b842-5f7a35b60b85"><p class="p">Single module
and all instances below — Append a period to the module name.</p>
<pre class="pre codeblock leveled"><code>‑floatgenerics+top.</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide4874fc3-d555-4bff-abc2-59db349a22ab"><p class="p">Specific
instance — Include a leading slash and the instance path</p>
<pre class="pre codeblock leveled"><code>-floatgenerics+/top/mid1/bottom/</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id52083b40-d8af-44d7-84d4-b14f31bcb77b"><p class="p">Specific
instance and all instances below — Include a leading slash and the
instance path and append a period to the path.</p>
<pre class="pre codeblock leveled"><code>‑floatgenerics+/top/mid1/bottom/.</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida7969c31-ce80-4d80-a37b-7709b49d8d5c"><p class="p">Specific
instance within a submodule — Do not include a leading slash with
the instance path.</p>
<pre class="pre codeblock leveled"><code>‑floatgenerics+mid/bottom/</code></pre></li>
</ul>
</li>
</ul>
<p class="p">See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Optimization of Parameters and Generics', 'questa_sim_user'); return false;">Optimization of Parameters and Generics</a>”
in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
<p class="p">This command
is fully equivalent to +floatparameters, therefore you can use them interchangeably.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id81727440-6b42-4079-a689-0f986c9c4163">+floatparameters[+&lt;selection&gt;[+&lt;recurse_level&gt;|.]] [+&lt;leafparameter&gt;...]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Disables locking down parameter
values during optimization, which enables successful use of the
vsim ‑g and -G arguments. Use of this argument can cause FSMs containing
these floating parameters not to be recognized.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">The +floatparameters argument is still supported for backward compatibility,
though it is recommended that you use -floatparameters instead,
with the following exception: if you want to float parameters during
optimization without specifying a design object, use vopt +floatparameters.</p>
</div>
<p class="p">For the full description of the available values for +floatparameters,
see “<a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9a9b60d8-e854-4644-9995-0f918f37c4ac">‑floatparameters[+&lt;selection&gt;[+&lt;recurse_level&gt;|.]] [+&lt;leafparameter&gt;...]</a>”. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9a9b60d8-e854-4644-9995-0f918f37c4ac">‑floatparameters[+&lt;selection&gt;[+&lt;recurse_level&gt;|.]] [+&lt;leafparameter&gt;...]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables locking down parameter values during optimization, which
enables successful use of the vsim ‑g and -G arguments. Use of this argument
can cause FSMs containing these floating parameters not to be recognized.</p>
<p class="p">If you do not specify one of the following values for this argument, <span class="ph fmvar:ProductName">Questa SIM</span> does not perform
optimization and issues the following warning message: </p>
<pre class="pre codeblock"><code>** Warning: (vopt-14001) ignoring vopt option '‑floatparameters' as no object is specified.</code></pre><div class="note tip"><span class="tiptitle">Tip</span> <p class="p">The +floatparameters argument is still supported
for backward compatibility, but it is recommended that you use -floatparameters
instead. However, if you want to float parameters during optimization
without specifying a design object, use vopt +floatparameters. </p>
</div>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ideedb5d42-49b0-48a3-8fbf-5edf543b99f2"><p class="p Opt">+&lt;selection&gt;[+&lt;recurse_level&gt;|.]
— Enables access for specific design objects and/or regions. </p>
<p class="p">&lt;selection&gt;
— Can take one of the following forms:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1b6bbe88-620b-4292-8ef8-0dd145380617"><p class="p">[&lt;library&gt;.]&lt;primary&gt;[.(&lt;secondary&gt;)]
— Specifies a library name together with a design unit name.</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3b3356b5-04fc-41be-a5f4-7bcde5685711"><p class="p">&lt;library&gt;
— Any Verilog, SystemVerilog, or VHDL library.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id472fd7fa-2007-44ea-85a9-53b9309fa3b1"><p class="p">&lt;primary&gt;
— Specifies the design unit name.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id50b399a3-213e-4cb4-a39c-9c71965e7038"><p class="p">&lt;secondary&gt;
— Specifies VHDL architecture.</p>
</li>
</ul>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idee11cec0-9eee-4664-8cd0-aaa85e29cc69"><p class="p">&lt;instance_path&gt;
— A path to an instance.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id53cf631d-175e-4a58-a504-72561147cbc4"><p class="p">&lt;design_unit&gt;/&lt;instance&gt;
— Specifies an instance in a specific design unit.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Glob wildcards
(“*” and “?”) are accepted only for the specification of design
unit(s).</p>
</div>
</li>
</ul>
<p class="p">&lt;recurse_level&gt;
— Specifies the number of levels to recursively include below the
specified module or instance. </p>
<p class="p">. (period)
— Indicates that selection occurs recursively downward from the specified
module or instance. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id93b8509c-275b-4297-87b2-846e70e18562"><p class="p Opt">+&lt;leafparameter&gt;
— Floats the specified parameter across the appropriate scope. In
the absence of a +&lt;selection&gt; option, +&lt;leafparameter&gt; floats the
given parameter across the entire design. If you provide a +&lt;selection&gt;
option, then +&lt;leafparameter&gt; floats the given parameter within
the specified module or instance, including the specified recursion
level. You can pass multiple +&lt;leafparameter&gt; options in sequence.</p>
</li>
</ul>
<p class="p">The following examples demonstrate the use of the -floatparameter
argument to specify different combinations of scopes and parameter
names.</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8498338e-b350-4471-bb2a-02074e3b09c1"><p class="p">Float a
parameter in all modules — Do not include the selection argument,
only +&lt;leafparameter&gt;.</p>
<pre class="pre codeblock"><code>-floatparameters+parameter_a</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id860f67ae-bb13-41fb-9a58-031b156c9a46"><p class="p">Single module
— Include only a module name as the selection argument.</p>
<pre class="pre codeblock leveled"><code>‑floatparameters+top</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc7fb53a4-a8fa-424c-9325-1056851fb0ee"><p class="p">Single module
and all instances below — Append a period to the module name.</p>
<pre class="pre codeblock leveled"><code>‑floatparameters+top.</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide16153f7-f169-44ab-a61b-1d76864cfa36"><p class="p">Specific
instance — Include a leading slash and the instance path</p>
<pre class="pre codeblock leveled"><code>‑floatparameters+/top/mid1/bottom/</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id739e1cdf-b4c7-4ae3-b61c-16d0abeb8aaf"><p class="p">Specific
instance and all instances below — Include a leading slash and the
instance path and append a period to the path.</p>
<pre class="pre codeblock leveled"><code>‑floatparameters+/top/mid1/bottom/.</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb99c35ee-08c9-4dea-9187-aa07451b444c"><p class="p">Specific
instance within a submodule — Do not include a leading slash with
the instance path.</p>
<pre class="pre codeblock leveled"><code>‑floatparameters+mid/bottom/</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc33e9497-2cea-4bfc-a413-e042fe2a89e2"><p class="p">Float multiple
parameters within an instance — Add multiple +&lt;leafparameter&gt;
options</p>
<pre class="pre codeblock leveled"><code>‑floatparameters+/top/mid1/bottom/+param_a+param_b</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idea54b3f4-a3cf-423a-8bea-993b56dd5b5e"><p class="p">Float a single
parameter within a PDU — Specify the appropriate module or instance
and also specify the parameter name.</p>
<pre class="pre codeblock leveled"><code>vopt -pdu sample_pdu.v -o sd_test ‑floatparameters+top+param_a</code></pre></li>
</ul>
<p class="p">See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Optimization of Parameters and Generics', 'questa_sim_user'); return false;">Optimization of Parameters and Generics</a>”
in the <span class="ph FontProperty ManualTitle">User’s Manual</span> for
more information.</p>
<p class="p">This command
is fully equivalent to ‑floatgenerics, therefore you can use them interchangeably.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id79a6720e-5902-4c58-bec4-cbcdab799ea7">-fsaif &lt;library_forward_saif_filename&gt; </dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies a library forward Switching Activity
Interchange Format (SAIF) file.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">To generate state dependent part dependent backward (SDPD)
SAIF data, you need to provide forward SAIF files and the power
add command for the design objects.</p>
</div>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The tool does not support the following:</p>
<ul class="ul NoteList"><li class="li NoteListItem">SAIF with timing simulation</li>
<li class="li NoteListItem">Library forward SAIF and SDPD backward SAIF data is
not supported for VHDL designs</li>
<li class="li NoteListItem">Escape identifiers in forward SAIF</li>
</ul>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3f923c64-2946-4970-9027-a11e4893a6df">-fsaiflist &lt;filelist&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies a file that lists multiple library
forward SAIF files.</p>
<p class="p">For example:</p>
<pre class="pre codeblock"><code>vopt -fsaiflist ./src/saiflist.f</code></pre><p class="p">where <span class="ph filepath">saiflist.f</span> contains the following
files:</p>
<pre class="pre codeblock"><code>./saif/fsaif.saif
./saif1/fsaif1.saif
./saif2/fsaif2.saif</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id328d408e-6769-46c1-878d-82e6b31aaa42">‑fsmimplicittrans</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables recognition of implied same state transitions. </p>
<p class="p">Multiple command arguments are available for FSM management,
allowing you to use any combination of the FSM arguments. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Advanced Command Arguments for FSMs', 'questa_sim_user'); return false;">Advanced Command Arguments for FSMs</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id819b3efb-4677-44c8-b2aa-89a7e10f0ed2">‑fsmmultitrans</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables detection and reporting of multi-state transitions when
used with the +cover=f argument for <a class="xref fm:HeadingOnly" href="Command_Vcom_idfaefa4ca.html#idfaefa4ca-b118-4ed3-bf5e-ce9bb0a6df77__Command_Vcom_idfaefa4ca.xml#idfaefa4ca-b118-4ed3-bf5e-ce9bb0a6df77" title="Compiles VHDL source code into a specified working library (or to the work library by default).">vcom</a>/<a class="xref fm:HeadingOnly" href="Command_Vlog_id6ce6948b.html#id6ce6948b-9797-4c41-a3f7-83f74066bca3__Command_Vlog_id6ce6948b.xml#id6ce6948b-9797-4c41-a3f7-83f74066bca3" title="Compiles Verilog source code and SystemVerilog extensions into either a specified working library or to the default work library. Accepts compressed SystemVerilog source files (those compressed with zlib).">vlog</a> or vopt.
Another term for this is FSM sequence coverage.</p>
<p class="p">Multiple command arguments are available for FSM management,
allowing you to use any combination of the FSM arguments. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Advanced Command Arguments for FSMs', 'questa_sim_user'); return false;">Advanced Command Arguments for FSMs</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb3c8504d-d090-48ba-a22c-b1438a1eb1ab">‑nofsmresettrans</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables recognition of synchronous or asynchronous reset transitions.
On by default. This also excludes reset transitions in coverage
results.</p>
<p class="p">Multiple command arguments are available for FSM management,
allowing you to use any combination of the FSM arguments. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Advanced Command Arguments for FSMs', 'questa_sim_user'); return false;">Advanced Command Arguments for FSMs</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3b10fd81-0722-44c4-bb80-988d70e574d0">-fsmsamestatetrans</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables recognition of transitions
to the same state as valid. By default, the compiler would not consider
S0-&gt;S0 as a valid transition in the following example:</p>
<pre class="pre codeblock"><code>If(cst == S0)
nst = S0</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb7ea6402-c5be-486e-b374-d09363510284">‑fsmsingle</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables recognition of VHDL FSMs where the current state variable
is of type std_logic, bit, boolean, or single-bit std_logic_vector/bit_vector
and Verilog single-bit FSMs.</p>
<p class="p">You can use any combination of the multiple command arguments
that are available for FSM management. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Advanced Command Arguments for FSMs', 'questa_sim_user'); return false;">Advanced Command Arguments for FSMs</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id97cd524f-ca2a-479d-91fd-c93d3b624b8e">‑fsmverbose [b | t | w]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Provides information about FSMs detected, including state reachability
analysis. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id309a8099-1d41-449c-bdf0-9faf1d75783e"><p class="p Opt">b — displays
only basic information.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9e9a20d2-7b0c-4555-807c-1733a3103156"><p class="p Opt">t — displays
a transition table in addition to the basic information.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb940d939-465d-413e-aebc-102b517c566e"><p class="p Opt">w — displays
any warning messages in addition to the basic information.</p>
</li>
</ul>
<p class="p">When you do
not specify a value, this argument reports all information to vopt message
1947.</p>
<pre class="pre codeblock"><code><span class="ph FontProperty P9"># ** Note: (vopt-1947)   FSM RECOGNITION INFO
# 		Fsm detected in : ../fpu/rtl/vhdl/serial_mul.vhd
# 		Current State Variable : s_state : ../fpu/rtl/vhdl/serial_mul.vhd(76)
# 		Clock : clk_i
# 		Reset States are: { waiting , busy }
# 		State Set is : { busy , waiting }
# 		Transition table is
# 			-------------------------------------------
# 			busy      =&gt;   waiting							Line : (114 =&gt; 114)
# 			busy      =&gt;   busy   							Line : (111 =&gt; 111)
# 			waiting   =&gt;   waiting							Line : (120 =&gt; 120) (114 =&gt; 114)
# 			waiting   =&gt;   busy   							Line : (111 =&gt; 111)
# 			-------------------------------------------
</span></code></pre><p class="p">When you do
not specify this argument, vopt reports only that an FSM was detected in
vopt message 143.</p>
<pre class="pre codeblock leveled"><code># ** Note: (vopt-143) Detected '1' FSM/s in design unit 'serial_mul.rtl'.</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfb27dc10-0733-4109-81bb-7ed6a5c98031">‑g &lt;Name&gt;=&lt;Value&gt; …</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Assigns a value to all specified VHDL generics and Verilog parameters
that have not received explicit values in generic maps, instantiations,
or from defparams (such as top-level generics/parameters and generics/parameters
that would otherwise receive their default values). </p>
<p class="p">For more information
on this switch, refer to the longer description under vsim ‑g &lt;Name&gt;=&lt;Value&gt;.</p>
<p class="p">See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Optimization of Parameters and Generics', 'questa_sim_user'); return false;">Optimization of Parameters and Generics</a>”
in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
<p class="p">Limitation:
In general, you cannot set generics/parameters of composite type
(arrays and records) from the command line, with the exception of
string arrays, std_logic vectors, and bit vectors that can be set
using a quoted string. For example,</p>
<pre class="pre codeblock leveled"><code>‑g strgen="This is a string"
‑g slv="01001110"</code></pre><p class="p">The quotation
marks must make it into vsim as part of the string because the type
of the value must be determinable outside of any context. Therefore,
when entering this command from a shell, put single quotes ( ' )
around the string. For example:</p>
<pre class="pre codeblock leveled"><code>‑g strgen='"This is a string"'</code></pre><p class="p">If working
within the <span class="ph fmvar:ProductName">Questa SIM</span> GUI,
you would enter the command as follows:</p>
<pre class="pre codeblock leveled"><code>{‑g strgen="This is a string"}</code></pre><p class="p">You can also
enclose the value escaped quotes (\"), for example:</p>
<pre class="pre codeblock leveled"><code>‑g strgen=\"This is a string\"</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id43f0e353-3c9a-4248-8b1d-a09e44b45d50">‑G &lt;Name&gt;=&lt;Value&gt; …</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Same as ‑g (refer above) except that it also overrides generics/parameters
that received explicit values in generic maps, in instantiations,
or from defparams. This argument is the only way to alter the generic/parameter,
such as its length, (other than its value) after the design has
been loaded.</p>
<p class="p">If &lt;value&gt;
is a string, you must enclose it in escaped quotes (\"), for example:</p>
<pre class="pre codeblock leveled"><code>‑G filename=\"a.in\"</code></pre><p class="p">See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Optimization of Parameters and Generics', 'questa_sim_user'); return false;">Optimization of Parameters and Generics</a>”
in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd8946de4-bdd5-4f13-8a12-64f55eb2f2e2">‑gblso &lt;shared_obj&gt;[,&lt;shared_obj&gt; …]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Open the specified shared object(s) with global symbol visibility.
Essentially all data and functions are exported from the specified
shared object and are available for other shared objects to reference
and use. If you specify multiple, comma-separated, shared objects,
they are merged internally and then loaded as a single shared object. </p>
<p class="p">Enclose the
arguments within quotation marks (") if the shared object filenames contain
any special characters or you use a space after the comma delimiter,
for example:</p>
<pre class="pre codeblock"><code>-gblso “lib1.so, lib2.so”</code></pre><p class="p">You can also
specify this argument with the GlobalSharedObjectList variable in
the <span class="ph filepath italic">modelsim.ini</span> file.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'GlobalSharedObjectList', 'questa_sim_user'); return false;">GlobalSharedObjectList</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf5924c15-5c46-4609-9c43-a50cef33b887">‑hazards</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Detects event order hazards involving simultaneous reading and writing
of the same register in concurrently executing processes. You must
also specify this argument when you simulate the design with <a class="xref fm:HeadingOnly" href="Command_Vsim_id382a4cc6.html#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__Command_Vsim_id382a4cc6.xml#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6" title="Invokes the VSIM simulator. Invoking this command with the ‑view argument enables you to view the results of a previous simulation run.">vsim</a>. See
“<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Hazard 99Detection', 'questa_sim_user'); return false;">Hazard Detection</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Enabling
‑hazards implicitly enables the ‑compat argument. As a result, using
this argument may affect your simulation results.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ideb083f83-e67b-4721-9e0d-fe74b0ceec6d">-help [all | category | &lt;option&gt; | &lt;command-line&gt; | &lt;category_list&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Provides online command help.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5cf062e0-ae21-42fd-8149-d637cd2f2498"><p class="p Opt">all
— List all categories and options.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfd6b39cf-c5f8-4e90-a6b8-7eb577646960"><p class="p Opt">category
— List all command categories.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf1e1d273-9fe2-45e0-b53c-608d12148263"><p class="p Opt">&lt;option&gt;
— Show help for the listed command option.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id93171d83-6a5a-4762-8483-3241ede98aa0"><p class="p Opt">&lt;command-line&gt;
— List all options for a particular category. Vsim categories are: </p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id03e1bc31-07b4-4179-adbc-f9a1fdb5fbd1"><p class="p">General</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0f1e9f08-65aa-4c07-a484-bafc5ccc5677"><p class="p">Coverage</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1c5e6590-4385-41a3-9199-7ec9c4c93c88"><p class="p">Cpp</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id248265ab-ce46-463a-b38a-8f9d8c274067"><p class="p">Debug</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id35db95f3-969b-4353-90a8-c3767fac021d"><p class="p">GLS</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb5868b3c-0220-472f-ad13-43af91e96469"><p class="p">Language</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6b6c303d-29f2-47d9-bcf9-6a17acccc21a"><p class="p">Library</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9a0d1cb3-88f3-4a6e-a64d-bfba69ef3f29"><p class="p">License</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide4fe9186-f7c9-45dc-b5ca-fc9eb8a6b300"><p class="p">Messages</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfd2f3a39-f003-4ada-b8c8-86a7755a3062"><p class="p">Multicore</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id07b13b28-3f79-44fe-b2b8-fd17d6286809"><p class="p">PA</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id674a0e45-525e-4971-96ff-4895a301aafb"><p class="p">PDU</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc17a8ce4-858b-4709-baff-97ea0e01ae8c"><p class="p">Report</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf8b0ea3b-5ec3-4d99-97cb-a043de3e4255"><p class="p">Solver</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id606cd00e-afcb-4880-ace6-c9087c9d60e2"><p class="p">Visualizer</p>
</li>
</ul>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id94952b07-4e74-41ee-9fb9-e2438db00200">‑incr | -noincr </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Defines whether vopt reuses design elements or not.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbdee935a-5f9a-4771-887d-38ae97be875e"><p class="p Opt">-incr — Instructs
vopt to optimize only design elements that have changed since a
previous optimization. Default. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5772b4b6-cc4d-4cab-9f13-f91c5c80c483"><p class="p Opt">‑noincr —
Instructs vopt to optimize all design elements, even if they have
not changed since a previous optimization.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8e34942b-581b-4494-ba7e-b2447a5033e9">+initmem[=&lt;spec&gt;][+{0 | 1 | X | Z}][+&lt;selection&gt;[+&lt;recurse_level&gt;|.]] | +noinitmem[+&lt;selection&gt;[+&lt;recurse_level&gt;|.]]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables you to enable or disable the initialization of memories. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">+initmem
accepts any of the following arguments, whereas +noinitmem accepts
only the +&lt;selection&gt; arguments.</p>
</div>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idde93bf63-77c8-40ab-ad3e-9754723c0ecb"><p class="p Opt">=&lt;spec&gt;
— (optional) identifies the types to be initialized: valid with
+initmem only. </p>
<p class="p">If you
do not specify this option, vlog initializes fixed-size arrays of
all these types, where fixed-size arrays can have any number of
packed or unpacked dimensions. </p>
<p class="p">&lt;spec&gt;
can be one or more of the following:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7edd1c46-d555-464e-ba85-6577f8a74f04"><p class="p Opt">r — register/logic,
integer, or time types (four-state integral types). </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id63d791ed-40af-4e11-9141-0271422d631d"><p class="p Opt">b — bit,
int, shortint, longint, or byte types (two-state integral types).</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id368729b7-cabc-4795-b17d-5af297edba63"><p class="p Opt">e — enum
types.</p>
<p class="p">You must
also add the enum's base type to the initialization specification.
If you choose static initialization for an enum type variable with
value 0, 1, X, or Z, the simulator assigns that value to the variable,
whether it is a valid value or not. If you choose random initialization
for an enum type variable, the simulator generates a random number
and uses the (random_number % num_valid_enum_values)th entry of
the enum literals to initialize it.</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id80c9d20a-7840-44da-a938-3bdc8235e697"><p class="p Opt">+{0 | 1 |
X | Z} — (optional) specifies the initialization value to use for
all the elements of a memory: valid with +initmem only. For example,
the +initmem+1 option initializes "reg [7:0] m" to value 'hff. For
two-state datatypes, X and Z will map to 0.</p>
<p class="p">If you
do not specify the value, initmem randomly initializes this memory
to a 2-state value. The seed for randomization can then be controlled
by vsim command line option +initmem+&lt;seed&gt;, where &lt;seed&gt;
is a 32-bit number. </p>
<p class="p">These initialization
values do not result in scheduling events at time 0. The specified
memories are initialized to these values. So, if you set these memories
to the same values that +initmem initialized them to, events are
not generated. The exception is that of sequential UDPs that are
initialized in the NBA region of time 0. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idad8c883c-bd91-4b50-9a89-fa34f98f7c34"><p class="p Opt">+&lt;selection&gt;[+&lt;recurse_level&gt;|.]
— enables access for specific Verilog design objects and/or regions. </p>
<p class="p">&lt;selection&gt;
— Can take one of the following forms:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3da11200-74a6-4ba7-a034-e39bcd189ae1"><p class="p">[&lt;library&gt;.]&lt;primary&gt;[.(&lt;secondary&gt;)]
— Specifies a library name together with a design unit name.</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id59624478-5f82-4011-95cd-dc694766d47c"><p class="p">&lt;library&gt;
— Any Verilog, SystemVerilog, or VHDL library.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3443e37e-42f2-4d20-82db-cd0bb9ac79b8"><p class="p">&lt;primary&gt;
— Specifies the design unit name.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9cab01e4-154c-4fd8-8c8f-63732089ac60"><p class="p">&lt;secondary&gt;
— Specifies VHDL architecture.</p>
</li>
</ul>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6ab8795c-877b-417a-9504-5261efe8f545"><p class="p">&lt;instance_path&gt;
— A path to an instance.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9d674e08-b85c-4290-a68d-648e8d410f50"><p class="p">&lt;design_unit&gt;/&lt;instance&gt;
— Specifies an instance in a specific design unit.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Glob wildcards
(“*” and “?”) are accepted only for the specification of design
unit(s).</p>
</div>
</li>
</ul>
<p class="p">&lt;recurse_level&gt;
— Specifies the number of recursion levels for selection to occur
downward from the current level of the specified module or instance.
This can be any integer between 0 and 127, where a value of 128
applies full recursion. </p>
<p class="p">. (period)
— Indicates that selection occurs recursively downward from the specified
module or instance. </p>
<p class="p">If you
do not specify this argument, the initialization is provided to
the entire design.</p>
<p class="p">If initialization
is recursively extended to descendants of a given design unit, and
a descendant has an explicit initialization specification applied
to it, the child's initialization specification overrides the parent's
initialization specification. The initialization specifications
of the parent and child are not merged together (as is done with
+acc options). The default initialization state for top modules
is "no_init", provided a top module does not have an explicit initialization
specification applied to it.</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2be5c35d-a23d-46e3-a603-c77508597545"><p class="p">All modules
— do not include the selection argument.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id59915d4c-23e3-4123-b438-dcef6c0982a6"><p class="p">Single module
— include only a module name as the selection argument.</p>
<pre class="pre codeblock leveled"><code>	+initmem=rb+1+top</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0b0b696b-0125-4ace-b439-16a64b5c289f"><p class="p">Single module
and all instances below — append a period to the module name.</p>
<pre class="pre codeblock leveled"><code>	+initmem=rb+1+top.</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbb352697-8047-4bff-823d-8c1d438749b9"><p class="p">Specific
instance — include a leading slash and the instance path</p>
<pre class="pre codeblock leveled"><code>	+initmem=rb+1+/top/mid1/bottom/myReg</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd726c8b2-2bf1-4514-b64e-b1a5f8496902"><p class="p">Specific
instance and all instances below — include a leading slash and the
instance path and append a period to the path.</p>
<pre class="pre codeblock leveled"><code>	+initmem=rb+1+/top/mid1/bottom/myReg.</code></pre></li>
</ul>
</li>
</ul>
<p class="p">This argument
initializes static variables in any scope (package, $unit, module, interface,
generate, program, task, function). However, it does not affect:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7ddd98f2-089f-4b2f-b629-c6a6a46d86d1"><p class="p">automatic
variables</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id20c48700-b2a7-4fda-9bd7-cbe6462453b5"><p class="p">dynamic
variables</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id53a9af17-9bc5-4085-a2cc-09d09b44adf8"><p class="p">members
of dynamic variables</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6647869e-727d-4a0c-b1c7-45536e1702bd"><p class="p">artificially
generated variables, such as #randstate#</p>
</li>
</ul>
<p class="p">In case +initmem
options are specified to vlog and vopt command line, the priority
of the specifications are as follows:</p>
<pre class="pre codeblock leveled"><code>1) design unit or instance specific options specified during vopt –   for example, vopt ... +initmem+1+top.foo</code></pre><pre class="pre codeblock leveled"><code>2) options specified during vlog — for example, vlog ... +initmem+0</code></pre><pre class="pre codeblock leveled"><code>3) global options specified during vopt — vopt … +initmem+Z</code></pre><p class="p">This argument
does not override any variable declaration assignment, such as:</p>
<pre class="pre codeblock leveled"><code>reg r = 1'b0</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddafc8981-18bd-4134-b7da-59d29b9391b7">‑initoutcompositeparam</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Causes initialization of VHDL subprogram parameters for array and
record types when the subprogram is executed in designs compiled with
LRM 1076-2002 and earlier. This argument forces the output parameters
to their default initial (“left”) values when entering a subprogram.
By default, ‑initoutcompositeparam is enabled for designs compiled
with vcom ‑2008 and later. You can also enable this by setting the
InitOutCompositeParam variable to 1 in the <span class="ph filepath italic">modelsim.ini</span> file.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'InitOutCompositeParam', 'questa_sim_user'); return false;">InitOutCompositeParam</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida833a1bb-ec5a-4021-a400-54d272b7417c">‑noinitoutcompositeparam</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables initialization of VHDL subprogram parameters for array
and record types when the subprogram is executed in designs compiled with
LRM 1076-2002 and earlier. By default, designs compiled with LRM
1076-2008 and later do not initialize subprogram parameters for
array and record types when the subprogram is executed. You can
also disable initialization of subprogram parameters for array and
record types by setting the InitOutCompositeParam variable to 2
in the <span class="ph filepath italic">modelsim.ini</span> file.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'InitOutCompositeParam', 'questa_sim_user'); return false;">InitOutCompositeParam</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id613af4d7-a876-4305-af00-9da9d47b8dad">+initreg[=&lt;spec&gt;][+{0 | 1 | X | Z}][+&lt;selection&gt;[+&lt;recurse_level&gt;|.]] | +noinitreg[+&lt;selection&gt;[+&lt;recurse_level&gt;|.]]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Allows you to enable or disable the initialization of registers. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">+initreg
accepts any of the following arguments, whereas +noinitreg accepts
only the +&lt;selection&gt; arguments.</p>
</div>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc3eb7db1-25c4-4d99-b537-5e73db5f497b"><p class="p Opt">=&lt;spec&gt;
— (optional) identifies the types to be initialized: valid with
+initreg only. </p>
<p class="p">If you
do not specify this option, vlog initializes variables of all these
types. </p>
<p class="p">&lt;spec&gt;
can be one or more of the following:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2f310798-1302-4988-8fc0-793791e440dd"><p class="p Opt">r — Register/logic,
integer, or time types (four-state integral types). </p>
<p class="p">Notifier
registers are not initialized by the +initreg option.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id375aab25-137e-44a5-8cc5-b5ef2b47bc37"><p class="p Opt">b — Bit,
int, shortint, longint, or byte types (two-state integral types).</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id92ce289a-35fd-443a-8bb5-914473ea3511"><p class="p Opt">e — Enum
types.</p>
<p class="p">You must
also add the enum's base type to the initialization specification.
If you choose static initialization for an enum type variable with
value 0, 1, X, or Z, the simulator assigns that value to the variable,
whether it is a valid value or not. If you choose random initialization
for an enum type variable, the simulator generates a random number
and uses the (random_number % num_valid_enum_values)th entry of
the enum literals to initialize it.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf72e4600-18c2-46b9-ac4f-577819f4f41c"><p class="p Opt">u — Sequential
UDPs.</p>
<p class="p">If a sequential
UDP contains an "initial" statement, that initial value overrides
all +initreg-related functionality. For other sequential UDPs, the +initreg
option takes effect as described for regular variables. In case
a sequential UDP does not contain an "initial" statement, and it
was not compiled with +initreg in effect, the UDPs initial value
is taken from its instantiating parent scope (provided that scope
has +initreg options in effect).</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1d3f9d9a-9e2b-49c8-b8a5-2edc1ae3e3f5"><p class="p Opt">+{0 | 1 |
X | Z} — (optional) specifies the initialization value to use for
all the bits of a register: valid with +initreg only. For example,
the +initreg+1 option initializes "reg [7:0] r" to value 'hff. For
two-state datatypes, X and Z will map to 0.</p>
<p class="p">If you
do not specify the value, initreg will randomly initialize this
register to a 2-state value. The seed for randomization can then
be controlled by vsim command line option +initreg+&lt;seed&gt;, where
&lt;seed&gt; is a 32-bit number. </p>
<p class="p">These options
do not result in scheduling events at time 0. The specified registers
are initialized to these values. So, if you set these registers
to the same values that +initreg initialized them to, events are
not generated, with the exception of sequential UDPs that are initialized
in the NBA region of time 0. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida2f6bb1f-cbec-4c0e-9559-a8d7fb8348ba"><p class="p Opt">+&lt;selection&gt;[+&lt;recurse_level&gt;|.]
— enables access for specific Verilog design objects and/or regions. </p>
<p class="p">&lt;selection&gt;
— Can take one of the following forms:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd5a830b8-41a2-4b65-8a4c-827a2b31aeca"><p class="p">[&lt;library&gt;.]&lt;primary&gt;[.(&lt;secondary&gt;)]
— Specifies a library name together with a design unit name.</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0d911747-41b9-4de0-9a52-63cbcb4951e8"><p class="p">&lt;library&gt;
— Any Verilog, SystemVerilog, or VHDL library.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc5645cdd-6e5d-4d51-b36e-3f38bf4a61f3"><p class="p">&lt;primary&gt;
— Specifies the design unit name.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0aa86c4e-f40c-4526-9830-b789474bba5d"><p class="p">&lt;secondary&gt;
— Specifies VHDL architecture.</p>
</li>
</ul>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id55bec5af-df68-4ccf-8b24-f3d7e705f5f1"><p class="p">&lt;instance_path&gt;
— A path to an instance.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide08da667-9a73-4296-89be-96562d48a360"><p class="p">&lt;design_unit&gt;/&lt;instance&gt;
— Specifies an instance in a specific design unit.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Glob wildcards
(“*” and “?”) are accepted only for the specification of design
unit(s).</p>
</div>
</li>
</ul>
<p class="p">&lt;recurse_level&gt;
— Specifies the number of recursion levels that selection will occur
downward from the current level of the specified module or instance.
This can be any integer between 0 and 127, where a value of 128
applies full recursion. </p>
<p class="p">. (period)
— Indicates that selection occurs recursively downward from the specified
module or instance. </p>
<p class="p">If you
do not specify this argument, the initialization is provided to
the entire design.</p>
<p class="p">If initialization
is recursively extended to descendants of a given design unit, and
a descendant has an explicit initialization specification applied
to it, the child's initialization specification overrides the parent's
initialization specification. The initialization specifications
of the parent and child are not merged together (as is done with
+acc options). The default initialization state for top modules
is “no_init”, provided a top module does not have an explicit initialization
specification applied to it.</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd894f478-666b-4f76-8570-ba7bc652ea14"><p class="p">All modules
— Do not include the selection argument.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id55475372-5948-4c5b-97f7-185a52c18dbd"><p class="p">Single module
— Include only a module name as the selection argument.</p>
<pre class="pre codeblock leveled"><code>+initreg=rb+1+top</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ideff1cf6b-9094-4941-bdff-2c3aae0905f8"><p class="p">Single module
and all instances below — Append a period to the module name.</p>
<pre class="pre codeblock leveled"><code>+initreg=rb+1+top.</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddc891d32-5d48-4994-993b-f6848769476b"><p class="p">Specific
instance — Include a leading slash and the instance path</p>
<pre class="pre codeblock leveled"><code>+initreg=rb+1+/top/mid1/bottom/myReg</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida28eb796-1dd0-4e35-8b2d-d0f1bb3b5175"><p class="p">Specific
instance and all instances below — Include a leading slash and the
instance path and append a period to the path.</p>
<pre class="pre codeblock leveled"><code>+initreg=rb+1+/top/mid1/bottom/myReg.</code></pre></li>
</ul>
</li>
</ul>
<p class="p">This argument
initializes static variables in any scope (package, $unit, module, interface,
generate, program, task, function). However, it does not affect:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id01c394c8-2f18-4cfa-82e2-63d835da386c"><p class="p">automatic
variables</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd085c63b-3390-4bb2-8f8f-b1a8d5dc13ed"><p class="p">dynamic
variables</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9957a0ea-9620-47a6-9ec9-2a36467db357"><p class="p">members
of dynamic variables</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcd422954-a860-4119-8e09-987812bcf99e"><p class="p">artificially
generated variables, such as #randstate#</p>
</li>
</ul>
<p class="p">In case +initreg
options are specified to vlog and vopt command line, the priority
of the specifications are:</p>
<ol class="ol"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id818e48cd-d557-495c-b774-d70b70c32a32"><p class="p">Design
unit or instance specific options specified during vopt — for example,
vopt ... +initreg+1+top.foo</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida5ef0a59-b2cb-47e1-8388-96274e6afdac"><p class="p">Options specified
during vlog — for example, vlog ... +initreg+0</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc140909f-83ec-4048-9406-52ac30755d00"><p class="p">Global options
specified during vopt — vopt … +initreg+Z</p>
</li>
</ol>
<p class="p">This argument
does not override any variable declaration assignment, such as:</p>
<pre class="pre codeblock leveled"><code>reg r = 1'b0</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3537600d-e256-4da0-a4fe-3fd02520cc10">+initwire[+{0 | 1 | X | Z}]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Initializes unconnected nets
in the interface, module, program, or package to the specified value,
whether the nets are declared as ports or normal variables. Supports
wire, wor, wand, trior, and triand net types. The default is 0 when
+initwire is entered with no value. If +initwire is not used, unconnected
nets default to Z.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idee750ad5-5595-48ef-9e6c-a2266531ba28">‑j {0 | 1| &lt;n&gt;}</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Setting this argument to 0 ensures that vopt preserves the proper
order of vopt output messages that might otherwise appear out of
order due to forked-off sub-processes being performed in parallel.
Setting the argument to 1 limits vopt to one process (this is the
same as using 0). Setting the argument to a positive integer greater
than one (n &gt; 1) can improve vopt performance. The default is for
vopt to use a heuristic to set the number of parallel processes.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ideaafff5e-6cda-4fa9-94cc-add5cc8cf8c3">‑keep_delta</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables optimizations that remove delta delays. </p>
<p class="p">Delta delays
result from zero delay events. Those events are normally processed
in the next iteration or "delta" of the current timestep. Vopt implements
optimizations that can remove delta delays and process an event earlier.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1b6fe760-8ec1-48e0-8fb4-6c1ab7a71d31">‑L &lt;libname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Searches the specified resource library for precompiled modules.
The library search you specify here must also be specified when
you run the <a class="xref fm:HeadingOnly" href="Command_Vsim_id382a4cc6.html#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__Command_Vsim_id382a4cc6.xml#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6" title="Invokes the VSIM simulator. Invoking this command with the ‑view argument enables you to view the results of a previous simulation run.">vsim</a> command. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide1c23c43-bfd7-4111-9215-374279f68630">‑Lf &lt;libname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Same as ‑L, but the specified library is searched before any ‘uselib
directives. (See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Library Usage', 'questa_sim_user'); return false;">Library Usage</a>” and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Verilog-XL Compatible Compiler Arguments', 'questa_sim_user'); return false;">Verilog-XL Compatible Compiler Arguments</a>”
in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.) </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p"><span class="ph fmvar:ProductName">Questa SIM</span> issues
a warning if there are any inconsistencies between the library search
you specify for vopt -L or vopt -Lf and the search you specified
for the -L or -Lf arguments of the <a class="xref fm:HeadingOnly" href="Command_Vlog_id6ce6948b.html#id6ce6948b-9797-4c41-a3f7-83f74066bca3__Command_Vlog_id6ce6948b.xml#id6ce6948b-9797-4c41-a3f7-83f74066bca3" title="Compiles Verilog source code and SystemVerilog extensions into either a specified working library or to the default work library. Accepts compressed SystemVerilog source files (those compressed with zlib).">vlog</a> command. </p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6dbb14df-6daa-4456-beff-ee99b2b2b992">-Ldir &lt;pathname&gt; [&lt;pathname&gt; ...]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Passes one or more container
folders for libraries specified by either vsim -L or vsim -Lf. Once
you specify a container folder (pathname), the libraries contained
in this folder can be directly referenced using their logical names. <span class="ph fmvar:ProductName">Questa SIM</span> searches multiple
paths in the order in which you specify them on the command line. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id40dda74d-0fc5-48fb-b7da-a19594422fb2">-libverbose[=prlib]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Creates verbose messaging about
library search and resolution operations.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida5d2ac98-8f4b-47f3-b2d5-0a7f306c7d52"><p class="p Opt">prlib
— prints the -L or -Lf option that was used to locate each design
unit loaded by vopt or vsim. This information is printed to the
right of the existing "-- Loading design unit xyz..." messages. </p>
<p class="p">Libraries containing top design units that are not explicitly
present in the set of -L/-Lf options are implicitly promoted to
searchable libraries at the end of the library search order. They
appear as -Ltop in the output of the -libverbose option. To stop creation
of -Ltop libraries, use option <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4f6d6753-95e5-4e1b-b6b6-b985e1464693">-noltop</a> of vopt or vsim.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idff4393d4-0393-45cf-8644-743f921e2588">-lint=[default | fast | full]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Issues warnings on the following lint-style static checks:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0233d112-42f1-4bbb-b72f-d0d3082bf213"><p class="p">When Module
ports are NULL.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id616a8585-ee59-49cf-8c21-2d3039a81805"><p class="p">When assigning
to an input port.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id145ba1d6-35e6-4d6e-9206-343f708854b9"><p class="p">When referencing
undeclared variables/nets in an instantiation.</p>
</li>
</ul>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9b469c5f-2de9-4664-838b-d39248eb0375"><p class="p Opt"><span class="ph FontProperty HeadingLabel">default</span> —
Performs static checks and generates code for vsim, but has no impact
on vsim performance as checks are not deferred to runtime.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id76ca6ff1-7756-4989-a212-8ee30d4966e4"><p class="p Opt"><span class="ph FontProperty HeadingLabel">fast</span> —
Performs static checks only after loading the design, then exits
vopt early without running optimizations and code generations.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7eb57352-4c4c-4b29-97a7-785c7fcf65bd"><p class="p Opt"><span class="ph FontProperty HeadingLabel">full</span> —
Performs static checks in vopt and defers checks to vsim if required.
If checks are deferred to vsim, simulation run time will be impacted.</p>
<p class="p">The “full” option generates additional array bounds-checking
code, which can slow down simulation, to check for the following:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcc29ac2d-cfdf-469c-9d77-0c2ce526512e"><p class="p">Index warnings
for dynamic arrays.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc94398c3-8efe-41af-b416-9f09c57e3882"><p class="p">When an index
for a Verilog unpacked variable array reference is out of bounds.</p>
</li>
</ul>
</li>
</ul>
<p class="p">You can
also enable this option with the Show_Lint variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Show_Lint', 'questa_sim_user'); return false;">Show_Lint</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id338fc878-d777-4d04-aa35-886f72d0538f">‑lowercasepslpragma</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Forces the optimization utility to accept only lower case (embedded)
PSL pragmas.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id353b5876-f1fa-4f75-9ef8-7f94cefe052f">‑lrmclassinit</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Changes initialization behavior to match the SystemVerilog specification
(per IEEE Std 1800-2007) where all superclass properties are initialized
before any subclass properties. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id73c23326-652e-47c9-9df0-aebfe669a518">-logfile &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Generates a log file of the optimization.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4b79d8b6-862e-432a-8c58-09979669d819"><p class="p Opt">-logfile
&lt;filename&gt; — Saves transcript data to &lt;filename&gt;. Can be abbreviated
to -l &lt;filename&gt;. Overrides the default transcript file creation
set with the TranscriptFile and BatchTranscript <span class="ph filepath italic">modelsim.ini</span> variables.
(See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'BatchTranscriptFile', 'questa_sim_user'); return false;">TranscriptFile or BatchTranscriptFile</a>”
in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.)
You can also specify “stdout” or “stderr” for &lt;filename&gt;.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id86e68f17-1c17-48e5-a8ae-f3b758f9fa7e">+maxdelays</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Selects maximum delays from the "min:typ:max" expressions. If preferred,
you can use fsim -sdfmax to defer delay selection until simulation
time.</p>
<p class="p">If you specify
the +mindelays, +typdelays, or +maxdelays flag with vopt, and specify a
different flag with vsim, the simulation can use the delay value
based upon the flag specified with vopt. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idccca225f-d7a6-41b7-a981-b02f7111213d">-memopt[=n]</dt>
<dd class="dd ArgumentDescription"><p class="p">Enables or disables peak memory optimization.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida485c26d-7ee2-4401-a06c-55176fcfd83b"><p class="p Opt">Mode
“n” values are 0, 1, 2, 3, 4.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd9d3e691-1a2e-4022-9166-4b6ba617a446"><p class="p Opt">Mode
0 — Disables this optimization.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3975be9b-1174-48c6-9829-4f4eb1cc959f"><p class="p Opt">Mode
1 &amp; 2 —Enables less aggressive optimizations than mode 3 (the
default mode) and may result in slightly higher peak memory.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idde59e4eb-eb85-4822-99dc-80eef99a5230"><p class="p Opt">Mode
3 — (default) Enables aggressive optimizations that may result in
better peak memory.</p>
</li>
</ul>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc685281c-3e95-463e-8f0a-144f5021b25a">+mindelays</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Selects minimum delays from the "min:typ:max"
expressions. If preferred, you can use vsim -sdfmin to defer delay
selection until simulation time.</p>
<p class="p">If you specify
the +mindelays, +typdelays, or +maxdelays flag with vopt, and specify a
different flag with vsim, the simulation can use the delay value
based upon the flag specified with vopt. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idaa1df2d9-4bc5-4c05-9c52-5b62f728a661">-mixedansiports</dt>
<dd class="dd ArgumentDescription"><p class="p">Use this
switch only when your design files contain a combination of ANSI
and non-ANSI port declarations and task/function declarations. For example:</p>
<pre class="pre codeblock leveled"><code>module top (input reg [7:0] a,  
				output b); 
	reg [7:0] b; 
endmodule </code></pre></dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7a95cbfd-1362-461f-aae6-243d977bb8ef">-msglimit {error | warning | all[,-&lt;msgNumber&gt;,...] | none[,+&lt;msgNumber&gt;,...] | &lt;msgNumber&gt;,[msgNumber,…]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Limits messages to the default message limit count of five. Use
the ‑msglimitcount argument to change the default message limit
count. Specify multiple messages as a comma-separated list.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ided24ef96-dc70-4c72-b319-13fe70e983b5"><p class="p Opt">error
— Stops the run when the total number of errors reaches the default
count.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7c010dbf-3ed9-4baa-a401-422d987a3bbe"><p class="p Opt">warning
— Stops the run when the total number of warnings reaches the default
count.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4cbe068b-61fc-4677-b3dd-e65ad8470eef"><p class="p Opt">all
— Limits all messages to the default count except those you specifically
exclude. To exclude messages from the limit, supply a comma-separated list
of message numbers, each preceded by a minus sign (-), for example “all,‑&lt;msgNumber1&gt;,-&lt;msgNumber2&gt;,...”.</p>
</li>
</ul>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida79fa3e1-e792-484a-a836-74a0d0cf7319"><p class="p Opt">none
— Excludes all messages from the default count except those you
specifically include. To include messages to limit to the default
count, supply a comma-separated list of message numbers, each preceded by
a plus sign (+), for example “none,+&lt;msgNumber1&gt;,+&lt;msgNumber2&gt;,...”.</p>
</li>
</ul>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd197d0b1-b7d4-4a31-8e45-03d2996abc7a"><p class="p Opt">&lt;msgNumber&gt;[,&lt;msgNumber&gt;,…]
— Specifies messages to limit to the default count.</p>
</li>
</ul>
<p class="p">Examples:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id11188f72-9e2b-4792-af11-3df9759474c5"><p class="p">Stop the
run when the total number of errors reaches the default count:</p>
<pre class="pre codeblock"><code>-msglimit error</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id476335f2-d73c-4460-9acb-d897879be1eb"><p class="p">Stop the run
when the total number of warnings reaches the default count:</p>
<pre class="pre codeblock"><code>-msglimit warning</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2cbf4d06-92e3-437c-87ed-e8cb0bc1ea1d"><p class="p">Specifically
limit messages 2374 and 2385 to the default count:</p>
<pre class="pre codeblock"><code>-msglimit 2374,2385</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1f7771bb-efb1-42ac-a2fc-6a0aae2e27f6"><p class="p">Limit all messages
to the default count, except messages 2374 and 2385:</p>
<pre class="pre codeblock"><code>-msglimit all,-2374,-2385</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id05387d2b-ad88-4f49-b38e-bd385d47070d"><p class="p">Limit only
messages 2374 and 2385 to the default count:</p>
<pre class="pre codeblock"><code>-msglimit none,+2374,+2385</code></pre></li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4a236fe5-4997-4c42-97b6-47655a65230a">-msglimitcount &lt;limit_value&gt; -msglimit [all,|none,] [-|+]&lt;msgNumber&gt;[,[-|+]&lt;msgNumber&gt;...]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Limits the reporting of listed
messages to the user-defined limit_value. Overrides the MsgLimitCount
variable in the <span class="ph filepath italic">modelsim.ini</span>.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'MsgLimitCount', 'questa_sim_user'); return false;">MsgLimitCount</a>” in
the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd07ac880-4f9e-4053-b0d4-837a602ecddb">-msglimitcount &lt;limit_value&gt; -msglimit [error|warning]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Stops the run when the total
number of reported errors/warnings reaches the user-defined limit_value.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2faf53d8-e2ce-4b32-9638-84ecaf634805">-modelsimini &lt;path/modelsim.ini&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Loads an alternate initialization file that replaces the current
initialization file. Overrides the file path specified in the MODELSIM environment
variable. Specifies either an absolute or relative path to the initialization
file, including the file itself. On Windows systems the path separator
is a forward slash (/). </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide21a0034-8838-4a0a-91c6-7477125c3fe9">+nocheck&lt;enum&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables cell-level optimization
on cells with various types of design characteristics, where &lt;enum&gt;
determines the type to be checked, as listed below. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Optimization on all cells is enabled by default—this argument
restores optimization on cells that you have used the <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida729698f-83e0-4948-b068-520a817ce05e">+check&lt;enum&gt;</a> argument on.
You can specify any one or all of these behaviors to apply optimization
on those cells. </p>
</div>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idaed39907-592c-4f2f-b28f-57a9fc98cb76"><p class="p Opt">ALL
— Applies all +nocheck modes described below. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id578dd391-60ca-4dd3-94a2-01043c2e130b"><p class="p Opt">AWA
— Allows an Always block to drive another Always block or a sequential
UDP.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbb8a1b2c-3e40-4af6-8cda-939acbe253f0"><p class="p Opt">CLUP
— Allows optimization of cells containing connectivity loops. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id58553eeb-13ca-4f9d-bfe3-a1a7a2b768d6"><p class="p Opt">DELAY
— When used in conjunction with vopt +delay_mode_path (see below),
allows optimization of Verilog modules with distributed delays and
no path delays in favor of module inlining. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8bab2dad-e832-4f48-8f76-3cd9ca0dde53"><p class="p Opt">DNET
— Allows both the port and the delayed port (created for negative
setup/hold) to be used in the functional section of the cell. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd95b0d51-ef8b-45af-bd96-60f3a0ef5e6e"><p class="p Opt">INBUF
— Allows optimization of cells with input buffers. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida2a228e0-2125-4762-8e20-b38b6f2ccc69"><p class="p Opt">INTRI
— Allows inputs of type tri1 or tri0 in cell optimizations.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id58a5707f-0e74-47b5-9da5-55acea1a6dc1"><p class="p Opt">IPDOP
— Allows procedural code where an input directly drives an output.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2bb146d6-7950-4c5c-b03a-9404b783564b"><p class="p Opt">OPRD
— Allows an output port to be read internally by the cell. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4b785a87-0394-476f-b446-40b9fadee420"><p class="p Opt">SUDP
— Allows a sequential UDP to drive another sequential UDP.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfac76764-1193-4c4f-ab23-175a2d73eb52">‑noconstimmedassert</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Turns off the display of immediate assertions with constant expressions
in the GUI, in reports, and in the UCDB. By default, displays immediate
assertions with constant expressions. You can also set the ShowConstantImmediateAsserts
variable in the vopt section of the <span class="ph filepath italic">modelsim.ini</span> file
to 0 (off).</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2c56103e-e3d5-400a-9bc2-79e6ad124ed6">-nocoverfecsingleterm</dt>
<dd class="dd ArgumentDescription"><p class="p">Disable coverage for expressions that contain
multi-bit sub-expressions but whose resulting output is still single bit.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id47312db0-c5f8-4e94-b096-3333bc1f717d">-nocoverunreftf</dt>
<dd class="dd ArgumentDescription"><p class="p">With this switch, functions/tasks which
are not referenced (called) in the design are not considered for
coverage collection/calculation. That is, there would not be any
bins/hit/miss data for coverage elements inside these functions/tasks.</p>
<p class="p">Designs often use functions and tasks for repetitive work. These
functions and tasks are often provided as libraries (packages).
Coverage closure goal is to maximize the coverage of design elements
by looking at the coverage percentage of the design. But the design
tested with coverage should not include the coverage of these un-referenced functions/tasks.</p>
<p class="p">Note: This switch only supports SystemVerilog. It does not support
VHDL.  In addition, it does not support SystemVerilog classes.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6905917f-01ea-49c9-87ad-38cd4f52566c">-nocreatelib</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Stops automatic creation of missing work libraries, and reverts
back to 10.3x and earlier version behavior. Overrides the CreateLib <span class="ph filepath italic">modelsim.ini</span> variable.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CreateLib', 'questa_sim_user'); return false;">CreateLib</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id103adaa1-098f-49fe-ae22-e3aa5fef9ce3">-nocvg</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables covergroup object construction. Also removes the ability
to run builtin covergroup methods during simulation. If you set
this argument, simulation will fail if there is any hierarchical
access to covergroup option variables. This runtime argument is
intended to assist in determining if simulation performance is being
impacted by covergroup explosion; however, in so determining, it fully
disables the SystemVerilog functional coverage feature. Therefore,
this argument is not recommended for production purposes. Covergroup
does not require the svverification license when -nocvg is used
in the vopt. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida948a2a8-ae5a-42f4-82a8-659786f59aea">-nodebug[=ports | =pli | =ports+pli]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Hides, in the GUI and other parts of the tool, the internal data
of all compiled design units. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idef31dad9-3b78-4782-b052-d1becdd9c9db"><p class="p Opt">-nodebug
— The switch, specified in this form, does not hide ports, due to
the fact that the port information is required for instantiation
in a parent scope.</p>
<p class="p">The design
units’ source code, internal structure, registers, nets, and so
on, do not display in the GUI. In addition, you cannot access the
hidden objects through the Dataflow or Schematic windows, or with
commands. This also means that you cannot set breakpoints or single
step within this code. It is advised that you not compile with this
switch until you are done debugging.</p>
<p class="p">Note that
this is not a speed switch like the “nodebug” option on many other products.
Use the <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a" title="Performs global optimizations on designs after they have been compiled with vcom or vlog.">vopt</a> command to increase
simulation speed.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id78700a0e-6f7d-40e5-a265-e227a1b80d06"><p class="p Opt">-nodebug=ports
— Additionally hides the ports for the lower levels of your design;
it should be used only to compile the lower levels of the design. If
you hide the ports of the top level you will not be able to simulate
the design. </p>
<p class="p">Do not
use the switch in this form when the parent is part of a <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a" title="Performs global optimizations on designs after they have been compiled with vcom or vlog.">vopt</a> Preoptimized Design Unit (black-box)
flow or for mixed language designs, especially for Verilog modules
to be instantiated inside VHDL.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2b524385-6f10-47dd-b02e-272a42fcbb34"><p class="p Opt">-nodebug=pli
— Additionally prevents the use of pli functions to interrogate
individual modules for information. </p>
<p class="p">You should
be aware that this form will leave a "nodebug" module untraversable
by PLI.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6332072e-30f0-4ea6-9f85-46eb5a96cf79"><p class="p Opt">-nodebug=ports+pli
— Combines the behavior of =ports and =pli.</p>
</li>
</ul>
<p class="p">This functionality
encrypts entire files. The `protect compiler directive allows you
to encrypt regions within a file. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddce98cf7-650f-4dd0-9330-c41bba498d72">-noexcludeternary </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables the automatic exclusion of UDB coverage data rows resulting
from ternary expressions for the optimized design. Normal operation
for code coverage is to include rows corresponding to the case where
two data inputs are the same, and the select input is a “don’t care”.
To disable this automatic exclusion for the entire design, use “vsim
‑noexcludeternary” instead.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf08bb965-de5f-40f3-94e8-d1af3b37d447">‑nofprangecheck</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables range checks on floating type values only.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb0aaa54b-4351-4d11-8870-efc466b6384b">-nofsmxassign</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables recognition of FSMs containing x assignment. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id14722dff-71c1-482a-a53b-4076d69ba3af">+nolibcell</dt>
<dd class="dd ArgumentDescription"><ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf8fcce86-c30a-47e9-86db-c6d2ddfd521f"><p class="p Opt">+libcell
— (optional) Treats all modules found and compiled by source library
search as though they contained a ‘celldefine compiler directive,
thus marking them as cells (refer to the -v and -y arguments of
vlog, which enable source library search). Use of the +libcell argument
matches historical behavior of Verilog-XL with respect to source library
search. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbecb8021-1844-4bcb-b9ee-193a92b651ca"><p class="p Opt">+nolibcell
— (default) Disables treating all modules found and compiled by
source library search as though they contained a ‘celldefine compiler directive.This
argument restores the default library search behavior after it has
been changed with the vlog <a class="xref fm:HeadingOnly" href="Command_Vlog_id6ce6948b.html#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf05898ea-c5f9-47b2-8709-9bdae0083ee7">+libcell | +nolibcell</a> argument. </p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddfec9676-bd2d-4256-94c7-c0a6024ebbba">-nologo</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables the startup banner. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4f6d6753-95e5-4e1b-b6b6-b985e1464693">-noltop</dt>
<dd class="dd ArgumentDescription"><p class="p">Stops creation of -Ltop libraries. Libraries
containing top design units that are not explicitly present in the
set of -L/-Lf options are implicitly promoted to searchable libraries
and placed at the end of the library search order. They appear as
-Ltop in the output of the -libverbose argument unless you use the
-noltop argument. See the <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id40dda74d-0fc5-48fb-b7da-a19594422fb2">-libverbose[=prlib]</a> option.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idffc9b47f-18f5-47ca-a163-35512cb6a05b">+nopathpulse</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Causes PATHPULSE$ specparam(s)
to be ignored in a module’s specify block. The default is to ignore
PATHPULSE$ specparam(s).</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfef7289d-1bb6-40ce-8f3d-f3bba44e02c5">-noscelab</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables vopt elaboration of SystemC design hierarchy and HDL sub-hierarchy,
if any exists. Use this argument when you do not want to elaborate
SystemC design in vopt, such as the case where a SystemC constructor
depends on a runtime state variable. Recommended for use when the
SystemC design does not instantiate an HDL design. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfa356979-4fcf-4503-8667-a1d95377eb29">-noscmainscopename</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
When design units are instantiated under sc_main, <span class="ph fmvar:ProductName">Questa SIM</span> creates a scope called sc_main,
which is then appended to the hierarchical path returned by the
name() function, rendering the design incompatible with OSCI. The
-noscmainscopename option strips out the sc_main scope name from
the output of the name() function. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfc31a2f2-28ce-4161-8410-7112470a0755">-nosdf</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Indicates that a non-SDF simulation
will be run. The tool efficiently optimizes the GLS cells that have
zero delay paths in a specify block. Does not affect the non-zero
delay paths. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide2e991b2-f2e4-4509-b89a-9cf26ab2f72b">-nosparse[+&lt;selection&gt;[+&lt;recurse_level&gt;|.]]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Identifies which memories are considered "not sparse", which instructs
the tool to override the rules for allocating storage for memory elements
only when necessary. </p>
<p class="p">If you use
-nosparse on a given memory, the tool simulates the memory normally.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Sparse Memory Modeling', 'questa_sim_user'); return false;">Sparse Memory Modeling</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide1210b4b-c599-44be-9d50-8012cd19077a"><p class="p Opt">+&lt;selection&gt;[+&lt;recurse_level&gt;|.]
— enables access for specific Verilog design objects and/or regions. </p>
<p class="p">&lt;selection&gt;
— Can take one of the following forms:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2e29b0d4-57e2-490b-a195-03be9da917d7"><p class="p">[&lt;library&gt;.]&lt;primary&gt;[.(&lt;secondary&gt;)]
— Specifies a library name together with a design unit name.</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3cf27650-482a-4178-bd67-7caa670ab784"><p class="p">&lt;library&gt;
— Any Verilog, SystemVerilog, or VHDL library.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id35050f7f-70c7-487b-9547-c9bcb0c15c0b"><p class="p">&lt;primary&gt;
— Specifies the design unit name.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5d72edc7-ce88-48b9-b1dc-35709e8f2902"><p class="p">&lt;secondary&gt;
— Specifies VHDL architecture.</p>
</li>
</ul>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide4bc1f10-68b6-4d48-ba37-54db0bb2caf6"><p class="p">&lt;instance_path&gt;
— A path to an instance.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0293bd18-d738-48d1-8684-6976b4a79031"><p class="p">&lt;design_unit&gt;/&lt;instance&gt;
— Specifies an instance in a specific design unit.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Glob wildcards
(“*” and “?”) are accepted only for the specification of design
unit(s).</p>
</div>
</li>
</ul>
<p class="p">&lt;recurse_level&gt;
— Specifies the number of recursion levels for selection to occur
downward from the current level of the specified module or instance.
This can be any integer between 0 and 128, where a value of 0 applies
full recursion. </p>
<p class="p">. (period)
— Indicates that selection occurs recursively downward from the specified
module or instance. </p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd9cae1e5-28e3-4f71-b292-e13fc1dc3924"><p class="p">All modules
— do not include the selection argument.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id90052546-cf35-4934-8f2a-d59c2a7168f1"><p class="p">Single module
— include only a module name as the selection argument.</p>
<pre class="pre codeblock leveled"><code>-nosparse+top</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id28eda724-32e1-4b79-bf49-a640ac3da3f3"><p class="p">Single module
and all instances below — append a period to the module name.</p>
<pre class="pre codeblock leveled"><code>-nosparse+top.</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd0cd0746-c438-48b0-81b1-33456b679fc2"><p class="p">Specific
instance — include a leading slash and the instance path</p>
<pre class="pre codeblock leveled"><code>-nosparse+/top/mid1/bottom/myReg</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id70ac6163-c460-40a6-8c72-7e0074d311aa"><p class="p">Specific
instance and all instances below — include a leading slash and the
instance path and append a period to the path.</p>
<pre class="pre codeblock leveled"><code>-nosparse+/top/mid1/bottom/myReg.</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id92dfc636-2007-405d-b1a5-ef1f3935b3f0"><p class="p">Specific
instance within a submodule — do not include a leading slash with
the instance path.</p>
<pre class="pre codeblock leveled"><code>-nosparse+mid/bottom/myReg</code></pre></li>
</ul>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9bfa2720-bed2-47a8-93c1-24278fcdbd3f">+nospecify</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Removes specify path delays and timing checks. Note that this argument
causes $sdf_annotate() to be ignored, producing a suppressible error message.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id66c0fbaa-4ac9-4a31-9fdb-6d5813960363">-note &lt;msg_number&gt;[,&lt;msg_number&gt;,...]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Changes the severity level of the specified message(s) to "note."
Edit the note variable in the <span class="ph filepath italic">modelsim.ini</span> file to
set a permanent default. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'note', 'questa_sim_user'); return false;">note</a>” and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Message Severity Level', 'questa_sim_user'); return false;">Message Severity Level</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide93ada5c-9f38-42a2-8c89-e51643bc98d2">+notimingchecks </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Removes all timing check
entries from the design as it is optimized. To disable checks on
individual instances, use the <a class="xref fm:HeadingOnly" href="Command_TcheckSet_id1ca1f52f.html#id1ca1f52f-2bd0-4e5c-9cb2-e13dff6e1c0c__Command_TcheckSet_id1ca1f52f.xml#id1ca1f52f-2bd0-4e5c-9cb2-e13dff6e1c0c" title="Works in tandem with tcheck_status to report on and enable/disable individual timing checks. Modifies either a check's reporting or X-generation status, and reports the new setting in the Transcript window.">tcheck_set</a> command.</p>
<p class="p">Specifying
vopt +notimingchecks or -GTimingChecks=&lt;FALSE/TRUE&gt; will fix
the TimingChecksOn generic value in VITAL models to FALSE for simulation.
As a consequence, using vsim +notimingchecks at simulation may not
have any effect on the simulation, depending on the optimization
of the model.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id648b7091-696c-43cf-9f86-9844d70c32a6">+nowarn&lt;CODE&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables warning messages in the category specified by &lt;CODE&gt;.
You can disable warnings that include the &lt;CODE&gt; name in square
brackets in the warning message. For example, </p>
<pre class="pre codeblock leveled"><code>** Warning: test.v(15): [RDGN] - Redundant digits in numeric literal.</code></pre><p class="p">Specifying
+nowarnRDGN disables this message.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id093c28df-2318-4933-b8a6-4dd2aa5bf8ef">-nowarn &lt;category_number&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Selectively
disables a category of warning message. Allows multiple ‑nowarn
switches. You can disable warnings for all compiles with the Main
window <span class="ph menucascade"><span class="ph uicontrol">Compile</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">Compile Options</span></span> menu
command or the<span class="ph filepath italic">modelsim.ini </span>file
(See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'modelsimini Variables', 'questa_sim_user'); return false;">modelsim.ini Variables</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>).</p>
<p class="p">The following
table describes the warning message categories:</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id81eba072-b7d3-49a5-afc9-56dfc63dc5ee" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>Warning Message Categories for vopt -nowarn</span></caption><colgroup><col style="width:0.989in" /><col style="width:3.886in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d37381e3936"><p class="p">Category number</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d37381e3939"><p class="p">Description</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3936 "><p class="p">1 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3939 "><p class="p">unbound component</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3936 "><p class="p">2 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3939 "><p class="p">process without a wait
statement</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3936 "><p class="p">3 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3939 "><p class="p">null range</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3936 "><p class="p">4 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3939 "><p class="p">no space in time literal</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3936 "><p class="p">5 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3939 "><p class="p">multiple drivers on unresolved
signal</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3936 "><p class="p">6 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3939 "><p class="p">VITAL compliance checks</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3936 "><p class="p">7 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3939 "><p class="p">VITAL optimization messages</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3936 "><p class="p">8 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3939 "><p class="p">lint checks</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3936 "><p class="p">9 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3939 "><p class="p">signal value dependency
at elaboration</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3936 "><p class="p">10 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3939 "><p class="p">VHDL-1993 constructs
in VHDL-1987 code</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3936 "><p class="p">11 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3939 "><p class="p">PSL warnings</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3936 "><p class="p">12 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3939 "><p class="p">non-LRM compliance in
order to match Cadence behavior</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3936 "><p class="p">13 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3939 "><p class="p">constructs that coverage
cannot handle</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3936 "><p class="p">14 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3939 "><p class="p">locally static error
deferred until simulation run</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3936 "><p class="p">15 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d37381e3939 "><p class="p">SystemVerilog assertions
using local variable </p>
</td>
</tr>
</tbody>
</table>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6c7a01c2-6b4b-4354-abb9-4ca73d971c3a">+num_opt_cell_conds+&lt;value&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Restricts gate‑level optimization capacity for accepting cells with
I/O path and timing check conditions. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id816bd303-e56d-44f2-8861-8570fce1164f"><p class="p Opt">value — integer
between 32 and 1023, inclusive. where the default value is 1023.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id05709a38-4f6d-432d-9b16-6dd718db43c6">-O0 | -O1 | -O4 | -O5</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Lower the optimization to a minimum with -O0 (capital oh zero).
Use this to work around bugs, to increase your debugging visibility
on a specific cell, and to place breakpoints on source lines that
have been optimized out.</p>
<p class="p">See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Optimizing Designs with vopt', 'questa_sim_user'); return false;">Optimizing Designs with vopt</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide15c91e7-a3d0-4add-9f78-4ecf52a3c1ee"><p class="p">(optional)
Enable some optimization with -O1. </p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide47ec3e0-9c12-4ac0-806b-bb6f3b5a9590"><p class="p">(default)
Enable most optimizations with -O4. </p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id05d55a15-cf15-4d29-8500-4b9e2c728ecd"><p class="p">Enable maximum
optimization with -O5. <span class="ph fmvar:ProductName">Questa SIM</span> attempts
to optimize loops, and prevents variable assignments in situations
where a variable is assigned but is not actually used.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide333f734-0775-47c6-bb7d-f3b976715579">-ocf &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies an OCF (.<span class="ph filepath italic">ocf</span>)
or OCM (<span class="ph filepath italic">.ocm</span>)
file that controls the visibility for the simulation, based on the
learn flow. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Preserving Design Visibility with the Learn Flow', 'questa_sim_user'); return false;">Preserving Design Visibility with the Learn Flow</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.
Access flags from OCF files can be applied to objects under Verilog
unnamed generate scopes as well as objects specified in SignalSpy
system tasks.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddfdf6791-2481-4ae6-9596-e66984ffd355">-optionset &lt;optionset_name&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Calls an optionset as defined in the <span class="ph filepath italic">modelsim.ini</span> file.
See “<a class="xref fm:HeadingOnly" href="Concept_Optionsets_id32287ea1.html#id32287ea1-a28a-4bb3-afe5-9c31c0495fdd__Concept_Optionsets_id32287ea1.xml#id32287ea1-a28a-4bb3-afe5-9c31c0495fdd" title="By defining and calling optionsets, you can easily use and combine common command line options.">Optionsets</a>”.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfdc5fda1-d7b7-49e1-80fc-cc81455e2e50">-override_precision</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Used with the -timescale argument,
this argument overrides the precision of `timescale specified in
the source code.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id24355b2e-7dd8-440f-81bc-dedbb48c0d7a">-pa_assertfile &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies a Tcl file that is
processed after processing the UPF file and elaborating the design.
The Tcl file contains the query_* (UPF2.0) and bind_checker UPF
commands.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id47eae6aa-e81a-49d0-9dd5-f7ebe7b4b0cc">-pa_checks=&lt;values&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables static RTL and dynamic checks. If you do not specify any
values, all dynamic checks are enabled.</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5a25cb06-5d2f-4bbe-bf89-8f3a6fd0f94c"><p class="p">‑pa_checks=all
— Enables all static RTL checks (except static RTL path analysis
checks) and dynamic checks.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id35c56e44-a06a-45de-83b5-adb711c78b04"><p class="p">-pa_checks=s
— Enables all static RTL checks, except static RTL path analysis
checks.You have to explicitly enable static RTL path analysis checks.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbc69e19a-dbfa-4ab8-b29b-d17289f8b463"><p class="p">‑pa_checks=d
— Enables all dynamic checks.</p>
</li>
</ul>
<p class="p">To selectively enable static RTL and dynamic checks, use the
following values:</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">To specify
more than one value, use the + operator between the values. For
example: </p>
<pre class="pre codeblock"><code>vopt -pa_checks=rop+cp+smi</code></pre></div>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id024b1d14-26f8-463c-be26-e20ae9467cc0"><p class="p Opt">scrsti
— (Static RTL isolation check) Reports isolation cells whose isolation
clamp value is different or same as the D flip flop reset value
driving the isolation cell. </p>
<p class="p">Mnemonic: ISO_CLAMP_DIFF_AS_RESET or ISO_CLAMP_SAME_AS_RESET</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idca248f8f-fcf7-4c32-86c6-fca9fc8d2553"><p class="p Opt">smi — (Static
RTL isolation check) Reports missing isolation cell when an isolation
cell is required for the power domain crossing, but an isolation cell
is not present in the design, and the tool did not infer one. </p>
<p class="p">Mnemonic: ISO_MISSING</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id823e8c11-3992-4e40-940f-13400a77b468"><p class="p Opt">sri — (Static
RTL isolation check) Reports not required isolation cell when an
isolation cell is not required for the power domain crossing, but
either an isolation cell is present in the design, or the tool infers
one. </p>
<p class="p">Mnemonic: ISO_NOT_REQUIRED</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc4a2a735-a3f9-4084-8401-a57d6a46da7b"><p class="p Opt">sii — (Static
RTL isolation check) Reports incorrect isolation cell when an isolation
cell is required for the power domain crossing, but you specify the
set_isolation ‑no_isolation UPF command in the UPF file. </p>
<p class="p">Mnemonic: ISO_INCORRECT or ISO_INCORRECT_SUPPLY</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6982679f-4e6b-4b64-9a1e-07140715f6e3"><p class="p Opt">svi — (Static
RTL isolation check) Reports valid isolation cell when an isolation
cell is required for the power domain crossing, and either an isolation
cell is present in the design, or the tool infers one. </p>
<p class="p">Mnemonic: ISO_VALID</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id63054a6c-69b3-4b5b-9c97-2587e68f81c0"><p class="p Opt">sni — (Static
RTL isolation check) Reports not analyzed isolation cell when the
power state table (PST) information is not sufficient to analyze whether
an isolation cell is required or not for the power domain crossing. </p>
<p class="p">Mnemonic: ISO_NOT_ANALYZED</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id63542fbf-853a-425a-b328-81d23e9ab59e"><p class="p Opt">sdi — (Static
RTL isolation check) Reports not inserted isolation cell when you
specify the isolation strategy with the set_isolation -no_isolation
UPF command in the UPF file. However, an isolation cell may or may
not be required for the power domain crossing. </p>
<p class="p">Mnemonic: ISO_NOT_INSERTED</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id97c12f15-dc88-47fc-a418-54907936992c"><p class="p Opt">si — (Static
RTL isolation check) Reports all static RTL isolation checks (smi,
sri, sii, svi, sni, and sdi). </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idaa8f6137-d323-4373-8bd4-807bd7079025"><p class="p Opt">sml — (Static
RTL level shifter check) Reports missing level shifter cell when
a level shifter cell is required for the power domain crossing,
but a level shifter cell is not present in the design, and the tool
did not infer one. </p>
<p class="p">Mnemonic: LS_MISSING</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id629fdfb2-c035-4143-85c0-d238c3a31409"><p class="p Opt">srl — (Static
RTL level shifter check) Reports not required level shifter cell
when a level shifter cell is not required for the power domain crossing,
but either a level shifter cell is present in the design, or the
tool infers one.</p>
<p class="p">Mnemonic: LS_REDUNDANT</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddcb4f282-7f54-4b05-9fc2-93625df94da6"><p class="p Opt">sil — (Static
RTL level shifter check) Reports incorrect level shifter cell when
the direction of the level shifter cell specified in the UPF file
does not match the direction as determined by the voltage difference
of the power domain crossing. For example, the tool reports an incorrect
level shifter cell if the power domain crossing requires a low_to_high
level shifter cell, and you specify the level shifter strategy in
the UPF file as high_to_low.</p>
<p class="p">Mnemonic: LS_INCORRECT</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd19b1ce0-8dd1-46c4-ae52-f3a2e9e79633"><p class="p Opt">svl — (Static
RTL level shifter check) Reports valid level shifter cell when a
level shifter cell is required for the power domain crossing, and
either a level shifter cell is present in the design, or the tool
infers one. </p>
<p class="p">Mnemonic: LS_VALID</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id98809741-bdb8-402b-9bcf-5502a55414f7"><p class="p Opt">snl — (Static
RTL level shifter check) Reports not analyzed level shifter cell
when the power state table (PST) information is not sufficient to analyze
whether a level shifter cell is required or not for the power domain crossing.</p>
<p class="p">Mnemonic: LS_NOT_ANALYZED</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id809cb4c4-07fa-43b1-a264-c6fb73ebef76"><p class="p Opt">sdl
— (Static RTL level shifter check) Reports not inserted level shifter
cell when you specify the level shifter strategy with the set_level_shifter
-no_shift UPF command in the UPF file. However, a level shifter
cell may or may not be required for the power domain crossing.</p>
<p class="p">Mnemonic: LS_NOT_INSERTED</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4ba9b563-21ae-4a24-b18f-05213c288bf4"><p class="p Opt">sl
— (Static RTL level shifter check) Performs all static RTL level
shifter checks (sml, srl, sil, svl, snl, and sdl).</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida83a2257-ff64-4a80-b32f-a09dd340f630"><p class="p Opt">snpl
— (Static RTL path analysis check) Reports not analyzed path for
level shifter requirements when the power domain crossing is not
analyzed for the level shifter requirements because of insufficient
PST information on either the source or sink supplies.</p>
<p class="p">Mnemonic: LS_PATH_NOT_ANALYZED</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id931af43f-0c9f-4297-98ae-a47d8b03e8ce"><p class="p Opt">scpl
— (Static RTL path analysis check) Reports good path with no level
shifter requirement when the power domain crossing is analyzed for
the level shifter requirements, and no level shifter cell is required
for the crossing.</p>
<p class="p">Mnemonic: LS_PATH_GOOD</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8c8c8047-baf4-4c81-9c26-3c08e74c4b02"><p class="p Opt">snpi
— (Static RTL path analysis check) Reports not analyzed path for
isolation requirement when the power domain crossing is not analyzed
for the isolation requirements because of insufficient PST information
on either the source or sink supplies.</p>
<p class="p">Mnemonic: ISO_PATH_NOT_ANALYZED</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7ad8731b-6b3f-431a-a77f-ccbb75930355"><p class="p Opt">scpi
— (Static RTL path analysis check) Reports good path with no isolation
requirement when the power domain crossing is analyzed for the isolation
requirements, and no isolation cell is required for the crossing.</p>
<p class="p">Mnemonic: ISO_PATH_GOOD</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idefd7b96b-5721-4cfb-86bb-7be25b6ec0db"><p class="p Opt">snpl+snpi
— (Static RTL path analysis check) Reports not analyzed path for
isolation and level shifter requirements when the power domain crossing
is not analyzed for the isolation and level shifter requirements
because of insufficient PST information on either the source or
sink supplies.</p>
<p class="p">Mnemonic: PATH_NOT_ANALYZED</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2a56b1f1-b13f-4653-9822-01efd9f969d5"><p class="p Opt">scpl+scpi
— (Static RTL path analysis check) Reports good path with no isolation
and level shifter requirements when the power domain crossing is analyzed
for the isolation and level shifter requirements, and no isolation
and level shifter cell are required for the crossing. </p>
<p class="p">Mnemonic: PATH_GOOD</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2cf7868e-0e41-4521-bb33-e53b184bc6fe"><p class="p Opt">s+b2b
— (Static RTL back-to-back check) Reports the following back-to-back
cells present in your design:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id710f44d6-4270-44d5-b45c-53e1470cee12"><p class="p">Back-to-back
isolation cells with same control signals for a power domain crossing.</p>
<p class="p">Mnemonic: ISO_B2B_CTRL_SAME</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8a730c8f-5b2b-4fac-b697-f9dbe55cf686"><p class="p">Back-to-back
isolation cells with different control signals for a power domain
crossing.</p>
<p class="p">Mnemonic: ISO_B2B_CTRL_DIFF</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide9dbf00f-e30d-4a9a-b9fc-aa4d7fa866a7"><p class="p">Back-to-back
isolation cells with unknown control signals for a power domain
crossing.</p>
<p class="p">Mnemonic: ISO_B2B_CTRL_UNK</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3bd109e3-f9f2-4a18-ae5a-603fda494cf6"><p class="p Opt">icp — (Dynamic
isolation check) Reports violation if the clamp value of the isolation
cell is different than the clamp value specified in the UPF file during
the active isolation period. </p>
<p class="p">Mnemonic: QPA_ISO_CLAMP_CHK</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7ae79e2f-b342-4434-b77c-6aae262a3344"><p class="p Opt">idp — (Dynamic
isolation check) Reports violation if the isolation control signal
is disabled when the source domain is OFF and sink domain is ON.</p>
<p class="p">Mnemonic: QPA_ISO_DIS_PSO</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc3ed882e-a8e7-4f71-af54-a370decf85ea"><p class="p Opt">iep — (Dynamic
isolation check) Reports violation if the isolation control signal
is not enabled when the source domain is OFF and sink domain is
ON. </p>
<p class="p">Mnemonic: QPA_ISO_EN_PSO</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3d7c8851-6fc1-4ebc-957d-880585595593"><p class="p Opt">idpcoa —
(Dynamic isolation check) Reports violation if the isolation control
signal is disabled when the source domain is in any of the following CORRUPT
simstates, and the sink domain is not in a CORRUPT simstate.</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide38f4ded-205d-4c6f-980a-0a47a5408af5"><p class="p">CORRUPT</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id33509d49-c4de-4afd-8f26-e14b8f1809fc"><p class="p">CORRUPT_ON_ACTIVITY</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb4c75ba0-6717-468e-8cdc-d10bdfe60c95"><p class="p">CORRUPT_STATE_ON_CHANGE</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id49761d3d-2569-4f5e-8960-d4db4abd519a"><p class="p">CORRUPT_STATE_ON_ACTIVITY</p>
</li>
</ul>
<p class="p">Mnemonic: QPA_ISO_DIS_COA</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id03e6f0f8-6e5b-477e-991f-9051bf1d7770"><p class="p Opt">iepcoa —
(Dynamic isolation check) Reports violation if the isolation control
signal is not enabled when a source domain is in any of the following CORRUPT
simstates, and the sink domain is not in a CORRUPT simstate.</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida3f17b6f-bdff-43d7-93e5-03f47111f01e"><p class="p">CORRUPT</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id831f62ef-a537-4d30-91b4-6f5d9f94d676"><p class="p">CORRUPT_ON_ACTIVITY</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id94ea6b7c-e5c1-48b2-953e-1660f6459ffb"><p class="p">CORRUPT_STATE_ON_CHANGE</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfa062faa-f783-424e-8788-e6af528428a1"><p class="p">CORRUPT_STATE_ON_ACTIVITY</p>
</li>
</ul>
<p class="p">Mnemonic: QPA_ISO_EN_PSO</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbe317bf1-e31f-4f17-9c08-e3a2ed6c7b6c"><p class="p Opt">ifc — (Dynamic
isolation check) Reports violation if the value at the output of
an isolation cell is different from that at its input during the
inactive isolation period.</p>
<p class="p">Mnemonic: QPA_ISO_FUNC_CHK</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id76a228d6-c716-497d-82ed-d745e951cb7c"><p class="p Opt">ira — (Dynamic
isolation check) Reports violation if there is no isolation requirement
(such as the source domain is not in an OFF or CORRUPT state when
the sink domain is in an ON state), and the isolation control signal
is active.</p>
<p class="p">Mnemonic: QPA_ISO_REDUNDANT_ACT</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id261dc458-63a5-4e00-bb91-2725d9855cdb"><p class="p Opt">irc — (Dynamic
isolation check) Reports violation if the value on the isolated
port changes when its isolation control signal is changing state (high_to_low
or low_to_high).</p>
<p class="p">Mnemonic: QPA_ISO_PORT_TOGGLE</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">The coverage report refers QPA_ISO_PORT_TOGGLE as QPA_ISO_TOGGLE_POSEDGE
and QPA_ISO_TOGGLE_NEGEDGE.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6215fbf7-77ed-4b81-8922-2f66bea42d94"><p class="p Opt">ircn — (Dynamic
isolation check) Reports violation if the value on the isolated
port changes when its isolation control signal is changing state (high_to_low).</p>
<p class="p">Mnemonic: QPA_ISO_TOGGLE_NEGEDGE</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd3954ea2-8f80-4e50-a54e-832b75494e70"><p class="p Opt">ircp — (Dynamic
isolation check) Reports violation if the value on the isolated
port changes when its isolation control signal is changing state (low_to_high).</p>
<p class="p">Mnemonic: QPA_ISO_TOGGLE_POSEDGE</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcee2c01c-9b3f-4da3-a6f2-3f53db1bba70"><p class="p Opt">it — (Dynamic
isolation check) Reports violation if the value on the isolated
port changes during the active isolation period. </p>
<p class="p">Mnemonic: QPA_ISO_PORT_ACT</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf61ac591-4680-44a0-8e84-3c5fa2ba4a32"><p class="p Opt">umi
— (Dynamic isolation check) Reports violation if the isolation strategy
is not specified for a power domain crossing whose source domain is
ON and sink domain is OFF.</p>
<p class="p">Mnemonic: QPA_UPF_MISSING_ISO_CHK</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcc806a19-a6e3-4507-940e-9b7aa56fb052"><p class="p Opt">i
— (Dynamic isolation check) Reports the following dynamic isolation
checks: icp, idp, iep, idpcoa, iepcoa, ifc, ira, and irc.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ideb52ac74-404c-49b3-9527-4e87743903e1"><p class="p Opt">uml — (Dynamic
level shifter check) Reports violation if a level shifter strategy
is not specified in the UPF file when a level shifter cell is required
for the power domain crossing. Also, strategy specified with set_level_shift
-no_shift in the UPF file are checked for any missing level shifter
cells.</p>
<p class="p">Mnemonic: QPA_UPF_MISSING_LS_CHK</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idddc472d1-e89b-4bdf-9d6b-0a6607f1ee49"><p class="p Opt">uil — (Dynamic
level shifter check) Reports violation if the direction of level
shifter cell specified in the UPF file does not match the direction determined
by the voltage difference of the power domain crossing. For example,
the tool reports an incorrect level shifter cell if the power domain
crossing requires a low_to_high level shifter cell and you specify
the level shifter strategy in the UPF file as high_to_low.</p>
<p class="p">Mnemonic: QPA_UPF_INCORRECT_LS_CHK</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id94525fa8-8f32-4c71-ae0a-0a8f81f7fc74"><p class="p Opt">ul — (Dynamic
level shifter check) Reports all dynamic level shifter checks (uml
and uil).</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id687b81f7-2718-4b91-9e89-b1c81c29247c"><p class="p Opt">rop — (Dynamic
retention check) Reports violation if the retention condition is
not asserted when the power is switched off. For a balloon-latch configuration,
the check is not activated if the asynchronous set or reset is active.</p>
<p class="p">Mnemonic: QPA_RET_OFF_PSO</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd0a811e1-2bec-4329-baf0-12bd72e2b376"><p class="p Opt">rpo — (Dynamic
retention check) Reports violation if there is an error in the sequence
of triggering of the retention condition and power signal. For retention
to succeed, the retention condition must be high at power down and
power up, and this check is triggered when the retention condition
is not met. For a balloon-latch configuration, the check is not
activated if the asynchronous set or reset is active.</p>
<p class="p">Mnemonic: QPA_RET_PD_OFF</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id18369b28-b15c-48be-93ce-36ae1fafdc6d"><p class="p Opt">rcs
— (Dynamic retention check) Reports violation if the clock or latch
enable is not at a certain value when the save and restore events
take place. If a latch is enabled and can change its value, triggering
retention can potentially cause race conditions in the stored value.
This is also a check against such conditions. This check is for
balloonlatch configuration only; it does not apply to master-slave
(slave-alive) retention.</p>
<p class="p">Mnemonic: QPA_RET_CLK_STATE</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd5e5ece7-870c-46f2-9dcb-a887e4f2846b"><p class="p Opt">rsa — (Dynamic
retention check) Reports violation if the clock toggles during the
retention period.</p>
<p class="p">Mnemonic: QPA_RET_SEQ_ACT</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf07b2c2c-418f-480d-9332-cb4bb0fd658f"><p class="p Opt">rtcon — (Dynamic
retention check) Reports violation if the retention condition is
off when the power is enabled. </p>
<p class="p">Mnemonic: QPA_RET_ON_RTC</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3d4e335f-d418-4b71-8c31-51e755553906"><p class="p Opt">rtcoff —
(Dynamic retention check) Reports violation if the retention condition
is off when the power is disabled.</p>
<p class="p">Mnemonic: QPA_RET_OFF_RTC</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd5f255e6-46ad-4231-82f9-cd431d81cc30"><p class="p Opt">rtctog —
(Dynamic retention check) Reports violation if the retention condition
toggles during power down. Toggling of the retention condition during
power down corrupts the retained value.</p>
<p class="p">Mnemonic: QPA_RET_RTC_TOGGLE</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1b6c136f-69d0-4576-9514-b6f36efcf6ec"><p class="p Opt">rtc — (Dynamic
retention check) Reports the following retention condition checks:
rtcon, rtcoff, and rtcog.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0fd2fcb4-9b58-478f-8b6e-5e4d6dc261cb"><p class="p Opt">r — (Dynamic
retention check) Reports all dynamic retention checks. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1759bd90-af5f-4c3e-aa85-469425d0b56b"><p class="p Opt">t — (Dynamic miscellaneous check) Reports
violation when input to a power domain toggles when sink supply
is in the OFF or BIAS state.</p>
<p class="p">Mnemonic: QPA_PD_OFF_ACT or QPA_PD_BIAS_ACT</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6f195007-4740-4cca-ac5c-93317c8becb9"><p class="p Opt">cp — (Dynamic
miscellaneous check) Reports violation when the power signal to
any power domain gets corrupted. This check does not flag a violation
when both the source and sink power domain supplies are off. For
UPF, this check is applicable to control ports of a switch, isolation
enable signal of an isolation strategy, and retention save and restore
signals of a retention strategy.</p>
<p class="p">Mnemonic: QPA_CTRL_SIG_CRPT</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9b13be83-2c20-499f-b3ba-56afa33d352e"><p class="p Opt">p — (Dynamic
miscellaneous check) Reports the power domains that are switched
on or off.</p>
<p class="p">Mnemonic: QPA_PD_STATUS_INFO</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8531d359-d88c-4a46-b6bb-d90b89e0489a"><p class="p Opt">pis — (Dynamic
miscellaneous check) Reports violation if there is an undefined
or illegal state on a PST or supply port. A state on a PST is undefined or
illegal if the state of nets or ports is not a valid combination
as related to the power state table in the UPF file. A state on
a supply port is undefined or illegal if it is not defined with
add_port_state for the supply port.</p>
<p class="p">Mnemonic: QPA_UPF_ILLEGAL_STATE_REACHED</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id38ed447a-4bcb-4d0c-b8ab-bf5ba66392ed"><p class="p Opt">ugc — (Dynamic
miscellaneous check) Reports any spurious spikes (glitches) on control
lines so that they do not cause false switching of the control ports
of control logic (such as isolation, power switch, and retention).
Use the pa msg -glitch_window command to specify the maximum allowed
time window of the glitch.</p>
<p class="p">Mnemonic: QPA_CTRL_SIG_GLITCH</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id79e37579-bf3d-4bc0-ba75-31c8c13da9aa"><p class="p Opt">npu — (Dynamic
miscellaneous check) By default, reports violation if the non-retention
registers are not reset when the power domain containing them is
powered up. It also generates the report file, <span class="ph filepath">report.nretsyncff.txt</span>. </p>
<p class="p">When you define the attribute qpa_attr_inactive_reset_duration
and/or qpa_attr_active_reset_duration in the set_design_attributes
UPF command, then the simulator reports the following:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id15888064-ebe6-4569-90c8-50c1946389aa"><p class="p">Reports
violation if the asynchronous reset is not asserted within Tmax
time units after power-up. See “qpa_attr_inactive_reset_duration” in
the “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Supported Attributes', 'pa_user'); return false;">Supported Attributes</a>”
section in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id04705756-608c-41a5-9603-3841e385ecc4"><p class="p">Reports violation
if the asynchronous reset is not asserted for minimum Twidth time
units. See “qpa_attr_active_reset_duration” in the “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Supported Attributes', 'pa_user'); return false;">Supported Attributes</a>”
section in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual.</span></p>
</li>
</ul>
<p class="p">Mnemonic: QPA_NRET_ASYNCFF</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idaf4ed176-5cdc-41fa-8155-54a8aae65b16"><p class="p Opt">upc — (Dynamic
miscellaneous check) Reports violation if the isolation or retention
supplies are switched off during the active isolation or retention period.</p>
<p class="p">Mnemonic: QPA_UPF_PG_CHK</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">The coverage report refers QPA_UPF_PG_CHK as QPA_SUPPLY_PWR_CHK.</p>
</div>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf542eda3-00f6-450f-bffe-0614f734aaa2">-pa_checksoption=&lt;value&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Global settings that affect all static RTL and dynamic checks that
are enabled with the -pa_checks argument. Where <var class="keyword varname">value</var> can
be:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd2b6bee5-11b5-4daa-9981-89ded3701f6f"><p class="p Opt">assertionhierpath
— Displays the full hierarchical path of the failing checks in the
dynamic report, when the dynamic checks are enabled.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida39e4271-cded-42dc-8e48-8786281829f3">-pa_corrupt={real | integer | intval0 | zee} </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Controls the corruption of various types in the design. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id46190cd4-8847-440f-aeff-81943782e9bb"><p class="p Opt">real — Enables
corruption of real types.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ideca666e6-921a-49f8-b4e6-9d2d8b920116"><p class="p Opt">integer —
(default) Enables corruption of integer types.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf85054d0-817a-4d3e-8eba-0aded6d93449"><p class="p Opt">intval0
— Sets the default corruption value to 0 (zero) instead of ‘left. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf7c0b85f-ede9-48b8-88fe-3fd8ddc11309"><p class="p Opt">zee
— Changes the default corruption value used at power-down from 'X'
to 'Z'. This makes debugging easier. </p>
<p class="p">When you use
the zee value, Z represents the power-related corruption of a signal,
and X represents initial values, logical conflicts that arise in
the design due to errors, or X values intentionally specified in
the design. At power-up, the design elements takes either the X
value or their RTL value based on their logic types:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb7422c3e-76ad-4c72-9086-52c4afd18bb2"><p class="p">Sequential
elements takes the X value when the asynchronous controls are low,
otherwise they take the RTL (reset) value.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id76d33197-3bb3-45e5-b685-ebb66d9ac175"><p class="p">Combinational
elements takes the RTL (reset) value.</p>
</li>
</ul>
<p class="p">This change
affects the following types: </p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8fc773e1-5345-46b0-adb9-3aba8932b6c3"><p class="p">VHDL —
std_logic, std_ulogic, and their aggregates.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id61b4a3b8-6b5c-48ca-98d1-03bfdb93c782"><p class="p">Verilog — All
four state data types and their aggregates.</p>
</li>
</ul>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1e031de3-649b-44a9-855d-afa552aa6de2">-pa_coverage [=checks] [=crosscov] [=crossdontcare] [=implicitportnet] [=iso] [=portpststate] [=powerstate] [=psw] [=ret] [=simMode] [=switch]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables coverage for Power Aware
simulation. Use the following options with the ‑pa_coverage argument
to selectively enable Power Aware coverage: </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Specify the -pa_coverage argument without any option to
enable all options, except implicitportnet.</p>
</div>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd87117a5-fe6f-4af4-b063-5500f0c657c2"><p class="p Opt">checks
— Enables coverage of Power Aware dynamic checks. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5b52eb63-26fe-468b-a823-0e9f35dbb184"><p class="p Opt">crosscov
— Enables cross coverage of combination of power domains that are
interconnected through power states. The simulator enables cross coverage
when you enable coverage of power states using the ‑pa_coverage=powerstate
option. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8556531a-c32b-40d2-b128-a10d90de59fb"><p class="p Opt">crossdontcare
— Enables coverage of don’t care states of power domains during
cross coverage. Don’t care states are the states whose dependency you
do not explicitly specify in the add_power_state UPF command. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">To enable coverage of don’t care states, you have to enable
default cross coverage with the ‑pa_coverage=powerstate option.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id32462d15-7c76-4351-9583-3e8d8c7a7466"><p class="p Opt">implicitportnet
— Enables coverage of implicitly created state (by the simulator)
for supply ports, supply nets, and/or supply set handle functions that
are used in the ‑supply_expr argument of the add_power_state UPF command.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9ee7a9a2-56e7-4752-bad1-007592cff5cb"><p class="p Opt">iso
— Enables coverage of the following:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idba8e9c04-dbad-4840-866b-e7a9b2d11ee3"><p class="p">Predefined
states and transitions of the simstates of the isolation supply
set.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id30bd3517-4533-460f-bdb3-a5981a29da62"><p class="p">Predefined
states and transitions of the isolation enable signal:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id06fb398a-0194-45e3-a89e-fd885fc91e0f"><p class="p">Predefined
states — ACTIVE_LEVEL, INACTIVE, ACTIVE_X and ACTIVE_Z</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id33395f7a-de04-4095-afea-478c826e9a32"><p class="p">Predefined
transitions — HIGH_TO_LOW and LOW_TO_HIGH</p>
</li>
</ul>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id67df64f3-1824-4a91-856f-79046eb641a6"><p class="p Opt">portpststate
— Enables coverage of user-defined states and transitions of ports,
nets, and power state tables.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id71867dfe-c008-4157-b615-608f172ee033"><p class="p Opt">powerstate
— Enables coverage of the following:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3ec66aa5-fb0f-4c7b-97fb-8cfb71f6bece"><p class="p">User-defined
and predefined states and transitions of supply sets</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id437da4ea-127b-403e-82f8-7f6458cec6ec"><p class="p">User-defined
states and transitions of power domains</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1688d930-a920-4ae3-9f50-075a28fe2e21"><p class="p">Cross coverage
of states of power domains</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc7ffecc8-b8f9-4dcd-90f5-d0eb69766bc1"><p class="p Opt">psw
— Enables coverage based on the states of the power switch that
you specify in the UPF file. By default, the tool collects the coverage
data on the output port of the power switch.</p>
<p class="p">Power switch states:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb4767c51-9832-461f-bea2-404d7fe4e8ed"><p class="p">ON — Output
of the power switch is in FULL_ON state</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd0e96464-81ee-43e1-88af-ecc17110d37d"><p class="p">OFF — Output
of the power switch is in OFF state</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7d350763-88aa-4984-a0da-89ef0e085fff"><p class="p">PARTIAL_ON
— Output of the power switch is in PARTIAL_ON state</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida94461fc-1df4-4ef8-b5d7-146ba92b49e8"><p class="p">ERROR — Output
of the power switch is in UNDETERMINED state</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2fe13a9a-5201-4d9a-bf24-254df67fb0f2"><p class="p Opt">ret
— Enables coverage of the following:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idec61c241-6886-4c1f-8b67-f83a001428d2"><p class="p">Predefined
states and transitions of the simstates of the retention supply
set</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id98e3a53d-00e4-4717-9083-b95011b654de"><p class="p">Predefined
states and transitions of the save and restore events:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd348f7e3-6c4b-42a6-8707-8bc7f1a0c83e"><p class="p">Predefined
states — ACTIVE_LEVEL, and INACTIVE</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9f6c7c43-f22d-48ea-9a4d-bb6f9110a58e"><p class="p">Predefined
transitions — HIGH_TO_LOW, and LOW_TO_HIGH</p>
</li>
</ul>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0e4b8d67-6eb4-40d7-9ed9-3824edc5a14f"><p class="p Opt">simMode
— Enables coverage of states and transitions of simstates of the
following:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0b884d18-2d87-49ab-8f23-96b975dc4341"><p class="p">Primary
supply set of the power domain</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6c311941-2363-4fdb-867f-795bcfd20255"><p class="p">Isolation supply
set of the isolation strategy</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6aeb8d08-36e0-469a-97e2-0f76705bc915"><p class="p">Retention supply
set of the retention strategy</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0bdfe18f-4011-4bf3-89b1-05ac9e5e205a"><p class="p Opt">switch
— Enables coverage of the following: </p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id30ec0256-6882-4d58-8dbd-8a093c854438"><p class="p">Predefined
states and transitions of the switch</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbbd4caef-a234-4fb1-9eed-a86654356a58"><p class="p">Predefined
states and transitions of the control port and acknowledge (ack)
port of the switch:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id417431cc-76aa-4e0f-bab1-db1e6a92f70d"><p class="p">Predefined
states — ACTIVE_LEVEL, INACTIVE, ACTIVE_X and ACTIVE_Z</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide766ea10-3121-4429-b9f7-02d1e76d208c"><p class="p">Predefined
transitions — HIGH_TO_LOW, and LOW_TO_HIGH</p>
</li>
</ul>
</li>
</ul>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6e6a92c5-02e2-4f9c-8c77-70b399d71763">-pa_coverageoff [=checks] [=crosscov] [=crossdontcare] [=implicitportnet] [=iso] [=portpststate] [=powerstate] [=ret] [=simMode] [=switch]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Disables coverage for Power Aware
simulation. This is the default mode. </p>
<p class="p">Use the following options with the ‑pa_coverageoff argument to
selectively disable Power Aware coverage: </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Specify the -pa_coverageoff argument without any option
to disable all options.</p>
</div>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2def8248-a009-4a01-ab7c-8d25ca335d38"><p class="p Opt">checks
— Disables coverage of Power Aware dynamic checks. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9032bc89-e460-4813-9cae-5366ea63cacc"><p class="p Opt">crosscov
— Disables cross coverage of combination of power domains that are
interconnected through power states. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc19c4a16-e11b-4ef0-ac8e-3b98c629c8c4"><p class="p Opt">crossdontcare
— Disables coverage of don’t care states of power domains during
cross coverage. Don’t care states are the states whose dependency you
do not explicitly specify in the add_power_state UPF command.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida15e8434-5118-4eb8-83dd-f7d0023b94e2"><p class="p Opt">implicitportnet
— Disables coverage of implicitly created state (by the simulator)
for supply ports, supply nets, and/or supply set handle functions that
are used in the ‑supply_expr argument of the add_power_state UPF command.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb407afa3-44e6-4b11-9620-616be632de54"><p class="p Opt">iso
— Disables coverage of the following:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2ba0f7b4-3f8a-47cc-9489-602c8b843e53"><p class="p">Predefined
states and transitions of the simstates of the isolation supply
set.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id63209449-4533-4a72-8013-267caab5f9c2"><p class="p">Predefined
states and transitions of the isolation enable signal:</p>
<ul class="ul" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide3926d92-bb1f-40ba-80fd-5cbed1a1692c"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id190591ca-5a68-4183-ae53-c1eee53c9f31"><p class="p">Predefined
states — ACTIVE_LEVEL, INACTIVE, ACTIVE_X and ACTIVE_Z</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3f17b026-80ac-4180-a7bc-69971d4f0421"><p class="p">Predefined
transitions — HIGH_TO_LOW and LOW_TO_HIGH</p>
</li>
</ul>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0585b515-9b83-436a-83d9-71cab7f97f6c"><p class="p Opt">portpststate
— Disables coverage of user-defined states and transitions of ports,
nets, and power state tables.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf73bbea9-f777-4929-a5cf-b5f278e25e1c"><p class="p Opt">powerstate
— Disables coverage of the following:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id80d81252-68e9-4da5-9839-d3303c4878fb"><p class="p">User-defined
and predefined states and transitions of supply sets</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0e9270a9-6181-403d-92ad-927df915860c"><p class="p">User-defined
states and transitions of power domains</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd188511d-751d-4172-9939-c612c5c52fe0"><p class="p">Cross coverage
of states of power domains</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id22940671-ff98-41e7-8668-eee0a0c993f7"><p class="p Opt">ret
— Disables coverage of the following:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida516bba7-2395-4ba6-8c2b-6bd5f420a0fe"><p class="p">Predefined
states and transitions of the simstates of the retention supply
set</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id62705dbc-7505-4066-ae20-29f879a55a9e"><p class="p">Predefined
states and transitions of the save and restore events:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb10c3d6c-d649-41bf-aed1-c6fca8c423cd"><p class="p">Predefined
states — ACTIVE_LEVEL, and INACTIVE</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2b9f9a44-ae7c-4058-8249-b257baba5326"><p class="p">Predefined
transitions — HIGH_TO_LOW, and LOW_TO_HIGH</p>
</li>
</ul>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3c4bbcf4-b04a-4d95-90bd-803099b28c84"><p class="p Opt">simMode
— Disables coverage of states and transitions of simstates of the
following:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id47aa7cbb-e028-43a0-9086-ad958a0bdc0c"><p class="p">Primary
supply set of the power domain</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2202ecc6-144d-4bf1-b66d-d6caf7dab570"><p class="p">Isolation supply
set of the isolation strategy</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd4997637-224c-4a7d-80e6-49edd6e33883"><p class="p">Retention supply
set of the retention strategy</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5d1f8cfd-06a5-4f61-8f82-8c2a362a59eb"><p class="p Opt">switch
— Disables coverage of the following: </p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4aff55a4-8b3c-4b4e-a8d4-1a24f6dc3ed4"><p class="p">Predefined
states and transitions of the switch</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id110dc8e4-47be-47a8-817a-7eed0e7eb3c2"><p class="p">Predefined
states and transitions of the control port and acknowledge (ack)
port of the switch:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id39a37e2c-7926-4aed-9ab7-33be3600136e"><p class="p">Predefined
states — ACTIVE_LEVEL, INACTIVE, ACTIVE_X and ACTIVE_Z</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfb9b47f3-eae9-4ea5-b9a1-e8af4a034dfc"><p class="p">Predefined
transitions — HIGH_TO_LOW, and LOW_TO_HIGH</p>
</li>
</ul>
</li>
</ul>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1cd7d0b0-0b98-466a-a546-b009984a0f90">-pa_crosscoveragedepth &lt;integer&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies the number of levels
of power domains that receive cross coverage. The default value
of <var class="keyword varname">integer</var> is 1. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idde8d74fb-15c4-4094-930a-e7c85c519a45">-pa_db &lt;path_file_name&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies a location and filename
for the Power Aware database, which you use with Mentor Visualizer
Debug Environment. For example:</p>
<pre class="pre codeblock"><code>vopt -pa_db ./database/testing.bin.padb</code></pre><p class="p">The default location is the current working directory, and the
default filename is <span class="ph filepath">design.bin.padb</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5b471c93-fbd0-4881-bd52-e9b932745e88">-pa_dbgfindobj[=&lt;filename&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">Writes the result of all find_objects UPF
commands to the <span class="ph filepath">find_obj_report.txt</span> file.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0da71735-6150-4d6c-9c71-3b91ac18ffe8"><p class="p Opt">&lt;filename&gt;
— Writes the result of all find_objects UPF commands to the specified file.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide34720c2-db95-4f67-b4b0-8ed52b538261">-pa_defertop</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Instructs vopt to preoptimize (black-box)
a region of your design, allowing you to reuse the optimized portion
and speed up future simulation and optimization runs. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Preoptimizing Regions of Your Design', 'questa_sim_user'); return false;">Preoptimizing Regions of Your Design</a>”
in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">The -pa_defertop argument is similar to the -pdu argument.
However, use the ‑pa_defertop argument for Power Aware designs.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1711f7de-f81b-4803-83b6-3a80c1b970ef">-pa_disable=&lt;value&gt;[+&lt;value&gt;]… </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables one or more actions that the simulator performs during
Power Aware simulation. By default, these actions are enabled.</p>
<p class="p">To disable one or more actions, use the following values:</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">To specify
more than one value, use the + operator between the values. For
example:</p>
<pre class="pre codeblock"><code>vopt -pa_disable=insertls+insertiso+alwaysonbuf</code></pre></div>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddc488f00-2f9d-4780-a697-05fd458cc194"><p class="p Opt">ackportbehavior
— Reverts to UPF 1.0 behavior related to the -ack_port of the power
switches without a supply set.</p>
<p class="p">According to UPF 1.0, the ‑ack_port of a power switch without
a supply set uses an always-on supply set.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide382a417-fca4-4fcc-ba9a-e2869e57aafa"><p class="p Opt">alwaysonbuf
— Turns on corruption of buf primitives.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddc93fec7-9eb0-445f-9340-aa4629c365eb"><p class="p Opt">aoncellcrpt
— Disables corruption of always-on Liberty cells.</p>
<p class="p">Corruption semantics of always-on cells are disabled when the
Liberty model for these cells is not present.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide686ff72-52f0-48bf-8552-6e5b3c09ec3b"><p class="p Opt">anonymoustopsupply
— Considers the top domain supply instead of anonymous supply as
the driver and receiver supply for top level ports. See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'set_port_attributes', 'pa_user'); return false;">set_port_attributes</a>”
in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf7f886fb-ec5c-47a6-b4dc-12bcdd53bfe7"><p class="p Opt">bufdebug
— Disables viewing the buffer in Schematic window of the simulator,
but the buffer information is still available in the <span class="ph filepath">report.pa.txt</span> file.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3dbc2276-88ec-4c02-91ef-3b9cb04aa3fc"><p class="p Opt">cellcrpt
— Disables corruption of internal combinational signals of a Verilog
cell. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide87a300a-456d-4694-9b4f-73fa2604e3ce"><p class="p Opt">constasfeedthru
— Enables corruption of signals driven by constants, and ports that
are tied high or low.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id68b7eef3-6969-4955-b6a3-39a6a2501baa"><p class="p Opt">contassignasfeedthru
— Enables corruption of signals that are driven by constants.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcb6af52e-365f-4b85-b5f5-85cffa0a6210"><p class="p Opt">crosscoverage
— Disables cross coverage for Power Aware simulation.</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The crosscoverage value is deprecated
in the current release, and the tool will not support it in the
next release. Use ‑pa_coverageoff=crosscov instead.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id584cd419-36c5-4d30-8527-9e2bd6334b2c"><p class="p Opt">csnopt
— Disables optimization of the <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'connect_supply_net', 'pa_user'); return false;">connect_supply_net</a> UPF
command.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9bb1c03d-44ff-4955-8c69-4d939555e1fe"><p class="p Opt">defaultoff
— Changes the default state of undriven supply ports to FULL_ON
at simulation time 0. By default, the simulator changes the default
state of undriven supply ports to OFF at simulation time 0.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">The -pa_disable=defaultoff value does not replace the supply_on
or supply_off UPF package functions.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2cef2deb-9441-442a-9f23-8f47b10acfb6"><p class="p Opt">detectaon
— Disables the detection of the always-on cells present in the design.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2bbdfd00-3e18-46c6-a78d-6cd74ba10b7c"><p class="p Opt">detectiso
— Disables the detection of the isolation cells present in the design.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide12de099-fbd0-4037-b674-4f8cb95ba9ef"><p class="p Opt">detectls
— Disables the detection of the level-shifter cells present in the
design.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide13f4bb3-ec89-42b2-b035-00d53ba6d592"><p class="p Opt">detectret
— Disables the detection of the retention cells present in the design.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide651100e-e18e-4711-9ac2-4ea85194699b"><p class="p Opt">detectsw
— Disables the detection of the switches instantiated in the design
and their association with the <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'create_power_switch', 'pa_user'); return false;">create_power_switch</a> UPF command.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id546762e5-2a59-4a8b-82e3-fbb3f3b32590"><p class="p Opt">feedthroughbuf
— Enables treating a buf primitive as a source or sink, and does
not perform the path analysis.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc3831df8-e5ca-4773-bfb1-b0572e07a9f8"><p class="p Opt">gluelogiciso
— Disables insertion of path-based isolation strategy on the gluelogic
path of ports and the tool displays a warning message. For details
on path-based semantics, see “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Path-Based Semantics for Power Aware Strategies', 'pa_user'); return false;">Path-Based Semantics for Power Aware Strategies</a>”.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf4ca47ec-46ff-4088-b0db-3ea50023d036"><p class="p Opt">ignoregroundsupplyconn
— Disables the application of isolation and level shifter strategies
on the ports connected to the ground supplies, and the simulator
performs static RTL isolation, static RTL level shifter, or dynamic
checks on the ports.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5fe80895-3c8c-4d54-bf11-ac0c09bef73c"><p class="p Opt">ignorepowersupplyconn
— Disables the application of isolation and level shifter strategies
on the ports connected to the power supplies, and the simulator
performs static RTL isolation, static RTL level shifter, or dynamic
checks on the ports.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1ed4904b-3acb-4e85-ab25-22ca555f42dc"><p class="p Opt">ignoresupplyconn
— Disables static and dynamic analysis, and the application of isolation
and level shifter strategies when ports are connected to power or
ground supplies.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5241ab56-a5b2-4d16-84b6-631bbdad75e6"><p class="p Opt">insertiso
— Disables insertion of isolation cells.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida6bf5052-443b-4f16-a1ea-b8542b567867"><p class="p Opt">insertls
— Disables insertion of level shifter cells.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9c8bd526-a546-4816-be45-6a84ad0a5a43"><p class="p Opt">insertret
— Disables insertion of retention cells.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3d9b74d7-8d36-4709-9bc0-76c35eb90747"><p class="p Opt">libertyinpcorrupt
— Disables Liberty attribute-based input corruption, but does not
affect Liberty attribute-based output corruption.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idff01425f-6cde-47f3-aeac-25581f35efad"><p class="p Opt">libertypamodelopt
— Disables corruption of the following, based on Liberty corruption
semantics:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2252fa74-0c25-4bea-9a3b-74a9849e594b"><p class="p">Outputs
of combinational cells</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idac00d8fa-f6f4-47b9-9d0b-052173142b7c"><p class="p">Outputs and
inputs of sequential cells</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf322fd12-490d-4dbf-99e4-adafb12058ae"><p class="p Opt">limitassertports
— Disables truncating the dynamic check messages to a threshold
value of 16. The complete list of messages are reported in <span class="ph filepath">report.pa-asserts.-tags.txt</span> file.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8304cbb2-8b8d-4f5a-a284-175e24cd502a"><p class="p Opt">lowerboundary
— Disables isolation on the ports present in lower boundary of power
domain. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5f8d5044-1116-460f-8742-07548d3a6380"><p class="p Opt">lscellcrpt
— Disables Liberty-based corruption of level-shifter cells. </p>
<p class="p">If the Liberty model for a level-shifter cell is not present,
then driver-based corruption semantics is applied using input_supply_set,
output_supply_set, and internal_supply_set of the specified UPF
strategy. Corruption semantics of a level-shifter cell are disabled
if Liberty model is not present and all three supplies mentioned
above are missing from UPF strategy. Because the simulator does
not insert default automatic connections for level shifter cells,
you need to make explicit connections for these cells. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id891c5668-c6cc-417b-ae98-672e4509739a"><p class="p Opt">msglimit
— Does not limit logging of the Power Aware messages to a default
limit of 1000 in the vopt log file.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id107e1a5e-c0c7-4aa5-8e4c-48f7cc87dd73"><p class="p Opt">pstcomp
— Disables cross-PST analysis. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf044bea4-d3cc-483b-9ff4-a0bc7793fb64"><p class="p Opt">scmrelsconn
— Does not provide precedence to the level shifter strategy supply
over the primary supply of the domain for the connection of 2 PG
pin level shifter/ELS/combo cell supply pin that has std_cell_main_rail
: true attribute. By default, the primary supply of the domain takes
precedence.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8787d996-674a-4ff8-8e79-f2642b8e7bd6"><p class="p Opt">supplylogicexpr
— Does not corrupt power states if supply and logic expressions
are different.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddc5138e0-5a14-477e-859c-1a85e79227c5"><p class="p Opt">swcellcrpt
— Disables Liberty-based corruption of switch cells. If the Liberty
model for a switch cell is not present, then driver-based corruption semantics
are applied using supply_set of the switch as specified in the UPF
strategy. Because the simulator does not insert default automatic
connections for switch cells, you need to make explicit connections
for these cells. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide70d14ef-a397-48b9-84d4-b5816a7469e0"><p class="p Opt">swoutputportbehavior
— Disables UPF 3.0 behavior for the output of a switch, and enables
UPF 2.0 behavior.</p>
<p class="p">UPF 2.0 Behavior — (default) If the supply set simstate is anything
other than NORMAL, the state of the output supply port of a switch
is UNDETERMINED.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfcce5841-280c-462f-a381-01ecdccbf1a7"><p class="p Opt">syntaxchecks
— Disables checking the syntax of the UPF file that you specify
with the vopt –pa_upf argument, before loading the design.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id16ade1b8-a931-40f3-ac49-da29a0cd0a2d"><p class="p Opt">tiehiloportasfeedthru
— Enables corruption of ports that are tied high or low.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfc6f7674-fb0d-469d-833f-a10350e0d34c"><p class="p Opt">trailingedgerestore
— Enables the restore event at the leading edge of a level sensitive
restore event of a balloon-style level sensitive retention register
when the -restore_condition evaluates to true. By default, the restore
event occurs at the trailing edge.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8dc1059a-7ef2-4036-b5ac-dc58aacf1cf9"><p class="p Opt">undeterminedstate
— Reverts to UPF 1.0 behavior related to switches, supply nets or
supply ports going into an UNDETERMINED state.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id282184de-2858-4cb9-849b-7078a88f2355">-pa_dumpimdb</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Generates the Power Aware database
file, <span class="ph filepath">design.bin.padb</span> at the current working
directory, or to the library location you specify with the ‑pa_lib
argument to vopt. You can then load this database for simulation
with the vsim ‑pa_loadimdb command, which makes the Power Aware information
model available for UPF query commands in the UPF file. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ideb9ee751-28f2-43ef-bb3a-c6c3d8637eb7">-pa_dumplibertydb=&lt;database_filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a user-defined database for writing Liberty data from
a Power Aware analysis. You can reuse this database by using the
vopt -pa_loadlibertydb argument.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idee1f55ee-8616-466a-bd3d-4cd8a9f70f7a">-pa_dumpupf &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Saves all UPF commands to the specified output file without any
processing (even if the commands are not supported by <span class="ph fmvar:ProductName">Questa SIM</span>). This is an alternate method
of using the UPF command, save_upf, in uninterpreted mode. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb809c5a4-c590-4a64-984d-8abc0595f449">-pa_enable=&lt;value&gt;[+&lt;value&gt;]… </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables one or more actions that the simulator performs during Power
Aware simulation. By default, these actions are disabled.</p>
<p class="p">To enable one or more actions, use the following values:</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">To specify
more than one value, use the + operator between the values. For
example:</p>
<pre class="pre codeblock"><code>vopt -pa_enable=insertls+insertiso+bufdebug</code></pre></div>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5e644862-4726-4f24-9b3e-dc0e87b6e16c"><p class="p Opt">ackportbehavior
— Enables UPF 2.0 behavior related to the -ack_port of the power
switches without a supply sets.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb5a187d4-ced4-4aed-9d28-949ba50e8f88"><p class="p Opt">assertduringpoweroff
— Enables assertion control by the assertion control tasks (such
as asserton, assertoff, assertkill, and so on) present in the testbench
or design instance during power down. If your testbench or design
instance does not have assertion control tasks, then the option
enables the assertions. By default, assertions are disabled during
power down.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">If you specify both assertduringpoweroff and forceasrtoffpwrdown values
to the ‑pa_enable argument, then the assertduringpoweroff value
takes priority.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5cdd2b11-488c-43a4-a7d5-7c6f739de91a"><p class="p Opt">autoconnls
— Connects the unconnected pg pins of the enable level shifter and
level shifter cell to the always-on power supply created by the simulator.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id56d384e6-71cf-4fe7-a129-561b5b9e8fc0"><p class="p Opt">autoconnpacell
— Connects all unconnected supply ports of a Power Aware cell to
the primary supply of the power domain of the cell.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id571fd28a-2969-446e-a3b5-81aca8605dd4"><p class="p Opt">autotestplan
— Enables the generation of a test plan for Power Aware verification
management. </p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The autotestplan value is not available
for ModelSim SE (Questa SIM only).</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3e3821f0-fb76-4b9a-b0ac-9cac0d2129e3"><p class="p Opt">behaveseqcrpt
— Enables corruption of behavioral sequential blocks. Behavioral
sequential blocks are those always blocks that are edge sensitive and
cannot be synthesized.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id40238a10-c5ea-42ba-85d2-053d119982f3"><p class="p Opt">biascorruption
— Enables recognition of bias supplies (such as pwell, nwell, deeppwell,
deepnwell) for Power Aware corruption.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id09aee4b5-f3d5-44ce-8cd0-b4ecc9fcaa0c"><p class="p Opt">bndrypacell
— Enables placement of isolation, level shifter and buffer cells
on the boundary ports of switch and retention cell.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id11fc504a-6fce-4b34-84c2-b3c2ebf7740b"><p class="p Opt">bufdebug
— Enables you to view the buffer in the Schematic window of the
simulator, which the following UPF commands insert:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfbbc6335-8d1b-4e98-b48a-d8e66404604c"><p class="p">set_related_supply_net</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id19279784-83ef-4a8a-9a8c-c13a595b2e87"><p class="p">set_port_attributes
-driver_supply/-receiver_supply/-repeater_supply</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3e56427e-7ae8-4918-adf6-00a15ea39df1"><p class="p">power_down_function
attribute, which you specify in the Liberty file</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf98a3185-bc04-486a-afa1-3d553a3e5633"><p class="p Opt">cellonsimdisable
— Enables placement of cells (such as isolation, level-shifter,
repeaters) on the simstate disabled instances.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id64781a18-ec76-4695-bb7d-a93d0703807f"><p class="p Opt">coadebug
— Enables display of debug messages for CORRUPT_ON_ACTIVITY based
simstate corruption. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idaeb9d9e8-d8b2-4534-b8d7-7742f8571d77"><p class="p Opt">codecoverage
— Enables code coverage in the Power Aware simulation. By default,
only toggle coverage is enabled.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfc42dae2-c83e-4cd5-bf50-a94234f101e0"><p class="p Opt">conninsidemacro
— Connects the unconnected pg pins of the cells present inside a
macro cell to the always-on power supply created by the simulator.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf55fafb1-054e-40e2-a5bc-0a2425f4503a"><p class="p Opt">controlrs
— Enables the receiver supply of the control signals according to
the strategy supply.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6a498b8c-bc22-4ccb-a146-a229d833d62f"><p class="p Opt">crptbinds
— Considers the SV bind hierarchies in the extent of a power domain
and applies Power Aware semantics (such as corruption and retention) on
them.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4c9def59-ac20-4813-ace1-498af15f0016"><p class="p Opt">debug
— Generates the post-simulation debug database. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide5ffc1cc-a294-4608-8322-61a3d433a0f9"><p class="p Opt">defaultlssupplies
— Enables corruption of level shifter with default supplies.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idadeee6ff-c040-4069-b6ef-42715f67780f"><p class="p Opt">defaultoff
— Changes the default state of supply nets and ports to OFF. This
is by default as per 2.0 semantics.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida0ccd819-053c-408f-88bf-36e288af1129"><p class="p Opt">donttouchassertinbind
— Prevents assertduringpoweroff and forceasrtoffpwrdown value to
affect the assertions present in the bind instances and modules
during power down.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id15a43fec-948c-4fc2-9b59-408518a0506b"><p class="p Opt">forceasrtoffpwrdown
— Disables assertions present in the testbench and design instance
during power down, even if the testbench or design instance has
assertion control directives, such as asserton, assertoff, assertkill,
and so on.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0620187b-f6b2-4cda-a193-a88a322ab839"><p class="p Opt">fsmbasedcov
— Enables FSM based Power Aware coverage. See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Power State and Transition Display', 'pa_user'); return false;">Power State and Transition Display</a>” in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id962134cc-391f-40ff-82e3-98a937ea80fb"><p class="p Opt">highlight
— Enables highlighting in the Wave window.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6d7f5a7e-33bc-4df9-9f4d-437aae41e1b9"><p class="p Opt">ignoreconflictsupply
— Ignores the driver supply, set by the <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'set_port_attributes', 'pa_user'); return false;">set_port_attributes</a> -driver_supply
or <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'set_related_supply_net', 'pa_user'); return false;">set_related_supply_net</a> UPF
command, to avoid flagging of an error when this driver supply is
different from the actual driver supply of the port.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2fbd859d-3a4e-4c02-b52e-aa2491054ce0"><p class="p Opt">ignorehangingoutput
— Ignores static and dynamic analysis, and the application of isolation
and level shifter strategies for paths that have hanging output. </p>
<p class="p">An output is hanging if either of the following is true:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcc03c096-1436-4c0a-b911-d125afb6cba0"><p class="p">The actual (highconn) of port is not driving
any logic.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id953e454b-cda1-4558-b183-dcd7b6ab1a26"><p class="p">The lowconn side of port is not being
driven by any logic.</p>
</li>
</ul>
<p class="p">If the driver or receiver supply of a port is known then such
port is not treated as a hanging output port.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0b005d5f-b302-4514-9ce7-01d291457c5e"><p class="p Opt">ignorepdu
— Ignores preoptimized design unit (PDU) during Power Aware processing.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide124c894-f89e-4430-a096-d6d826061b7a"><p class="p Opt">ignorespecialdrivers
— Prevents the application of isolation and level shifter strategies
on the either of the following:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id857e7ca1-17cf-41d3-b910-ac74ec8569a1"><p class="p">Ports connected
to ground supplies</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd8aa4c60-2b2e-4848-bf9f-5d256cb5e319"><p class="p">Ports connected
to power supplies</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3b6b494f-3d99-407a-877e-22095c585346"><p class="p">Ports tied
to 0</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id809832df-7f82-4335-8c0e-5dff2e37ea59"><p class="p">Ports tied
to 1</p>
</li>
</ul>
<p class="p">The simulator does not perform any static RTL isolation, static
RTL level shifter, or dynamic checks on the ports.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id37c282e3-007c-4955-99de-d5fdf3232c3e"><p class="p Opt">ignoretielow
— Prevents the application of isolation and level shifter strategies
on the ports tied to 0, and the simulator does not perform any static RTL
isolation, static RTL level shifter, or dynamic checks on the ports.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1ed174a7-544c-476f-a6f4-1b977505d634"><p class="p Opt">ignoretiehigh
— Prevents the application of isolation and level shifter strategies
on the ports tied to 1, and the simulator does not perform any static RTL
isolation, static RTL level shifter, or dynamic checks on the ports</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3b586f93-ae3b-4243-942e-32d000acce15"><p class="p Opt">ignoreundriveninput
— Ignores static and dynamic analysis, and the application of isolation
and level shifter strategies for paths that have undriven input. </p>
<p class="p">An input is undriven if either of the following is true:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id87eba81f-dc7e-4bf3-86bd-7fdd406735cb"><p class="p">The actual (highconn) of the port is not
being driven by any logic</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idac9aba57-45de-401d-a386-887ef7cdbb99"><p class="p">The lowconn side of port is not driving
any logic</p>
</li>
</ul>
<p class="p">If the driver or receiver supply of a port is known then such
a port is not treated as an undriven input port. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id57284df9-feb4-4cae-9cca-47880138eced"><p class="p Opt">immedcrpt
— Corrupts value in continuous delay assign statements instantly
at power down.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide637c293-ebd7-423d-88a5-2dede24173a0"><p class="p Opt">inoutsupplyconn
— Disables the inout functionality between connections involving
a UPF supply net and an HDL inout port. The connection is made in
such a way that all existing HDL drivers of the inout port are removed, leaving
only the UPF supply net to drive the HDL inout port.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id218bcfa2-0803-415a-8614-d508257c2501"><p class="p Opt">libertycellcrpt
— Enables treating any HDL cell as a hard macro, if the Liberty
model is present. It honors Liberty-based corruption (based on power_down_function
and related_supplies). </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id19f1db73-6b8a-48d2-9c15-eb3c5cbde8d4"><p class="p Opt">literalsupply
— Enables support of UPF_literal_supply attribute in all UPF versions.
By default, the tool supports the attribute in UPF 3.0 and above versions
only.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4b5aa51e-9dad-4d3a-89d3-094c58dbdda1"><p class="p Opt">logicconnectivity
— Enables support of UPF-created logic ports in the <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'set_isolation', 'pa_user'); return false;">set_isolation</a>, <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'set_level_shifter', 'pa_user'); return false;">set_level_shifter</a>, <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'set_repeater', 'pa_user'); return false;">set_repeater</a>, and <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'set_port_attributes', 'pa_user'); return false;">set_port_attributes</a> UPF commands.
It also enables static and dynamic analysis.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idee8bef25-6d92-4d75-bf33-73023e7b2d57"><p class="p Opt">logicportiso
— Enables support of the UPF-created logic ports in the set_isolation
UPF command.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddbb0daaf-9cae-4364-9d37-87a6c1da8d05"><p class="p Opt">lowerboundary
— Enables isolation on the ports present in lower boundary of power
domain. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5d459c29-940a-4552-bf40-11b4ae254f8b"><p class="p Opt">multibitcell
— Enables inferring of multi-bit isolation, level-shifter and enable-level-shifter
cells.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ided133fc6-89dd-44a4-ac61-91d406596d88"><p class="p Opt">netsplit
— Enables path-based semantics for Power Aware strategies. See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Path-Based Semantics for Power Aware Strategies', 'pa_user'); return false;">Path-Based Semantics for Power Aware Strategies</a>”.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcd66028a-6aea-4fca-bde4-8b3b0d554d2e"><p class="p Opt">orderbysupply
— Orders the isolation and level-shifter cells based on their supplies.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb2635980-5985-4a13-8ba8-a1035959903a"><p class="p Opt">overridelibrelsupplies
— Enables the tool to override the related supplies information
that you specify in the Liberty with the information that you specify
in the set_port_attributes command. See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'set_port_attributes', 'pa_user'); return false;">set_port_attributes</a>”
in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idad9adb8d-d98a-49b4-aee4-67b9649433b7"><p class="p Opt">pdhiertestplan
— Enables the hierarchical view of the power domains in the Power
Aware test plan. See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Analyzing Coverage Using the Power Aware Test Plan', 'pa_user'); return false;">Analyzing Coverage Using the Power Aware Test Plan</a>” in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">To use the pdhiertestplan argument, enable generation of
the test plan using the autotestplan argument.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf6a1c603-ade6-47e1-9640-0d3340c64c9d"><p class="p Opt">pgoutsynccheck
— Enables the check for synchronization of all inputs to a resolved
parallel supply net that is connected to one or more supply sources
that are internal pg pins of direction output.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide637cece-0353-4bff-9606-4c8942381127"><p class="p Opt">powerunconnnets
— Enables treating the unconnected pins for a Liberty macromodel
(such as backup_power, bias power or ground pins) as power-on to
prevent these unconnected pins from causing undesired corruption semantics.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6bcac8ac-e0cb-4be7-95be-1aba38c2c5e3"><p class="p Opt">powerstatesonports
— Enables you to specify states on ports/nets via <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'add_power_state', 'pa_user'); return false;">add_power_state</a> command
in PST.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc774cf9a-649d-40be-abeb-2d3e07735691"><p class="p Opt">powerstatesemantics
— Enables UPF 3.0 power states semantics.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb96e5ec4-e045-4633-bde8-28ea0c5b7f93"><p class="p Opt">reevalinitial
— Applies initial re-evaluation globally in the complete design.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc1f577d5-121c-491e-99d6-abf6732273d6"><p class="p Opt">reportcrossings
— Writes the results of the static RTL path analysis check to the
Static Check Report, <span class="ph filepath">report.static.txt</span>. See
“<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Power Aware Reports and Messages', 'pa_user'); return false;">Power Aware Reports and Messages</a>” in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb7e665ed-5d17-4eba-950d-d6ce7ac86078"><p class="p Opt">resolvedsubnet
— Drives all resolved nets in a connected network with common resolution
function when there are multiple drivers and resolved nets in the
network.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id01a79d6f-54f2-421b-a221-73eb06d02697"><p class="p Opt">restoreatcoa
— Restores the level sensitive retention flip-flop when there is
a transition from CORRUPT to CORRUPT_ON_ACTIVITY simstate. This
is applicable only for single control balloon-latch retention configuration.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2e089dfc-a803-4537-8792-ba44e28a9bd9"><p class="p Opt">rslvnetcheck
— Enables a check when different states are driven by active drivers
of a supply net defined with the -resolve parallel option. The check may
issue warnings based on scenarios defined in <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'set_partial_on_translation', 'pa_user'); return false;">set_partial_on_translation</a> in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual.</span></p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id83bb291a-c898-4963-b26d-ac858dc94fd6"><p class="p Opt">singleisoaon
— Connects the supply of 1-PG pin isolation cells to the always_on
supply.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">For isolation cells, if you specify both singleisoaon and
singlerailconn values with the vopt command, then singleisoaon takes precedence.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id69416495-141f-41bb-bf81-1a44f83a8f49"><p class="p Opt">singlerailconn
— Connects the supply of 1-PG pin ELS (enable level shifter), level
shifter, and isolation cells to the primary supply of the power domain
in which the cell is placed.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id66b6eafb-a0a6-445c-a064-a1cdf4ffe676"><p class="p Opt">spaprecedence
— Enables UPF attribute semantics as per UPF 3.1.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8ce09777-7462-4666-b6dc-8056834a077a"><p class="p Opt">supplyattroncells
— Enables source sink analysis to consider related supplies of Power
Aware retention and switch cells that are present in the path.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4edee735-b238-4d23-898f-b7d05e84ecbc"><p class="p Opt">supplyequivalence
— Enables supply equivalence semantics as per UPF 3.1. By default,
UPF 3.0 supply equivalence semantics are followed.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2744f106-b83a-495f-b0aa-bf6abb921a69"><p class="p Opt">swoutputportbehavior
— Enables UPF 3.0 behavior for the output of a switch.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Alternatively, use –pa_upfversion=3.0 argument with the
vopt command to enable UPF 3.0 behavior.</p>
</div>
<p class="p">UPF 3.0 Behavior — The state of the output supply port of a switch
does not depend on the simstate of the associated supply set.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9f011491-0ef1-430f-9d87-e747632df701"><p class="p Opt">trueinout
— Enables an inout supply port defined in HDL to act as an input
as well as output port at different times according to the design
or testbench.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf07a45bf-97ee-47a7-8d19-78ba4cfb8a05"><p class="p Opt">udpnoret
— Ignores the retention of sequential UDPs in a Gate-Level or mixed
RTL/Gate-Level Power Aware simulation. This does not impact the default
behavior of UDP corruption. See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Sequential UDP', 'pa_user'); return false;">Sequential UDP</a>” in
the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id73b38be3-8239-46c9-a501-b3d930283fb2"><p class="p Opt">undeterminedstate
— Enables UPF 2.0 behavior related to switches, supply nets or supply
ports going into an UNDETERMINED state.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id71ab3f74-eb8c-468f-af53-12bcd2dca2a2"><p class="p Opt">upf2.1hierarchynavigation
— Enables updated functionality for the <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'set_scope', 'pa_user'); return false;">set_scope</a> UPF command
in UPF 2.1 and newer versions.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9232a34b-4352-4286-b960-f58ec3810214"><p class="p Opt">upfsanitychecks
— Checks the syntax of the UPF file that you specify with the vopt
–pa_upf argument, before loading the design. The simulator continues
to work even if it encounters any syntax errors.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0928e68f-dd60-43e0-9909-2d30bd41a16b"><p class="p Opt">upfsimstate
— Adds the <span class="ph FontProperty emphasis">upfsimstate</span> variable
in all hierarchies. The variable indicates the simstate value of
the primary supply set of the power domain. </p>
<p class="p">By default, the upsimstate value is disabled. </p>
<p class="p">However, the simulator enables the upsimstate value when you
specify the <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id40aedca0-2189-46fc-b5e0-657ac5730c18">‑designfile &lt;filename&gt;</a> argument to
the vopt command.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9849a406-729c-46ed-a16b-8b89c4e01751"><p class="p Opt">vsim_msgs
— Generates the dynamic UPF messages in the transcript window. The
messages contain the power domain status, supply net and supply
port toggle information, time and polarity of controls (such as
control port of a power switch, retention save and restore signals,
and isolation enable signal), PST status, and so on.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbfa97e42-abe4-476d-af10-9e2855436157">-pa_genrpt=[cell] [conn] [de[+b]] [pa[+a][+b]] [pst] [srcsink] [supplynetworkinit]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Generates the Power Aware reports. Specifying the -pa_genrpt argument
without any value generates all reports, except the Source Sink Path
Report, which you can generate with the -pa_genrpt=srcsink argument. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">To generate
more than one report, use the + operator between the values. For
example: </p>
<pre class="pre codeblock"><code>vopt -pa_genrpt=pa+cell+conn</code></pre></div>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2c0d7e57-9fd7-4ef3-86f1-ce91c55f1542"><p class="p Opt">cell — Generates
the macro cell report, <span class="ph filepath italic">report.cell.txt</span>,
which contains information related to the macro cells present in
your Power Aware design. See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Power Aware Reports and Messages', 'pa_user'); return false;">Power Aware Reports and Messages</a>” in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3cc769f1-6049-4956-bc8c-585aeb92862f"><p class="p Opt">conn — Generates
the connection report, <span class="ph filepath emphasis">report.connection.txt</span>,
which contains information related to the connections between your
UPF, HDL, and Liberty files. See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Power Aware Reports and Messages', 'pa_user'); return false;">Power Aware Reports and Messages</a>” in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idaccc2217-c055-4799-bf98-59c6b3f518be"><p class="p Opt">de — Generates
the design element report, <span class="ph filepath">report.de.txt</span>, which
contains information related to the elements present in your design.
See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Power Aware Reports and Messages', 'pa_user'); return false;">Power Aware Reports and Messages</a>” in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>.</p>
<p class="p">Use the “de+b” value to generate bitwise expanded information
in the report.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7a534932-8f84-48b4-b460-202f86f7bf3d"><p class="p Opt">pa — Generates
the architecture report, <span class="ph filepath">report.pa.txt</span>, which
contains information related to the Power Aware architecture that
results from the power intent defined in the UPF file, when applied
to the design. See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Power Aware Reports and Messages', 'pa_user'); return false;">Power Aware Reports and Messages</a>” in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>.</p>
<p class="p">Use the following values with the “pa” value:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5a61c7d0-acb5-4574-b768-ff83b1c88736"><p class="p">a — Generates
buffer information for attributes that you specify in the design,
UPF, or Liberty files.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id67defdb5-22d7-46eb-a1fb-a2d5c3c87382"><p class="p">b — Generates
bitwise expanded information in the report.</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7d5420d5-dd2e-47f7-a836-abbf1e8e5975"><p class="p Opt">pst
— Generates the PST analysis report, <span class="ph filepath">report.pst.txt</span>,
which contains information related to the PSTs in your design, including
the composition details. See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Power Aware Reports and Messages', 'pa_user'); return false;">Power Aware Reports and Messages</a>” in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0fbe039c-20cc-4627-b8d5-fc571e5938ec"><p class="p Opt">srcsink
— Generates the source sink path report, <span class="ph filepath emphasis">report.srcsink.txt</span>,
which contains information related to the source sink-paths that
are analyzed for static checks. See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Power Aware Reports and Messages', 'pa_user'); return false;">Power Aware Reports and Messages</a>” in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6fc81c17-8435-4ea1-8cb5-28b4174a1671"><p class="p Opt">supplynetworkinit
— Generates the Supply Network Initialization report, <span class="ph filepath">report.supplynetworkinit.txt</span>,
which contains initial value of the UPF input supply port, output
supply port (if the port has no driver), default isolation and retention
supply set of a power domain, and switch supply set of a power domain.
These initial values are set by the simulator. See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Power Aware Reports and Messages', 'pa_user'); return false;">Power Aware Reports and Messages</a>” in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbdd810fe-776e-4f99-b8da-a4775b0c3a70">-pa_gls </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables gate-level simulation for a Power Aware analysis. Use the
-pa_gls argument only when you run a gate-level simulation, and
not when you run a mixed RTL and gate-level simulation.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id89a421c2-d2f9-42f8-ab78-1c4689dded61">-pa_glschecks=&lt;values&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables static GLS checks.</p>
<p class="p">To enable a static GLS check, use any of the following values:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id132dc608-8d86-48bc-bb22-287158205153"><p class="p Opt">s
— Reports missing or inconsistent isolation, level shifter, retention,
and switch cells present in the design. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1472fa81-8f66-4b94-9dbf-aab277de04ec"><p class="p Opt">s+els
— Reports back-to-back isolation-level shifter, and level shifter-isolation
cells present in the design.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf7610d56-5699-4943-8fda-bc8bb814c5c3"><p class="p Opt">s+b2b
— Reports back-to-back isolation, and level shifter cells present
in the design.</p>
</li>
</ul>
<p class="p">See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Static GLS Checks', 'pa_user'); return false;">Static GLS Checks</a>” in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id25936154-f1e8-42f4-8195-76c3bc7e850c">-pa_hiersep &lt;alphanum_character&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies that the UPF file uses a hierarchical path separator different
than the default slash (/) character. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id23da23ba-85be-43d4-9243-d3f0143b10f6">-pa_intcrptval0</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Sets the default corruption value
to 0 (zero) instead of ‘left. </p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The -pa_intcrptval0 argument is deprecated
in the current release, and the tool will not support it in the
next release. Use ‑pa_corrupt=intval0 instead.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3ade039a-d5a3-43cf-80d8-fd41fa99bfce">-pa_interactive</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables running Power Aware simulation multiple
times, without reloading the design for each successive run. Using
this argument results in a “PA&gt;” prompt appearing on the command
line, which you can use as any Tcl or shell prompt. You can now
run the <span class="ph fmvar:ProductName">Questa SIM</span> commands
(such as another vopt command or pa report) without reloading the
design. </p>
<p class="p">To exit this interactive mode, enter quit or exit. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2b0625bb-fb4c-4a35-98b9-f2e140fa1134">-pa_lib &lt;library_pathname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a library location to store the Power Aware database file, <span class="ph filepath">design.bin.padb</span>.
By default, the database file is stored in the current working directory.
Use a different library location if you want to preserve the Power
Aware simulation results of the same design for different simulation modes.
Invoke the vsim command with the -pa_lib argument to specify the
library location.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida365d899-e321-4ef1-83e5-4b9efbf84a9c">-pa_libertyenable={nestedcomments | refresh | update}</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables one or more Liberty actions
that the simulator performs during Power Aware simulation.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idca68e34a-ed71-4440-b079-54af616713a1"><p class="p Opt">nestedcomments
— Enables vopt to parse nested comments in the Liberty files.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3d73ab6e-38fb-41ef-987d-417a5cc168cb"><p class="p Opt">refresh
— Refreshes the Liberty attribute library lib_db to the current
version of the simulator.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2487b75c-10c3-4b84-b035-6c7917e1b308"><p class="p Opt">update
— Updates the Liberty database (which contains dumps of the previous
vopt run), with the dumps of the current vopt run. The current vopt run
uses the liberty files specified with the -pa_libertyfiles argument.
If there are same libraries in different liberty files, then the
database contains the contents of the last parsed liberty file.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7b6403df-636e-4b9d-8dcf-5749093364ad">-pa_libertyfiles=&lt;liberty_filename&gt;[,&lt;liberty_filename&gt;...]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a comma-separated list of Liberty files. The simulator
parses the Liberty files in the order in which they are specified
in the -pa_libertyfiles argument. If there are same libraries in
different Liberty files, then the database contains the contents
of the first parsed Liberty file. See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Liberty Model', 'pa_user'); return false;">Liberty Model</a>” in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idba856cb9-b181-4286-921f-350b374d3d9f">-pa_libertyrefresh</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Refreshes old library dumps in
the cache directory created with vopt -pa_loadlibertydb or -pa_dumplibertydb.</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The -pa_libertyrefresh argument is
deprecated in the current release, and the tool will not support
it in the next release. Use -pa_libertyenable=refresh instead.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb8c93755-bab7-487b-97b3-208c5cc9fbef">-pa_libertyNestedCmnts</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables vopt to parse nested
comments in Liberty files.</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The -pa_libertyNestedCmnts argument
is deprecated in the current release, and the tool will not support
it in the next release. Use -pa_libertyenable=nestedcomments instead.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcc2079c0-22d3-4ee0-9d45-d83a96e42528">-pa_libertyupdate</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Updates the Liberty database
(which contains dumps of the previous vopt run), with the dumps
of the current vopt run. The current vopt run uses the liberty files
specified with the -pa_Libertyfiles argument. If there are same libraries
in different liberty files, then the database contains the contents
of the last parsed liberty file.</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The -pa_libertyupdate argument is
deprecated in the current release, and the tool will not support
it in the next release. Use -pa_libertyenable=update instead.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide1da679f-194b-4307-873b-737f6403f886">-pa_loadlibertydb=&lt;database_filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Loads a user-defined Liberty database created from a previous vopt
run for the Power Aware analysis. The simulator uses this database instead
of the current Liberty library dump.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idacc55ace-cf95-40ee-87f7-a3c282e0c09d">-pa_lsthreshold &lt;real&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets a global threshold level for a Power Aware analysis containing
multiple voltage levels, where &lt;real&gt; is any numerical value
that specifies a voltage threshold.</p>
<p class="p">Use this argument
when you know that level shifting is not required for particular range
of voltage differences—you can then specify a global threshold.
Otherwise, <span class="ph fmvar:ProductName">Questa SIM</span> flags
missing level shifter errors, even if the potential difference between
two domains is within an acceptable range.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0ea45bcd-5a69-4bb5-a68d-f2cb475b2ed3">-pa_maxpstcol &lt;integer&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the maximum number of columns shown in the PST table of
the PST analysis report (See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Power Aware Reports and Messages', 'pa_user'); return false;">Power Aware Reports and Messages</a>” in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>).
Default value is 8.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3a9d413c-9e90-4934-83cf-0b5743b39fb7">-pa_noinpcorr</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Disables Liberty attribute-based
input corruption, but does not affect Liberty attribute-based output
corruption.</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The -pa_noinpcorr argument is deprecated
in the current release, and the tool will not support it in the
next release. Use ‑pa_disable=libertyinpcorrupt instead.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id20e044a7-059b-4c41-9f99-4c836c399f7b">-pa_nocorrupt={integer | real}</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Controls the corruption of various
types in the design.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6151c017-41f2-4456-a583-e0d33da27055"><p class="p Opt">integer —
Disables corruption of integer types.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1b064ab3-7e05-4a73-986f-38419f1cc1a7"><p class="p Opt">real — (default)
Disables corruption of real types.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id74cbf3fa-19d8-48fc-89b6-68e52d06f194">-pa_pgoutsynchchk</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables the check for synchronization
of all inputs to a resolved parallel supply net that is connected
to one or more supply sources that are internal pg pins of direction
output.</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The -pa_pgoutsynchchk argument is
deprecated in the current release, and the tool will not support
it in the next release. Use ‑pa_enable=pgoutsynccheck instead.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id56dd6a6c-3784-47bf-95a2-91736255cbe6">-pa_powertop &lt;work_lib.power_module_name&gt; </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the module in which to search for the supplies referenced
in the UPF package functions supply_on or supply_off when the supplies
are not found in the scope of calling function or in the scope of
-pa_top. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8dd0d12a-1a69-4f7c-9d4c-ee991bd6f506">-pa_preupffile &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies a Tcl file that is
processed before processing the UPF file. The Tcl file contains
UPF and Tcl commands:</p>
<ul class="ul" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf85c0bcb-6b6a-438c-843f-68e3fcae8432"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf785cac9-be4f-401b-b47f-26c56fbf55ac"><p class="p">UPF Commands
— All UPF commands supported by <span class="ph fmvar:ProductName">Questa SIM</span>.
See“<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Supported UPF Commands', 'pa_user'); return false;">Supported UPF Commands</a>” in
the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>. </p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idde7fde0b-dca4-4ae6-83be-3a7f72c883f7"><p class="p">Tcl Commands
— All Tcl commands supported by <span class="ph fmvar:ProductName">Questa SIM</span>.
See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Tcl Commands', 'pa_user'); return false;">Tcl Commands</a>” in
the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>. </p>
</li>
</ul>
<div class="note tip"><span class="tiptitle">Tip</span> <p class="p">Use
the <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3ff3eba8-3764-4a1a-a515-802f0f95a059">-pa_tclfile &lt;filename&gt;</a> argument to specify
a Tcl file that is processed after processing the UPF file.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idee2d58b2-d3ea-4636-92fe-d9f59aca54d3">-pa_pstcompflags=[p | g | pg | pstids | useallps]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Controls the behavior of PST composition. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Use a plus (+) operator to combine the flags:</p>
<pre class="pre codeblock leveled"><code>-pa_pstcompflags=p+pstids</code></pre></div>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idaa74aaf8-aa77-4809-8725-c64bf5ecb43f"><p class="p Opt">p — (default)
Analyzes the domain-crossing pair: SourceSS.power and SinkSS.power.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id910cdb77-e2ff-493f-89ba-86dce005ac41"><p class="p Opt">g — Analyzes
the domain-crossing pair: SourceSS.ground and SinkSS.ground.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd3749bdf-fb69-4e0b-95d9-63aad7268fd1"><p class="p Opt">pg — Analyzes
one or both of the domain-crossing pairs: SourceSS.power and SinkSS.power
and/or SourceSS.ground and SinkSS.ground.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id06370efb-6f36-43f3-9ac1-0609b9fd4445"><p class="p Opt">pstids —
Adds identifier tags to the PST tables of the PST section of the
PST analysis report.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id27592386-8cf1-4d11-9509-be3cb7f5819a"><p class="p Opt">useallps
— Analyzes all port states in the expansion of don’t cares. By default,
don’t cares in user-defined PSTs are expanded to only those port states
that are used in another PST and not marked as unreachable.</p>
</li>
</ul>
<p class="p">For arguments
p, g, and pg, see “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Power State Tables', 'pa_user'); return false;">Power State Tables</a>”
in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id54b64645-2389-4f0b-9997-c3734caff75f">-pa_queryfile &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies
a Tcl file that contains upf_query_*, upf_object_in_class, query_*,
and bind_checker commands.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddb917bc4-acfe-4497-8f9f-519e60366f90">-pa_reportdir &lt;pathname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies an alternate directory to store the Power Aware reports.
The default location is the pa_reports directory under the current
directory: </p>
<pre class="pre codeblock"><code>&lt;current_directory&gt;/pa_reports</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id592e3912-70b2-420e-83f0-5b1a0409238e">-pa_rslvnetcheck</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables a check when different
states are driven by active drivers of a supply net defined with
the -resolve parallel option. The check may issue warnings based
on scenarios defined in <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'set_partial_on_translation', 'pa_user'); return false;">set_partial_on_translation</a> in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>.</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The -pa_rslvnetcheck argument is deprecated
in the current release, and the tool will not support it in the
next release. Use ‑pa_enable=rslvnetcheck instead.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddc37d5d4-fcb3-494b-b548-09c47c1e1b39">-pa_staticchecksonly</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Performs only static checks on the design, without performing the
optimization and code generation tasks, which results in a faster
execution of the vopt command. Also generates static check reports
that you can view with the pa report command. Once you have analyzed
and verified the results, run vopt without this argument to proceed
to a full vopt analysis and simulation.</p>
<p class="p">Use the -pa_staticchecksonly
argument with the -pa_checks argument to limit your static checks.
For example, adding the following arguments to your standard vopt
command enables isolation static checks only:</p>
<pre class="pre codeblock leveled"><code>vopt &lt;standard_options&gt; -pa_staticchecksonly ‑pa_checks=si</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida4c1e225-dece-4ae8-9ea1-7fc8b466c3e7"><a id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id902fe7a1-36ef-4ea1-9ca0-9da674e1b2ef"></a>-pa_staticdebug</dt>
<dd class="dd ArgumentDescription" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida079e883-2a30-47bb-bc7d-e143b7195c80"><p class="p">(optional)
Enables debugging of the static RTL checks results using the Visualizer
Debug Environment.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3ff3eba8-3764-4a1a-a515-802f0f95a059">-pa_tclfile &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a Tcl file that is processed after processing the UPF
file. The Tcl file contains UPF and Tcl commands:</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">To use the -pa_tclfile &lt;filename&gt;
argument, you need to specify the ‑pa_upf &lt;filename&gt; argument,
else the tool generates an error.</p>
</div>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc2dbf09c-cd9a-4b5f-becd-042fc87face7"><p class="p">UPF Commands
— All UPF commands supported by <span class="ph fmvar:ProductName">Questa SIM</span>.
See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Supported UPF Commands', 'pa_user'); return false;">Supported UPF Commands</a>”
in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>. </p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8f0fbf16-1d5e-4ce5-bbc1-d1efb2db99a5"><p class="p">Tcl Commands
— All Tcl commands supported by <span class="ph fmvar:ProductName">Questa SIM</span>.
See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Tcl Commands', 'pa_user'); return false;">Tcl Commands</a>” in
the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>. </p>
</li>
</ul>
<div class="note tip"><span class="tiptitle">Tip</span> <p class="p">Use
the <a class="xref fm:HeadingOnly" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8dd0d12a-1a69-4f7c-9d4c-ee991bd6f506">-pa_preupffile &lt;filename&gt;</a> argument to specify
a Tcl file that is processed before processing the UPF file.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id96312727-59c4-4d7f-91ce-c7b7ffb86aa2">-pa_top &lt;pathname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the hierarchy of a DUT for Power Aware analysis of a UPF
file. This enables analysis of the UPF file from a hierarchy other
than the default top-of-design hierarchy used by vopt. For example,
if you run vopt from the test bench location (tb) and the UPF scope
is from the DUT (instantiated within the test bench as dut_inst),
you specify the following: </p>
<pre class="pre codeblock leveled"><code>-pa_top /tb/dut_inst</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc8d27768-6720-4d75-9f02-a4217fede99b">-pa_upf &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the UPF file name, which is used in the vopt run. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide9fa47b5-7266-4ccf-bfa1-763ea7efb5d1">-pa_upfextensions=&lt;values&gt;[+&lt;value&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables you to define and apply various UPF behaviors that the current
UPF standard does not support. Specifying this argument with no values
is equivalent to specifying vopt ‑pa_upfextensions=default.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">To specify
more than one value, use the + operator between the values. For
example:</p>
<pre class="pre codeblock leveled"><code>vopt -pa_upfextensions=case+ignorepgports</code></pre></div>
<p class="p">To enable various UPF behaviors, use the following values:</p>
<ul class="ul ArgumentOptions" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4db1ec82-7fe5-4cee-9cac-08bc3763be3d"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7f875080-b1b1-4134-9607-2056b32e60d1"><p class="p Opt">all — Enables
the following values: case, ignorepgports, liberty, and locationinstance.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id12d21f5a-e946-40a0-80be-2c4240b36592"><p class="p Opt">ackport
— Enables the following behavior: If you specify a boolean_function
for ‑ack_port, the result of the boolean_function is driven on -ack_port’s
port_name delay time units after a control port transition. Without
this value, the default behavior is as defined in UPF 2.1 semantics.
An acknowledge value is driven onto the specified port_name delay
time units after the switch output transitions to a FULL_ON state
and the inverse acknowledge value is driven onto the specified port_name
delay time units after the switch output transitions to an OFF state.</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The ackport value is deprecated in
the current release, and the tool will not support it in the next
release. By default, the value is enabled. </p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idefec4628-ee98-495e-9798-ee7b78225543"><p class="p Opt">altgenname
— Supports the synthesis style hierarchical paths for generate blocks.
Power Aware simulation recognizes a hierarchical path with an escaped
generate scope of the form that a synthesis tool generates, and
maps such a name to a hierarchical name of conventional form. </p>
<p class="p">For example, each of the following styles:</p>
<pre class="pre codeblock leveled"><code>{&lt; prefix &gt;/}gen_label[index].name2 {/&lt; suffix &gt;}     
/* ’gen_label[index].name2’ is the new name of the instance ’name2’ within scope gen_label[index].*/ 
{&lt; prefix &gt;/}\\gen_label[index].name2 {/&lt; suffix &gt;}   
/*  The new name could also be double-escaped. */ 
{&lt; prefix &gt;.}gen_label[index].name2 {/&lt; suffix &gt;}     
/* Use ’.’ as a path separator for generate scopes */ </code></pre><p class="p">maps to:</p>
<pre class="pre codeblock leveled"><code>{&lt; prefix &gt;/}gen_label[index]/name2 {/&lt; suffix &gt;}</code></pre><div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The altgenname value is deprecated
in the current release, and the tool will not support it in the
next release. By default, the value is enabled. </p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id875cb24f-48ad-4f0a-acfb-75ca79868f1c"><p class="p Opt">autovctgnd
— Enables automatic recognition and application of the correct VCT,
based on the set_domain_supply_net and supply_set functions. The tool
applies the ground-specific VCT on the supply net connection if
that net is used as a primary ground net, an isolation ground net,
retention ground net, a related ground supply used in set_related_supply_net
or is tied to a macro PG pin of type primary ground.</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The autovctgnd value is deprecated
in the current release, and the tool will not support it in the
next release. By default, the value is enabled. </p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6f20c486-f1d1-47fb-b760-ed445437344f"><p class="p Opt">case
— Enables you to specify predefined values (such as TRUE, FALSE,
high, low, posedge, and latch) in case-insensitive form in the UPF commands.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id040cbfe5-a02a-49e1-9060-24d69020de5b"><p class="p Opt">connectpgports
— Enables the creation of a port when the <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'connect_supply_net', 'pa_user'); return false;">connect_supply_net</a>UPF
command identifies a port which is missing in HDL, but is specified
as a pg_pin in a Liberty model.</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The connectpgports value is deprecated
in the current release, and the tool will not support it in the
next release. By default, the value is enabled.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd72beb8e-5a9f-43a9-8f77-d325b1d82dc4"><p class="p Opt">default
— Enables the following values: case, ignorepgports, liberty, and
locationinstance.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3f5da990-5036-4cc4-8630-79b611d79feb"><p class="p Opt">dirbasedrelsupp
— Enables you to specify the -driver_supply and ‑reciever_supply
on the <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'set_port_attributes', 'pa_user'); return false;">set_port_attributes</a> UPF
command. The simulator extracts the input and output ports from
the port list specified in the command and applies driver and receiver
supply, respectively.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id17d597ae-742a-45fa-acf6-f061912006f3"><p class="p Opt">findobj
— Enables multi-level search pattern in the find_objects UPF command.
For example:</p>
<pre class="pre codeblock"><code>find_objects top -pattern {a/b*/*/d} -object_type inst</code></pre></li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5ea03989-97a9-4d98-8c65-3bd8fdb03f30"><p class="p Opt">flathiername
— Enables you to specify synthesis-style hierarchical names for
instances in your UPF file. Specifically, this value allows for two
types of references in UPF:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd8028e06-e9c6-41c9-ae89-c253aa20c7d5"><p class="p">Enables you to refer to flattened instance
names of the netlist using a hierarchical name in your UPF file:</p>
<pre class="pre codeblock"><code>set_isolation pmu_0 -elements {top_i/shell_i/tsmu_clk_sel_o } 
//UPF snippet</code></pre><pre class="pre codeblock"><code>flat_mod \top_i/shell_i/tsmu_clk_sel_o(.o(out1),.in(in1)); 
//Flattened netlist hierarchy</code></pre><p class="p">For this example, the hierarchical path
“top_i/shell_i/tsmu_clk_sel_o” in the UPF file does refer to an
escaped HDL instance "\top_i/shell_i/tsmu_clk_sel_o ".</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2c6c2fca-25b0-4ca5-a08c-941cc395e8c7"><p class="p">Enables you to refer to the escaped instance
name of the netlist by its un-escaped name in your UPF file: </p>
<pre class="pre codeblock"><code>set_retention R_RULE_2 -domain PD_TOP -elements { top_i/bus_A2_reg[1]} 
...</code></pre><pre class="pre codeblock"><code>set_retention R_RULE_1 -domain PD -elements { bus_A2_reg[0]} 
//UPF snippet</code></pre><pre class="pre codeblock"><code>core_mem_mod  \bus_A2_reg[0] ( .ret(ret_en), .d(n7),.sin(n4), .shift(n4), .clk(clk), .q(bus_A2[1]) ); </code></pre><pre class="pre codeblock"><code>core_mem_mod  \bus_A2_reg[1] ( .ret(ret_en), .d(n7),.sin(n4), .shift(n4), .clk(clk), .q(bus_A2[1]) ); 
//netlist snippet</code></pre><p class="p">For this example, the unescaped instance
name “bus_A2_reg[0]” in UPF is a valid reference to an escaped HDL
name “\bus_A2_reg[0]”.</p>
</li>
</ul>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The flathiername value is deprecated
in the current release, and the tool will not support it in the
next release. By default, the value is enabled.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5ca62633-2ad2-433c-b36c-256375165ee5"><p class="p Opt">genblk
— Enables the use of a generate block with the -elements option
of the <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'set_scope', 'pa_user'); return false;">set_scope</a>, <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'find_objects', 'pa_user'); return false;">find_objects</a>, and <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'create_power_domain', 'pa_user'); return false;">create_power_domain</a> UPF
commands.</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The genblk value is deprecated in
the current release, and the tool will not support it in the next
release. By default, the value is enabled.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc6876669-4146-433a-8b76-8ee770103754"><p class="p Opt">genericretcond
— Enables UPF_GENERIC_CLOCK and UPF_GENERIC_ASYNC_LOAD in save,
restore, or retention conditions.</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The genericretcond value is deprecated
in the current release, and the tool will not support it in the
next release. By default, the value is enabled.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida836fa20-26c8-4629-b7ba-1265d7eda6f6"><p class="p Opt">ignoreextsupplies
— Ignores any external driver supply on the output ports and external
receiver supply on the input ports.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id177f6fb2-08bc-45a1-aa60-ff06c3ba5cb7"><p class="p Opt">ignorepgports
— Bypasses connection of a supply net to a port, which is made with
the <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'connect_supply_net', 'pa_user'); return false;">connect_supply_net</a> UPF
command when the port is missing in the verification model, but
is a power or ground (PG) pin in the Liberty model. The simulator
ignores the connect_supply_net UPF command to these ports.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id516154f7-4dca-41b3-b6b1-daa9747765c6"><p class="p Opt">ignorepgportsaon
— Bypasses connection of a supply net to a port, which is made with
the <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'connect_supply_net', 'pa_user'); return false;">connect_supply_net</a> UPF
command, when the port is missing in the verification model, but
is a power or ground (PG) pin in the Liberty model. The simulator
ignores the connect_supply_net UPF command to these ports, and the
semantics of the parent instance of the port are disabled.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id07c81d1a-cfe9-4a27-b272-24d629579886"><p class="p Opt">ignoresupply_expr
— Ignores the -supply_expr option when both -supply_expr and ‑logic_expr
options are present in the <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'add_power_state', 'pa_user'); return false;">add_power_state</a> UPF
command.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id075a3483-dc63-47da-a72b-f9be15e3e715"><p class="p Opt">internalconn
— Enables connections to internal wires/registers representing supply
ports, where the default is that internal connections are not supported.
See “<a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Extended Power Aware HDL Model', 'pa_user'); return false;">Extended Power Aware HDL Model</a>” in the <span class="ph FontProperty ManualTitle">Power Aware Simulation User’s Manual</span>.</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The internalconn value is deprecated
in the current release, and the tool will not support it in the
next release. By default, the value is enabled.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id15109aa4-6bcb-4fc0-af84-ffb14aa19426"><p class="p Opt">invasfeed
— Prevents corruption of the output of an inverter when the inverter
is present inside a power down domain.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6374883b-0a30-4ea2-ae84-1a44bee2f568"><p class="p Opt">liberty —
Relaxes syntax and semantic checks on the Liberty file contents
in order to accept files that do not follow the IEEE Std 1801-2013.3
Liberty specification but are accepted by other products, specifically:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5a52b7bc-59f7-451d-b8be-0d3f2c15b56e"><p class="p">Allows
five arguments to the edges and shifts groups in the generated_clock
group</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id84141cc2-cf91-4818-872a-a66624a9a2d3"><p class="p">Allows the
vector_id in the sensitization group to be floating point instead
of integer</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf7e51fb0-491f-4926-83e0-51651d9d6411"><p class="p Opt">locationinstance
— Enables you to specify an instance name as a value to the -location
option of the <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'set_isolation', 'pa_user'); return false;">set_isolation</a> and <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'set_level_shifter', 'pa_user'); return false;">set_level_shifter</a> UPF
commands. For example:</p>
<pre class="pre codeblock"><code>set_isolation -location &lt;instance_name&gt; 
set_level_shifter -location &lt;instance_name&gt;</code></pre></li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfc730b74-c24a-43bc-9307-37b3cea7a609"><p class="p Opt">nogenname
— Disables the usage of dot (.) separator in hierarchical names
of UPF commands, such as find_objects.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9a26b5c8-0da4-43f1-a8f7-5be3efe1779b"><p class="p Opt">matchonlypwrgnd
— Matches only the power and ground supply set functions for the
supply set equivalence analysis. By default, the simulator matches
all specified supply set functions.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0640a927-886a-487f-8314-efd1d11af35d"><p class="p Opt">relaxedexpr
— Enables case-insensitive comparison in the -supply_expr and ‑logic_expr
expressions of the add_power_state UPF command.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide8ef3886-5f00-43c8-92d3-70bc77a0727c"><p class="p Opt">relatedsnet
— Supports the behavior for the <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'set_related_supply_net', 'pa_user'); return false;">set_related_supply_net</a> Tcl
command.</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The relatedsnet value is deprecated
in the current release, and the tool will not support it in the
next release. By default, the value is enabled.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida95cfb76-e1ce-47fd-a3db-5684ee7ad635"><p class="p Opt">relaxedsyntax
— Enables the use of UPF 2.1 syntax in prior UPF versions.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3d5931e0-c287-4a08-974b-d863ed54e3df"><p class="p Opt">repeater
— Enables you to insert repeater buffers at the self location for
output ports. By default, the simulator inserts repeater buffers
at the parent location for output ports.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbf760d83-6bc8-4976-bb1e-6915e223d951"><p class="p Opt">s
— Enables relative paths in the <a class="xref Link" href="../../pa_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'set_scope', 'pa_user'); return false;">set_scope</a> UPF command.
For example:</p>
<pre class="pre codeblock"><code>set_scope ../../</code></pre><div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The s value is deprecated in the current
release, and the tool will not support it in the next release. By
default, the value is enabled.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3937564e-0b08-42cb-ba47-e731676cda31"><p class="p Opt">squarebracketasindex
— Enables use of un-escaped square brackets ([]) as indices, in
the UPF file.</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The squarebracketasindex value is
deprecated in the current release, and the tool will not support
it in the next release. By default, the value is enabled.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb0801c17-6a14-4c85-b6b6-5a712ffd47ea"><p class="p Opt">supplylogicexpr
— Does not corrupt power states if supply and logic expressions
are different.</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The supplylogicexpr value is deprecated
in the current release, and the tool will not support it in the
next release. Use ‑pa_enable=supplylogicexpr instead.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id80f6c7ac-f0c6-41e5-8d14-44b2b63ee36e"><p class="p Opt">transferstates
— Transfers state or voltage that is added to a supply set to its
associated supply set handle.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id29cdb834-1ff4-4292-acb5-aaf9c2b00836"><p class="p Opt">v
— Enables automatic insertion of VCT for pins detected as power
and ground pins.</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The v value is deprecated in the current
release, and the tool will not support it in the next release. By
default, the value is enabled.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcd7b172d-073b-4eda-942e-8a052ef0debc"><p class="p Opt">wildcard
— Supports the use of the wildcard character (*) in the following
UPF commands: </p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id991346df-02aa-4d8e-8411-d47b276a4e83"><p class="p">add_domain_elements -elements</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbba04a06-c854-4e31-9a66-64448b44d58c"><p class="p">bind_checker -elements</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3578a444-85bf-4ed5-8a1b-64b50a57326b"><p class="p">connect_logic_net -ports</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idadbacc76-1215-48a5-9b85-958d2bd359a6"><p class="p">connect_supply_net -ports</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id58b33224-f587-49df-a82d-b0107fede8b3"><p class="p">connect_supply_set -elements</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida8e2cbc4-5d35-4ccf-bb57-0f0b7c2775e8"><p class="p">create_power_domain -elements -exclude_elements</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7d16f86f-c3f1-44ea-a86d-f18c20e49600"><p class="p">map_isolation_cell -elements</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id11367f22-046b-4e0b-b790-93e502d50062"><p class="p">map_level_shifter_cell -elements</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide8b857e8-dd35-4c20-a597-4872e0a3230a"><p class="p">map_retention_cell -elements</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4a48d58f-3af9-445e-8eb7-8ed78f389631"><p class="p">set_design_attribute -elements</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc92c7e20-679f-45f5-a96d-6e8c35ed58bd"><p class="p">set_isolation -elements</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf420be55-a663-41d4-85bf-13958e2c551b"><p class="p">set_level_shifter -elements</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id86ff5dd6-c376-449c-9d3d-2dd2baf683e0"><p class="p">set_retention -elements</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc21d6ab8-43c3-4a2e-af18-7405e765cbda"><p class="p">set_pin_related_supply -pins</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3a989bcb-fa55-40c3-a550-fbc0c7dd61d6"><p class="p">set_related_supply_net -objects</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide0bb41bc-6ab8-4b32-be1a-c82eb3f31075"><p class="p">set_port_attribute -elements -ports </p>
</li>
</ul>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The wildcard value is deprecated in
the current release, and the tool will not support it in the next
release. By default, the value is enabled.</p>
</div>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb2ec31c1-ca5c-4dbf-b66b-2ddd75502c8f">-pa_upflist &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a filename that list multiple UPF files, which are used
in the vopt run. For example:</p>
<pre class="pre codeblock"><code>vopt -pa_upflist ./UPF/upf.f</code></pre><p class="p">where <span class="ph filepath">upf.f </span>contains the following files:</p>
<pre class="pre codeblock"><code>./UPF/connect_ports.upf
./UPF1/mem_config.upf
./UPF2/mem_const.upf</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcae16189-ff72-44db-9291-756530ea07dd">-pa_upfsanitychecks</dt>
<dd class="dd ArgumentDescription"><p class="p">Checks for UPF syntax errors before loading
the design, and reports errors encountered in applying low power
intent on the design. In the case of no errors, the tool continues
to work as usual.</p>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The -pa_upfsanitychecks argument is
deprecated in the current release, and the tool will not support
it in the next release. Use -pa_enable=upfsanitychecks instead.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2998d9e2-b96a-4038-a4a3-3d6f9c331bfb">-pa_upfversion=[3.1 | 3.0 | 2.1 | 2.0 | 1.0]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the version of UPF to use for Power Aware simulation.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id777fd029-b1e8-4c18-8118-2ee765fd6d60"><p class="p Opt">3.1
— Enables all semantics for UPF 3.1 (IEEE Std 1801-2018).</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id21c47971-e066-47a4-b128-eb093d0323fe"><p class="p Opt">3.0 — Enables
all semantics for UPF 3.0 (IEEE Std 1801-2015).</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5e6bd6e0-5d09-4e91-8bb2-023e533c9b85"><p class="p Opt">2.1 — Enables
all semantics for UPF 2.1 (IEEE Std 1801-2013).</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id53d0f179-bb0a-4721-9195-8ea410e2f909"><p class="p Opt">2.0 — (default)
Enables all semantics for UPF 2.0 (IEEE Std 1801-2009).</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcebf9296-e782-4fc4-9159-eb7c31f930a1"><p class="p Opt">1.0 — Enables
all semantics for UPF 1.0 (A subset of IEEE Std 1801-2009).</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide9653534-b1aa-4ff2-a235-d438a42069a2">-pa_zcorrupt</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Changes the default corruption
value used at power-down from 'X' to 'Z'. This makes debugging easier.
When you use the –pa_zcorrupt argument, Z represents the power related
corruption of a signal, and X represents initial values, logical
conflicts that arise in the design due to errors, or X values intentionally specified
in the design. At power-up, the design elements takes either the
X value or their RTL value based on their logic types:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id10b17193-34a6-4ccc-8580-f32f026df5ca"><p class="p">Sequential
elements takes the X value when the asynchronous controls are low,
otherwise they take the RTL (reset) value.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id49a9cd34-fe97-46d9-9a31-3b7d3ad3f3c1"><p class="p">Combinational
elements takes the RTL (reset) value.</p>
</li>
</ul>
<p class="p">This change affects the following types:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd2200348-3682-48ee-a0db-9805eed3e0fe"><p class="p">VHDL —
std_logic, std_ulogic, and their aggregates</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida54bdaf6-dcb6-41f8-9ef7-d1d571281915"><p class="p">Verilog — All
four state data types and their aggregates</p>
</li>
</ul>
<div class="note restriction"><span class="restrictiontitle">Restriction:</span> <p class="p">The -pa_zcorrupt argument is deprecated
in the current release, and the tool will not support it in the
next release. Use ‑pa_corrupt=zee instead.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id364e53b4-3959-4607-800b-2b90cf866eda">+pathpulse</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables usage of the PATHPULSE$
specparam in a module's specify block. Has no effect on modules
without PATHPULSE$ specparam(s). The default is to ignore PATHPULSE$ specparam(s).</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6d9c4f4b-8bf5-4944-8fb3-1eaffd60f021">-pcataccess</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Used with PCAT option -P to translate
PCAT visibility to access instead of +acc.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id664ef862-1740-49fe-989b-93a5da00a6bf">-pdu</dt>
<dd class="dd ArgumentDescription"><p class="p">Instructs vopt to preoptimize (black-box)
a region of your design, allowing you to reuse the optimized portion
and speed up future simulation and optimization runs. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Preoptimizing Regions of Your Design', 'questa_sim_user'); return false;">Preoptimizing Regions of Your Design</a>”
in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">The -pdu argument is similar to the -pa_defertop argument.
However, use the ‑pdu argument for non-Power Aware designs.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc7791719-9fcc-473c-99d6-78e667ca9ce4">-pduignore[=&lt;instpath&gt;] </dt>
<dd class="dd ArgumentDescription"><p class="p">Ignore Preoptimized Design Unit (black-box).
If &lt;instpath&gt; is not specified, all PDUs found in compiled libraries
are ignored. Otherwise, the PDU specified by &lt;instpath&gt; is ignored.
You can specify this argument multiple times using different values
of &lt;instpath&gt;. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2600bcae-eaf5-4069-a4bf-c1c200a01f6a">-pdusavehierrefs[=&lt;filename&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">Creates
a file with +acc settings. Required to maintain the necessary visibility
of hierarchical references. By default the output filename is “mti_pdu_hier_refs”.
You can specify a different filename with the optional &lt;filename&gt;
argument. This argument is equivalent to the deprecated “-save_bbox_hier_refs”
option that by default creates the output file “mti_bbox_hier_refs”).</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id81cd0540-42b0-4d3a-89f6-eb0d0d66e9df">-pduspec{[+&lt;instancePathName&gt;] | [+[&lt;libName&gt;.]&lt;moduleName&gt;]}[+facc=&lt;fileName&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Extracts visibility requirements (acc statements) for objects under
a specified boundary and places them in a file that vopt then uses
to create PDUs for the specified boundary modules or instances.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Preserving Design Visibility with the Learn Flow', 'questa_sim_user'); return false;">Preserving Design Visibility with the Learn Flow </a>and <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Preoptimizing Regions of Your Design', 'questa_sim_user'); return false;">Preoptimizing Regions of Your Design</a>”
in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Since the
only intent of this step is to extract visibility requirements for the
PDUs, vopt exits after writing the output files. Therefore, vopt
does not require "-o" option when you specify -pduspec, because
no optimized output is created.</p>
</div>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id6439fa53-c143-41b5-bb4b-0ace8d990ee0"><p class="p Opt">+facc — Specifies
the file be saved in acc format.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id880e867c-29f2-4114-a92a-b7ad0c9ade82"><p class="p Opt">&lt;fileName&gt;
— A user specified string.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id237697a0-2b04-421b-a820-d3d07fd64395"><p class="p Opt">+&lt;instancePathName&gt;
— A fully rooted path to an instance, for example: /top/dut1.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida46d742f-00f6-4ac4-b04e-c754735b5e83"><p class="p Opt">&lt;libName&gt;.
— Specifies the library where the design has been compiled. Must
be specified before &lt;moduleName&gt;.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ideaf84e0c-7f34-46eb-8cd5-14b6dc4026c9"><p class="p Opt">+&lt;moduleName&gt;.
— Specifies a module name. </p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7a638eb9-bc4b-4167-8cf7-67d5424b84dd">-permissive </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Allows messages in the LRM group of error messages to be downgraded
to a warning. Also allows named port connections on bit-select and
part-select ports, though only when the port list does not contain
any multiple bit-select or part-select ports of the same name.</p>
<p class="p">You can produce
a complete list by executing the command:</p>
<pre class="pre codeblock leveled"><code>verror -kind vopt -permissive</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idabf42f7c-a195-4bfe-90a8-60f853c339e1">-preserveinst+&lt;full path to instance&gt; </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Replaces specific hierarchies
with corresponding EVCD.</p>
<p class="p">In QIS flow, specify this argument when you re-run vopt. You
must specify the hierarchies that EVCD replaces.</p>
<p class="p">See “<a class="xref fm:HeadingAndPage" href="#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7dd33c54-ef13-4f4a-908c-2305d6ae4aab">QIS Specific Examples</a>”, specifically Example
3. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idaaa43f37-a957-442d-8dca-97f54511f04e">-[w]prof=&lt;filename&gt; </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional;
-prof and -wprof are mutually exclusive) Enables CPU (-prof) or
WALL (-wprof) time based profiling, and saves the profile data to &lt;filename&gt;.
Customer Support uses output from these arguments for debugging purposes.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddb733fcc-0553-4670-b317-ae62f29771ea">-proftick=&lt;integer&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets the time interval between the profile data collections. Default
= 10.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id298a33ab-0fc5-4a0f-957a-9620ba76b9c2">-pslext</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables PSL LTL and OBE operators. These operators are disabled
by default.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id308f56fa-f519-4a99-a1e6-1eb83deced06">-pslfile_vh &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Identifies a VHDL PSL file to read in during optimization. You can
also specify a PSL file during compilation with the <a class="xref fm:HeadingOnly" href="Command_Vcom_idfaefa4ca.html#idfaefa4ca-b118-4ed3-bf5e-ce9bb0a6df77__Command_Vcom_idfaefa4ca.xml#idfaefa4ca-b118-4ed3-bf5e-ce9bb0a6df77" title="Compiles VHDL source code into a specified working library (or to the work library by default).">vcom</a> command.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Applying PSL Assertions During Elaboration/Optimization', 'questa_sim_user'); return false;">Applying PSL Assertions During Elaboration/Optimization</a>”
in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida602b2db-6890-4f75-995b-b49629ce9d8b">-pslfile_vl &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Identifies a Verilog PSL file to read in during optimization. You
can also specify a PSL file during compilation with the <a class="xref fm:HeadingOnly" href="Command_Vlog_id6ce6948b.html#id6ce6948b-9797-4c41-a3f7-83f74066bca3__Command_Vlog_id6ce6948b.xml#id6ce6948b-9797-4c41-a3f7-83f74066bca3" title="Compiles Verilog source code and SystemVerilog extensions into either a specified working library or to the default work library. Accepts compressed SystemVerilog source files (those compressed with zlib).">vlog</a> command.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Applying PSL Assertions During Elaboration/Optimization', 'questa_sim_user'); return false;">Applying PSL Assertions During Elaboration/Optimization</a>”
in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3730f737-58d3-43c6-8b52-c905ed7eceae">-quiet</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Disables
output of informative messages about processing the design, such
as Loading, Compiling, or Optimizing, but not messages about the
design itself. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7eb23325-5cad-4d18-af4c-6ffed89203a9">-[no]randmetastable [+&lt;subopt&gt;[+&lt;subopt&gt;]] </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables or disables random insertion
of 0 or 1 values on the output of a library cell when a timing violation
is encountered.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb26046d5-66bb-483d-9535-bacca5484645"><p class="p Opt">+&lt;subopt&gt;[+&lt;subopt&gt;]
— Enables access to specific Verilog design objects and/or regions. </p>
<p class="p">&lt;subopt&gt;
— Can take one of the following forms:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0b57188e-7e62-4ddc-a910-967cb6ffba7f"><p class="p">[&lt;library&gt;.]&lt;primary&gt;[.(&lt;secondary&gt;)]
— Specifies a library name together with a design unit name.</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id53f11b53-f4f1-4f97-82df-7e506f81e15a"><p class="p">&lt;library&gt;
— Any Verilog, SystemVerilog, or VHDL library.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4c434ef3-6487-4807-b4a9-84067be47653"><p class="p">&lt;primary&gt;
— Specifies the design unit name.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id795baabc-cdb5-4633-b5b7-02929c28ae29"><p class="p">&lt;secondary&gt;
— Specifies VHDL architecture.</p>
</li>
</ul>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3eea6f51-350d-4477-bd16-386d3b687f46"><p class="p">&lt;instance_path&gt;
— A path to an instance.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id66aa3a08-6f0a-4c95-a800-ccd33da0cee7"><p class="p">&lt;design_unit&gt;/&lt;instance&gt;
— Specifies an instance in a specific design unit.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Glob wildcards
(“*” and “?”) are accepted only for the specification of design unit(s).</p>
</div>
</li>
</ul>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb5efb9e8-fd5c-4ba9-9e60-79d05531c79c">-reporthrefs+ | -reporthrefs </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Extracts module, filename and
line number information for HDL hierarchical references that cross
into the specified module or instance boundary. Writes the information
to an output file you specify with the "+f" option. You can then
manually edit the flagged lines to disable such hierarchical access.
Note that a hierarchical name (irrespective of where it is used
in the hierarchy) will be extracted and reported as crossing into
the specified module or instance if it contains any reference to
the boundary module or instance. Any floating of parameters or generics
is internally disabled in reporthrefs mode.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida6ad4f95-4a4a-435a-becf-335cc8442796"><p class="p Opt">-reporthrefs+[[[&lt;libName&gt;.]&lt;moduleName&gt;]
| [&lt;instancePathName&gt;]][+f=&lt;fileName&gt;] [+g]] </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4e54a5a2-9273-4ebc-9137-d324f27276be"><p class="p Opt">&lt;libName&gt;</p>
<p class="p">Use this option to designate the library where the design has
been compiled.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4c8b58dd-621c-48e7-a7e5-5ad27b6d47a3"><p class="p Opt">&lt;moduleName&gt;</p>
<p class="p">Use this option to designate a module. You can designate a module
name without designating a library.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2e66be34-99f6-426c-803d-02cd7fd2b92f"><p class="p Opt">&lt;instancePathName&gt;</p>
<p class="p">Use this option to designate a fully rooted path to an instance.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd441f661-dd93-4ad9-83df-4ecd0eb46124"><p class="p Opt">+f=&lt;fileName&gt;</p>
<p class="p">Use this option to designate an output filename.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1e6a415d-b460-4ee2-835b-a36b1acc7c99"><p class="p Opt">+g</p>
<p class="p">Use this option to force floating of parameters and generics.</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf1da3208-8eb3-412f-bb20-075dfd73af6e"><p class="p Opt">-reporthrefs[[+i=&lt;instancePathName&gt;]
| [+m=[&lt;libName&gt;.]&lt;moduleName&gt;]] [+f=&lt;fileName&gt;][+g][+a]</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4d028865-0ff3-465e-a24d-195b4a501763"><p class="p Opt">+i=&lt;instancePathName&gt;</p>
<p class="p">Use the +i option to designate a fully rooted path to an instance.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id03810cf7-e14c-42c7-9111-1cdfa8259149"><p class="p Opt">+m=[&lt;libName&gt;.]&lt;moduleName&gt;</p>
<p class="p">Use the +m option to designate a library and module name.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd5a552f9-9890-4f1d-9d47-5378924ccd60"><p class="p Opt">+f=&lt;fileName&gt;</p>
<p class="p">Use the +f option to designate an output filename.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id91f39d56-17f2-47ba-aef9-7ecc1214c6cd"><p class="p Opt">+g </p>
<p class="p">Use the +g option to force floating of parameters and generics.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id50768bbc-6ae7-474f-9d01-d2b0314c67c8"><p class="p Opt">+a </p>
<p class="p">Use the "+a" option to report all hierrefs with reference to
specified boundary. By default, reports only hierrefs that cross
the specified instance boundary.</p>
</li>
</ul>
</li>
</ul>
<p class="p">The -reporthrefs argument replaces the -tbxhierrefs argument,
and prints information for each hierarchical reference object type.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id182dcf30-0e1a-4eed-8a25-deb63b551513">-source</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Displays the associated line of source code before each error message
that is generated during compilation. By default, displays only
the error message.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id24763924-76e1-4c40-a42f-628cd8cd6f76">-sc_arg &lt;string&gt; ...</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a string representing a startup argument, which is subsequently
accessible from within SystemC via the sc_argc() and sc_argv() functions
(See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Accessing Command-Line Arguments in SystemC-22', 'questa_sim_user'); return false;">Accessing Command-Line Arguments in SystemC-22</a>”
in the <span class="ph FontProperty ManualTitle">User’s Manual</span>).</p>
<p class="p">If you specify
multiple SystemC startup arguments, each must have a separate -sc_arg
argument. SystemC startup arguments returned through sc_argv() are
in the order in which they appear on the command line. You can include
white space in a &lt;string&gt;; the string, white space and all, will
be accessible as a single string among the strings returned by sc_argv().</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id22be7188-b149-473c-a2a8-7880363cb84e">-sclib &lt;library&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies the design library where
the SystemC shared library is created. By default, the SystemC shared library
is created in the logical work library. This argument is necessary
only when you compile the shared library in a design library other
than the logical work directory. See “<a class="xref fm:HeadingOnly" href="Command_Sccom_id16c2860f.html#id16c2860f-cde7-4d9f-acb2-4e2fdffcfba0__Command_Sccom_id16c2860f.xml#id16c2860f-cde7-4d9f-acb2-4e2fdffcfba0" title="Provides two different functions: sccom uses an external C/C++ compiler to compile SystemC source code into the work library, while sccom -link takes compiled source code and links the design.">sccom</a>”.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3992e413-b02a-45aa-8b73-8341b0e3ef53">-scnolps </dt>
<dd class="dd ArgumentDescription"><p class="p">Removes the leading hierarchical path separator
in mixed-language designs.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7fa975be-d0db-4c1f-8e80-ae360ddd6220">-sdfmin | -sdftyp | -sdfmax[@&lt;delayScale&gt;] [&lt;instance&gt;=]&lt;sdf_filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Annotates VITAL or Verilog cells in the specified SDF file (a Standard
Delay Format file) with minimum, typical, or maximum timing. Can also
specify instances under VHDL generates as the SDF back-annotation
point.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id352e20b4-a0c4-488e-ba60-ab76c03a17e8"><p class="p Opt">@&lt;delayScale&gt;
— Scales all values by the specified value. For example, if you
specify ‑sdfmax@1.5, all maximum values in the SDF file are scaled
to 150% of their original value.</p>
<p class="p">Do not
use this option if you scaled the SDF file while using the <a class="xref fm:HeadingOnly" href="Command_Sdfcom_id5dd46946.html#id5dd46946-f9b2-44ac-bab2-f41f3225ec5d__Command_Sdfcom_id5dd46946.xml#id5dd46946-f9b2-44ac-bab2-f41f3225ec5d" title="Compiles the specified SDF file.">sdfcom</a> command.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida251074c-ca76-4544-a499-779e463ffb90"><p class="p Opt">&lt;instance&gt;=
— Specifies a specific instance for the associated SDF file. Use
this when not performing backannotation at the top level.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id38024241-2ce6-4311-b063-f7db50d98f67"><p class="p Opt">&lt;sdf_filename&gt;
— Specifies the file containing the SDF information.</p>
</li>
</ul>
<p class="p">When specifying an instance for annotation, use quotes around
the instance name if the Verilog hierarchy contains escape characters.
For example, vopt -sdfmin “/u_top/u_sym_wrapper/\sym_row[0] /\sym_top[0]_HM”
= &lt;sdf_filename&gt;.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4f5b24e7-5320-4b50-a95e-facf18c49d18">-sdfmaxerrors &lt;n&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Limits
the number of Verilog SDF missing instance messages to allow before
terminating vsim. &lt;n&gt; is the maximum number of missing instance
error messages to allow. The default value is 5.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide2f81f24-dcd9-49d7-adc8-66c699228954">-seq_udp_delay &lt;value&gt;[&lt;units&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies a constant delay time for all
sequential UDPs in the design, and sets all other structural delays
to zero. The delay time is expressed as a value with an optional
units specification. If you do not specify units, the argument uses
the default unit.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4b2df760-d2a8-4e7a-93a1-4fec2548a7e9">-showsubprograms | -noshowsubprograms</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Toggles viewing VHDL subprogram scopes on the command line and in
GUI windows, for example, the Structure window. The default is not
to show subprogram scopes.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ideea08571-6b68-4b48-b145-22286334cdda">-sigmemopt</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Reduces memory consumption in
some situations where signals are used to model VHDL memory elements.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id59c70ff7-a47d-4f56-8283-df7d2f8b08d8">-sparsememsize[=num]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Sets the threshold for sparse
memory detection, this can help save memory at elaboration. Default
= 10000. If you do not specify this argument, the default threshold
is 1048576.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida3acfa31-8c86-47d1-8c5f-6c5b78dd2477">+staticchecks[=&lt;args&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Performs a series of static checks on VHDL and Verilog designs,
where &lt;args&gt; is a list of arguments. The command performs all
checks, if you do not specify any arguments to this switch. </p>
<p class="p">Produces a
file (<span class="ph filepath italic">static_checks.txt</span>)
in the current run directory, containing messages about any static
check violations. You can rename the file with the -staticchecksfile
switch.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id69eb46c4-0ec7-46d2-9bc8-dc0374b49553"><p class="p Opt">r — checks
for race conditions; either write-write races (multiple drivers)
or read-write races. Resulting messages have the label: STATIC_RACE_CHECK.</p>
<p class="p">These checks
are on a a per-module basis.</p>
<p class="p">To enable
multiple driver checks for VHDL you must also specify the -staticchecksmdvhdl
switch. This is because the multiple driver may be the result of
a resolution function.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3214c80b-b803-4fe1-87ac-4814375cd884"><p class="p Opt">c — checks
for simulation-synthesis mismatches related to full/parallel case
pragmas. Resulting messages have the label: STATIC_CASE_CHECK.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcd2fc138-f5dd-4311-82aa-b3171867e83b"><p class="p Opt">s — checks
for simulation-synthesis mismatches related to sensitivity lists;
missing objects, duplicate elements, and redundant elements. Resulting
messages have the label: STATIC_SENSLIST_CHECK.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id943d4c41-c73c-433f-b439-e4519b3e61a9"><p class="p Opt">f — checks
for simulation-synthesis mismatches related to subprograms (functions).
Resulting messages have the label: STATIC_FUNCTION_CHECK.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7621ebec-c9d7-404c-a280-40b96e4f543c"><p class="p Opt">x — checks
for simulation-synthesis mismatches related to reading of four-state
values (X, Z, U, or W). Resulting messages have the label: STATIC_XZUW_CHECK.</p>
<p class="p">This check
does not issue any warnings for casex reading "x" or "z", or casez reading
"z".</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5e2b2f11-b970-49a3-bb89-3eb7e161b8cc"><p class="p Opt">d — checks
for non-synthesizable constructs; untested edge triggers, implicit
state machine with different clocks or where the first statement
is not within event control, output driven by multiple clocks, improper
mixing of control signals, blocking and non-blocking assignments
for the same signal, and asynchronous loading. Resulting messages
have the label: STATIC_SYNTH_CHECK.</p>
</li>
</ul>
<p class="p">Usage examples:</p>
<pre class="pre codeblock leveled"><code>+staticchecks 								#Executes all checks</code></pre><pre class="pre codeblock leveled"><code>+staticchecks=r 								#Executes only the check for race conditions</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0ab35ebb-025d-442a-bc37-6c26dd34baaf">-staticchecksfile &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Redirects the output of the +staticchecks switch to &lt;filename&gt;.
By default, this file is named <span class="ph filepath italic">static_checks.txt</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id02d9f096-e9ca-4209-bf78-45e17907e8bc">-staticchecksmdvhdl</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
When used with +staticchecks=r, enables the check on multiple driver
race conditions for VHDL designs. By default, this check is deactivated
because the multiple driver for VHDL could be related to a resolution function.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id86dde3e5-4772-44d2-ab82-c6dde43ff3f8">-stats [=[+ | -]&lt;feature&gt;[,[+ | -]&lt;mode&gt;] </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Controls display of statistics sent to a logfile, stdout, or the
transcript. Specifying -stats without values sets the default features
(cmd, msg, and time). </p>
<p class="p">Specify multiple
features and modes for each instance of -stats as a comma-separated list.
You can specify ‑stats multiple times on the command line, but only
the final instance takes effect. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4b85e866-b2b2-406c-8f93-eba33c26426a"><p class="p Opt">[+ | -] —
Controls activation of the feature or mode where the plus character
( + ) enables the feature and the minus character ( - ) disables
the feature. You can also enable a feature or mode by specifying
it without the plus (+) character. Setting this switch adds or subtracts
features and modes from the settings in the Stats <span class="ph FontProperty equationvariable">modelsim.ini</span> variable.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0549d972-8f1f-49af-852d-546e407af4d1"><p class="p Opt"><var class="keyword varname">feature</var></p>
<p class="p">all — Display
all statistics features (cmd, msg, perf, time). Mutually exclusive with
none option. When specified in a string with other value, all is
applied first.</p>
<p class="p">cmd — (default)
Echo the command line.</p>
<p class="p">msg — (default)
Display error and warning summary at the end of command execution.</p>
<p class="p">none —
Disable all statistics features. Mutually exclusive with all value.
When specified in a string with other values, none is applied first.</p>
<p class="p">perf —
Display time and memory performance statistics.</p>
<p class="p">time —
(default) Display Start, End, and Elapsed times. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Use -stats=perf+verbose to display information about the
operating system and host machine.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd5dc7779-8588-4861-bd39-031115006b5f"><p class="p Opt"><var class="keyword varname">mode</var></p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id121ec927-ec22-48c8-8552-c7d9762a8b1f"><p class="p Opt">You can set
modes for a specific feature, or globally for all features. To add
or subtract a mode for a specific feature, specify using the plus
(+) or minus (-) character with the feature, for example, vopt -stats=cmd+verbose,perf+list. To
add or subtract a mode globally for all features, specify the modes
in a comma-separated list, for example, vopt -stats=time,perf,list,-verbose.
You cannot specify global and feature specific modes together. </p>
<p class="p">kb — Print
performance statistics in kilobyte units with no auto-scaling.</p>
<p class="p">list —
Display statistics in a Tcl list format when available.</p>
<p class="p">verbose
— Display verbose statistics information when available.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">vopt -quiet
disables all default or user-specified -stats features. </p>
</div>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idcaa095e3-0595-4e58-abd4-e60fe1f7b560">-suppress {&lt;msgNumber&gt; | &lt;msgGroup&gt;} [,[&lt;msg_number&gt; | &lt;msgGroup&gt;] ,...]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Prevents the specified message(s) from displaying. You cannot suppress
Fatal or Internal messages. Edit the suppress variable in the <span class="ph filepath italic">modelsim.ini</span> file
to set a permanent default. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'suppress', 'questa_sim_user'); return false;">suppress</a>” and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Message Severity Level', 'questa_sim_user'); return false;">Message Severity Level</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7fbd5146-518b-4649-a6df-3a98a8e4c670"><p class="p Opt">&lt;msgNumber&gt;</p>
<p class="p">A specific message number</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id81ecd42f-5e0f-4ec2-bd38-6dc9b659639e"><p class="p Opt">&lt;msgGroup&gt;</p>
<p class="p">A value identifying a pre-defined group of messages, based on
area of functionality. These groups suppress only notes or warnings.
The valid arguments are:</p>
<p class="p">All, GroupNote, GroupWarning, GroupFLI, GroupPLI, GroupSDF, GroupVCD,
GroupVital, GroupWLF, GroupTCHK, GroupPA, GroupLRM</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf06adda7-aea3-40e7-9d14-f3b6e29638c9">-svext=[+|-]&lt;extension&gt;[,[+|-]&lt;extension&gt;]…</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables SystemVerilog language extensions through a comma-separated
list of arguments.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8fec4784-3af5-491d-9d7a-22b99296d1fc"><p class="p Opt">[+ | -] —
controls activation of the <span class="ph FontProperty emphasis">extension</span>.
Arguments on the command line control the precedence; any settings
to this switch override your settings of the SvExtensions <span class="ph FontProperty emphasis">modelsim.ini</span> variable.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'SvExtensions', 'questa_sim_user'); return false;">SvExtensions</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4f5619fc-74e1-4906-ab76-82c253104200"><p class="p Opt">+ — activates
the <span class="ph FontProperty emphasis">extension</span>.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id67f97054-e8d8-4aed-8012-aa592e301409"><p class="p Opt">- — deactivates
the <span class="ph FontProperty emphasis">extension</span>.</p>
</li>
</ul>
<p class="p">If you
do not specify either a “+” or “-”, the command assumes you are activating
the specified <span class="ph FontProperty emphasis">extension</span>.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9e482c7e-d217-49eb-8814-256623aa9090"><p class="p Opt">&lt;extension&gt;
—</p>
<p class="p">acade — Preserves expressions that are both written and read
within always_comb blocks in their respective implicit sensitivity
lists as opposed to the SystemVerilog LRM behavior which excludes
them from implicit sensitivity lists.</p>
<p class="p">acum —
Specifies that the get(), try_get(), peek(), and try_peek() methods
on an untyped mailbox will return successfully if the argument passed
is assignment-compatible with the entry in the mailbox. The LRM-compliant
behavior is to return successfully only if the argument and entry
are of equivalent types.</p>
<p class="p">adsl — Adds dynamic element (class element access) to the sensitivity
list of “always @*”. Null class handles can lead to crash at elaboration
or run time.</p>
<p class="p">alpo — Allows overriding local parameters using the -G argument
in vopt. It cannot be used to override class parameters.</p>
<p class="p">arif — Allow the use of refs in fork-join_any or fork-join_none
blocks inside tasks. </p>
<p class="p">atpi —
Use type names as port identifiers. Disabled when compiling with ‑pedanticerrors.</p>
<p class="p">basd — By default, always@(*) with delay or event usage inside
the process, triggers on bit/part/field-select of the variable instead
of the full variable. The basd value disables this default behavior
and triggers on the full variable.</p>
<p class="p">catx —
Allow an assignment of a single unsized constant in a concat to
be treated as an assignment of 'default:val'.</p>
<p class="p">daoa —
Allows the passing of a dynamic array as the actual argument of
DPI open array output port. Without this value, a runtime error,
similar to the following, is generated, which is compliant with
LRM requirement. </p>
<pre class="pre codeblock leveled"><code># ** Fatal: (vsim-2211) A dynamic array cannot be passed as an argument to the DPI import function 'impcall' because the formal 'o' is an unsized output.
#    Time: 0 ns  Iteration: 0  Process: /top/#INITIAL#56 File: dynarray.sv
# Fatal error in Module dynarray_sv_unit at dynarray.sv line 2</code></pre><p class="p">defervda — SV variables having an initializer in the declaration
will trigger top-blocking always blocks at time zero.</p>
<p class="p">dmsbw — Drives the MSB unconnected bits of the wider hiconn (output)
or the wider loconn (input) in an otherwise collapsible port connection.
With this extension, zero drives unconnected bits; otherwise, they
float.</p>
<p class="p">evis
— Supports the expansion of environment variables within curly braces
( {} ) within `include string literals and in `include path names.
For example, if MYPATH exists in the environment, it is expanded
in the following: </p>
<pre class="pre codeblock leveled"><code>`include "$MYPATH/inc.svh" </code></pre><p class="p">feci —
Treat constant expressions in a foreach loop variable index as constant.</p>
<p class="p">fin0 —
Treats $finish() system call as $finish(0), which results in no
diagnostic information being printed.</p>
<p class="p">idcl —
Allows passing of import DPI call locations as implicit scopes.</p>
<p class="p">When there is no svSetScope() call, the DPI scope will always
be implicitly set to the current DPI call location and restored
after the call returns. This is different than the LRM behavior,
which sets the scope to the import function declaration’s scope
instead of the call location.</p>
<p class="p">When you call svSetScope in a C function, it stays sticky until
the enclosing C function returns. The calling chain initiates inside
the enclosing C function, but after svSetScope(), will always see
the same user scope setting. svSetScope() will not impact additional
DPI calls in the same thread after the enclosing C function returns.</p>
<p class="p">You can apply this argument to a subset of design hierarchies
within the same simulation. Design units optimized with, and without
idcl can also coexist within the same vsim session. Apply this argument
with caution, and only for design hierarchies that require the non-LRM
behavior. </p>
<p class="p">iddp —
Ignore the DPI task disable protocol check.</p>
<p class="p">ifslvbefr — Allows a solve/before constraint within an IfElse
constraint with a constant condition. This is on by default. </p>
<p class="p">omaa — Allows suffle method on associative arrays.</p>
<p class="p">pae — Automatically
export all symbols imported and referenced in a package.</p>
<p class="p">pae1 — Allows the export, using wildcard export only, of package
symbols from a subsequent import of a package. These symbols may
or may not be referenced in the exporting package.</p>
<p class="p">realrand — Enables randomization of ‘real’ variables and constraints
in constraint expressions. By default, the extension is enabled.
Use the “‑svext=‑realrand” argument to disable this extension at
compile time. </p>
<p class="p">The tool supports <span class="ph FontProperty emphasis">dist</span> constraint
construct with real-type operands with the following restrictions:</p>
<div class="note note" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide1ccf605-5d75-4c30-a062-e0f82d5d1dd7"><span class="notetitle">Note:</span> <p class="p">Randomization
of real-type variables or constraints requires a SystemVerilog Real
Number Modeling (svrnm) license. If the license check fails, real-type
number support is disabled.</p>
</div>
<p class="p">sas — Enables LRM-compliant @* sensitivity rules.</p>
<p class="p">sccts —
Process string concatenations converting the result to string type. </p>
<p class="p">spsl —
(default) Search for packages in source libraries specified with
-y and +libext.</p>
<p class="p">stop0 —
Treats $stop and $stop() as $stop(0), which results in no diagnostic information
being printed.</p>
<p class="p">substr1 — Allows one argument in the builtin function substr.
A second argument will be treated as the end of the string.</p>
<p class="p">tzas — The always block will behave as though triggered at time
zero even if none of the variables and nets in the implied sensitivity
change value at time zero. This extension runs a top-blocking always
@* at time zero, as is done for an always_comb.</p>
<p class="p">ubdic — Allows the use of a variable in a SystemVerilog class
before it is defined. For example:</p>
<pre class="pre codeblock"><code>class A;
	function func();
		int y = x;      // variable ‘x’ is used before it is defined
	endfunction
	int x = 1;
endclass</code></pre><p class="p">If you do not enable this extension, you will receive unresolved
reference errors.</p>
<p class="p">udm0 —
Expands any undefined macro with the text “1'b0”.</p>
<p class="p">uslt —
(default) Promote unused design units found in source library files specified
with the -y value to top-level design units.</p>
<p class="p">voidsystf — When enabled (default), specifies to evaluate any
occurrences of $void(x) within constraint contexts as (x), and issue
a suppressible warning each time. Occurrences of $void outside of
constraint contexts will behave as user-defined system function
calls (PLI).</p>
<p class="p">When disabled, evaluates any occurrences of $void(x) as user-defined
system function calls (PLI). Because system function calls are not
generally allowed within constraint contexts, the use of $void in
a constraint generates a vlog/vopt error.</p>
<p class="p">Specifying -pedanticerrors will disables the voidsystf extension,
even if you enable it with -svext=voidsystf.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id46b0f652-ed49-4e57-86a3-22a2086635ae"><p class="p Opt">Specify multiple
extensions as a comma-separated list. For example:</p>
<p class="p">vlog -svext=+feci,-uslt,pae</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idbdc74199-2b55-4ce6-9347-1f7b44c10464">-tab &lt;tabfile&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the location of a Synopsys VCS table file (.tab), which
vopt uses to improve the visibility of PLI functions in the design. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide937e6a0-c11e-4e3c-8bd3-fab25b7272f5"><p class="p Opt">&lt;tabfile&gt;
— The location of a <span class="ph filepath italic">.tab</span> file
containing information about PLI functions. The tool expects the <span class="ph filepath italic">.tab</span> file
to be based on Synopsys VCS version 7.2 syntax. Because the format
for this file is non-standard, changes to the format are outside
of the control of Mentor Graphics.</p>
</li>
</ul>
<p class="p">When you use
the Three-step optimization flow, you must specify this switch on
both the vopt and vsim command lines; vopt uses this file to improve
the visibility of PLI functions and vsim uses it to register the
PLI functions.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id469b854c-f054-44b7-b8db-8c74b1357f52">-timescale[=]|[ ]&lt;time_units&gt;/&lt;time_precision&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the default timescale for all design unit types (modules,
interfaces, programs, packages, checkers, and so forth) not having
an explicit timescale directive in effect during compilation. Only
affects design units that have not had a timescale assignment made
previously in HDL source or with <a class="xref fm:HeadingOnly" href="Command_Vlog_id6ce6948b.html#id6ce6948b-9797-4c41-a3f7-83f74066bca3__Command_Vlog_id6ce6948b.xml#id6ce6948b-9797-4c41-a3f7-83f74066bca3" title="Compiles Verilog source code and SystemVerilog extensions into either a specified working library or to the default work library. Accepts compressed SystemVerilog source files (those compressed with zlib).">vlog</a> -timescale. </p>
<p class="p">The format
of the -timescale argument is the same as that of the `timescale
directive. An equal sign (=) or whitespace is accepted between value
and arguments, in which case you must enclose &lt;time_units / &lt;time_precision
in quotation marks ("). The format for &lt;time_units&gt; and &lt;time_precision&gt;
is &lt;n&gt;&lt;units&gt;. The value of &lt;n&gt; must be 1, 10, or 100. The
value of &lt;units&gt; must be fs, ps, ns, us, ms, or s. In addition,
the &lt;time_precision&gt; must be smaller than or equal to the &lt;time_units&gt;.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Simulator Resolution Limit (Verilog)', 'questa_sim_user'); return false;">Simulator Resolution Limit (Verilog)</a>”
in the <span class="ph FontProperty ManualTitle">User’s Manual</span>. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id99253df4-b077-446a-bc1a-b5860a0769ab">-togglecountlimit &lt;int&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Limits the toggle coverage count, &lt;int&gt;, for a toggle node. After
the limit is reached, further activity on the node is ignored for
toggle coverage. All possible transition edges must reach this count
for the limit to take effect. For example, if you are collecting
toggle data on 0-&gt;1 and 1-&gt;0 transitions, both transition counts
must reach the limit. If you are collecting "full" data on 6 edge
transitions, all 6 must reach the limit. Overrides the global value
set by the ToggleCountLimit <span class="ph FontProperty emphasis">modelsim.ini</span> variable.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3540113d-4e91-476a-bfa3-50359aa090ca">-toggleportsonly</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables only ports for inclusion in toggle coverage numbers; internal
signals are not included in coverage metrics. If you want to see coverage
of all ports in the design, use the “vopt +acc=p” command — but
note that there could be a significant performance penalty because
inlining is turned off. You can selectively enable toggle coverage
on specific ports with the “vopt +acc=p+&lt;selection&gt;” command.
Overrides any global value set by the TogglePortsOnly <span class="ph FontProperty emphasis">modelsim.ini</span> variable.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'TogglePortsOnly', 'questa_sim_user'); return false;">TogglePortsOnly</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id893be700-5fc9-4e36-bc7e-52690c071f78">-togglewidthlimit &lt;int&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets the maximum width of signals, &lt;int&gt;, that are automatically
added to toggle coverage with the -cover t argument. Can be set
on design unit basis. Overrides the global value of the ToggleWidthLimit <span class="ph FontProperty emphasis">modelsim.ini</span> variable.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idde1367b1-b03c-41ca-9d8b-02a0b51d1b71">+typdelays</dt>
<dd class="dd ArgumentDescription"><p class="p">(default)
Selects typical delays from the "min:typ:max" expressions. You can
defer delay selection until simulation time by using vsim -sdfmin.</p>
<p class="p">If you specify
the +mindelays, +typdelays, or +maxdelays flag with vopt, and specify a
different flag with vsim, the simulation can use the delay value
based upon the flag you specify with vopt. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2d4d543c-4de7-41ef-96a1-13b39cff3782">-undefsyms={&lt;args&gt;}</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Manages the undefined symbols in the shared libraries to be loaded
into the simulator. You can also manage undefined symbols with theUndefSyms <span class="ph FontProperty emphasis">modelsim.ini</span> variable.
See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'UndefSyms', 'questa_sim_user'); return false;">UndefSyms</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
<p class="p">{&lt;args&gt;}</p>
<p class="p">You must specify
at least one argument.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida2756950-40db-4d33-8640-b699c1f4ad85"><p class="p Opt">on — (default)
Enables automatic generation of stub definitions for undefined symbols
and permits loading of the shared libraries despite the undefined
symbols.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2a3f6c50-c6a2-4e0f-99db-28d1c9d7ce33"><p class="p Opt">off — Disables
loading of undefined symbols. Undefined symbols trigger an immediate
shared library loading failure.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id333438d1-1709-47e0-bbea-b1746baa4eb7"><p class="p Opt">verbose —
Permits loading to the shared libraries despite the undefined symbols
and reports the undefined symbols for each shared library.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1f60e80e-59ac-4f80-854f-64e96b05a110">-version</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Returns the version of the optimizer as used by the licensing tools. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idda464264-7c5f-425a-a1ff-115222c666f9">-warning &lt;msg_number&gt;[,&lt;msg_number&gt;,...]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Changes the severity level of the specified message(s) to "warning."
Edit the warning variable in the <span class="ph filepath italic">modelsim.ini</span> file
to set a permanent default. See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'warning', 'questa_sim_user'); return false;">warning</a>” and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Message Severity Level', 'questa_sim_user'); return false;">Message Severity Level</a>” in the <span class="ph FontProperty ManualTitle">User’s Manual</span>.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd916140d-943a-4ad8-891f-adf8f2e7323b">-warning error</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Reports all warnings as errors. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id3b3484ea-7d3d-464f-b320-c355bfe0ba6f">-work &lt;library_name&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a logical name or pathname of a library to map to the
logical library work. By default, the optimized output for the design
is added to the work library. The pathname you specify overrides
the pathname specified for work in the project file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id619b02ac-aba3-4311-a2f5-9d00919f3693">-xprop[,filelist=&lt;filelist.f&gt;][,mode=resolve|pass|trap|none][,object=&lt;hier_path&gt; | &lt;du&gt;[/&lt;inst&gt;] | &lt;hierlevel&gt;][,report=fatal|error|warning|info|suppress]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Defines the level of pessimism for X propagation for specified modules
and/or instances. You can override the effect of this argument with the <a class="xref fm:HeadingOnly" href="Command_XpropDisable_id679b7cba.html#id679b7cba-2501-47c2-b9c0-42f2f2f50fce__Command_XpropDisable_id679b7cba.xml#id679b7cba-2501-47c2-b9c0-42f2f2f50fce" title="Disables the xprop functionality.">xprop disable</a> command. This argument can take any of the following values:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2d6adfb8-7761-45c8-ba4e-5218c79a601d"><p class="p Opt">filelist=&lt;filelist.f&gt;
— Sets the X propagation mode on the files you specify in the <var class="keyword varname">filelist.f</var> file. </p>
<p class="p">For example:</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ida2e72957-d21c-4ae5-9293-09a85e55cbc5"><p class="p">The following
command sets the resolve mode on the files you specify in the <span class="ph filepath">list.f</span> file:</p>
<pre class="pre codeblock"><code>vopt -xprop,mode=resolve,filelist=list.f</code></pre></li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0f1dffac-76cb-40e9-9785-3bd1ddb08b9c"><p class="p">The following
command disables X propagation on the files you specify in the <span class="ph filepath">list.f</span> file:</p>
<pre class="pre codeblock"><code>vopt -xprop,mode=none,filelist=list.f</code></pre></li>
</ul>
<p class="p">Each entry in the <var class="keyword varname">filelist.f</var> file should contain
the path of the source file on which you want to set the X propagation
mode. For example:</p>
<pre class="pre codeblock"><code>/src/test1.v
/src/latest/test2.vhd
test3.sv</code></pre></li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id233d3592-35f4-407a-84f2-096669522895"><p class="p Opt">mode=resolve
— Evaluates output values of all possible branches, and applies
a resolution function for conflicting values. If the output value of
all branches is same, drives the output to that known value. If
the output values are not same, then drives the output to X. Simulation
is affected and can fail. </p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd356d4b3-ecf9-4c42-a80f-6c363e80efdd"><p class="p">For Verilog
designs, the default mode is resolve mode.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2e868d97-3da8-4e51-98a1-34953ff3f933"><p class="p">The simulator
does not support resolve mode for VHDL designs. If you enable the
resolve mode for a VHDL design, the simulator runs the VHDL design
in pass mode.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id59e68f13-5811-4fa4-b544-70947ea8cc88"><p class="p">If you have
a mixed design (Verilog, SystemVerilog, or VHDL), and you enable
the resolve mode, then the tool runs the Verilog and SystemVerilog
part of the design in resolve mode and VHDL part of the design in
pass mode.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4f7ab974-76e3-4505-97ce-de47d328e972"><p class="p">By default,
the following index checks are enabled, and resolved X propagation
is enabled for X index read check. </p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide6683baf-3d20-4da4-9c83-cdd93a248393"><p class="p">X index
read check</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd66fe613-110b-4d3d-8afe-a6abbef9fceb"><p class="p">X index write
check</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id112cdc4c-d2f9-4387-950f-85db3850bc30"><p class="p">Out of bound
read check</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id01f08656-f478-46ce-b7c7-5a1bed6720af"><p class="p">Out of bound
write check</p>
</li>
</ul>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Use -xprop_disable=indexcheck to disable all index checks, xprop_disable=indexcheckprop
to disable all index checks and resolved X- propagation for X index
read check.</p>
</div>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf72a8722-c4c5-47ff-a0dd-47dba1fe5549"><p class="p Opt">mode=pass
— If any condition is X, the tool drives the output to X. Simulation
is affected and can fail. </p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2a45d520-6273-4f79-80c5-c77605551de3"><p class="p">For VHDL
designs, the default mode is pass mode.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9e87ca55-afa2-4882-8c31-4ebb42fd8cec"><p class="p">The simulator
supports pass mode for both Verilog and VHDL designs.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id65a6b8f6-ac44-4a6e-ae27-c1f06495561f"><p class="p">By default,
the following index checks are enabled. </p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddafaf540-087f-4829-abe5-9bcb562416fd"><p class="p">X index
read check</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id628d2f84-1434-41e5-8163-5a2c87962f59"><p class="p">X index write
check</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id803376f1-842c-4d99-894e-05975bb065a4"><p class="p">Out of bound
read check</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7088e888-0208-49f9-8fc8-e5a9582b83be"><p class="p">Out of bound
write check</p>
</li>
</ul>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Use -xprop_disable=indexcheck to disable all index checks.</p>
</div>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5c7e9006-b979-4dc4-8053-18cee63fcc6c"><p class="p Opt">mode=trap
— If any condition is X, the tool issues assertion message. Simulation
is unaffected and follows the non X propagation resolution.</p>
<p class="p">By default, index checks are not enabled. Use the ‑xprop_enable=indexcheck argument
to enable index checks.</p>
<p class="p">In this mode, the tool supports the tranif0, tranif1, rtranif1,
and rtranif0 switches. The switches check the X value on control
paths, and issue an assertion message without affecting the simulation
path.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id562491ff-41c1-4647-8897-8696a1d8dd46"><p class="p Opt">mode=none
— Excludes module or instance from X propagation. The object field
is required to specify the particular module or instance.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">For details on X propagation resolution mechanism for all
modes, see the Arguments of the vopt command subheading in <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Controlling X Propagation', 'questa_sim_user'); return false;">Controlling X Propagation</a>.</p>
</div>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id771a0e8f-1f48-4db0-8712-8fc64ef2865c"><p class="p Opt">object=&lt;hier_path&gt;
| &lt;du&gt;[/&lt;inst&gt;] | &lt;hierlevel&gt;</p>
<p class="p">‘+’ separates
the different object selections. ‘.’ is used to indicate recursion.
‘*’ a wildcard character for selecting design units (for example:
-xprop, object=du* selects all design units whose names begin with
du). Regular expressions are supported for module searching. For
example:</p>
<pre class="pre codeblock"><code>vopt -xprop,object=/top/u1+/top/u2+/top/u3.+du1. \
-xprop,mode=none,object=top/u3.inst1
vopt -xprop</code></pre><p class="p">This
example includes: u1, u2, all of u3 recursively (exclusive of inst1),
and all of du1 recursively. </p>
<p class="p">&lt;hierlevel&gt; is a positive integer that sets the number of
levels of hierarchy included as part of processing by the -xprop
argument. For example, for the following hierarchy: </p>
<pre class="pre codeblock"><code>-xprop,object=/tb/topA+2 

selects "topA" and "midA" instances only, where:
tb --&gt; topA --&gt; midA --&gt; botA
 |
 --&gt; topB --&gt; midB --&gt; botB</code></pre><p class="p">For more
information on applying X propagation, See “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'X Propagation in Simulation', 'questa_sim_user'); return false;">X Propagation in Simulation</a>”<span class="ph FontProperty emphasis">.</span></p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id13a4d3ce-834c-4b98-9b84-0583fb2c3667"><p class="p Opt">report=fatal|error|warning|info|suppress
— Enables assertions of the specified severity. By default, xprop
assertions are disabled.</p>
</li>
</ul>
<p class="p">For X propagation simulation, the vopt command follows order
of precedence rules, and the last-specified -xprop argument takes
precedence over any previous definitions. See “Precedence Order
of -xprop Arguments” in the “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Controlling X Propagation', 'questa_sim_user'); return false;">Controlling X Propagation</a>”
section.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id77dd2708-6bb7-419d-880d-6cc8842c5423">-xprop_disable=[indexcheck] [indexcheckprop]</dt>
<dd class="dd ArgumentDescription"><p class="p">Disables the following actions in xprop=pass
or xprop=resolve mode. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id163d5e0e-d9d6-4743-aa83-d55d87e56bd1"><p class="p Opt">indexcheck
— Disables all index checks.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idfe1acd20-8fda-479d-a11d-25353ea782be"><p class="p Opt">indexcheckprop
— Disables all index checks, and resolved X propagation for X index
read check. </p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9d53c011-b94f-4ca8-9014-df756eae152d">-xprop_enable=[glitchfreeassert] [indexcheck] [indexcheckprop] [optmode] [stducheck]</dt>
<dd class="dd ArgumentDescription"><p class="p">Enables the following actions of managing
X propagation on entire design: </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id98d1455d-a41a-4503-8208-8ef7a70d7420"><p class="p Opt">glitchfreeassert
— Removes noise in assertions resulting from glitches. </p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idecb4dca7-da17-4c4c-8e6e-5ca3872e2f57"><p class="p Opt">indexcheck
— Enables the following index checks. If there is a violation, the
tool displays an assertion error.</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id56f214ba-7d7f-4dd2-9f0b-a7572b19b3f3"><p class="p">X index
read check</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idff453be0-5af2-42d2-92e4-9cdb42a59953"><p class="p">X index write
check</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id982275f3-9b24-43b1-ad3b-cbff1a11a8a0"><p class="p">Out of bound
read check</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idc75c7959-edc7-46b6-877c-6ee47defb4da"><p class="p">Out of bound
write check</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id555a492c-c3d3-4868-973f-8d149dccc89a"><p class="p Opt">indexcheckprop
— Enables the following index checks, and resolved X propagation
for X index read check. If there is a violation, the tool displays
an assertion error.</p>
<ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id33dbad17-075b-4256-97c5-4086b8766afb"><p class="p">X index
read check — The simulator does an additional check to find out
if all the bits of the vector are same or not. If they are same, then
the X value is not propagated.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id2f385c34-a8bf-4130-930c-5cc5f8a26bc3"><p class="p" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idde736713-00f6-4fb2-a283-0ae581a582c0">X index write check</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idd52667bd-a6df-45bb-9a8d-8e46fa1799e4"><p class="p">Out of bound
read check</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id5c9ac5ea-e99e-4fd0-9b36-5b58aa3025af"><p class="p">Out of bound
write check</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7324e453-11ff-4e43-8c15-7c84ce1fcb27"><p class="p Opt">optmode
— Removes an unreachable branch so that the -xprop argument ignores
output values from unreachable (dead or optimized) branches.</p>
</li>
<li class="li ArgOption" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__iddead593b-743f-4e74-afab-409a9d33eefa"><p class="p Opt">stducheck
— For VHDL instances in a design, enables global checking for std_logic
U values.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1fb2ea89-feda-485e-a671-3b80d9b1158c">&lt;design_unit&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">One or more
top-level design units that you want to optimize. Required. You
can use package names; they are treated as a top-level design unit.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id67189444-9603-45a0-8df6-a0ee0b083502">-o &lt;name&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies
a name for the optimized version of the design. Required. The name
can contain lower- and upper-case alpha characters, numeric characters or
underscores (_). You cannot use this vopt value if you use the vsim
-voptargs=“&lt;args&gt;” command.</p>
</dd>
</dl>
</div>
</div>
<div class="section Examples" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id880efca2-ca59-4559-a81b-537effd16836"><h2 class="title Subheading sectiontitle">Examples</h2><div class="section Subsection" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4094506f-4655-4336-b02c-4ab6c50a8ad0"><h2 class="title Subheading sectiontitle">General
Usage </h2><ul class="ul"><li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id8ff5c958-2cc0-43cc-8ba5-b55a82f41850"><p class="p">Run optimizations
on top-level design unit, top, and produce an optimized design unit
named "mydesign". The simulator vsim is then invoked on design unit,
mydesign.</p>
<p class="lines ApplCommand leveled">vopt top -o mydesign<br />
vsim mydesign</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9586e8b1-357d-45f8-95d2-88cb9cffa89c"><p class="p">Run optimizations
both top-level design units, top, and testtop, and produce a global
optimized design unit named, mydesign.</p>
<p class="lines ApplCommand leveled">vopt top testtop -o mydesign</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id338c4863-3532-4ff5-8ccb-a043a6e4424d"><p class="p">Run optimizations
on top-level design unit, top, but preserve all visibility. Name
the optimized design, mydesign.</p>
<p class="lines ApplCommand leveled">vopt top +acc -o mydesign</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id20fd561c-353d-4046-b5a1-c384cf22e360"><p class="p">Run optimizations
on top-level design unit, top, but preserve visibility on sub-module,
foo. Name the optimized design, mydesign.</p>
<p class="lines ApplCommand leveled">vopt top +acc+foo -o mydesign</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id4d7e9098-6744-4d6e-a19b-c5ddc73156a9"><p class="p">Run optimizations
on top-level design unit, top, but preserve visibility on sub-module,
foo, and all of its children.</p>
<p class="lines ApplCommand leveled">vopt top +acc+foo. -o mydesign</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idffe898f4-0fa0-4a27-a2a3-875749a47217"><p class="p">Run optimizations
on top-level design unit, top, but enable net and register access
in all modules in the design. Name the optimized design, mydesign.</p>
<p class="lines ApplCommand leveled">vopt top +acc=rn -o mydesign</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id9d8eebce-6377-4328-99e6-01640bc66204"><p class="p">Enable branch,
condition, expression, statement and toggle coverage for instance
/top/dut1 and all its children, down to the leaf level; turn on
FSM coverage for only the /top/dut1/fsm1 instance; and, enable extended
toggle coverage for all instances of design unit <span class="ph filepath">pla</span>. </p>
<p class="lines ApplCommand">vopt +cover=bcest+/top/dut1. +cover=f+/top/dut1/fsm1 +cover=x+pla</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idaa74e4a0-2377-484a-84bf-dc8656869c51"><p class="p">Enable write
access to all design variables. </p>
<p class="lines ApplCommand">vopt -allowwriteaccess -access=r+/. top -o opt</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idf90474da-88a2-4eef-96e7-f238c49f5c26"><p class="p">Enable write
access to all design variables under <span class="ph filepath">/top/dut</span>.</p>
<p class="lines ApplCommand">vopt -allowwriteaccess -access=r+ /top/dut/.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id0f9ff30f-6293-4777-98ea-cca65d1b6294"><p class="p">Enable detection
and reporting of multi-state transitions with the -fsmmultitrans
argument when used with the +cover f argument.</p>
<p class="lines ApplCommand leveled">vopt -o opt_ttop top +cover=f -fsmmultitrans</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id423e2b0e-17dc-4337-ade1-6f0f2be83978"><p class="p">The following
shows a command using the -nocoverunreftf argument. Consider the
following source code top.sv:</p>
<pre class="pre codeblock"><code>package p;
function void func1();
   $display ("inside function func1");
endfunction

function void func2();   $display("inside function func2");
endfunction

endpackage</code></pre><pre class="pre codeblock"><code>module top();initial  p::func1();endmodule</code></pre><p class="p">Invoke the following:</p>
<pre class="pre ShellCommand">vlog top.sv
vopt -o top_opt +cover=s -nocoverunreftf top
vsim -c -coverage top_opt -do "run 0; coverage report/
 -details -code s -anno; quit -f"</pre>
<p class="p">The output would show the coverage of only the function “func1()”,
and not the function “func2()”; as it’s not called from the design
top.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id861ede8b-93d6-4572-b89a-cbf741ba5690"><p class="p">Enable the
display of Start, End, and Elapsed time as well as a message count
summary. Disables echoing of the command line.</p>
<p class="lines ApplCommand leveled">vopt -stats=time,-cmd,msg</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1a9ffe5a-5b7d-4205-8c8f-0edeaf79bea4"><p class="p">Disable all <span class="ph FontProperty emphasis">modelsim.ini</span> settings
and then enable the perf value with the none value. The first -stats
argument is ignored.</p>
<p class="lines ApplCommand leveled">vopt -stats=time,cmd,msg -stats=none,perf</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__idb29014e5-86a8-4d72-856c-0f30b510e97c"><p class="p">Specify access
visibility for a VHDL design unit named myarch.</p>
<p class="lines ApplCommand leveled">vopt -floatgenerics+myentity(myarch)</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__ide24bf40c-4843-491b-88be-b04eae48e69c"><p class="p">Specify access
visibility for a VHDL instance (u1) and below.</p>
<p class="lines ApplCommand leveled">vopt -assertdebug+/top/u1.</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id066dc25f-5012-43ca-8c8b-3e7555e7d0a3"><p class="p">Specify Liberty
files and create a Liberty database.</p>
<p class="lines ApplCommand leveled">vopt -pa_libertyfiles=test1/a.lib,test2/b.lib,test3/c.lib -pa_dumplibertydb=result/db</p>
</li>
<li class="li" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id1bfc0d40-9ead-481e-af42-2d92a78284a4"><p class="p">Load a Liberty
database.</p>
<p class="lines ApplCommand leveled">vopt -pa_upf test.upf -o design_opt tb -pa_genrpt=conn+cell <br />
-pa_loadlibertydb=result/db</p>
</li>
</ul>
</div>
<div class="section Subsection" id="iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__id7dd33c54-ef13-4f4a-908c-2305d6ae4aab"><h2 class="title Subheading sectiontitle">QIS
Specific Examples </h2><h2 class="title Subheading sectiontitle">Example 1</h2><p class="p">The following examples show vopt usages with the -access argument.</p>
<p class="p">To provide read and write access to the entire design except
cell instances, specify:</p>
<pre class="pre ShellCommand">vopt -access=rw+/. test -o opt_top</pre>
<p class="p">To provide read access to all instances of design unit du except
cell instances, specify:</p>
<pre class="pre ShellCommand">vopt -access=r+du</pre>
<p class="p">To provide read/write access to entire design under <span class="ph filepath">/test/duinst</span> except
cell instances, specify:</p>
<pre class="pre ShellCommand">vopt -access=rw+/test/duinst/. </pre>
<h2 class="title Subheading sectiontitle">Example 2</h2><p class="p">The following examples show vopt usages with the -cellaccess
argument. Read access to all instances will be to all the cells'
internals except floating logic: </p>
<p class="p">To provide read write access to entire design including cell
instances, specify:</p>
<pre class="pre ShellCommand">vopt -access=rw+/. -cellaccess=rw+/. </pre>
<p class="p">To provide read write access to all non cells and read access
to all instances of “mycell”, specify:</p>
<pre class="pre ShellCommand">vopt -access=rw+/. -cellaccess=r+mycell </pre>
<p class="p">To provide read write access to all cell instances under <cite class="cite">/test/duinst</cite>, specify:</p>
<pre class="pre ShellCommand">vopt -cellacess=rw+/test/duinst. </pre>
<h2 class="title Subheading sectiontitle">Example 3</h2><p class="p">The following examples demonstrate using the -preserveinst argument
in both the three-step and two-step flows.</p>
<h2 class="title Subheading sectiontitle">Three-Step Flow</h2><pre class="pre ShellCommand">vopt TB -o TB_opt -preserveinst+TB/DUT/ALU
vsim TB_opt -vcdstim /TB/DUT/ALU=ALU.vcd (or vsim TB_opt )</pre>
<h2 class="title Subheading sectiontitle">Two-Step Flow</h2><pre class="pre ShellCommand">vsim TB -voptargs = " -preserveinst+TB/DUT/ALU" \
        -vcdstim /TB/DUT/ALU=ALU.vcd  </pre>
<p class="p">In this case, vsim will pass required information to vopt. </p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_CommandsNZ_id3dbfc077e.html" title="This chapter describes Questa SIM commands, listed alphabetically from N through Z, that you can enter either on the command line of the Main window or in a DO file.">Commands (N - Z)</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Optimizing Designs with vopt', 'questa_sim_user'); return false;">Optimizing Designs with vopt [Questa SIM User's Manual]</a></div>
<div><a class="link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Preoptimizing Regions of Your Design', 'questa_sim_user'); return false;">Preoptimizing Regions of Your Design [Questa SIM User's Manual]</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_ref"
                DocTitle = "Questa® SIM Command Reference Manual"
                PageTitle = "vopt"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Command_Vopt_iddd90284e.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM Command Reference Manual, v2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>