{
	"design__instance__displacement__total": 0,
	"design__instance__displacement__mean": 0,
	"design__instance__displacement__max": 0,
	"route__wirelength__estimated": 144.098,
	"design__violations": 0,
	"design__violations": 0,
	"design__io": 45,
	"design__die__area": 100000,
	"design__core__area": 93350.9,
	"design__instance__count": 24,
	"design__instance__area": 174.182,
	"design__instance__count__stdcell": 24,
	"design__instance__area__stdcell": 174.182,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.00186589,
	"design__instance__utilization__stdcell": 0.00186589,
	"design__rows": 50,
	"design__rows:CoreSite": 50,
	"design__sites": 51450,
	"design__sites:CoreSite": 51450,
	"design__instance__count__class:multi_input_combinational_cell": 24,
	"design__instance__area__class:multi_input_combinational_cell": 174.182,
	"design__instance__count": 24,
	"design__instance__area": 174.182,
	"design__io": 45,
	"design__die__area": 100000,
	"design__core__area": 93350.9,
	"design__instance__count": 24,
	"design__instance__area": 174.182,
	"design__instance__count__stdcell": 24,
	"design__instance__area__stdcell": 174.182,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.00186589,
	"design__instance__utilization__stdcell": 0.00186589,
	"design__rows": 50,
	"design__rows:CoreSite": 50,
	"design__sites": 51450,
	"design__sites:CoreSite": 51450,
	"flow__warnings__count": 0,
	"flow__errors__count": 0
}