<profile>

<section name = "Vitis HLS Report for 'matmul_1_Loop_VITIS_LOOP_112_1_proc'" level="0">
<item name = "Date">Thu Oct  2 22:23:54 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">llama_layer_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">783, 783, 3.132 us, 3.132 us, 783, 783, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_fu_66">matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1, 770, 770, 3.080 us, 3.080 us, 769, 769, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 13, 56, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 165, -</column>
<column name="Register">-, -, 78, -, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_fu_66">matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1, 0, 0, 13, 56, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">5, 15, 1, 15</column>
<column name="ap_done">1, 2, 1, 2</column>
<column name="gmem1_blk_n_AW">1, 2, 1, 2</column>
<column name="gmem1_blk_n_B">1, 2, 1, 2</column>
<column name="m_axi_gmem1_0_AWADDR">64, 3, 64, 192</column>
<column name="m_axi_gmem1_0_AWBURST">8, 2, 2, 4</column>
<column name="m_axi_gmem1_0_AWCACHE">8, 2, 4, 8</column>
<column name="m_axi_gmem1_0_AWID">1, 2, 1, 2</column>
<column name="m_axi_gmem1_0_AWLEN">32, 3, 32, 96</column>
<column name="m_axi_gmem1_0_AWLOCK">8, 2, 2, 4</column>
<column name="m_axi_gmem1_0_AWPROT">8, 2, 3, 6</column>
<column name="m_axi_gmem1_0_AWQOS">8, 2, 4, 8</column>
<column name="m_axi_gmem1_0_AWREGION">8, 2, 4, 8</column>
<column name="m_axi_gmem1_0_AWSIZE">8, 2, 3, 6</column>
<column name="m_axi_gmem1_0_AWUSER">1, 2, 1, 2</column>
<column name="m_axi_gmem1_0_AWVALID">1, 3, 1, 3</column>
<column name="m_axi_gmem1_0_BREADY">1, 3, 1, 3</column>
<column name="m_axi_gmem1_0_WVALID">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_fu_66_ap_start_reg">1, 0, 1, 0</column>
<column name="trunc_ln_reg_106">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matmul.1_Loop_VITIS_LOOP_112_1_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matmul.1_Loop_VITIS_LOOP_112_1_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matmul.1_Loop_VITIS_LOOP_112_1_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matmul.1_Loop_VITIS_LOOP_112_1_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, matmul.1_Loop_VITIS_LOOP_112_1_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matmul.1_Loop_VITIS_LOOP_112_1_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matmul.1_Loop_VITIS_LOOP_112_1_proc, return value</column>
<column name="o_vec">in, 64, ap_stable, o_vec, scalar</column>
<column name="m_axi_gmem1_0_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RFIFONUM">in, 9, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="res_stream_dout">in, 32, ap_fifo, res_stream, pointer</column>
<column name="res_stream_empty_n">in, 1, ap_fifo, res_stream, pointer</column>
<column name="res_stream_read">out, 1, ap_fifo, res_stream, pointer</column>
<column name="res_stream_num_data_valid">in, 7, ap_fifo, res_stream, pointer</column>
<column name="res_stream_fifo_cap">in, 7, ap_fifo, res_stream, pointer</column>
</table>
</item>
</section>
</profile>
