/** @file
  File name:    MmrcProjectDataGenerated.c
  Input File:   DNV_MRC.xlsx

  THIS FILE IS AUTO-GENERATED BY THE MSP TOOL. DO NOT CHANGE THIS CODE.

  If edits are needed in this file, they must be done via the MSP tool.

  If there is additional project-specific data required by the MSP, it
  can be placed in MmrcProjectData.c, which is used for non-tool-generated
  data

  This file contains data structures for a particular piece of silicon.

  Copyright (c) 2005-2018 Intel Corporation. All rights reserved
  This software and associated documentation (if any) is furnished
  under a license and may only be used or copied in accordance
  with the terms of the license. Except as permitted by such
  license, no part of this software or documentation may be
  reproduced, stored in a retrieval system, or transmitted in any
  form or by any means without the express written consent of
  Intel Corporation.
**/
#include "MmrcProjectData.h"
#include "MmrcLibraries.h"

TASK_DESCRIPTOR InitTasks [] = {
//  PC     BootMode           Function                                Description                           String Channel    Cond                                                        Plat     Freq    Config     Tech
  { 0x0B1, S0|S5|FB|ADR     , &MmrcExecuteTask                      , PreventDdrioClearS0                  , 0x000, MspNone , DYNVAR_MAX,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL, C_DNV_B0,   T_ALL},
  { 0x002, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_start                         , 0x001, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x003, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_sfr_seq                  , 0x002, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x004, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_adpll_prog_seq                , 0x003, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x005, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_staticcfg_seq            , 0x004, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x006, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_ch1x8ch0x8_seq           , 0x005, MspNone , X8X8    ,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x007, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_ch1x8ch0x4_seq           , 0x006, MspNone , X8X4    ,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x008, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_ch1x4ch0x8_seq           , 0x007, MspNone , X4X8    ,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x009, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_ch1x4ch0x4_seq           , 0x008, MspNone , X4X4    ,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x010, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_ch0pmrst_seq             , 0x009, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x011, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_wait_adpll_lock_seq           , 0x00A, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x012, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_adpll_locktimer_seq           , 0x00B, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x013, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_dllcfg_seq               , 0x00C, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x01A, S0|S5|FB|ADR     , &MmrcExecuteTask                      , dll_wa                               , 0x00D, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x014, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_clkdividersync_seq       , 0x00E, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x015, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_phyrst_ch0_seq           , 0x00F, MspNone , CH0_EN  ,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x016, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_phyrst_ch1_seq           , 0x010, MspNone , CH1_EN  ,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x017, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_rxfiforst_ch0_seq        , 0x011, MspNone , CH0_EN  ,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x018, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_rxfiforst_ch1_seq        , 0x012, MspNone , CH1_EN  ,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x019, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_phyrst_common_seq        , 0x013, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x020, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_compinit_seq             , 0x014, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x021, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_pointerenable_seq        , 0x015, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x022, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_dramreset_seq            , 0x016, MspNone , DESTROY_CONTENT_S0,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x023, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_iobufact_ch0_seq         , 0x017, MspNone , CH0_EN  ,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x024, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_iobufact_ch1_seq         , 0x018, MspNone , CH1_EN  ,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x025, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_compovr_disable_seq      , 0x019, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x026, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_dqdynclkgate_seq         , 0x01A, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x027, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_dqdynclkgate_dis         , 0x01B, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x028, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_disable_ch0_seq          , 0x01C, MspNone , CH0_DIS ,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x029, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_spidinitcomplete_ch0_seq , 0x01D, MspNone , CH0_EN  ,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x030, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_disable_ch1_seq          , 0x01E, MspNone , CH1_DIS ,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x031, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_spidinitcomplete_ch1_seq , 0x01F, MspNone , CH1_EN  ,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x032, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_compclkgate_seq          , 0x020, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x033, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_compclkgate_dis          , 0x021, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x034, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_criclkgate_seq           , 0x022, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x035, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_criclkgate_dis           , 0x023, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x035, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_ctle_po_en               , 0x024, MspNone , PHY_INIT_RUN,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x056, S5               , &CmdOverrideSettings                  , INTERNAL                             , 0x025, MspAll  , DYNVAR_MAX,                   P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x0C0, S0| FB| ADR      , &MmrcExecuteTask                      , DisableScrub                         , 0x026, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x0C1, S0| FB| ADR      , &MmrcExecuteTask                      , DisableEcc                           , 0x027, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x0C2, S0| FB| ADR      , &MmrcExecuteTask                      , DisableScrambler                     , 0x028, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x0C3, S0| FB| ADR      , &MmrcExecuteTask                      , DunitDefaults                        , 0x029, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x037, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , EnableChannels                       , 0x02A, MspNone , DYNVAR_MAX, P_SIM|P_EMU|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x037, S0|S3|S5|FB|ADR  , &DisableChannel                       , INTERNAL                             , 0x02B, MspNone , DYNVAR_MAX, P_SIM|P_EMU|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x036, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , EnClkGating                          , 0x02C, MspNone , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x038, ADR              , &ClearSelfRefreshClamp                , EXTERNAL                             , 0x02D, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x039, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , ClrSelfRefresh                       , 0x02E, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x040, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , DdrTimingCtrl                        , 0x02F, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x042, 0                , &CommandClockEntry                    , INTERNAL                             , 0x030, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x043, S0|S3|FB|ADR     , &CommandRestore                       , INTERNAL                             , 0x031, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x0D0, S0|S3|S5|FB|ADR  , &GroupSaveRestore                     , INTERNAL                             , 0x032, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x044, S5|FB            , &MmrcExecuteTask                      , DDR3Reset                            , 0x033, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x045, S0|S5|FB|ADR     , &MmrcExecuteTask                      , DUnitForTrain                        , 0x034, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x046, S0|S5|FB|ADR     , &MmrcExecuteTask                      , MmapForTrain                         , 0x035, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x047, S3|S5|FB         , &MmrcExecuteTask                      , DunitWake                            , 0x036, MspAll  , DYNVAR_MAX,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x077, S0|ADR           , &MmrcExecuteTask                      , ChangeRefreshPeriod                  , 0x037, MspNone , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x048, S0|ADR           , &MmrcExecuteTask                      , ConnectPmiToCpgc                     , 0x038, MspAll  , DYNVAR_MAX,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x054, S0|ADR           , &MmrcExecuteTask                      , DunitInitComplete                    , 0x039, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x075, S0|ADR           , &MmrcExecuteTask                      , DramWake                             , 0x03A, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x048, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , PreJedec                             , 0x03B, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x049, S5|FB            , &ReInitializeFunction                 , EXTERNAL                             , 0x03C, MspNone , DESTROY_CONTENT_S0,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x050, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , PostJedec                            , 0x03D, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x051, S0|S5|FB|ADR     , &MmrcExecuteTask                      , HandleR2RSwitching                   , 0x03E, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x052, S0|S3|S5|FB|ADR  , &EarlySetWriteVref                    , EXTERNAL                             , 0x03F, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL, T_DDR3L},
  { 0x053, S0|S5|FB|ADR     , &MmrcExecuteTask                      , ConnectPmiToCpgc                     , 0x040, MspAll  , DYNVAR_MAX,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x054, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , DunitInitComplete                    , 0x041, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x055, S0|S3|S5|FB|ADR  , &CpgcBaseLineTest                     , EXTERNAL                             , 0x042, MspAll  , DYNVAR_MAX,                                                 P_SIM,   F_ALL,    C_ALL,   T_ALL},
  { 0x056, S0|S3|S5|FB|ADR  , &VocTraining                          , INTERNAL                             , 0x043, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x057, S0|S3|S5|FB|ADR  , &ReceiveEnable                        , INTERNAL                             , 0x044, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x058, S5               , &EarlyMprRead                         , INTERNAL                             , 0x045, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x057, S0|S3|S5|FB|ADR  , &DnvNibbleTrainingHook                , EXTERNAL                             , 0x046, MspNone , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x059, S0|S3|S5|FB|ADR  , &FineWriteLeveling                    , INTERNAL                             , 0x047, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x060, S0|S3|S5|FB|ADR  , &CoarseWriteLeveling                  , INTERNAL                             , 0x048, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x057, S0|S3|S5|FB|ADR  , &DnvNibbleTrainingExitHook            , EXTERNAL                             , 0x049, MspNone , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x062, S0|S3|S5|FB|ADR  , &ReadTraining                         , INTERNAL                             , 0x04A, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x057, S0|S3|S5|FB|ADR  , &DnvNibbleTrainingHook                , EXTERNAL                             , 0x04B, MspNone , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x061, S0|S3|S5|FB|ADR  , &WriteTraining                        , INTERNAL                             , 0x04C, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x057, S0|S3|S5|FB|ADR  , &DnvNibbleTrainingExitHook            , EXTERNAL                             , 0x04D, MspNone , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x063, S5               , &CommandClockTraining                 , INTERNAL                             , 0x04E, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x064, S5               , &RxTxSkewCtl                          , EXTERNAL                             , 0x04F, MspNone , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,  T_DDR4},
  { 0x0F5, S5| FB           , &FastBootChecker                      , INTERNAL                             , 0x050, MspAll  , DYNVAR_MAX,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x065, S5| FB           , &SearchRmtWrapper                     , INTERNAL                             , 0x051, MspAll  , DYNVAR_MAX,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x0F0, 0                , &PerformanceLatency                   , INTERNAL                             , 0x052, MspAll  , DYNVAR_MAX,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x065, S5|FB            , &CpgcBaseLineTest                     , EXTERNAL                             , 0x053, MspAll  , DYNVAR_MAX,                                                 P_SIM,   F_ALL,    C_ALL,   T_ALL},
  { 0x066, S0|S3|S5|FB|ADR  , &PhyViewTable                         , INTERNAL                             , 0x054, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x068, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , DisableRank2RankSwitching            , 0x055, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x069, S0|S3|S5|FB|ADR  , &VrefOverride                         , EXTERNAL                             , 0x056, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x070, S3|S5|FB         , &MmrcExecuteTask                      , DunitInitNotComplete                 , 0x057, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x071, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , MmapAftTrain                         , 0x058, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x072, S0|S3|S5|FB|ADR  , &ProgSliceChannelHash                 , EXTERNAL                             , 0x059, MspNone , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x073, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , DUnitAftTrain                        , 0x05A, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x075, S3               , &MmrcExecuteTask                      , DramWake                             , 0x05B, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x076, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , ProgDunitPerfPowerSettings           , 0x05C, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x077, S3|S5|FB         , &MmrcExecuteTask                      , ChangeRefreshPeriod                  , 0x05D, MspNone , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x078, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , InitScrambler                        , 0x05E, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x079, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , MitigationFeature                    , 0x05F, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x080, S5               , &PassGateTest                         , INTERNAL                             , 0x060, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x081, S0|S3|S5|FB|ADR  , &DisplayInformation                   , INTERNAL                             , 0x061, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x082, S5               , &PostPackageRepairEntry               , INTERNAL                             , 0x062, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x083, S0|S3|S5|FB| ADR , &RaplSupport                          , EXTERNAL                             , 0x063, MspNone , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x0B0, S5|FB            , &CaParityEnable                       , EXTERNAL                             , 0x064, MspAll  , DESTROY_CONTENT_S0,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x074, S0|ADR           , &MmrcExecuteTask                      , DunitToggleOffOn                     , 0x065, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x0A0, S5|FB            , &MmrcExecuteTask                      , DunitInitComplete                    , 0x066, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x0B2, S0|S5|FB|ADR     , &MmrcExecuteTask                      , SetUceFilter                         , 0x067, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  // Denverton AptioV Override Start- EIP#424615
  #if DISABLE_MEMTEST_MRC_FB
  { 0x084, S0|S5            , &MemoryTest                           , INTERNAL                             , 0x068, MspAllP , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  #else
  { 0x084, S0|S5|FB         , &MemoryTest                           , INTERNAL                             , 0x068, MspAllP , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  #endif
  // Denverton AptioV Override End- EIP#424615
  { 0x085, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , Enable32bitBus                       , 0x069, MspNone , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x086, S0|S3|S5|FB|ADR  , &ScrubMemory                          , INTERNAL                             , 0x06A, MspAll  , DYNVAR_MAX,       P_SIM|P_EMU_DUNIT|P_JTAG|P_INT|P_CRB|P_MEM_DOWN,   F_ALL,    C_ALL,   T_ALL},
  { 0x0B0, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , PostMemTestDunitFeatures             , 0x06B, MspNone , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x087, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , ConnectPmiToBunit                    , 0x06C, MspAll  , DYNVAR_MAX,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x088, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , ShadowMrsToXbuf                      , 0x06D, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x035, S0|S5|FB|ADR     , &MmrcExecuteTask                      , modmem_init_periodiccomp_seq         , 0x06E, MspNone , DYNVAR_MAX,       P_SIM|P_INT|P_CRB|P_MEM_DOWN|P_EMU_DUNIT|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x089, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , DunitInitComplete                    , 0x06F, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x090, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , LeakyBucket                          , 0x070, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x091, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , ShadowMrs2                           , 0x071, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x092, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , ProgramBunitAunit                    , 0x072, MspNone , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x093, S0|S3|S5|FB|ADR  , &RestoreArmNvDimms                    , EXTERNAL                             , 0x073, MspNone , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x093, S0|S3|S5|FB|ADR  , &ProgramParityCheck                   , EXTERNAL                             , 0x074, MspNone , DYNVAR_MAX,                         P_INT|P_CRB|P_MEM_DOWN|P_JTAG,   F_ALL,    C_ALL,   T_ALL},
  { 0x0A0, S0|S3|S5|FB|ADR  , &MciDunit                             , EXTERNAL                             , 0x075, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x094, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , PrintDunitTable                      , 0x076, MspAll  , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x095, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , MemoryThermalThrottlingSettings      , 0x077, MspNone , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x096, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , MemHotSettings                       , 0x078, MspNone , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x097, S0|S3|S5|FB|ADR  , &MmrcExecuteTask                      , MemTripSettings                      , 0x079, MspNone , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { 0x098, S0|S3|S5|FB|ADR  , &SignalPunitMemInitDone               , EXTERNAL                             , 0x07A, MspNone , DYNVAR_MAX,                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL},
  { TASK_FUNCTION_DESC_DONE },
};

#if CAPSULESTRINGS
char *CapsuleStrings[] = {
                    "PreventDdrioClearS0",  // 0x000
                           "modmem_start",  // 0x001
                    "modmem_init_sfr_seq",  // 0x002
                  "modmem_adpll_prog_seq",  // 0x003
              "modmem_init_staticcfg_seq",  // 0x004
             "modmem_init_ch1x8ch0x8_seq",  // 0x005
             "modmem_init_ch1x8ch0x4_seq",  // 0x006
             "modmem_init_ch1x4ch0x8_seq",  // 0x007
             "modmem_init_ch1x4ch0x4_seq",  // 0x008
               "modmem_init_ch0pmrst_seq",  // 0x009
             "modmem_wait_adpll_lock_seq",  // 0x00A
             "modmem_adpll_locktimer_seq",  // 0x00B
                 "modmem_init_dllcfg_seq",  // 0x00C
                                 "dll_wa",  // 0x00D
         "modmem_init_clkdividersync_seq",  // 0x00E
             "modmem_init_phyrst_ch0_seq",  // 0x00F
             "modmem_init_phyrst_ch1_seq",  // 0x010
          "modmem_init_rxfiforst_ch0_seq",  // 0x011
          "modmem_init_rxfiforst_ch1_seq",  // 0x012
          "modmem_init_phyrst_common_seq",  // 0x013
               "modmem_init_compinit_seq",  // 0x014
          "modmem_init_pointerenable_seq",  // 0x015
              "modmem_init_dramreset_seq",  // 0x016
           "modmem_init_iobufact_ch0_seq",  // 0x017
           "modmem_init_iobufact_ch1_seq",  // 0x018
        "modmem_init_compovr_disable_seq",  // 0x019
           "modmem_init_dqdynclkgate_seq",  // 0x01A
           "modmem_init_dqdynclkgate_dis",  // 0x01B
            "modmem_init_disable_ch0_seq",  // 0x01C
   "modmem_init_spidinitcomplete_ch0_seq",  // 0x01D
            "modmem_init_disable_ch1_seq",  // 0x01E
   "modmem_init_spidinitcomplete_ch1_seq",  // 0x01F
            "modmem_init_compclkgate_seq",  // 0x020
            "modmem_init_compclkgate_dis",  // 0x021
             "modmem_init_criclkgate_seq",  // 0x022
             "modmem_init_criclkgate_dis",  // 0x023
                 "modmem_init_ctle_po_en",  // 0x024
                    "CmdOverrideSettings",  // 0x025
                           "DisableScrub",  // 0x026
                             "DisableEcc",  // 0x027
                       "DisableScrambler",  // 0x028
                          "DunitDefaults",  // 0x029
                         "EnableChannels",  // 0x02A
                         "DisableChannel",  // 0x02B
                            "EnClkGating",  // 0x02C
                  "ClearSelfRefreshClamp",  // 0x02D
                         "ClrSelfRefresh",  // 0x02E
                          "DdrTimingCtrl",  // 0x02F
                      "CommandClockEntry",  // 0x030
                         "CommandRestore",  // 0x031
                       "GroupSaveRestore",  // 0x032
                              "DDR3Reset",  // 0x033
                          "DUnitForTrain",  // 0x034
                           "MmapForTrain",  // 0x035
                              "DunitWake",  // 0x036
                    "ChangeRefreshPeriod",  // 0x037
                       "ConnectPmiToCpgc",  // 0x038
                      "DunitInitComplete",  // 0x039
                               "DramWake",  // 0x03A
                               "PreJedec",  // 0x03B
                   "ReInitializeFunction",  // 0x03C
                              "PostJedec",  // 0x03D
                     "HandleR2RSwitching",  // 0x03E
                      "EarlySetWriteVref",  // 0x03F
                       "ConnectPmiToCpgc",  // 0x040
                      "DunitInitComplete",  // 0x041
                       "CpgcBaseLineTest",  // 0x042
                            "VocTraining",  // 0x043
                          "ReceiveEnable",  // 0x044
                           "EarlyMprRead",  // 0x045
                  "DnvNibbleTrainingHook",  // 0x046
                      "FineWriteLeveling",  // 0x047
                    "CoarseWriteLeveling",  // 0x048
              "DnvNibbleTrainingExitHook",  // 0x049
                           "ReadTraining",  // 0x04A
                  "DnvNibbleTrainingHook",  // 0x04B
                          "WriteTraining",  // 0x04C
              "DnvNibbleTrainingExitHook",  // 0x04D
                   "CommandClockTraining",  // 0x04E
                            "RxTxSkewCtl",  // 0x04F
                        "FastBootChecker",  // 0x050
                       "SearchRmtWrapper",  // 0x051
                     "PerformanceLatency",  // 0x052
                       "CpgcBaseLineTest",  // 0x053
                           "PhyViewTable",  // 0x054
              "DisableRank2RankSwitching",  // 0x055
                           "VrefOverride",  // 0x056
                   "DunitInitNotComplete",  // 0x057
                           "MmapAftTrain",  // 0x058
                   "ProgSliceChannelHash",  // 0x059
                          "DUnitAftTrain",  // 0x05A
                               "DramWake",  // 0x05B
             "ProgDunitPerfPowerSettings",  // 0x05C
                    "ChangeRefreshPeriod",  // 0x05D
                          "InitScrambler",  // 0x05E
                      "MitigationFeature",  // 0x05F
                           "PassGateTest",  // 0x060
                     "DisplayInformation",  // 0x061
                 "PostPackageRepairEntry",  // 0x062
                            "RaplSupport",  // 0x063
                         "CaParityEnable",  // 0x064
                       "DunitToggleOffOn",  // 0x065
                      "DunitInitComplete",  // 0x066
                           "SetUceFilter",  // 0x067
                             "MemoryTest",  // 0x068
                         "Enable32bitBus",  // 0x069
                            "ScrubMemory",  // 0x06A
               "PostMemTestDunitFeatures",  // 0x06B
                      "ConnectPmiToBunit",  // 0x06C
                        "ShadowMrsToXbuf",  // 0x06D
           "modmem_init_periodiccomp_seq",  // 0x06E
                      "DunitInitComplete",  // 0x06F
                            "LeakyBucket",  // 0x070
                             "ShadowMrs2",  // 0x071
                      "ProgramBunitAunit",  // 0x072
                      "RestoreArmNvDimms",  // 0x073
                     "ProgramParityCheck",  // 0x074
                               "MciDunit",  // 0x075
                        "PrintDunitTable",  // 0x076
        "MemoryThermalThrottlingSettings",  // 0x077
                         "MemHotSettings",  // 0x078
                        "MemTripSettings",  // 0x079
                 "SignalPunitMemInitDone",  // 0x07A
                       "EnableChannels_x",  // 0x07B
                         "DoRegisterInit",  // 0x07C
                      "DoRegisterInitCke",  // 0x07D
                      "ClearSpdResetFlag",  // 0x07E
                              "JedecInit",  // 0x07F
                          "DisBUnitCache",  // 0x080
               "ConnectPmiToCpgcPostBoot",  // 0x081
              "ConnectPmiToBunitPostBoot",  // 0x082
                         "DUnitAftTrainx",  // 0x083
                         "CheckDunitFuse",  // 0x084
                           "PeriodicComp",  // 0x085
                          "InitializeEcc",  // 0x086
                            "EnableScrub",  // 0x087
                         "DramRaplLocked",  // 0x088
                               "DramRapl",  // 0x089
                            "EccLaneSwap",  // 0x08A
          "modmem_init_comp_vref_ctl_seq",  // 0x08B
       "modmem_init_lrcomp_vref_ctrl_seq",  // 0x08C
                 "modmem_init_odt_wa_seq",  // 0x08D
                 "modmem_comp_bypass_seq",  // 0x08E
                 "PerfLatencyDefaultsCh0",  // 0x08F
                 "PerfLatencyDefaultsCh1",  // 0x090
                          "ReadSpareBits",  // 0x091
                            "CPGC_ENABLE",  // 0x092
                             "CPGC_LOOPS",  // 0x093
                          "CPGC_SETUP_VA",  // 0x094
                            "CPGC_FIXVAR",  // 0x095
                       "CPGC_CWL_PATTERN",  // 0x096
                         "CPGC_SETUP_LVL",  // 0x097
                             "CPGC_CADB1",  // 0x098
                        "CPGC_CADB1_BUFx",  // 0x099
                           "CPGC_RUNTEST",  // 0x09A
            "CPGC_RUNTEST_PARALLEL_DUMMY",  // 0x09B
            "CPGC_RUNTEST_PARALLEL_CLEAR",  // 0x09C
                  "CPGC_RUNTEST_PARALLEL",  // 0x09D
            "CPGC_RUNTEST_PARALLEL_CHECK",  // 0x09E
                           "CPGC_DISABLE",  // 0x09F
                           "CPGC_MEMINIT",  // 0x0A0
                  "CPGC_MEMINIT_AND_TEST",  // 0x0A1
                           "CPGC_MEMTEST",  // 0x0A2
                           "PRECHARGEALL",  // 0x0A3
                   "RECEIVE_ENABLE_ENTRY",  // 0x0A4
                  "RECEIVE_ENABLE_ENTRYx",  // 0x0A5
                        "GET_RDCMD2RCVEN",  // 0x0A6
                        "SET_RDCMD2RCVEN",  // 0x0A7
                         "SEND_DRAM_INIT",  // 0x0A8
                                "PDA_SEQ",  // 0x0A9
                   "RECEIVE_ENABLE_EXITx",  // 0x0AA
                    "RECEIVE_ENABLE_EXIT",  // 0x0AB
                 "FINEWRITELEVEL_ENTRY_X",  // 0x0AC
                   "FINEWRITELEVEL_ENTRY",  // 0x0AD
                  "FINEWRITELEVEL_ENTRYx",  // 0x0AE
                  "FINEWRITELEVEL_EXIT_x",  // 0x0AF
                    "FINEWRITELEVEL_EXIT",  // 0x0B0
                              "WRLVLMODE",  // 0x0B1
                            "FORCEODT_ON",  // 0x0B2
                           "FORCEODT_OFF",  // 0x0B3
                           "FORCEODT_REL",  // 0x0B4
                "COARSEWRITELEVEL_ENTRYx",  // 0x0B5
                 "COARSEWRITELEVEL_ENTRY",  // 0x0B6
                 "COARSEWRITELEVEL_EXITx",  // 0x0B7
                  "COARSEWRITELEVEL_EXIT",  // 0x0B8
             "EARLY_READ_TRAINING_ENTRYx",  // 0x0B9
              "EARLY_READ_TRAINING_ENTRY",  // 0x0BA
               "EARLY_READ_TRAINING_EXIT",  // 0x0BB
                       "ENABLE_MPR_MODEx",  // 0x0BC
                        "ENABLE_MPR_MODE",  // 0x0BD
                       "DISABLE_MPR_MODE",  // 0x0BE
                      "DISABLE_MPR_MODEx",  // 0x0BF
                     "READTRAINING_ENTRY",  // 0x0C0
                      "READTRAINING_EXIT",  // 0x0C1
                    "WRITETRAINING_ENTRY",  // 0x0C2
                     "WRITETRAINING_EXIT",  // 0x0C3
             "COMMANDCLOCKTRAINING_ENTRY",  // 0x0C4
              "COMMANDCLOCKTRAINING_EXIT",  // 0x0C5
                            "RELEASE_CKE",  // 0x0C6
                             "ENABLE_CKE",  // 0x0C7
                            "DISABLE_CKE",  // 0x0C8
                  "RESETDRAMS_COMMON_SET",  // 0x0C9
                "RESETDRAMS_COMMON_CLEAR",  // 0x0CA
                     "ENABLE_RELEASE_CKE",  // 0x0CB
                         "RESETDRAMS_SIM",  // 0x0CC
                    "SpdResetNeededEntry",  // 0x0CD
                         "SetSpdResetPmc",  // 0x0CE
                 "DetermineBootModeEntry",  // 0x0CF
                        "IsDunitEmuModel",  // 0x0D0
                      "CPGC_MPR_TRAINING",  // 0x0D1
                     "CPGC_CWL_SIM_SETUP",  // 0x0D2
                   "CPGC_CWL_SIM_RESTORE",  // 0x0D3
              "CPGC_TURNAROUNDS_RECONFIG",  // 0x0D4
                    "RMT_CLEAR_REGISTERS",  // 0x0D5
                  "RMT_GET_CMD_AND_VALUE",  // 0x0D6
                      "CPGC_ONETIME_INIT",  // 0x0D7
                      "FIFO_RESET_ENABLE",  // 0x0D8
                     "FIFO_RESET_ENABLEx",  // 0x0D9
                     "FIFO_RESET_DISABLE",  // 0x0DA
                    "FIFO_RESET_DISABLEx",  // 0x0DB
                     "PERFORM_FIFO_RESET",  // 0x0DC
                   "PASS_GATE_SAVE_ENTRY",  // 0x0DD
                         "PASS_GATE_EXIT",  // 0x0DE
                    "PASS_GATE_SET_ENTRY",  // 0x0DF
            "PASS_GATE_CPGC_STATIC_SETUP",  // 0x0E0
           "PASS_GATE_CPGC_VICTIMS_SETUP",  // 0x0E1
        "PASS_GATE_CPGC_AGG_WRITES_SETUP",  // 0x0E2
         "PASS_GATE_CPGC_AGG_READS_SETUP",  // 0x0E3
         "PASS_GATE_CPGC_AGGRESSOR_SETUP",  // 0x0E4
           "PASS_GATE_READ_RAPL_COUNTERS",  // 0x0E5
                   "PASS_GATE_START_TEST",  // 0x0E6
                    "PASS_GATE_STOP_TEST",  // 0x0E7
                      "CPGC_CLEAR_ERRORS",  // 0x0E8
                     "SmbusAddressToCltt",  // 0x0E9
                              "PPR_ENTRY",  // 0x0EA
                               "PPR_EXIT",  // 0x0EB
                       "PPR_STATIC_SETUP",  // 0x0EC
                          "PPR_DYN_SETUP",  // 0x0ED
                               "PPR_MODE",  // 0x0EE
                        "PPR_BASIC_WRITE",  // 0x0EF
                         "PPR_BASIC_READ",  // 0x0F0
                    "PPR_BASIC_WR_COMMON",  // 0x0F1
                             "INIT_ENTRY",  // 0x0F2
                              "INIT_EXIT",  // 0x0F3
                              "INIT_DMAP",  // 0x0F4
                            "INIT_STATIC",  // 0x0F5
                             "INIT_SETUP",  // 0x0F6
                     "FIFO_RESET_ENABLE2",  // 0x0F7
                     "VOC_TRAINING_ENTRY",  // 0x0F8
              "VOC_TRAINING_ENTRY_COMMON",  // 0x0F9
                           "VOC_PHY_INIT",  // 0x0FA
                    "VOC_PHY_INIT_COMMON",  // 0x0FB
                              "VOC_RCOMP",  // 0x0FC
                      "VOC_ENABLE_WLMODE",  // 0x0FD
                     "VOC_DISABLE_WLMODE",  // 0x0FE
                      "VOC_TRAINING_EXIT",  // 0x0FF
               "VOC_TRAINING_EXIT_COMMON",  // 0x100
                     "DUMMY_VOC_SUBTASKS",  // 0x101
                                "TxEqSet",  // 0x102
                        "TxSwingBoostSet",  // 0x103
                          "BREAKPOINTMRC",  // 0x104
      "DummyFunctionToCreateDynVariables",  // 0x105
};
#endif //CAPSULESTRINGS

CONST SUBTASK_INDEX_OFFSET SubtaskOffsetIndex[MAX_SUBTASKS + 1] = {
  { 0x03A, DramWake                          },
  { 0x06E, modmem_init_periodiccomp_seq      },
  { 0x08B, modmem_init_comp_vref_ctl_seq     },
  { 0x08C, modmem_init_lrcomp_vref_ctrl_seq  },
  { 0x08D, modmem_init_odt_wa_seq            },
  { 0x038, ConnectPmiToCpgc                  },
  { 0x06C, ConnectPmiToBunit                 },
  { 0x057, DunitInitNotComplete              },
  { 0x039, DunitInitComplete                 },
  { 0x0CD, SpdResetNeededEntry               },
  { 0x0D8, FIFO_RESET_ENABLE                 },
  { 0x0DA, FIFO_RESET_DISABLE                },
  { 0x0ED, PPR_DYN_SETUP                     },
  { 0x0F1, PPR_BASIC_WR_COMMON               },
  { 0x0DC, PERFORM_FIFO_RESET                },
  { 0x0FC, VOC_RCOMP                         },
  { 0x0F8, VOC_TRAINING_ENTRY                },
  { 0x0FA, VOC_PHY_INIT                      },
  { 0x0F9, VOC_TRAINING_ENTRY_COMMON         },
  { 0x0FB, VOC_PHY_INIT_COMMON               },
  { 0x0FD, VOC_ENABLE_WLMODE                 },
  { 0x0FE, VOC_DISABLE_WLMODE                },
  { 0x0FF, VOC_TRAINING_EXIT                 },
  { 0x100, VOC_TRAINING_EXIT_COMMON          },
  { 0x0C8, DISABLE_CKE                       },
  { 0x0C9, RESETDRAMS_COMMON_SET             },
  { 0x0CA, RESETDRAMS_COMMON_CLEAR           },
  { 0x0CB, ENABLE_RELEASE_CKE                },
  { 0x0B3, FORCEODT_OFF                      },
  { 0x07F, JedecInit                         },
  { 0x0B4, FORCEODT_REL                      },
  { 0x07C, DoRegisterInit                    },
  { 0x07D, DoRegisterInitCke                 },
  { 0x0C7, ENABLE_CKE                        },
  { 0x0C6, RELEASE_CKE                       },
  { 0x0B2, FORCEODT_ON                       },
  { 0x0A3, PRECHARGEALL                      },
};

CONST UINT8 InitData[] = {
  // FLAGS            CondVar                                   ADDRESS                                                       BOXTYPE                       MASK                       ACTION/dPFCT               DELAY      #Cond  Cond                                                                Val
  //
  // PreventDdrioClearS0
  //
  xxNMx1xx, xxxxxxxS                           ,                VAL1(SBONUS_MISC_B0_DUNIT_COMMON_REG)                       ,  BB(DUNIT_COMMON, _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                           1, 0, 
  ASSIGNDONE,
  //
  // modmem_start
  //
  xxxME2xx          , VAL2(PHY_INIT_RUN)       ,                VAL2(PM_CH0_SWMSG_DDRCC1_PHY_REG)                           ,  BB(DDRCC1_PHY,   _00000110), MASK2(0x1F0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x10),                                                         
  xxxME2xx          , VAL2(PHY_INIT_RUN)       ,                VAL2(PM_CH1_SWMSG_DDRCC1_PHY_REG)                           ,  BB(DDRCC1_PHY,   _00000110), MASK2(0x1F0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x10),                                                         
  ASSIGNDONE,
  //
  // modmem_init_sfr_seq
  //
  xxxMx1xx                                     ,                VAL1(ADPLL_CMN_CTRL6_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x30)              , AP(MMRC_SET_DELAY, ____T), VAL4(0x00000001), 2,   T(T_DDR3L),                                                         VAL1(0x30),                                                         T(T_DDR4),                                                          VAL1(0x10),                                                         
  ASSIGNDONE,
  //
  // modmem_adpll_prog_seq
  //
  xxxxx1xx                                     ,                VAL1(PLLDIVRATIOS_0_DDRPLL_REG)                             ,  BB(DDRPLL,       _00001000)                           , AP(MMRC_SET,       __F__),                   5,   F(F_1600),                                                          VAL1(0xC),                                                          F(F_1866),                                                          VAL1(0xE),                                                          F(F_2133),                                                          VAL1(0x10),                                                         F(F_2400),                                                          VAL1(0x12),                                                         F(F_2666),                                                          VAL1(0x14),                                                         
  xxxMx1xx                                     ,                VAL1(PLLDIVRATIOS_0_DDRPLL_REG)                             ,  BB(DDRPLL,       _00000110), MASK2(0xFFF0)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x310),                                                        
  xxxMx1xx                                     ,                VAL1(MPLLCFG0_DDRCC1_PHY_REG)                               ,  BB(DDRCC1_PHY,   _00001111), MASK4(0x1FC0379C)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x1C00600),                                                    
  xxxMx1xx                                     ,                VAL1(MPLLCFG1_DDRCC1_PHY_REG)                               ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x0000000A),
  ASSIGNDONE,
  //
  // modmem_init_staticcfg_seq
  //
  xxxMx1xx                                     ,                VAL1(TXDLLCFG5_DDRCC2_PHY_REG)                              ,  BB(DDRCC2_PHY,   _00000010), MASK1(0x30)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x30),                                                         
  xxxMx1xx                                     ,                VAL1(RXVREFCFG_DDRCC2_PHY_REG)                              ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x80)              , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL1(0x0),                                                          T(T_DDR4),                                                          VAL1(0x80),                                                         
  xxxMx1xx                                     ,                VAL1(RXVREFCFG_DDRCC2_PHY_REG)                              ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x7F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x60),                                                         
  xxxMx1xx                                     ,                VAL1(LCOMP_CFG1_DDRCC2_PHY_REG)                             ,  BB(DDRCC2_PHY,   _00000100), MASK1(0x4)               , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL1(0x0),                                                          T(T_DDR4),                                                          VAL1(0x4),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC2_PHY_REG)                             ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x4)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x4),                                                          
  xxxMx2xx                                     ,                VAL2(PTROFFSET_CH0_DDRCC2_PHY_REG)                          ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x1F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(CMDSIGCTL_CH0_DDRCC2_PHY_REG)                          ,  BB(DDRCC2_PHY,   _00000011), MASK2(0x3FFF)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x58B),                                                        
  xxxMx2xx                                     ,                VAL2(CMDDRVEN_CH0_DDRCC2_PHY_REG)                           ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x3F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x3F),                                                         
  xxxMx2xx                                     ,                VAL2(CTLSIGCTL_CH0_DDRCC2_PHY_REG)                          ,  BB(DDRCC2_PHY,   _00000011), MASK2(0x3FFF)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x58B),                                                        
  xxxMx2xx                                     ,                VAL2(TXDLLCFG3_CH0_DDRCC2_PHY_REG)                          ,  BB(DDRCC2_PHY,   _00000111), MASK3(0x3FFFF)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(TXDLLCFG4_CH0_DDRCC2_PHY_REG)                          ,  BB(DDRCC2_PHY,   _00000111), MASK3(0x3FFFF)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CTLDRVEN_CH0_DDRCC2_PHY_REG)                           ,  BB(DDRCC2_PHY,   _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxxMx2xx                                     ,                VAL2(CTLCMDSIGCTL_CH0_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00000011), MASK2(0x3FFF)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x58B),                                                        
  xxNMx2xx, xxxxxxIx                           , _I(  0)      , VAL2(CTLCMDDRVEN_CH0_DDRCC2_PHY_REG)                        ,  BB(DDRCC2_PHY,   _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xB),                                                          
  xxNxE2xx, xxxxxxIx, VAL2(CH0_EN)             , _I(  0)      , VAL2(CTLCMD_AFE_CH0_DDRCC2_PHY_REG)                         ,  BB(DDRCC2_PHY,   _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRCC2_PHY_CTLCMD_AFE_CH0),                                
  xxNMx2xx, xxxxxxIx                           , _I(  1)      , VAL2(CTLCMDDRVEN_CH0_DDRCC2_PHY_REG)                        ,  BB(DDRCC2_PHY,   _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxNxE2xx, xxxxxxIx, VAL2(CH0_EN)             , _I(  1)      , VAL2(CTLCMD_AFE_CH0_DDRCC2_PHY_REG)                         ,  BB(DDRCC2_PHY,   _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRCC2_PHY_CTLCMD_AFE_CH0_1),                              
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH1_DDRCC2_PHY_REG)                             ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x4)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x4),                                                          
  xxxMx2xx                                     ,                VAL2(PTROFFSET_CH1_DDRCC2_PHY_REG)                          ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x1F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(CMDSIGCTL_CH1_DDRCC2_PHY_REG)                          ,  BB(DDRCC2_PHY,   _00000011), MASK2(0x3FFF)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x58B),                                                        
  xxxMx2xx                                     ,                VAL2(CMDDRVEN_CH1_DDRCC2_PHY_REG)                           ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x3F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x3F),                                                         
  xxxMx2xx                                     ,                VAL2(CTLSIGCTL_CH1_DDRCC2_PHY_REG)                          ,  BB(DDRCC2_PHY,   _00000011), MASK2(0x3FFF)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x58B),                                                        
  xxxMx2xx                                     ,                VAL2(TXDLLCFG3_CH1_DDRCC2_PHY_REG)                          ,  BB(DDRCC2_PHY,   _00000111), MASK3(0x3FFFF)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(TXDLLCFG4_CH1_DDRCC2_PHY_REG)                          ,  BB(DDRCC2_PHY,   _00000111), MASK3(0x3FFFF)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CTLDRVEN_CH1_DDRCC2_PHY_REG)                           ,  BB(DDRCC2_PHY,   _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxxMx2xx                                     ,                VAL2(CTLCMDSIGCTL_CH1_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00000011), MASK2(0x3FFF)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x58B),                                                        
  xxNMx2xx, xxxxxxIx                           , _I(  0)      , VAL2(CTLCMDDRVEN_CH1_DDRCC2_PHY_REG)                        ,  BB(DDRCC2_PHY,   _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xB),                                                          
  xxNxE2xx, xxxxxxIx, VAL2(CH1_EN)             , _I(  0)      , VAL2(CTLCMD_AFE_CH1_DDRCC2_PHY_REG)                         ,  BB(DDRCC2_PHY,   _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRCC2_PHY_CTLCMD_AFE_CH1),                                
  xxNMx2xx, xxxxxxIx                           , _I(  1)      , VAL2(CTLCMDDRVEN_CH1_DDRCC2_PHY_REG)                        ,  BB(DDRCC2_PHY,   _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxNxE2xx, xxxxxxIx, VAL2(CH1_EN)             , _I(  1)      , VAL2(CTLCMD_AFE_CH1_DDRCC2_PHY_REG)                         ,  BB(DDRCC2_PHY,   _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRCC2_PHY_CTLCMD_AFE_CH1_1),                              
  xxxMx2xx                                     ,                VAL2(CC02_LRCOMP_CFG1_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00001110), MASK3(0x7FFFFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x4020A),                                                      
  xxxxx2xx                                     ,                VAL2(CC02_LRCOMP_CFG1_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00000001)                           , AP(MMRC_SET,       __F__),                   5,   F(F_1600),                                                          VAL1(0x50),                                                         F(F_1866),                                                          VAL1(0x5D),                                                         F(F_2133),                                                          VAL1(0x6A),                                                         F(F_2400),                                                          VAL1(0x78),                                                         F(F_2666),                                                          VAL1(0x85),                                                         
  xxxMx2xx                                     ,                VAL2(CC02_LRCOMP_CFG2_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00001111), MASK4(0x7FFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x202025),                                                     
  xxxMx2xx                                     ,                VAL2(CC02_LRCOMP_OVR0_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00000110), MASK2(0xFE0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x20),                                                         
  xxxMx2xx                                     ,                VAL2(CC02_LRCOMP_CTL0_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00000010), MASK1(0x3C)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1C),                                                         
  xxxMx2xx                                     ,                VAL2(CC02_LRCOMP_CTL1_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00000011), MASK2(0x3FF)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x180),                                                        
  xxxMx2xx                                     ,                VAL2(CC02_TXDLYCOMP_0_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00001100), MASK2(0x3E0)             , AP(MMRC_SET,       __F__),                   5,   F(F_1600),                                                          VAL2(0xC0),                                                         F(F_1866),                                                          VAL2(0x140),                                                        F(F_2133),                                                          VAL2(0x60),                                                         F(F_2400),                                                          VAL2(0x140),                                                        F(F_2666),                                                          VAL2(0xE0),                                                         
  xxxMx2xx                                     ,                VAL2(CC02_TXDLYCOMP_0_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(CC02_TXDLYCOMP_1_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00000100), MASK1(0x7C)              , AP(MMRC_SET,       __F__),                   5,   F(F_1600),                                                          VAL1(0x18),                                                         F(F_1866),                                                          VAL1(0x28),                                                         F(F_2133),                                                          VAL1(0xC),                                                          F(F_2400),                                                          VAL1(0x28),                                                         F(F_2666),                                                          VAL1(0x1C),                                                         
  xxxxx2xx                                     ,                VAL2(CC02_TXDLYCOMPOVR_DDRCC2_PHY_REG)                      ,  BB(DDRCC2_PHY,   _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x74),                                                         
  xxxMx2xx                                     ,                VAL2(CC02_LRCOMP_CTL2_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00000111), MASK3(0x7FFFF)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x3F444),                                                      
  xxxMx2xx                                     ,                VAL2(CC02_LRCOMP_CTL3_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00000010), MASK1(0x10)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x10),                                                         
  xxxMx2xx                                     ,                VAL2(CC02_LRCOMP_CTL3_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00000011), MASK2(0xFFF)             , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL2(0x75D),                                                        T(T_DDR4),                                                          VAL2(0x145),                                                        
  xxxxx2xx                                     ,                VAL2(CC02_LRCOMP_CTL4_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x88),                                                         
  xxxMx2xx                                     ,                VAL2(CC02_LRCOMP_CTL5_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00000011), MASK2(0x1FF)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x1BF),                                                        
  xxxMx2xx                                     ,                VAL2(CC02_TXDLYCOMP_2_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00000011), MASK2(0x1FFF)            , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL2(0x404),                                                        
  xxxMx1xx                                     ,                VAL1(TXDLLCFG5_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000010), MASK1(0x30)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x30),                                                         
  xxxMx1xx                                     ,                VAL1(RXVREFCFG_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x80)              , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL1(0x0),                                                          T(T_DDR4),                                                          VAL1(0x80),                                                         
  xxxMx1xx                                     ,                VAL1(RXVREFCFG_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x7F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x60),                                                         
  xxxMx1xx                                     ,                VAL1(GCOMP_CFG1_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00001000), MASK1(0x10)              , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL1(0x0),                                                          T(T_DDR4),                                                          VAL1(0x10),                                                         
  xxxMx1xx                                     ,                VAL1(LCOMP_CFG1_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000100), MASK1(0x4)               , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL1(0x0),                                                          T(T_DDR4),                                                          VAL1(0x4),                                                          
  xxxMx1xx                                     ,                VAL1(LCOMP_CFG1_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000010), MASK1(0xE0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xE0),                                                          // Remove? Due to ODT WA?
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000011), MASK2(0xC10)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0xC10),                                                        
  xxxMx2xx                                     ,                VAL2(PTROFFSET_CH0_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(CMDSIGCTL_CH0_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000011), MASK2(0x3FFF)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x58B),                                                        
  xxxMx2xx                                     ,                VAL2(CMDDRVEN_CH0_DDRCC1_PHY_REG)                           ,  BB(DDRCC1_PHY,   _00000110), MASK2(0x7FE)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x7FE),                                                        
  xxxMx2xx                                     ,                VAL2(CLKSIGCTL_CH0_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001111), MASK4(0xFFFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x10842FF),                                                    
  xxxMx2xx                                     ,                VAL2(TXDLLCFG3_CH0_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000111), MASK3(0x3FFFF)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(TXDLLCFG4_CH0_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000111), MASK3(0x3FFFF)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CLKMISC_CH0_DDRCC1_PHY_REG)                            ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1E),                                                         
  xxxxx2xx                                     ,                VAL2(CLK_AFE_CH0_DDRCC1_PHY_REG)                            ,  BB(DDRCC1_PHY,   _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRCC1_PHY_CLK_AFE_CH0),                                   
  xxxMx2xx                                     ,                VAL2(PM_CH0_PGOVR_DDRCC1_PHY_REG)                           ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x8),                                                          
  xxxMx2xx                                     ,                VAL2(PM_CH0_CONFIG0_DDRCC1_PHY_REG)                         ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(PM_CH0_CONFIG2_DDRCC1_PHY_REG)                         ,  BB(DDRCC1_PHY,   _00000100), MASK1(0x4)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH0_CONFIG4_DDRCC1_PHY_REG)                         ,  BB(DDRCC1_PHY,   _00001100)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH0_CONFIG4_DDRCC1_PHY_REG)                         ,  BB(DDRCC1_PHY,   _00000010)                           , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600|F_1866,T_DDR3L),                                          VAL1(0x1),                                                          FT(F_1600|F_1866|F_2133,T_DDR4),                                    VAL1(0x1),                                                          FT(F_2400|F_2666,T_DDR4),                                           VAL1(0x2),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH0_CONFIG4_DDRCC1_PHY_REG)                         ,  BB(DDRCC1_PHY,   _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH0_CONFIG5_DDRCC1_PHY_REG)                         ,  BB(DDRCC1_PHY,   _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x6000000),                                                    
  xxxMx2xx                                     ,                VAL2(PM_CH0_DELAY0_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001000), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH0_DELAY0_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000100)                           , AP(MMRC_SET,       __F_T),                   4,   FT(F_1600|F_1866,T_DDR3L),                                          VAL1(0x2),                                                          FT(F_1600|F_1866,T_DDR4),                                           VAL1(0x2),                                                          FT(F_2133|F_2400,T_DDR4),                                           VAL1(0x3),                                                          FT(F_2666,T_DDR4),                                                  VAL1(0x4),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH0_DELAY0_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH0_DELAY1_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x1E000000),                                                   
  xxxxx2xx                                     ,                VAL2(PM_CH0_DELAY2_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001110)                           , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600|F_1866,T_DDR3L),                                          VAL3(0x101),                                                        FT(F_1600|F_1866|F_2133,T_DDR4),                                    VAL3(0x101),                                                        FT(F_2400|F_2666,T_DDR4),                                           VAL3(0x202),                                                        
  xxxxx2xx                                     ,                VAL2(PM_CH0_DELAY2_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH0_DELAY3_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001111)                           , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600|F_1866,T_DDR3L),                                          VAL4(0x10001),                                                      FT(F_1600|F_1866|F_2133,T_DDR4),                                    VAL4(0x10001),                                                      FT(F_2400|F_2666,T_DDR4),                                           VAL4(0x20002),                                                      
  xxxxx2xx                                     ,                VAL2(PM_CH0_DELAY4_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001000)                           , AP(MMRC_SET,       __F__),                   5,   F(F_1600),                                                          VAL1(0x45),                                                         F(F_1866),                                                          VAL1(0x51),                                                         F(F_2133),                                                          VAL1(0x5D),                                                         F(F_2400),                                                          VAL1(0x68),                                                         F(F_2666),                                                          VAL1(0x74),                                                         
  xxxxx2xx                                     ,                VAL2(PM_CH0_DELAY4_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH0_DELAY5_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001000)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH0_DELAY5_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000111)                           , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600|F_1866,T_DDR3L),                                          VAL3(0x10101),                                                      FT(F_1600|F_1866|F_2133,T_DDR4),                                    VAL3(0x10101),                                                      FT(F_2400|F_2666,T_DDR4),                                           VAL3(0x20202),                                                      
  xxxxx2xx                                     ,                VAL2(PM_CH0_DELAY6_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH0_DELAY7_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(PM_CH0_DELAY8_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001111), MASK4(0x1FFFFF0)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(PM_CH0_DELAY8_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000001), MASK1(0xF)               , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600|F_1866,T_DDR3L),                                          VAL1(0x1),                                                          FT(F_1600|F_1866|F_2133,T_DDR4),                                    VAL1(0x1),                                                          FT(F_2400|F_2666,T_DDR4),                                           VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(PM_CH0_DELAY9_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001000), MASK1(0x78)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(PM_CH0_DELAY9_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001100), MASK2(0x780)             , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600|F_1866,T_DDR3L),                                          VAL2(0x80),                                                         FT(F_1600|F_1866|F_2133,T_DDR4),                                    VAL2(0x80),                                                         FT(F_2400|F_2666,T_DDR4),                                           VAL2(0x100),                                                        
  xxxMx2xx                                     ,                VAL2(PM_CH0_DELAY9_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000111), MASK3(0x7FFFFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH1_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000011), MASK2(0xC10)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0xC10),                                                        
  xxxMx2xx                                     ,                VAL2(PTROFFSET_CH1_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(CMDSIGCTL_CH1_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000011), MASK2(0x3FFF)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x58B),                                                        
  xxxMx2xx                                     ,                VAL2(CMDDRVEN_CH1_DDRCC1_PHY_REG)                           ,  BB(DDRCC1_PHY,   _00000110), MASK2(0x7FE)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x7FE),                                                        
  xxxMx2xx                                     ,                VAL2(CLKSIGCTL_CH1_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001111), MASK4(0xFFFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x10842FF),                                                    
  xxxMx2xx                                     ,                VAL2(TXDLLCFG3_CH1_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000111), MASK3(0x3FFFF)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(TXDLLCFG4_CH1_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000111), MASK3(0x3FFFF)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CLKMISC_CH1_DDRCC1_PHY_REG)                            ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1E),                                                         
  xxxxx2xx                                     ,                VAL2(CLK_AFE_CH1_DDRCC1_PHY_REG)                            ,  BB(DDRCC1_PHY,   _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRCC1_PHY_CLK_AFE_CH1),                                   
  xxxMx2xx                                     ,                VAL2(PM_CH1_PGOVR_DDRCC1_PHY_REG)                           ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x8),                                                          
  xxxMx2xx                                     ,                VAL2(PM_CH1_CONFIG0_DDRCC1_PHY_REG)                         ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(PM_CH1_CONFIG2_DDRCC1_PHY_REG)                         ,  BB(DDRCC1_PHY,   _00000100), MASK1(0x4)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH1_CONFIG4_DDRCC1_PHY_REG)                         ,  BB(DDRCC1_PHY,   _00001100)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH1_CONFIG4_DDRCC1_PHY_REG)                         ,  BB(DDRCC1_PHY,   _00000010)                           , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600|F_1866,T_DDR3L),                                          VAL1(0x1),                                                          FT(F_1600|F_1866|F_2133,T_DDR4),                                    VAL1(0x1),                                                          FT(F_2400|F_2666,T_DDR4),                                           VAL1(0x2),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH1_CONFIG4_DDRCC1_PHY_REG)                         ,  BB(DDRCC1_PHY,   _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH1_CONFIG5_DDRCC1_PHY_REG)                         ,  BB(DDRCC1_PHY,   _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x6000000),                                                    
  xxxMx2xx                                     ,                VAL2(PM_CH1_DELAY0_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001000), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH1_DELAY0_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000100)                           , AP(MMRC_SET,       __F_T),                   4,   FT(F_1600|F_1866,T_DDR3L),                                          VAL1(0x2),                                                          FT(F_1600|F_1866,T_DDR4),                                           VAL1(0x2),                                                          FT(F_2133|F_2400,T_DDR4),                                           VAL1(0x3),                                                          FT(F_2666,T_DDR4),                                                  VAL1(0x4),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH1_DELAY0_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH1_DELAY1_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x1E000000),                                                   
  xxxxx2xx                                     ,                VAL2(PM_CH1_DELAY2_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001110)                           , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600|F_1866,T_DDR3L),                                          VAL3(0x101),                                                        FT(F_1600|F_1866|F_2133,T_DDR4),                                    VAL3(0x101),                                                        FT(F_2400|F_2666,T_DDR4),                                           VAL3(0x202),                                                        
  xxxxx2xx                                     ,                VAL2(PM_CH1_DELAY2_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH1_DELAY3_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001111)                           , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600|F_1866,T_DDR3L),                                          VAL4(0x10001),                                                      FT(F_1600|F_1866|F_2133,T_DDR4),                                    VAL4(0x10001),                                                      FT(F_2400|F_2666,T_DDR4),                                           VAL4(0x20002),                                                      
  xxxxx2xx                                     ,                VAL2(PM_CH1_DELAY4_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001000)                           , AP(MMRC_SET,       __F__),                   5,   F(F_1600),                                                          VAL1(0x45),                                                         F(F_1866),                                                          VAL1(0x51),                                                         F(F_2133),                                                          VAL1(0x5D),                                                         F(F_2400),                                                          VAL1(0x68),                                                         F(F_2666),                                                          VAL1(0x74),                                                         
  xxxxx2xx                                     ,                VAL2(PM_CH1_DELAY4_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH1_DELAY5_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001000)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH1_DELAY5_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000111)                           , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600|F_1866,T_DDR3L),                                          VAL3(0x10101),                                                      FT(F_1600|F_1866|F_2133,T_DDR4),                                    VAL3(0x10101),                                                      FT(F_2400|F_2666,T_DDR4),                                           VAL3(0x20202),                                                      
  xxxxx2xx                                     ,                VAL2(PM_CH1_DELAY6_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(PM_CH1_DELAY7_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(PM_CH1_DELAY8_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001111), MASK4(0x1FFFFF0)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(PM_CH1_DELAY8_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000001), MASK1(0xF)               , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600|F_1866,T_DDR3L),                                          VAL1(0x1),                                                          FT(F_1600|F_1866|F_2133,T_DDR4),                                    VAL1(0x1),                                                          FT(F_2400|F_2666,T_DDR4),                                           VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(PM_CH1_DELAY9_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001000), MASK1(0x78)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(PM_CH1_DELAY9_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00001100), MASK2(0x780)             , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600|F_1866,T_DDR3L),                                          VAL2(0x80),                                                         FT(F_1600|F_1866|F_2133,T_DDR4),                                    VAL2(0x80),                                                         FT(F_2400|F_2666,T_DDR4),                                           VAL2(0x100),                                                        
  xxxMx2xx                                     ,                VAL2(PM_CH1_DELAY9_DDRCC1_PHY_REG)                          ,  BB(DDRCC1_PHY,   _00000111), MASK3(0x7FFFFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CC1_LRCOMP_CFG1_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00001110), MASK3(0x7FFFFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x4020A),                                                      
  xxxxx2xx                                     ,                VAL2(CC1_LRCOMP_CFG1_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000001)                           , AP(MMRC_SET,       __F__),                   5,   F(F_1600),                                                          VAL1(0x50),                                                         F(F_1866),                                                          VAL1(0x5D),                                                         F(F_2133),                                                          VAL1(0x6A),                                                         F(F_2400),                                                          VAL1(0x78),                                                         F(F_2666),                                                          VAL1(0x85),                                                         
  xxxMx2xx                                     ,                VAL2(CC1_LRCOMP_CFG2_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00001111), MASK4(0x7FFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x202025),                                                     
  xxxMx2xx                                     ,                VAL2(CC1_LRCOMP_OVR0_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000110), MASK2(0xFE0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x20),                                                         
  xxxMx2xx                                     ,                VAL2(CC1_LRCOMP_CTL0_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000010), MASK1(0x3C)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1C),                                                         
  xxxMx2xx                                     ,                VAL2(CC1_LRCOMP_CTL1_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000011), MASK2(0x3FF)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0xC0),                                                         
  xxxMx2xx                                     ,                VAL2(CC1_TXDLYCOMP_0_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00001100), MASK2(0x3E0)             , AP(MMRC_SET,       __F__),                   5,   F(F_1600),                                                          VAL2(0x140),                                                        F(F_1866),                                                          VAL2(0x140),                                                        F(F_2133),                                                          VAL2(0xC0),                                                         F(F_2400),                                                          VAL2(0x140),                                                        F(F_2666),                                                          VAL2(0xE0),                                                         
  xxxMx2xx                                     ,                VAL2(CC1_TXDLYCOMP_0_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(CC1_TXDLYCOMP_1_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000100), MASK1(0x7C)              , AP(MMRC_SET,       __F__),                   5,   F(F_1600),                                                          VAL1(0x18),                                                         F(F_1866),                                                          VAL1(0x28),                                                         F(F_2133),                                                          VAL1(0xC),                                                          F(F_2400),                                                          VAL1(0x28),                                                         F(F_2666),                                                          VAL1(0x1C),                                                         
  xxxxx2xx                                     ,                VAL2(CC1_TXDLYCOMPOVR_DDRCC1_PHY_REG)                       ,  BB(DDRCC1_PHY,   _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x74),                                                         
  xxxMx2xx                                     ,                VAL2(CC1_LRCOMP_CTL2_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000111), MASK3(0x7FFFF)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x3F444),                                                      
  xxxMx2xx                                     ,                VAL2(CC1_LRCOMP_CTL3_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000010), MASK1(0x10)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x10),                                                         
  xxxMx2xx                                     ,                VAL2(CC1_LRCOMP_CTL3_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000011), MASK2(0xFFF)             , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL2(0x75D),                                                        T(T_DDR4),                                                          VAL2(0x145),                                                        
  xxxxx2xx                                     ,                VAL2(CC1_LRCOMP_CTL4_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x88),                                                         
  xxxMx2xx                                     ,                VAL2(CC1_LRCOMP_CTL5_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000011), MASK2(0x1FF)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x1BF),                                                        
  xxxMx2xx                                     ,                VAL2(CC1_TXDLYCOMP_2_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000011), MASK2(0x1FFF)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x404),                                                        
  xxxMx2xx                                     ,                VAL2(DPIC_GRCOMP_CFG1_DDRCC1_PHY_REG)                       ,  BB(DDRCC1_PHY,   _00001111), MASK4(0x7FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0xC020A0E),                                                    
  xxxMx2xx                                     ,                VAL2(DPIC_GRCOMP_CFG2_DDRCC1_PHY_REG)                       ,  BB(DDRCC1_PHY,   _00001111), MASK4(0xFFFFFFE)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0xE0E0EA),                                                     
  xxxMx2xx                                     ,                VAL2(DPIC_GRCOMP_CFG3_DDRCC1_PHY_REG)                       ,  BB(DDRCC1_PHY,   _00000011), MASK2(0x180)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x180),                                                        
  xxxME2xx          , VAL2(CH0_DIS)            ,                VAL2(DPIC_GRCOMP_CFG3_DDRCC1_PHY_REG)                       ,  BB(DDRCC1_PHY,   _00000011), MASK2(0x180)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x100),                                                        
  xxxME2xx          , VAL2(CH1_DIS)            ,                VAL2(DPIC_GRCOMP_CFG3_DDRCC1_PHY_REG)                       ,  BB(DDRCC1_PHY,   _00000011), MASK2(0x180)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x80),                                                         
  xxxMx2xx                                     ,                VAL2(DPIC_GRCOMP_CFG3_DDRCC1_PHY_REG)                       ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x7F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x3F),                                                         
  xxxxx2xx                                     ,                VAL2(DPIC_GRCOMP_VREF_0_DDRCC1_PHY_REG)                     ,  BB(DDRCC1_PHY,   _00001111)                           , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL4(0x32322424),                                                   T(T_DDR4),                                                          VAL4(0x2D2D2323),                                                    // Remove? Due to ODT WA?, Remove? Due to ODT WA?, Remove? Due to ODT WA?, Remove? Due to ODT WA?
  xxxxx2xx                                     ,                VAL2(DPIC_GRCOMP_VREF_1_DDRCC1_PHY_REG)                     ,  BB(DDRCC1_PHY,   _00000111)                           , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL3(0x325757),                                                     T(T_DDR4),                                                          VAL3(0x2D3636),                                                      // Remove? Due to ODT WA?, Remove? Due to ODT WA?, Remove? Due to ODT WA?
  xxxMx2xx                                     ,                VAL2(CC1_GRCOMP_RSTCTL_DDRCC1_PHY_REG)                      ,  BB(DDRCC1_PHY,   _00000111), MASK3(0x7FFFFE)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x7F8000),                                                     
  xxxMx2xx                                     ,                VAL2(DPIC_GRCOMP_CTL_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00001111), MASK4(0x7FFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFA00),                                                       
  xxxMx1xx                                     ,                VAL1(TXDLLCFG4_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000011), MASK2(0x3FFF)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x3FFF),                                                       
  xxxxx1xx                                     ,                VAL1(LCOMPCFG0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x20202020),                                                   
  xxxMx1xx                                     ,                VAL1(LCOMPCFG1_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00001100), MASK2(0xFFF2)            , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL2(0x4920),                                                       T(T_DDR4),                                                          VAL2(0xE382),                                                       
  xxxxx2xx                                     ,                VAL2(DIGCTL_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_PHY_DIGCTL_BL0),                                     
  xxxMx2xx                                     ,                VAL2(DIGCTL_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000100), MASK1(0x4)               , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600|F_1866,T_DDR3L),                                          VAL1(0x0),                                                          FT(F_1600|F_1866,T_DDR4),                                           VAL1(0x0),                                                          FT(F_2133|F_2400|F_2666,T_DDR4),                                    VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x40)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x40),                                                         
  xxxMx2xx                                     ,                VAL2(PTROFFSET_B0N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000011), MASK2(0x7FFF)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x20C2),                                                       
  xxxMx2xx                                     ,                VAL2(PTROFFSET_B0N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000011), MASK2(0x1FF)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x82),                                                         
  xxxMx2xx                                     ,                VAL2(DQSFSM_B0N0_DDRDQ_PHY_REG)                             ,  BB(DDRDQ_PHY,    _00000010), MASK1(0x3F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x15),                                                         
  xxxxx2xx                                     ,                VAL2(DQSFSM_B0N0_DDRDQ_PHY_REG)                             ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DDRDQ_PHY_DQSFSM_B0N0),                                    T(T_DDR4),                                                          VAL2(DYN_DDRDQ_PHY_DQSFSM_B0N0_1),                                  
  xxxMx2xx                                     ,                VAL2(DQSFSM_B0N1_DDRDQ_PHY_REG)                             ,  BB(DDRDQ_PHY,    _00000010), MASK1(0x3F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x15),                                                         
  xxxxx2xx                                     ,                VAL2(DQSFSM_B0N1_DDRDQ_PHY_REG)                             ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DDRDQ_PHY_DQSFSM_B0N1),                                    T(T_DDR4),                                                          VAL2(DYN_DDRDQ_PHY_DQSFSM_B0N1_1),                                  
  xxxxx2xx                                     ,                VAL2(DRVENBCTL_B0N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_PHY_DRVENBCTL_B0N0),                                  // may be needed at higher frequencies
  xxxxx2xx                                     ,                VAL2(DRVENBCTL_B0N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DDRDQ_PHY_DRVENBCTL_B0N0_1),                               T(T_DDR4),                                                          VAL2(DYN_DDRDQ_PHY_DRVENBCTL_B0N0_2),                               
  xxxxx2xx                                     ,                VAL2(DRVENBCTL_B0N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_PHY_DRVENBCTL_B0N1),                                  // was 3
  xxxxx2xx                                     ,                VAL2(DRVENBCTL_B0N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DDRDQ_PHY_DRVENBCTL_B0N1_1),                               T(T_DDR4),                                                          VAL2(DYN_DDRDQ_PHY_DRVENBCTL_B0N1_2),                               
  xxxMx2xx                                     ,                VAL2(RDVLDCTL_BL0_DDRDQ_PHY_REG)                            ,  BB(DDRDQ_PHY,    _00000011), MASK2(0x1E0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x80),                                                         
  xxxMx2xx                                     ,                VAL2(RDVLDCTL_BL0_DDRDQ_PHY_REG)                            ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1F)              , AP(MMRC_SET,       __F__),                   5,   F(F_1600),                                                          VAL1(0x2),                                                          F(F_1866),                                                          VAL1(0x2),                                                          F(F_2133),                                                          VAL1(0x3),                                                          F(F_2400),                                                          VAL1(0x3),                                                          F(F_2666),                                                          VAL1(0x4),                                                          
  xxxxx2xx                                     ,                VAL2(RDVLDCTL_BL0_DDRDQ_PHY_REG)                            ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       DP___),                   1,   P(P_SIM),                                                           VAL2(DYN_DDRDQ_PHY_RDVLDCTL_BL0),                                   
  xxxMx2xx                                     ,                VAL2(RCVENCTL_B0N0_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000111), MASK3(0x7FF80)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x5E80),                                                       
  xxxMx2xx                                     ,                VAL2(RCVENCTL_B0N0_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x60)              , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL1(0x0),                                                          T(T_DDR4),                                                          VAL1(0x40),                                                         
  xxxxx2xx                                     ,                VAL2(RCVENCTL_B0N0_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D_F__),                   5,   F(F_1600),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N0),                                  F(F_1866),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N0_1),                                F(F_2133),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N0_2),                                F(F_2400),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N0_3),                                F(F_2666),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N0_4),                                
  xxxxE2xx          , VAL2(RDIMM_EN_0)         ,                VAL2(RCVENCTL_B0N0_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D_F__),                   5,   F(F_1600),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N0_5),                                F(F_1866),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N0_6),                                F(F_2133),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N0_7),                                F(F_2400),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N0_8),                                F(F_2666),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N0_9),                                
  xxxMx2xx                                     ,                VAL2(RCVENCTL_B0N1_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000111), MASK3(0x7FF80)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x5E80),                                                       
  xxxMx2xx                                     ,                VAL2(RCVENCTL_B0N1_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x60)              , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL1(0x0),                                                          T(T_DDR4),                                                          VAL1(0x40),                                                         
  xxxxx2xx                                     ,                VAL2(RCVENCTL_B0N1_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D_F__),                   5,   F(F_1600),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N1),                                  F(F_1866),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N1_1),                                F(F_2133),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N1_2),                                F(F_2400),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N1_3),                                F(F_2666),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N1_4),                                
  xxxxE2xx          , VAL2(RDIMM_EN_0)         ,                VAL2(RCVENCTL_B0N1_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D_F__),                   5,   F(F_1600),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N1_5),                                F(F_1866),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N1_6),                                F(F_2133),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N1_7),                                F(F_2400),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N1_8),                                F(F_2666),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B0N1_9),                                
  xxxMx2xx                                     ,                VAL2(DIFFAMPCTL_BL0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00001100), MASK2(0x1F8)             , AP(MMRC_SET,       __F_T),                   7,   FT(F_1600,T_DDR3L),                                                 VAL2(0x50),                                                         FT(F_1866,T_DDR3L),                                                 VAL2(0x60),                                                         FT(F_1600,T_DDR4),                                                  VAL2(0x60),                                                         FT(F_1866,T_DDR4),                                                  VAL2(0x68),                                                         FT(F_2133,T_DDR4),                                                  VAL2(0x78),                                                         FT(F_2400,T_DDR4),                                                  VAL2(0x80),                                                         FT(F_2666,T_DDR4),                                                  VAL2(0x88),                                                         
  xxxMx2xx                                     ,                VAL2(DIFFAMPCTL_BL0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000110), MASK2(0x7F8)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x7F8),                                                        
  xxxxx2xx                                     ,                VAL2(DIFFAMPCTL_BL0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D_F_T),                   7,   FT(F_1600,T_DDR3L),                                                 VAL2(DYN_DDRDQ_PHY_DIFFAMPCTL_BL0),                                 FT(F_1866,T_DDR3L),                                                 VAL2(DYN_DDRDQ_PHY_DIFFAMPCTL_BL0_1),                               FT(F_1600,T_DDR4),                                                  VAL2(DYN_DDRDQ_PHY_DIFFAMPCTL_BL0_2),                               FT(F_1866,T_DDR4),                                                  VAL2(DYN_DDRDQ_PHY_DIFFAMPCTL_BL0_3),                               FT(F_2133,T_DDR4),                                                  VAL2(DYN_DDRDQ_PHY_DIFFAMPCTL_BL0_4),                               FT(F_2400,T_DDR4),                                                  VAL2(DYN_DDRDQ_PHY_DIFFAMPCTL_BL0_5),                               FT(F_2666,T_DDR4),                                                  VAL2(DYN_DDRDQ_PHY_DIFFAMPCTL_BL0_6),                               
  xxxMx2xx                                     ,                VAL2(RXODTENCTL_BL0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00001100), MASK2(0x1F8)             , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600,T_DDR3L),                                                 VAL2(0x28),                                                         FT(F_1866,T_DDR3L),                                                 VAL2(0x30),                                                         FT(F_1600|F_1866|F_2133|F_2400|F_2666,T_DDR4),                      VAL2(0x30),                                                         
  xxxMx2xx                                     ,                VAL2(RXODTENCTL_BL0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000110), MASK2(0x7F8)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x7E0),                                                        
  xxxxx2xx                                     ,                VAL2(RXODTENCTL_BL0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D_F_T),                   5,   FT(F_1600,T_DDR3L|T_DDR4),                                          VAL2(DYN_DDRDQ_PHY_RXODTENCTL_BL0),                                 FT(F_1866,T_DDR3L|T_DDR4),                                          VAL2(DYN_DDRDQ_PHY_RXODTENCTL_BL0_1),                               FT(F_2133,T_DDR4),                                                  VAL2(DYN_DDRDQ_PHY_RXODTENCTL_BL0_2),                               FT(F_2400,T_DDR4),                                                  VAL2(DYN_DDRDQ_PHY_RXODTENCTL_BL0_3),                               FT(F_2666,T_DDR4),                                                  VAL2(DYN_DDRDQ_PHY_RXODTENCTL_BL0_4),                               
  xxxxx2xx                                     ,                VAL2(RXODTENOFST_BL0_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(RXODTSEGCTL_BL0_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00001000), MASK1(0x20)              , AP(MMRC_SET,       ___C_),                   2,   C(C_DNV_A0|C_DNV_A1),                                               VAL1(0x20),                                                         C(C_DNV_B0),                                                        VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(RXODTSEGCTL_BL0_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00001000), MASK1(0x1E)              , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL1(0x4),                                                          T(T_DDR4),                                                          VAL1(0xE),                                                          
  xxxMx2xx                                     ,                VAL2(RXODTSEGCTL_BL0_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00001110), MASK3(0x1FFF8)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(RXODTSEGCTL_BL0_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D_F_T),                   3,   FT(F_1600,T_DDR3L),                                                 VAL2(DYN_DDRDQ_PHY_RXODTSEGCTL_BL0),                                FT(F_1866,T_DDR3L|T_DDR4),                                          VAL2(DYN_DDRDQ_PHY_RXODTSEGCTL_BL0_1),                              FT(F_1600|F_2133|F_2400|F_2666,T_DDR4),                             VAL2(DYN_DDRDQ_PHY_RXODTSEGCTL_BL0_2),                              
  xxxxx2xx                                     ,                VAL2(RXODTSEGOFST_BL0_DDRDQ_PHY_REG)                        ,  BB(DDRDQ_PHY,    _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(RK2RKCTL0_BL0_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xA0),                                                         
  xxxMx2xx                                     ,                VAL2(RK2RKCTL1_B0N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0x7FFFFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x480000),                                                     
  xxxxx2xx                                     ,                VAL2(RK2RKCTL2_B0N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000011)                           , AP(MMRC_SET,       D_F__),                   5,   F(F_1600),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N0),                                 F(F_1866),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_1),                               F(F_2133),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_2),                               F(F_2400),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_3),                               F(F_2666),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_4),                               
  xxxxx2xx                                     ,                VAL2(RK2RKCTL2_B0N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_5),                               T(T_DDR4),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_6),                               
  xxxMx2xx                                     ,                VAL2(RK2RKCTL1_B0N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0x7FFFFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x480000),                                                     
  xxxxx2xx                                     ,                VAL2(RK2RKCTL2_B0N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000011)                           , AP(MMRC_SET,       D_F__),                   5,   F(F_1600),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N1),                                 F(F_1866),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_1),                               F(F_2133),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_2),                               F(F_2400),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_3),                               F(F_2666),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_4),                               
  xxxxx2xx                                     ,                VAL2(RK2RKCTL2_B0N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_5),                               T(T_DDR4),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_6),                               
  xxxMx2xx                                     ,                VAL2(DQSIGCTL0_B0N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00001111), MASK4(0xFFFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x1084200),                                                    
  xxxMx2xx                                     ,                VAL2(DQSIGCTL0_B0N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00001111), MASK4(0xFFFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x1084200),                                                    
  xxxxx2xx                                     ,                VAL2(DQSIGCTL1_B0N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x222200),                                                     
  xxxxx2xx                                     ,                VAL2(DQSIGCTL1_B0N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x222200),                                                     
  xxxxx2xx                                     ,                VAL2(DQSIGCTL2_B0N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x820862),                                                     
  xxxxx2xx                                     ,                VAL2(DQSIGCTL2_B0N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x820862),                                                     
  xxxxx2xx                                     ,                VAL2(DQSSIGCTL0_B0N0_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x2222FF),                                                     
  xxxxx2xx                                     ,                VAL2(DQSSIGCTL0_B0N1_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x2222FF),                                                     
  xxxMx2xx                                     ,                VAL2(DQSSIGCTL1_B0N0_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000100), MASK1(0xFC)              , AP(MMRC_SET,       __F__),                   2,   F(F_1600),                                                          VAL1(0x0),                                                          F(F_1866|F_2133|F_2400|F_2666),                                     VAL1(0x4),                                                          
  xxxMx2xx                                     ,                VAL2(DQSSIGCTL1_B0N0_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000110), MASK2(0x3F0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQSSIGCTL1_B0N0_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000011), MASK2(0xFFF)             , AP(MMRC_SET,       __F__),                   2,   F(F_1600),                                                          VAL2(0x0),                                                          F(F_1866|F_2133|F_2400|F_2666),                                     VAL2(0x42),                                                         
  xxxMx2xx                                     ,                VAL2(DQSSIGCTL1_B0N1_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000100), MASK1(0xFC)              , AP(MMRC_SET,       __F__),                   2,   F(F_1600),                                                          VAL1(0x0),                                                          F(F_1866|F_2133|F_2400|F_2666),                                     VAL1(0x4),                                                          
  xxxMx2xx                                     ,                VAL2(DQSSIGCTL1_B0N1_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000110), MASK2(0x3F0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQSSIGCTL1_B0N1_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000011), MASK2(0xFFF)             , AP(MMRC_SET,       __F__),                   2,   F(F_1600),                                                          VAL2(0x0),                                                          F(F_1866|F_2133|F_2400|F_2666),                                     VAL2(0x42),                                                         
  xxxxx2xx                                     ,                VAL2(RCVENSIGCTL0_B0N0_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x222200),                                                     
  xxxxx2xx                                     ,                VAL2(RCVENSIGCTL0_B0N1_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x222200),                                                     
  xxxMx2xx                                     ,                VAL2(RCVENSIGCTL1_B0N0_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000100), MASK1(0xFC)              , AP(MMRC_SET,       __F_T),                   5,   FT(F_1600,T_DDR3L),                                                 VAL1(0x90),                                                         FT(F_1866,T_DDR3L),                                                 VAL1(0x94),                                                         FT(F_1600,T_DDR4),                                                  VAL1(0x94),                                                         FT(F_1866|F_2133|F_2666,T_DDR4),                                    VAL1(0x98),                                                         FT(F_2400,T_DDR4),                                                  VAL1(0x9C),                                                         
  xxxMx2xx                                     ,                VAL2(RCVENSIGCTL1_B0N0_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000110), MASK2(0x3F0)             , AP(MMRC_SET,       __F_T),                   6,   FT(F_1600,T_DDR3L),                                                 VAL2(0x250),                                                        FT(F_1866,T_DDR3L),                                                 VAL2(0x260),                                                        FT(F_1600,T_DDR4),                                                  VAL2(0x240),                                                        FT(F_1866,T_DDR4),                                                  VAL2(0x250),                                                        FT(F_2133,T_DDR4),                                                  VAL2(0x270),                                                        FT(F_2400|F_2666,T_DDR4),                                           VAL2(0x260),                                                        
  xxxMx2xx                                     ,                VAL2(RCVENSIGCTL1_B0N0_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000011), MASK2(0xFC0)             , AP(MMRC_SET,       __F_T),                   5,   FT(F_1600,T_DDR3L),                                                 VAL2(0x900),                                                        FT(F_1866,T_DDR3L),                                                 VAL2(0x940),                                                        FT(F_1600,T_DDR4),                                                  VAL2(0x940),                                                        FT(F_1866|F_2133,T_DDR4),                                           VAL2(0x980),                                                        FT(F_2400|F_2666,T_DDR4),                                           VAL2(0x9C0),                                                        
  xxxMx2xx                                     ,                VAL2(RCVENSIGCTL1_B0N0_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x3F)              , AP(MMRC_SET,       __F_T),                   6,   FT(F_1600,T_DDR3L),                                                 VAL1(0x25),                                                         FT(F_1866,T_DDR3L),                                                 VAL1(0x26),                                                         FT(F_1600,T_DDR4),                                                  VAL1(0x24),                                                         FT(F_1866,T_DDR4),                                                  VAL1(0x25),                                                         FT(F_2133|F_2666,T_DDR4),                                           VAL1(0x27),                                                         FT(F_2400,T_DDR4),                                                  VAL1(0x26),                                                         
  xxxMx2xx                                     ,                VAL2(RCVENSIGCTL1_B0N1_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000100), MASK1(0xFC)              , AP(MMRC_SET,       __F_T),                   6,   FT(F_1600,T_DDR3L),                                                 VAL1(0x94),                                                         FT(F_1866,T_DDR3L),                                                 VAL1(0x98),                                                         FT(F_1600,T_DDR4),                                                  VAL1(0x90),                                                         FT(F_1866,T_DDR4),                                                  VAL1(0x94),                                                         FT(F_2133|F_2666,T_DDR4),                                           VAL1(0x9C),                                                         FT(F_2400,T_DDR4),                                                  VAL1(0x98),                                                         
  xxxMx2xx                                     ,                VAL2(RCVENSIGCTL1_B0N1_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000110), MASK2(0x3F0)             , AP(MMRC_SET,       __F_T),                   5,   FT(F_1600,T_DDR3L),                                                 VAL2(0x240),                                                        FT(F_1866,T_DDR3L),                                                 VAL2(0x250),                                                        FT(F_1600,T_DDR4),                                                  VAL2(0x250),                                                        FT(F_1866|F_2133,T_DDR4),                                           VAL2(0x260),                                                        FT(F_2400|F_2666,T_DDR4),                                           VAL2(0x270),                                                        
  xxxMx2xx                                     ,                VAL2(RCVENSIGCTL1_B0N1_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000011), MASK2(0xFC0)             , AP(MMRC_SET,       __F_T),                   6,   FT(F_1600,T_DDR3L),                                                 VAL2(0x940),                                                        FT(F_1866,T_DDR3L),                                                 VAL2(0x980),                                                        FT(F_1600,T_DDR4),                                                  VAL2(0x900),                                                        FT(F_1866,T_DDR4),                                                  VAL2(0x940),                                                        FT(F_2133,T_DDR4),                                                  VAL2(0x9C0),                                                        FT(F_2400|F_2666,T_DDR4),                                           VAL2(0x980),                                                        
  xxxMx2xx                                     ,                VAL2(RCVENSIGCTL1_B0N1_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x3F)              , AP(MMRC_SET,       __F_T),                   5,   FT(F_1600,T_DDR3L),                                                 VAL1(0x24),                                                         FT(F_1866,T_DDR3L),                                                 VAL1(0x25),                                                         FT(F_1600,T_DDR4),                                                  VAL1(0x25),                                                         FT(F_1866|F_2133|F_2666,T_DDR4),                                    VAL1(0x26),                                                         FT(F_2400,T_DDR4),                                                  VAL1(0x27),                                                         
  xxxMx2xx                                     ,                VAL2(DQSRXDLL_B0N0_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00001111), MASK4(0xFFFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x163058C),                                                    
  xxxMx2xx                                     ,                VAL2(DQSRXDLL_B0N1_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00001111), MASK4(0xFFFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x182C60B),                                                    
  xxxMx2xx                                     ,                VAL2(DQSBRXDLL_B0N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00001111), MASK4(0xFFFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x163058C),                                                    
  xxxMx2xx                                     ,                VAL2(DQSBRXDLL_B0N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00001111), MASK4(0xFFFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x182C60B),                                                    
  xxxxx2xx                                     ,                VAL2(DATLVL_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_PHY_DATLVL_BL0),                                     
  xxxMx2xx                                     ,                VAL2(DQRX_BL0_DDRDQ_PHY_REG)                                ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x30)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x30),                                                         
  xxxMx2xx                                     ,                VAL2(DQRX_BL0_DDRDQ_PHY_REG)                                ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1)               , AP(MMRC_SET,       ___C_),                   2,   C(C_DNV_B0),                                                        VAL1(0x1),                                                          C(C_DNV_A0|C_DNV_A1),                                               VAL1(0x1),                                                           // Enable VOC
  xxxMx2xx                                     ,                VAL2(DQRX_BL1_DDRDQ_PHY_REG)                                ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1)               , AP(MMRC_SET,       ___C_),                   2,   C(C_DNV_B0),                                                        VAL1(0x1),                                                          C(C_DNV_A0|C_DNV_A1),                                               VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(DQSRX_BL0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1)               , AP(MMRC_SET,       ___C_),                   2,   C(C_DNV_B0),                                                        VAL1(0x1),                                                          C(C_DNV_A0|C_DNV_A1),                                               VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(DQSRX_BL1_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1)               , AP(MMRC_SET,       ___C_),                   2,   C(C_DNV_B0),                                                        VAL1(0x1),                                                          C(C_DNV_A0|C_DNV_A1),                                               VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(DQSRX_BL0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000100), MASK1(0x2)               , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL1(0x2),                                                          T(T_DDR4),                                                          VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQSRX_BL0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQRX_BL0_DDRDQ_PHY_REG)                                ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x40)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQRX_BL1_DDRDQ_PHY_REG)                                ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x40)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(RXDLLCFG_B0N0_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1F),                                                         
  xxxMx2xx                                     ,                VAL2(RXDLLCFG_B0N1_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1F),                                                         
  xxxMx2xx                                     ,                VAL2(RXDQMINDLY_BL0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x7)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x3),                                                          
  xxxxx2xx                                     ,                VAL2(RXVREFCFG_BL0_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DDRDQ_PHY_RXVREFCFG_BL0),                                  T(T_DDR4),                                                          VAL2(DYN_DDRDQ_PHY_RXVREFCFG_BL0_1),                                
  xxxMx2xx                                     ,                VAL2(RXVREFCFG_BL0_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(COMPSTATIC_BL0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xE38E38)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                           // Remove? Due to ODT WA?, Remove? Due to ODT WA?, Remove? Due to ODT WA?, Remove? Due to ODT WA?
  xxxxx2xx                                     ,                VAL2(DIGCTL_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_PHY_DIGCTL_BL1),                                     
  xxxMx2xx                                     ,                VAL2(DIGCTL_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000100), MASK1(0x4)               , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600|F_1866,T_DDR3L),                                          VAL1(0x0),                                                          FT(F_1600|F_1866,T_DDR4),                                           VAL1(0x0),                                                          FT(F_2133|F_2400|F_2666,T_DDR4),                                    VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x40)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x40),                                                         
  xxxMx2xx                                     ,                VAL2(PTROFFSET_B1N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000011), MASK2(0x7FFF)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x20C2),                                                       
  xxxMx2xx                                     ,                VAL2(PTROFFSET_B1N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000011), MASK2(0x1FF)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x82),                                                         
  xxxMx2xx                                     ,                VAL2(DQSFSM_B1N0_DDRDQ_PHY_REG)                             ,  BB(DDRDQ_PHY,    _00000010), MASK1(0x3F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x15),                                                         
  xxxxx2xx                                     ,                VAL2(DQSFSM_B1N0_DDRDQ_PHY_REG)                             ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DDRDQ_PHY_DQSFSM_B1N0),                                    T(T_DDR4),                                                          VAL2(DYN_DDRDQ_PHY_DQSFSM_B1N0_1),                                  
  xxxMx2xx                                     ,                VAL2(DQSFSM_B1N1_DDRDQ_PHY_REG)                             ,  BB(DDRDQ_PHY,    _00000010), MASK1(0x3F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x15),                                                         
  xxxxx2xx                                     ,                VAL2(DQSFSM_B1N1_DDRDQ_PHY_REG)                             ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DDRDQ_PHY_DQSFSM_B1N1),                                    T(T_DDR4),                                                          VAL2(DYN_DDRDQ_PHY_DQSFSM_B1N1_1),                                  
  xxxxx2xx                                     ,                VAL2(DRVENBCTL_B1N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_PHY_DRVENBCTL_B1N0),                                 
  xxxxx2xx                                     ,                VAL2(DRVENBCTL_B1N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DDRDQ_PHY_DRVENBCTL_B1N0_1),                               T(T_DDR4),                                                          VAL2(DYN_DDRDQ_PHY_DRVENBCTL_B1N0_2),                               
  xxxxx2xx                                     ,                VAL2(DRVENBCTL_B1N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_PHY_DRVENBCTL_B1N1),                                 
  xxxxx2xx                                     ,                VAL2(DRVENBCTL_B1N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DDRDQ_PHY_DRVENBCTL_B1N1_1),                               T(T_DDR4),                                                          VAL2(DYN_DDRDQ_PHY_DRVENBCTL_B1N1_2),                               
  xxxMx2xx                                     ,                VAL2(RDVLDCTL_BL1_DDRDQ_PHY_REG)                            ,  BB(DDRDQ_PHY,    _00000011), MASK2(0x1E0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x80),                                                         
  xxxMx2xx                                     ,                VAL2(RDVLDCTL_BL1_DDRDQ_PHY_REG)                            ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1F)              , AP(MMRC_SET,       __F__),                   5,   F(F_1600),                                                          VAL1(0x2),                                                          F(F_1866),                                                          VAL1(0x2),                                                          F(F_2133),                                                          VAL1(0x3),                                                          F(F_2400),                                                          VAL1(0x3),                                                          F(F_2666),                                                          VAL1(0x4),                                                          
  xxxxx2xx                                     ,                VAL2(RDVLDCTL_BL1_DDRDQ_PHY_REG)                            ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       DP___),                   1,   P(P_SIM),                                                           VAL2(DYN_DDRDQ_PHY_RDVLDCTL_BL1),                                   
  xxxMx2xx                                     ,                VAL2(RCVENCTL_B1N0_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000111), MASK3(0x7FF80)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x5E80),                                                       
  xxxMx2xx                                     ,                VAL2(RCVENCTL_B1N0_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x60)              , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL1(0x0),                                                          T(T_DDR4),                                                          VAL1(0x40),                                                         
  xxxxx2xx                                     ,                VAL2(RCVENCTL_B1N0_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D_F__),                   5,   F(F_1600),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N0),                                  F(F_1866),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N0_1),                                F(F_2133),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N0_2),                                F(F_2400),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N0_3),                                F(F_2666),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N0_4),                                
  xxxxE2xx          , VAL2(RDIMM_EN_1)         ,                VAL2(RCVENCTL_B1N0_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D_F__),                   5,   F(F_1600),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N0_5),                                F(F_1866),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N0_6),                                F(F_2133),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N0_7),                                F(F_2400),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N0_8),                                F(F_2666),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N0_9),                                
  xxxMx2xx                                     ,                VAL2(RCVENCTL_B1N1_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000111), MASK3(0x7FF80)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x5E80),                                                       
  xxxMx2xx                                     ,                VAL2(RCVENCTL_B1N1_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x60)              , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL1(0x0),                                                          T(T_DDR4),                                                          VAL1(0x40),                                                         
  xxxxx2xx                                     ,                VAL2(RCVENCTL_B1N1_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D_F__),                   5,   F(F_1600),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N1),                                  F(F_1866),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N1_1),                                F(F_2133),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N1_2),                                F(F_2400),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N1_3),                                F(F_2666),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N1_4),                                
  xxxxE2xx          , VAL2(RDIMM_EN_1)         ,                VAL2(RCVENCTL_B1N1_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D_F__),                   5,   F(F_1600),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N1_5),                                F(F_1866),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N1_6),                                F(F_2133),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N1_7),                                F(F_2400),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N1_8),                                F(F_2666),                                                          VAL2(DYN_DDRDQ_PHY_RCVENCTL_B1N1_9),                                
  xxxMx2xx                                     ,                VAL2(DIFFAMPCTL_BL1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00001100), MASK2(0x1F8)             , AP(MMRC_SET,       __F_T),                   7,   FT(F_1600,T_DDR3L),                                                 VAL2(0x50),                                                         FT(F_1866,T_DDR3L),                                                 VAL2(0x60),                                                         FT(F_1600,T_DDR4),                                                  VAL2(0x60),                                                         FT(F_1866,T_DDR4),                                                  VAL2(0x68),                                                         FT(F_2133,T_DDR4),                                                  VAL2(0x78),                                                         FT(F_2400,T_DDR4),                                                  VAL2(0x80),                                                         FT(F_2666,T_DDR4),                                                  VAL2(0x88),                                                         
  xxxMx2xx                                     ,                VAL2(DIFFAMPCTL_BL1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000110), MASK2(0x7F8)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x7F8),                                                        
  xxxxx2xx                                     ,                VAL2(DIFFAMPCTL_BL1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D_F_T),                   7,   FT(F_1600,T_DDR3L),                                                 VAL2(DYN_DDRDQ_PHY_DIFFAMPCTL_BL1),                                 FT(F_1866,T_DDR3L),                                                 VAL2(DYN_DDRDQ_PHY_DIFFAMPCTL_BL1_1),                               FT(F_1600,T_DDR4),                                                  VAL2(DYN_DDRDQ_PHY_DIFFAMPCTL_BL1_2),                               FT(F_1866,T_DDR4),                                                  VAL2(DYN_DDRDQ_PHY_DIFFAMPCTL_BL1_3),                               FT(F_2133,T_DDR4),                                                  VAL2(DYN_DDRDQ_PHY_DIFFAMPCTL_BL1_4),                               FT(F_2400,T_DDR4),                                                  VAL2(DYN_DDRDQ_PHY_DIFFAMPCTL_BL1_5),                               FT(F_2666,T_DDR4),                                                  VAL2(DYN_DDRDQ_PHY_DIFFAMPCTL_BL1_6),                               
  xxxMx2xx                                     ,                VAL2(RXODTENCTL_BL1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00001100), MASK2(0x1F8)             , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600,T_DDR3L),                                                 VAL2(0x28),                                                         FT(F_1866,T_DDR3L),                                                 VAL2(0x30),                                                         FT(F_1600|F_1866|F_2133|F_2400|F_2666,T_DDR4),                      VAL2(0x30),                                                         
  xxxMx2xx                                     ,                VAL2(RXODTENCTL_BL1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000110), MASK2(0x7F8)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x7E0),                                                        
  xxxxx2xx                                     ,                VAL2(RXODTENCTL_BL1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D_F_T),                   5,   FT(F_1600,T_DDR3L|T_DDR4),                                          VAL2(DYN_DDRDQ_PHY_RXODTENCTL_BL1),                                 FT(F_1866,T_DDR3L|T_DDR4),                                          VAL2(DYN_DDRDQ_PHY_RXODTENCTL_BL1_1),                               FT(F_2133,T_DDR4),                                                  VAL2(DYN_DDRDQ_PHY_RXODTENCTL_BL1_2),                               FT(F_2400,T_DDR4),                                                  VAL2(DYN_DDRDQ_PHY_RXODTENCTL_BL1_3),                               FT(F_2666,T_DDR4),                                                  VAL2(DYN_DDRDQ_PHY_RXODTENCTL_BL1_4),                               
  xxxxx2xx                                     ,                VAL2(RXODTENOFST_BL1_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(RXODTSEGCTL_BL1_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00001000), MASK1(0x20)              , AP(MMRC_SET,       ___C_),                   2,   C(C_DNV_A0|C_DNV_A1),                                               VAL1(0x20),                                                         C(C_DNV_B0),                                                        VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(RXODTSEGCTL_BL1_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00001000), MASK1(0x1E)              , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL1(0x4),                                                          T(T_DDR4),                                                          VAL1(0xE),                                                          
  xxxMx2xx                                     ,                VAL2(RXODTSEGCTL_BL1_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00001110), MASK3(0x1FFF8)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(RXODTSEGCTL_BL1_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D_F_T),                   3,   FT(F_1600,T_DDR3L),                                                 VAL2(DYN_DDRDQ_PHY_RXODTSEGCTL_BL1),                                FT(F_1866,T_DDR3L|T_DDR4),                                          VAL2(DYN_DDRDQ_PHY_RXODTSEGCTL_BL1_1),                              FT(F_1600|F_2133|F_2400|F_2666,T_DDR4),                             VAL2(DYN_DDRDQ_PHY_RXODTSEGCTL_BL1_2),                              
  xxxxx2xx                                     ,                VAL2(RXODTSEGOFST_BL1_DDRDQ_PHY_REG)                        ,  BB(DDRDQ_PHY,    _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(RK2RKCTL0_BL1_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xA0),                                                         
  xxxMx2xx                                     ,                VAL2(RK2RKCTL1_B1N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0x7FFFFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x480000),                                                     
  xxxxx2xx                                     ,                VAL2(RK2RKCTL2_B1N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000011)                           , AP(MMRC_SET,       D_F__),                   5,   F(F_1600),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N0),                                 F(F_1866),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_1),                               F(F_2133),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_2),                               F(F_2400),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_3),                               F(F_2666),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_4),                               
  xxxxx2xx                                     ,                VAL2(RK2RKCTL2_B1N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_5),                               T(T_DDR4),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_6),                               
  xxxMx2xx                                     ,                VAL2(RK2RKCTL1_B1N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0x7FFFFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x480000),                                                     
  xxxxx2xx                                     ,                VAL2(RK2RKCTL2_B1N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000011)                           , AP(MMRC_SET,       D_F__),                   5,   F(F_1600),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N1),                                 F(F_1866),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_1),                               F(F_2133),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_2),                               F(F_2400),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_3),                               F(F_2666),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_4),                               
  xxxxx2xx                                     ,                VAL2(RK2RKCTL2_B1N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_5),                               T(T_DDR4),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_6),                               
  xxxMx2xx                                     ,                VAL2(DQSIGCTL0_B1N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00001111), MASK4(0xFFFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x1084200),                                                    
  xxxMx2xx                                     ,                VAL2(DQSIGCTL0_B1N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00001111), MASK4(0xFFFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x1084200),                                                    
  xxxxx2xx                                     ,                VAL2(DQSIGCTL1_B1N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x222200),                                                     
  xxxxx2xx                                     ,                VAL2(DQSIGCTL1_B1N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x222200),                                                     
  xxxxx2xx                                     ,                VAL2(DQSIGCTL2_B1N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x820862),                                                     
  xxxxx2xx                                     ,                VAL2(DQSIGCTL2_B1N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x820862),                                                     
  xxxxx2xx                                     ,                VAL2(DQSSIGCTL0_B1N0_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x2222FF),                                                     
  xxxxx2xx                                     ,                VAL2(DQSSIGCTL0_B1N1_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x2222FF),                                                     
  xxxMx2xx                                     ,                VAL2(DQSSIGCTL1_B1N0_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000100), MASK1(0xFC)              , AP(MMRC_SET,       __F__),                   2,   F(F_1600),                                                          VAL1(0x0),                                                          F(F_1866|F_2133|F_2400|F_2666),                                     VAL1(0x4),                                                          
  xxxMx2xx                                     ,                VAL2(DQSSIGCTL1_B1N0_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000110), MASK2(0x3F0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQSSIGCTL1_B1N0_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000011), MASK2(0xFFF)             , AP(MMRC_SET,       __F__),                   2,   F(F_1600),                                                          VAL2(0x0),                                                          F(F_1866|F_2133|F_2400|F_2666),                                     VAL2(0x42),                                                         
  xxxMx2xx                                     ,                VAL2(DQSSIGCTL1_B1N1_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000100), MASK1(0xFC)              , AP(MMRC_SET,       __F__),                   2,   F(F_1600),                                                          VAL1(0x0),                                                          F(F_1866|F_2133|F_2400|F_2666),                                     VAL1(0x4),                                                          
  xxxMx2xx                                     ,                VAL2(DQSSIGCTL1_B1N1_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000110), MASK2(0x3F0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQSSIGCTL1_B1N1_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000011), MASK2(0xFFF)             , AP(MMRC_SET,       __F__),                   2,   F(F_1600),                                                          VAL2(0x0),                                                          F(F_1866|F_2133|F_2400|F_2666),                                     VAL2(0x42),                                                         
  xxxxx2xx                                     ,                VAL2(RCVENSIGCTL0_B1N0_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x222200),                                                     
  xxxxx2xx                                     ,                VAL2(RCVENSIGCTL0_B1N1_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x222200),                                                     
  xxxMx2xx                                     ,                VAL2(RCVENSIGCTL1_B1N0_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000100), MASK1(0xFC)              , AP(MMRC_SET,       __F_T),                   5,   FT(F_1600,T_DDR3L),                                                 VAL1(0x90),                                                         FT(F_1866,T_DDR3L),                                                 VAL1(0x94),                                                         FT(F_1600,T_DDR4),                                                  VAL1(0x94),                                                         FT(F_1866|F_2133|F_2666,T_DDR4),                                    VAL1(0x98),                                                         FT(F_2400,T_DDR4),                                                  VAL1(0x9C),                                                         
  xxxMx2xx                                     ,                VAL2(RCVENSIGCTL1_B1N0_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000110), MASK2(0x3F0)             , AP(MMRC_SET,       __F_T),                   6,   FT(F_1600,T_DDR3L),                                                 VAL2(0x250),                                                        FT(F_1866,T_DDR3L),                                                 VAL2(0x260),                                                        FT(F_1600,T_DDR4),                                                  VAL2(0x240),                                                        FT(F_1866,T_DDR4),                                                  VAL2(0x250),                                                        FT(F_2133,T_DDR4),                                                  VAL2(0x270),                                                        FT(F_2400|F_2666,T_DDR4),                                           VAL2(0x260),                                                        
  xxxMx2xx                                     ,                VAL2(RCVENSIGCTL1_B1N0_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000011), MASK2(0xFC0)             , AP(MMRC_SET,       __F_T),                   5,   FT(F_1600,T_DDR3L),                                                 VAL2(0x900),                                                        FT(F_1866,T_DDR3L),                                                 VAL2(0x940),                                                        FT(F_1600,T_DDR4),                                                  VAL2(0x940),                                                        FT(F_1866|F_2133,T_DDR4),                                           VAL2(0x980),                                                        FT(F_2400|F_2666,T_DDR4),                                           VAL2(0x9C0),                                                        
  xxxMx2xx                                     ,                VAL2(RCVENSIGCTL1_B1N0_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x3F)              , AP(MMRC_SET,       __F_T),                   6,   FT(F_1600,T_DDR3L),                                                 VAL1(0x25),                                                         FT(F_1866,T_DDR3L),                                                 VAL1(0x26),                                                         FT(F_1600,T_DDR4),                                                  VAL1(0x24),                                                         FT(F_1866,T_DDR4),                                                  VAL1(0x25),                                                         FT(F_2133|F_2666,T_DDR4),                                           VAL1(0x27),                                                         FT(F_2400,T_DDR4),                                                  VAL1(0x26),                                                         
  xxxMx2xx                                     ,                VAL2(RCVENSIGCTL1_B1N1_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000100), MASK1(0xFC)              , AP(MMRC_SET,       __F_T),                   6,   FT(F_1600,T_DDR3L),                                                 VAL1(0x94),                                                         FT(F_1866,T_DDR3L),                                                 VAL1(0x98),                                                         FT(F_1600,T_DDR4),                                                  VAL1(0x90),                                                         FT(F_1866,T_DDR4),                                                  VAL1(0x94),                                                         FT(F_2133|F_2666,T_DDR4),                                           VAL1(0x9C),                                                         FT(F_2400,T_DDR4),                                                  VAL1(0x98),                                                         
  xxxMx2xx                                     ,                VAL2(RCVENSIGCTL1_B1N1_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000110), MASK2(0x3F0)             , AP(MMRC_SET,       __F_T),                   5,   FT(F_1600,T_DDR3L),                                                 VAL2(0x240),                                                        FT(F_1866,T_DDR3L),                                                 VAL2(0x250),                                                        FT(F_1600,T_DDR4),                                                  VAL2(0x250),                                                        FT(F_1866|F_2133,T_DDR4),                                           VAL2(0x260),                                                        FT(F_2400|F_2666,T_DDR4),                                           VAL2(0x270),                                                        
  xxxMx2xx                                     ,                VAL2(RCVENSIGCTL1_B1N1_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000011), MASK2(0xFC0)             , AP(MMRC_SET,       __F_T),                   6,   FT(F_1600,T_DDR3L),                                                 VAL2(0x940),                                                        FT(F_1866,T_DDR3L),                                                 VAL2(0x980),                                                        FT(F_1600,T_DDR4),                                                  VAL2(0x900),                                                        FT(F_1866,T_DDR4),                                                  VAL2(0x940),                                                        FT(F_2133,T_DDR4),                                                  VAL2(0x9C0),                                                        FT(F_2400|F_2666,T_DDR4),                                           VAL2(0x980),                                                        
  xxxMx2xx                                     ,                VAL2(RCVENSIGCTL1_B1N1_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x3F)              , AP(MMRC_SET,       __F_T),                   5,   FT(F_1600,T_DDR3L),                                                 VAL1(0x24),                                                         FT(F_1866,T_DDR3L),                                                 VAL1(0x25),                                                         FT(F_1600,T_DDR4),                                                  VAL1(0x25),                                                         FT(F_1866|F_2133|F_2666,T_DDR4),                                    VAL1(0x26),                                                         FT(F_2400,T_DDR4),                                                  VAL1(0x27),                                                         
  xxxMx2xx                                     ,                VAL2(DQSRXDLL_B1N0_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00001111), MASK4(0xFFFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x163058C),                                                    
  xxxMx2xx                                     ,                VAL2(DQSRXDLL_B1N1_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00001111), MASK4(0xFFFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x182C60B),                                                    
  xxxMx2xx                                     ,                VAL2(DQSBRXDLL_B1N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00001111), MASK4(0xFFFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x163058C),                                                    
  xxxMx2xx                                     ,                VAL2(DQSBRXDLL_B1N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00001111), MASK4(0xFFFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x182C60B),                                                    
  xxxxx2xx                                     ,                VAL2(DATLVL_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_PHY_DATLVL_BL1),                                     
  xxxMx2xx                                     ,                VAL2(DQRX_BL1_DDRDQ_PHY_REG)                                ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x30)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x30),                                                         
  xxxMx2xx                                     ,                VAL2(DQSRX_BL1_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000100), MASK1(0x2)               , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL1(0x2),                                                          T(T_DDR4),                                                          VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQSRX_BL1_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(RXDLLCFG_B1N0_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1F),                                                         
  xxxMx2xx                                     ,                VAL2(RXDLLCFG_B1N1_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1F),                                                         
  xxxMx2xx                                     ,                VAL2(RXDQMINDLY_BL1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x7)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x3),                                                          
  xxxMx2xx                                     ,                VAL2(RXVREFCFG_BL1_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x80)              , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL1(0x0),                                                          T(T_DDR4),                                                          VAL1(0x80),                                                         
  xxxMx2xx                                     ,                VAL2(RXVREFCFG_BL1_DDRDQ_PHY_REG)                           ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x7F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x41),                                                         
  xxxMx2xx                                     ,                VAL2(COMPSTATIC_BL1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xE38E38)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_CFG1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00001110), MASK3(0x7FFFFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x4020A),                                                      
  xxxxx2xx                                     ,                VAL2(DQ_LRCOMP_CFG1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       __F__),                   5,   F(F_1600),                                                          VAL1(0x50),                                                         F(F_1866),                                                          VAL1(0x5D),                                                         F(F_2133),                                                          VAL1(0x6A),                                                         F(F_2400),                                                          VAL1(0x78),                                                         F(F_2666),                                                          VAL1(0x85),                                                         
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_CFG2_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00001111), MASK4(0x7FFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x202025),                                                     
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_OVR0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000100), MASK1(0xFE)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_OVR0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000010), MASK1(0xF)               , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL1(0x0),                                                          T(T_DDR4),                                                          VAL1(0xC),                                                          
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_CTL0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000010), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x70),                                                         
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_CTL1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000011), MASK2(0xFFF)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0xF0),                                                         
  xxxMx2xx                                     ,                VAL2(DQ_TXDLYCOMP_0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00001100), MASK2(0x3E0)             , AP(MMRC_SET,       __F__),                   5,   F(F_1600),                                                          VAL2(0x140),                                                        F(F_1866),                                                          VAL2(0x140),                                                        F(F_2133),                                                          VAL2(0xC0),                                                         F(F_2400),                                                          VAL2(0x140),                                                        F(F_2666),                                                          VAL2(0xE0),                                                         
  xxxMx2xx                                     ,                VAL2(DQ_TXDLYCOMP_0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(DQ_TXDLYCOMP_1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000100), MASK1(0x7C)              , AP(MMRC_SET,       __F__),                   5,   F(F_1600),                                                          VAL1(0x28),                                                         F(F_1866),                                                          VAL1(0x28),                                                         F(F_2133),                                                          VAL1(0x18),                                                         F(F_2400),                                                          VAL1(0x28),                                                         F(F_2666),                                                          VAL1(0x1C),                                                         
  xxxxx2xx                                     ,                VAL2(DQ_TXDLYCOMPOVR_DDRDQ_PHY_REG)                         ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x74),                                                         
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_CTL2_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0x7FFFF)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x3F444),                                                      
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_CTL3_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00001000), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxxx2xx                                     ,                VAL2(DQ_LRCOMP_CTL3_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL3(0x75D75D),                                                     T(T_DDR4),                                                          VAL3(0x1C21C2),                                                     
  xxxxx2xx                                     ,                VAL2(DQ_LRCOMP_CTL4_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x88),                                                         
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_CTL5_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000011), MASK2(0x1FF)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x1BF),                                                        
  xxxMx2xx                                     ,                VAL2(DQ_TXDLYCOMP_2_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000011), MASK2(0x1FFF)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x404),                                                        
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000001),
  xxxMx2xx                                     ,                VAL2(DQRX_B0N0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000010), MASK1(0xF0)              , AP(MMRC_SET,       ___C_),                   3,   C(C_DNV_A0),                                                        VAL1(0x70),                                                         C(C_DNV_B0),                                                        VAL1(0x0),                                                          C(C_DNV_A1),                                                        VAL1(0x70),                                                          // Most Negative for VOC
  xxxMx2xx                                     ,                VAL2(DQRX_B0N0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000011), MASK2(0xFFF)             , AP(MMRC_SET,       ___C_),                   2,   C(C_DNV_A0|C_DNV_A1),                                               VAL2(0x777),                                                        C(C_DNV_B0),                                                        VAL2(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(DQRX_B0N1_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000011)                           , AP(MMRC_SET,       ___C_),                   2,   C(C_DNV_A0|C_DNV_A1),                                               VAL2(0x7777),                                                       C(C_DNV_B0),                                                        VAL2(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(DQRX_B1N0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000011)                           , AP(MMRC_SET,       ___C_),                   2,   C(C_DNV_A0|C_DNV_A1),                                               VAL2(0x7777),                                                       C(C_DNV_B0),                                                        VAL2(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(DQRX_B1N1_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000011)                           , AP(MMRC_SET,       ___C_),                   2,   C(C_DNV_A0|C_DNV_A1),                                               VAL2(0x7777),                                                       C(C_DNV_B0),                                                        VAL2(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQSRX_BL0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000011), MASK2(0x7F8)             , AP(MMRC_SET,       ___C_),                   2,   C(C_DNV_A0|C_DNV_A1),                                               VAL2(0x3B8),                                                        C(C_DNV_B0),                                                        VAL2(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQSRX_BL1_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000011), MASK2(0x7F8)             , AP(MMRC_SET,       ___C_),                   2,   C(C_DNV_A0|C_DNV_A1),                                               VAL2(0x3B8),                                                        C(C_DNV_B0),                                                        VAL2(0x0),                                                          
  ASSIGNDONE,
  //
  // modmem_init_ch1x8ch0x8_seq
  //
  xxNMx2xx, xxxxxxIx                           , _I(  0)      , VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxNMx2xx, xxxxxxIx                           , _I(  1)      , VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxNMx2xx, xxxxxxIx                           , _I(  2)      , VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxNMx2xx, xxxxxxIx                           , _I(  3)      , VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxNMx2xx, xxxxxxIx                           , _I(  4)      , VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxNMx2xx, xxxxxxIx                           , _I(  5)      , VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxNMx2xx, xxxxxxIx                           , _I(  6)      , VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxNMx2xx, xxxxxxIx                           , _I(  7)      , VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxNMx2xx, xxxxxxIx                           , _I(  8)      , VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000001),
  xxNMx2xx, xxxxxxIx                           , _I(  0)      , VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxNMx2xx, xxxxxxIx                           , _I(  1)      , VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxNMx2xx, xxxxxxIx                           , _I(  2)      , VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxNMx2xx, xxxxxxIx                           , _I(  3)      , VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxNMx2xx, xxxxxxIx                           , _I(  4)      , VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxNMx2xx, xxxxxxIx                           , _I(  5)      , VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxNMx2xx, xxxxxxIx                           , _I(  6)      , VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxNMx2xx, xxxxxxIx                           , _I(  7)      , VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxNMx2xx, xxxxxxIx                           , _I(  8)      , VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxxxE1xx          , VAL2(X8X8),                               VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000001),
  ASSIGNDONE,
  //
  // modmem_init_ch1x8ch0x4_seq
  //
  xxxxx2xx                                     ,                VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxNMx2xx, xxxxxxIx                           , _I(  0)      , VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxNMx2xx, xxxxxxIx                           , _I(  1)      , VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxNMx2xx, xxxxxxIx                           , _I(  2)      , VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxNMx2xx, xxxxxxIx                           , _I(  3)      , VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxNMx2xx, xxxxxxIx                           , _I(  4)      , VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxNMx2xx, xxxxxxIx                           , _I(  5)      , VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxNMx2xx, xxxxxxIx                           , _I(  6)      , VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxNMx2xx, xxxxxxIx                           , _I(  7)      , VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxNMx2xx, xxxxxxIx                           , _I(  8)      , VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxxxE1xx          , VAL2(X8X4),                               VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000001),
  ASSIGNDONE,
  //
  // modmem_init_ch1x4ch0x8_seq
  //
  xxNMx2xx, xxxxxxIx                           , _I(  0)      , VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxNMx2xx, xxxxxxIx                           , _I(  1)      , VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxNMx2xx, xxxxxxIx                           , _I(  2)      , VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxNMx2xx, xxxxxxIx                           , _I(  3)      , VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxNMx2xx, xxxxxxIx                           , _I(  4)      , VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxNMx2xx, xxxxxxIx                           , _I(  5)      , VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxNMx2xx, xxxxxxIx                           , _I(  6)      , VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxNMx2xx, xxxxxxIx                           , _I(  7)      , VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxNMx2xx, xxxxxxIx                           , _I(  8)      , VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF0),                                                         
  xxxxx2xx                                     ,                VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxE1xx          , VAL2(X4X8),                               VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000001),
  ASSIGNDONE,
  //
  // modmem_init_ch1x4ch0x4_seq
  //
  xxxxx2xx                                     ,                VAL2(DQSMUX_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(DQSMUX_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxE1xx          , VAL2(X4X4),                               VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000001),
  ASSIGNDONE,
  //
  // modmem_init_ch0pmrst_seq
  //
  xxxMx1xx                                     ,                VAL1(PM_CMN_CFG_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000014),
  xxxMx1xx                                     ,                VAL1(PM_CMN_CFG_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x1),                                                          
  xxxMx1xx                                     ,                VAL1(PM_CMN_RSTB_DDRCC1_PHY_REG)                            ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x0000000A),
  xxxMx1xx                                     ,                VAL1(PM_CMN_CFG_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // modmem_wait_adpll_lock_seq
  //
  xxxMx1xx                                     ,                VAL1(MPLLCFG1_DDRCC1_PHY_REG)                               ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x10)              , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x10),                                                         
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000001),
  ASSIGNDONE,
  //
  // modmem_adpll_locktimer_seq
  //
  xxxMx1xx                                     ,                VAL1(CONFIG_3_DDRPLL_REG)                                   ,  BB(DDRPLL,       _00001111), MASK4(0xFFFFFFFE)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x20),                                                         
  ASSIGNDONE,
  //
  // modmem_init_dllcfg_seq
  //
  xxxMx1xx                                     ,                VAL1(TXDLLCFG0_DDRCC2_PHY_REG)                              ,  BB(DDRCC2_PHY,   _00000010), MASK1(0xE)               , AP(MMRC_SET,       __F__),                   2,   F(F_1600|F_1866),                                                   VAL1(0xE),                                                          F(F_2133|F_2400|F_2666),                                            VAL1(0xE),                                                          
  xxxMx1xx                                     ,                VAL1(TXDLLCFG0_DDRCC2_PHY_REG)                              ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x7E)              , AP(MMRC_SET_DELAY, __F__), VAL4(0x00000001), 3,   F(F_1600|F_1866),                                                   VAL1(0x10),                                                         F(F_2133),                                                          VAL1(0x10),                                                         F(F_2400|F_2666),                                                   VAL1(0x10),                                                         
  xxxMx1xx                                     ,                VAL1(TXDLLCFG0_DDRCC2_PHY_REG)                              ,  BB(DDRCC2_PHY,   _00000010), MASK1(0xE)               , AP(MMRC_SET,       __FC_),                   2,   FC(F_1600,C_DNV_A1),                                                VAL1(0x4),                                                          FC(F_1866,C_DNV_A1),                                                VAL1(0x6),                                                           // A1 Override
  xxxxx1xx                                     ,                VAL1(TXDLLCFG0_DDRCC2_PHY_REG)                              ,  BB(DDRCC2_PHY,   _00000010)                           , AP(MMRC_SET,       D__C_),                   1,   C(C_DNV_B0),                                                        VAL2(DYN_DDRCC2_PHY_TXDLLCFG0),                                      // B0 for Typ IDV
  xxxMx1xx                                     ,                VAL1(TXDLLCFG0_DDRCC2_PHY_REG)                              ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x70)              , AP(MMRC_SET,       __FC_),                   3,   FC(F_1600,C_DNV_A1),                                                VAL1(0x20),                                                         FC(F_1866,C_DNV_A1),                                                VAL1(0x30),                                                         FC(F_2133|F_2400|F_2666,C_DNV_A1),                                  VAL1(0x70),                                                          // A1 Override
  xxxxx1xx                                     ,                VAL1(TXDLLCFG0_DDRCC2_PHY_REG)                              ,  BB(DDRCC2_PHY,   _00000001)                           , AP(MMRC_SET,       D__C_),                   1,   C(C_DNV_B0),                                                        VAL2(DYN_DDRCC2_PHY_TXDLLCFG0_1),                                    // B0 for Typ IDV
  xxxMx1xx                                     ,                VAL1(TXDLLCFG0_DDRCC2_PHY_REG)                              ,  BB(DDRCC2_PHY,   _00000001), MASK1(0xE)               , AP(MMRC_SET_DELAY, __FC_), VAL4(0x00000001), 2,   FC(F_1600|F_1866|F_2133,C_DNV_A1),                                  VAL1(0x2),                                                          FC(F_2400|F_2666,C_DNV_A1),                                         VAL1(0x4),                                                           // A1 Override
  xxxxx1xx                                     ,                VAL1(TXDLLCFG0_DDRCC2_PHY_REG)                              ,  BB(DDRCC2_PHY,   _00000001)                           , AP(MMRC_SET_DELAY, D__C_), VAL4(0x00000001), 1,   C(C_DNV_B0),                                                        VAL2(DYN_DDRCC2_PHY_TXDLLCFG0_2),                                    // B0 for Typ IDV
  xxxMx1xx                                     ,                VAL1(TXDLLCFG0_DDRCC2_PHY_REG)                              ,  BB(DDRCC2_PHY,   _00000010), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx1xx                                     ,                VAL1(TXDLLCFG0_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000010), MASK1(0xE)               , AP(MMRC_SET,       __F__),                   2,   F(F_1600|F_1866),                                                   VAL1(0xE),                                                          F(F_2133|F_2400|F_2666),                                            VAL1(0xE),                                                          
  xxxMx1xx                                     ,                VAL1(TXDLLCFG0_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x7E)              , AP(MMRC_SET_DELAY, __F__), VAL4(0x00000001), 3,   F(F_1600|F_1866),                                                   VAL1(0x10),                                                         F(F_2133),                                                          VAL1(0x10),                                                         F(F_2400|F_2666),                                                   VAL1(0x10),                                                         
  xxxMx1xx                                     ,                VAL1(TXDLLCFG0_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000010), MASK1(0xE)               , AP(MMRC_SET,       __FC_),                   2,   FC(F_1600,C_DNV_A1),                                                VAL1(0x4),                                                          FC(F_1866,C_DNV_A1),                                                VAL1(0x6),                                                           // A1 Override
  xxxxx1xx                                     ,                VAL1(TXDLLCFG0_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000010)                           , AP(MMRC_SET,       D__C_),                   1,   C(C_DNV_B0),                                                        VAL2(DYN_DDRCC1_PHY_TXDLLCFG0),                                      // B0 for Typ IDV
  xxxMx1xx                                     ,                VAL1(TXDLLCFG0_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x70)              , AP(MMRC_SET,       __FC_),                   3,   FC(F_1600,C_DNV_A1),                                                VAL1(0x20),                                                         FC(F_1866,C_DNV_A1),                                                VAL1(0x30),                                                         FC(F_2133|F_2400|F_2666,C_DNV_A1),                                  VAL1(0x70),                                                          // A1 Override
  xxxxx1xx                                     ,                VAL1(TXDLLCFG0_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000001)                           , AP(MMRC_SET,       D__C_),                   1,   C(C_DNV_B0),                                                        VAL2(DYN_DDRCC1_PHY_TXDLLCFG0_1),                                    // B0 for Typ IDV
  xxxMx1xx                                     ,                VAL1(TXDLLCFG0_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000001), MASK1(0xE)               , AP(MMRC_SET_DELAY, __FC_), VAL4(0x00000001), 2,   FC(F_1600|F_1866|F_2133,C_DNV_A1),                                  VAL1(0x2),                                                          FC(F_2400|F_2666,C_DNV_A1),                                         VAL1(0x4),                                                           // A1 Override
  xxxxx1xx                                     ,                VAL1(TXDLLCFG0_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000001)                           , AP(MMRC_SET_DELAY, D__C_), VAL4(0x00000001), 1,   C(C_DNV_B0),                                                        VAL2(DYN_DDRCC1_PHY_TXDLLCFG0_2),                                    // B0 for Typ IDV
  xxxMx1xx                                     ,                VAL1(TXDLLCFG0_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000010), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx1xx                                     ,                VAL1(TXDLLCFG0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000010), MASK1(0xE)               , AP(MMRC_SET,       __F__),                   2,   F(F_1600|F_1866),                                                   VAL1(0xE),                                                          F(F_2133|F_2400|F_2666),                                            VAL1(0xE),                                                          
  xxxMx1xx                                     ,                VAL1(TXDLLCFG0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x7E)              , AP(MMRC_SET,       __F__),                   3,   F(F_1600|F_1866),                                                   VAL1(0x10),                                                         F(F_2133),                                                          VAL1(0x10),                                                         F(F_2400|F_2666),                                                   VAL1(0x10),                                                         
  xxxMx1xx                                     ,                VAL1(TXDLLCFG0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000010), MASK1(0xE)               , AP(MMRC_SET,       __FC_),                   2,   FC(F_1600,C_DNV_A1),                                                VAL1(0x4),                                                          FC(F_1866,C_DNV_A1),                                                VAL1(0x6),                                                           // A1 Override
  xxxxx1xx                                     ,                VAL1(TXDLLCFG0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000010)                           , AP(MMRC_SET,       D__C_),                   1,   C(C_DNV_B0),                                                        VAL2(DYN_DDRDQ_PHY_TXDLLCFG0),                                       // B0 for Typ IDV
  xxxMx1xx                                     ,                VAL1(TXDLLCFG0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x70)              , AP(MMRC_SET,       __FC_),                   3,   FC(F_1600,C_DNV_A1),                                                VAL1(0x20),                                                         FC(F_1866,C_DNV_A1),                                                VAL1(0x30),                                                         FC(F_2133|F_2400|F_2666,C_DNV_A1),                                  VAL1(0x70),                                                          // A1 Override
  xxxxx1xx                                     ,                VAL1(TXDLLCFG0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D__C_),                   1,   C(C_DNV_B0),                                                        VAL2(DYN_DDRDQ_PHY_TXDLLCFG0_1),                                     // B0 for Typ IDV
  xxxMx1xx                                     ,                VAL1(TXDLLCFG0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xE)               , AP(MMRC_SET,       __FC_),                   2,   FC(F_1600|F_1866|F_2133,C_DNV_A1),                                  VAL1(0x2),                                                          FC(F_2400|F_2666,C_DNV_A1),                                         VAL1(0x4),                                                           // A1 Override
  xxxxx1xx                                     ,                VAL1(TXDLLCFG0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D__C_),                   1,   C(C_DNV_B0),                                                        VAL2(DYN_DDRDQ_PHY_TXDLLCFG0_2),                                     // B0 for Typ IDV
  xxxMx1xx                                     ,                VAL1(TXDLLCFG0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000010), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000001),
  xxxMx1xx                                     ,                VAL1(TXDLLCFG1_DDRCC2_PHY_REG)                              ,  BB(DDRCC2_PHY,   _00000111), MASK3(0x3FDFE)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x34180),                                                      
  xxxMx1xx                                     ,                VAL1(TXDLLCFG2_DDRCC2_PHY_REG)                              ,  BB(DDRCC2_PHY,   _00000111), MASK3(0x3FDFE)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x3C1C0),                                                      
  xxxxx1xx                                     ,                VAL1(TXDLLCFG6_DDRCC2_PHY_REG)                              ,  BB(DDRCC2_PHY,   _00000111)                           , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL3(0xFFFFFF),                                                     
  xxxMx1xx                                     ,                VAL1(TXDLLCFG1_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000111), MASK3(0x3FDFE)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x34180),                                                      
  xxxMx1xx                                     ,                VAL1(TXDLLCFG2_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000111), MASK3(0x3FDFE)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x3C1C0),                                                      
  xxxxx1xx                                     ,                VAL1(TXDLLCFG6_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000111)                           , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL3(0xFFFFFF),                                                     
  xxxMx1xx                                     ,                VAL1(TXDLLCFG1_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000111), MASK3(0x3FDFE)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x34180),                                                      
  xxxMx1xx                                     ,                VAL1(TXDLLCFG2_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000111), MASK3(0x3FDFE)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x3C1C0),                                                      
  xxxMx1xx                                     ,                VAL1(TXDLLCFG3_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000110), MASK2(0xFFF0)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0xFFF0),                                                       
  xxxMx1xx                                     ,                VAL1(TXDLLCFG4_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000011), MASK2(0xFFF)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0xFFF),                                                        
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000001),
  ASSIGNDONE,
  //
  // dll_wa
  //
  xxxME2xx          , VAL2(DLL_WA_ENABLE)      ,                VAL2(MONDRVCFG_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000111), MASK3(0x3F7E0)           , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_A0),                                                        VAL3(0x3F7E0),                                                      
  xxxME1xx          , VAL2(DLL_WA_ENABLE)      ,                VAL1(TXDLLCFG5_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x38)              , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_A0),                                                        VAL1(0x10),                                                         
  xxxME2xx          , VAL2(DLL_WA_ENABLE)      ,                VAL2(MON1CFG_DDRDQ_PHY_REG)                                 ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x21)              , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_A0),                                                        VAL1(0x21),                                                         
  xxxME2xx          , VAL2(DLL_WA_ENABLE)      ,                VAL2(MON0CFG_DDRDQ_PHY_REG)                                 ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1)               , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_A0),                                                        VAL1(0x1),                                                          
  xxxME2xx          , VAL2(DLL_WA_ENABLE)      ,                VAL2(MON1CFG_DDRDQ_PHY_REG)                                 ,  BB(DDRDQ_PHY,    _00000011), MASK2(0x1C0)             , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_A0),                                                        VAL2(0x0),                                                          
  xxxME2xx          , VAL2(DLL_WA_ENABLE)      ,                VAL2(MONDRVCFG_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_A0),                                                        VAL1(0x2),                                                          
  xxxME1xx          , VAL2(DLL_WA_ENABLE)      ,                VAL1(TXDLLCFG7_DDRCC2_PHY_REG)                              ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x38)              , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_A0),                                                        VAL1(0x10),                                                         
  xxxME1xx          , VAL2(DLL_WA_ENABLE)      ,                VAL1(TXDLLCFG7_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x38)              , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_A0),                                                        VAL1(0x10),                                                         
  xxxME2xx          , VAL2(DLL_WA_ENABLE)      ,                VAL2(MON1CFG_DDRCC2_PHY_REG)                                ,  BB(DDRCC2_PHY,   _00000011), MASK2(0x1E1)             , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_A0),                                                        VAL2(0x21),                                                         
  xxxME2xx          , VAL2(DLL_WA_ENABLE)      ,                VAL2(MON0CFG_DDRCC2_PHY_REG)                                ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_A0),                                                        VAL1(0x1),                                                          
  xxxME2xx          , VAL2(DLL_WA_ENABLE)      ,                VAL2(MON1CFG_DDRCC1_PHY_REG)                                ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x21)              , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_A0),                                                        VAL1(0x21),                                                         
  xxxME2xx          , VAL2(DLL_WA_ENABLE)      ,                VAL2(MON0CFG_DDRCC1_PHY_REG)                                ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_A0),                                                        VAL1(0x1),                                                          
  xxxME2xx          , VAL2(DLL_WA_ENABLE)      ,                VAL2(MONLCFG_DDRCC1_PHY_REG)                                ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_A0),                                                        VAL1(0x1),                                                          
  xxxME2xx          , VAL2(DLL_WA_ENABLE)      ,                VAL2(MONUCFG_DDRCC1_PHY_REG)                                ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_A0),                                                        VAL1(0x1),                                                          
  xxxME2xx          , VAL2(DLL_WA_ENABLE)      ,                VAL2(MON1CFG_DDRCC1_PHY_REG)                                ,  BB(DDRCC1_PHY,   _00000011), MASK2(0x1C0)             , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_A0),                                                        VAL2(0x0),                                                          
  xxxME2xx          , VAL2(DLL_WA_ENABLE)      ,                VAL2(MONDRVCFG_DDRCC1_PHY_REG)                              ,  BB(DDRCC1_PHY,   _00000101), MASK2(0x403)             , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_A0),                                                        VAL2(0x403),                                                        
  ASSIGNDONE,
  //
  // modmem_init_clkdividersync_seq
  //
  xxxMx1xx                                     ,                VAL1(DIGCTL_CMN_DDRCC2_PHY_REG)                             ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x1),                                                          
  xxxMx1xx                                     ,                VAL1(DIGCTL_CMN_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x1),                                                          
  xxxMx1xx                                     ,                VAL1(DIGCTL_CMN_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000005),                                                                          VAL1(0x1),                                                          
  xxxMx1xx                                     ,                VAL1(MPLLCFG0_DDRCC1_PHY_REG)                               ,  BB(DDRCC1_PHY,   _00001000), MASK1(0x80)              , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x80),                                                         
  xxxMx1xx                                     ,                VAL1(SPIDCLK_CTRL_DDRCC1_PHY_REG)                           ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x0000001E),                                                                          VAL1(0x1),                                                          
  ASSIGNDONE,
  //
  // modmem_init_phyrst_ch0_seq
  //
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC2_PHY_REG)                             ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000001),
  ASSIGNDONE,
  //
  // modmem_init_phyrst_ch1_seq
  //
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH1_DDRCC2_PHY_REG)                             ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH1_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000001),
  ASSIGNDONE,
  //
  // modmem_init_rxfiforst_ch0_seq
  //
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x0000000A),
  xxxMx2xx                                     ,                VAL2(DIGCTL_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(DQSRX_BL0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x4)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x4),                                                          
  ASSIGNDONE,
  //
  // modmem_init_rxfiforst_ch1_seq
  //
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x0000000A),
  xxxMx2xx                                     ,                VAL2(DIGCTL_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(DQSRX_BL1_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x4)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x4),                                                          
  ASSIGNDONE,
  //
  // modmem_init_phyrst_common_seq
  //
  xxxMx2xx                                     ,                VAL2(CC1_GRCOMP_RSTCTL_DDRCC1_PHY_REG)                      ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(CC1_LRCOMP_RSTCTL_DDRCC1_PHY_REG)                      ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(CC02_LRCOMP_RSTCTL_DDRCC2_PHY_REG)                     ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_RSTCTL_DDRDQ_PHY_REG)                        ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  ASSIGNDONE,
  //
  // modmem_init_compinit_seq
  //
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(modmem_init_odt_wa_seq),                                       
  xxxMx2xx                                     ,                VAL2(CC1_GRCOMP_INIT_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(CC02_TXDLYCOMP_INIT_DDRCC2_PHY_REG)                    ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(CC1_TXDLYCOMP_INIT_DDRCC1_PHY_REG)                     ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(DQ_TXDLYCOMP_INIT_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(CLK_AFE_CH0_DDRCC1_PHY_REG)                            ,  BB(DDRCC1_PHY,   _00001000), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x80),                                                         
  xxxMx2xx                                     ,                VAL2(CLK_AFE_CH1_DDRCC1_PHY_REG)                            ,  BB(DDRCC1_PHY,   _00001000), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x80),                                                         
  xxxMx2xx                                     ,                VAL2(CLK_COMPOVR_AFE_CH0_DDRCC1_PHY_REG)                    ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x3)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x3),                                                          
  xxxMx2xx                                     ,                VAL2(CLK_COMPOVR_AFE_CH1_DDRCC1_PHY_REG)                    ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x3)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x3),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x0000300C),
  xxxMx2xx                                     ,                VAL2(CC1_GRCOMP_INIT_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CC02_TXDLYCOMP_INIT_DDRCC2_PHY_REG)                    ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CC1_TXDLYCOMP_INIT_DDRCC1_PHY_REG)                     ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQ_TXDLYCOMP_INIT_DDRDQ_PHY_REG)                       ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1)               , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // modmem_init_pointerenable_seq
  //
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH1_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x2),                                                          
  ASSIGNDONE,
  //
  // modmem_init_dramreset_seq
  //
  xxxMx1xx                                     ,                VAL1(RSTBCFG_DDRCC1_PHY_REG)                                ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x1),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x000001F4),
  ASSIGNDONE,
  //
  // modmem_init_iobufact_ch0_seq
  //
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x000001F4),
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC2_PHY_REG)                             ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x8)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x8),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_BL0_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x20)              , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x20),                                                         
  ASSIGNDONE,
  //
  // modmem_init_iobufact_ch1_seq
  //
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x000001F4),
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH1_DDRCC2_PHY_REG)                             ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH1_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x8)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x8),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_BL1_DDRDQ_PHY_REG)                              ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x20)              , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x20),                                                         
  ASSIGNDONE,
  //
  // modmem_init_compovr_disable_seq
  //
  xxxMx2xx                                     ,                VAL2(CLK_COMPOVR_AFE_CH0_DDRCC1_PHY_REG)                    ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CLK_COMPOVR_AFE_CH0_DDRCC1_PHY_REG)                    ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CLK_COMPOVR_AFE_CH1_DDRCC1_PHY_REG)                    ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CLK_COMPOVR_AFE_CH1_DDRCC1_PHY_REG)                    ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x0),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x0000000A),
  ASSIGNDONE,
  //
  // modmem_init_dqdynclkgate_seq
  //
  xxxMx2xx                                     ,                VAL2(CLKGATE0_BL0_DDRDQ_PHY_REG)                            ,  BB(DDRDQ_PHY,    _00000110), MASK2(0x1FFE)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x1FFE),                                                       
  xxxMx2xx                                     ,                VAL2(CLKGATE1_BL0_DDRDQ_PHY_REG)                            ,  BB(DDRDQ_PHY,    _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x1B81B820),                                                   
  xxxMx2xx                                     ,                VAL2(CLKGATE0_BL1_DDRDQ_PHY_REG)                            ,  BB(DDRDQ_PHY,    _00000110), MASK2(0x1FFE)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x1FFE),                                                       
  xxxMx2xx                                     ,                VAL2(CLKGATE1_BL1_DDRDQ_PHY_REG)                            ,  BB(DDRDQ_PHY,    _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x1B81B820),                                                   
  ASSIGNDONE,
  //
  // modmem_init_dqdynclkgate_dis
  //
  xxxMx2xx                                     ,                VAL2(CLKGATE0_BL0_DDRDQ_PHY_REG)                            ,  BB(DDRDQ_PHY,    _00000110), MASK2(0x1FFE)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CLKGATE0_BL1_DDRDQ_PHY_REG)                            ,  BB(DDRDQ_PHY,    _00000110), MASK2(0x1FFE)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  ASSIGNDONE,
  //
  // modmem_init_disable_ch0_seq
  //
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000010), MASK1(0x8)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000010), MASK1(0x4)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(PM_CH0_SWMSG_DDRCC1_PHY_REG)                           ,  BB(DDRCC1_PHY,   _00000110), MASK2(0x1F0)             , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL2(0x10),                                                         
  xxxMx2xx                                     ,                VAL2(PM_CH0_SWMSG_DDRCC1_PHY_REG)                           ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1F)              , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x7),                                                          
  xxxMx2xx                                     ,                VAL2(PM_CH0_SWMSG_DDRCC1_PHY_REG)                           ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x20)              , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // modmem_init_spidinitcomplete_ch0_seq
  //
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x4)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x4),                                                          
  ASSIGNDONE,
  //
  // modmem_init_disable_ch1_seq
  //
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH1_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000010), MASK1(0x8)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH1_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000010), MASK1(0x4)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(PM_CH1_SWMSG_DDRCC1_PHY_REG)                           ,  BB(DDRCC1_PHY,   _00000110), MASK2(0x1F0)             , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL2(0x10),                                                         
  xxxMx2xx                                     ,                VAL2(PM_CH1_SWMSG_DDRCC1_PHY_REG)                           ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1F)              , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x7),                                                          
  xxxMx2xx                                     ,                VAL2(PM_CH0_SWMSG_DDRCC1_PHY_REG)                           ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x20)              , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // modmem_init_spidinitcomplete_ch1_seq
  //
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH1_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x4)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x4),                                                          
  ASSIGNDONE,
  //
  // modmem_init_compclkgate_seq
  //
  xxxMx2xx                                     ,                VAL2(CC02_TXDLYCOMP_CLKGATE_DDRCC2_PHY_REG)                 ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(CC1_TXDLYCOMP_CLKGATE_DDRCC1_PHY_REG)                  ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(DQ_TXDLYCOMP_CLKGATE_DDRDQ_PHY_REG)                    ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000001),
  xxxMx2xx                                     ,                VAL2(CC02_TXDLYCOMP_CLKGATE_DDRCC2_PHY_REG)                 ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(CC1_TXDLYCOMP_CLKGATE_DDRCC1_PHY_REG)                  ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(DQ_TXDLYCOMP_CLKGATE_DDRDQ_PHY_REG)                    ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000001),
  xxxMx2xx                                     ,                VAL2(CC1_GRCOMP_CLKGATE_DDRCC1_PHY_REG)                     ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x1),                                                          
  ASSIGNDONE,
  //
  // modmem_init_compclkgate_dis
  //
  xxxMx2xx                                     ,                VAL2(CC02_TXDLYCOMP_CLKGATE_DDRCC2_PHY_REG)                 ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CC1_TXDLYCOMP_CLKGATE_DDRCC1_PHY_REG)                  ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQ_TXDLYCOMP_CLKGATE_DDRDQ_PHY_REG)                    ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000001),
  xxxMx2xx                                     ,                VAL2(CC02_TXDLYCOMP_CLKGATE_DDRCC2_PHY_REG)                 ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CC1_TXDLYCOMP_CLKGATE_DDRCC1_PHY_REG)                  ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQ_TXDLYCOMP_CLKGATE_DDRDQ_PHY_REG)                    ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000001),
  xxxMx2xx                                     ,                VAL2(CC1_GRCOMP_CLKGATE_DDRCC1_PHY_REG)                     ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // modmem_init_criclkgate_seq
  //
  xxxMx1xx                                     ,                VAL1(CRI_CLKGATECFG_DDRCC1_PHY_REG)                         ,  BB(DDRCC1_PHY,   _00000011), MASK2(0x3FF)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x210),                                                        
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000001),
  ASSIGNDONE,
  //
  // modmem_init_criclkgate_dis
  //
  xxxMx1xx                                     ,                VAL1(CRI_CLKGATECFG_DDRCC1_PHY_REG)                         ,  BB(DDRCC1_PHY,   _00000010), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000001),
  ASSIGNDONE,
  //
  // modmem_init_ctle_po_en
  //
  xxxMx2xx                                     ,                VAL2(DQRX_BL0_DDRDQ_PHY_REG)                                ,  BB(DDRDQ_PHY,    _00000010), MASK1(0x6)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x4),                                                          
  xxxMx2xx                                     ,                VAL2(DQRX_BL0_DDRDQ_PHY_REG)                                ,  BB(DDRDQ_PHY,    _00000010), MASK1(0x6)               , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_B0),                                                        VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQRX_BL0_DDRDQ_PHY_REG)                                ,  BB(DDRDQ_PHY,    _00000011), MASK2(0x180)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x80),                                                         
  xxxMx2xx                                     ,                VAL2(DQRX_BL0_DDRDQ_PHY_REG)                                ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x40)              , AP(MMRC_SET,       ___C_),                   2,   C(C_DNV_A0|C_DNV_A1),                                               VAL1(0x0),                                                          C(C_DNV_B0),                                                        VAL1(0x40),                                                         
  xxxMx2xx                                     ,                VAL2(DQRX_BL0_DDRDQ_PHY_REG)                                ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xE)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xA),                                                          
  xxxMx2xx                                     ,                VAL2(DQSRX_BL0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000010), MASK1(0x60)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x40),                                                         
  xxxMx2xx                                     ,                VAL2(DQSRX_BL0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000010), MASK1(0x60)              , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_B0),                                                        VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQSRX_BL0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000010), MASK1(0x18)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x8),                                                          
  xxxMx2xx                                     ,                VAL2(DQSRX_BL0_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x2)               , AP(MMRC_SET,       ___C_),                   2,   C(C_DNV_A0|C_DNV_A1),                                               VAL1(0x0),                                                          C(C_DNV_B0),                                                        VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(DQRX_BL1_DDRDQ_PHY_REG)                                ,  BB(DDRDQ_PHY,    _00000010), MASK1(0x6)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x4),                                                          
  xxxMx2xx                                     ,                VAL2(DQRX_BL1_DDRDQ_PHY_REG)                                ,  BB(DDRDQ_PHY,    _00000010), MASK1(0x6)               , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_B0),                                                        VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQRX_BL1_DDRDQ_PHY_REG)                                ,  BB(DDRDQ_PHY,    _00000011), MASK2(0x180)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x80),                                                         
  xxxMx2xx                                     ,                VAL2(DQRX_BL1_DDRDQ_PHY_REG)                                ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x40)              , AP(MMRC_SET,       ___C_),                   2,   C(C_DNV_A0|C_DNV_A1),                                               VAL1(0x0),                                                          C(C_DNV_B0),                                                        VAL1(0x40),                                                         
  xxxMx2xx                                     ,                VAL2(DQRX_BL1_DDRDQ_PHY_REG)                                ,  BB(DDRDQ_PHY,    _00000001), MASK1(0xE)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xA),                                                          
  xxxMx2xx                                     ,                VAL2(DQSRX_BL1_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000010), MASK1(0x60)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x40),                                                         
  xxxMx2xx                                     ,                VAL2(DQSRX_BL1_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000010), MASK1(0x60)              , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_B0),                                                        VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQSRX_BL1_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000010), MASK1(0x18)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x8),                                                          
  xxxMx2xx                                     ,                VAL2(DQSRX_BL1_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x2)               , AP(MMRC_SET,       ___C_),                   2,   C(C_DNV_A0|C_DNV_A1),                                               VAL1(0x0),                                                          C(C_DNV_B0),                                                        VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(DQSTXPBD0_B0N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xFC3F0)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x7C1F0),                                                      
  xxxMx2xx                                     ,                VAL2(DQSTXPBD1_B0N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xFC3F0)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x7C1F0),                                                      
  xxxMx2xx                                     ,                VAL2(DQSTXPBD0_B0N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xFC3F0)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x7C1F0),                                                      
  xxxMx2xx                                     ,                VAL2(DQSTXPBD1_B0N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xFC3F0)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x7C1F0),                                                      
  xxxMx2xx                                     ,                VAL2(DQSRXPBD0_B0N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xFC3F0)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x7C1F0),                                                      
  xxxMx2xx                                     ,                VAL2(DQSRXPBD1_B0N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xFC3F0)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x7C1F0),                                                      
  xxxMx2xx                                     ,                VAL2(DQSRXPBD0_B0N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xFC3F0)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x7C1F0),                                                      
  xxxMx2xx                                     ,                VAL2(DQSRXPBD1_B0N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xFC3F0)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x7C1F0),                                                      
  xxxMx2xx                                     ,                VAL2(DQSTXPBD0_B1N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xFC3F0)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x7C1F0),                                                      
  xxxMx2xx                                     ,                VAL2(DQSTXPBD1_B1N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xFC3F0)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x7C1F0),                                                      
  xxxMx2xx                                     ,                VAL2(DQSTXPBD0_B1N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xFC3F0)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x7C1F0),                                                      
  xxxMx2xx                                     ,                VAL2(DQSTXPBD1_B1N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xFC3F0)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x7C1F0),                                                      
  xxxMx2xx                                     ,                VAL2(DQSRXPBD0_B1N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xFC3F0)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x7C1F0),                                                      
  xxxMx2xx                                     ,                VAL2(DQSRXPBD1_B1N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xFC3F0)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x7C1F0),                                                      
  xxxMx2xx                                     ,                VAL2(DQSRXPBD0_B1N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xFC3F0)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x7C1F0),                                                      
  xxxMx2xx                                     ,                VAL2(DQSRXPBD1_B1N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xFC3F0)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x7C1F0),                                                      
  ASSIGNDONE,
  //
  // DisableScrub
  //
  xxxMx2xx                                     ,                VAL2(B_CR_BCTRL2_BUNIT_MCHBAR_REG)                          ,  BB(BUNIT_MCHBAR, _00000001), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(DPATROL_SCRUB_TMR_DUNIT_REG)                           ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx1xx                                     ,                VAL1(DPATROL_SCRUB_CFG_DUNIT_REG)                           ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  ASSIGNDONE,
  //
  // DisableEcc
  //
  xxxMx2xx                                     ,                VAL2(DECCCTRL_DUNIT_REG)                                    ,  BB(DUNIT,        _00000101), MASK2(0x2FF)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  ASSIGNDONE,
  //
  // DisableScrambler
  //
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000100), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx1xx                                     ,                VAL1(DSCRMBL_DUNIT_REG)                                     ,  BB(DUNIT,        _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  ASSIGNDONE,
  //
  // DunitDefaults
  //
  xxxMx1xx                                     ,                VAL1(DSCH_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000001), MASK1(0x90)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x90),                                                         
  xxxMx2xx                                     ,                VAL2(MISC_CHANNEL_CFG_DUNIT_REG)                            ,  BB(DUNIT,        _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(DZQPARAM_DUNIT_COMMON_REG)                             ,  BB(DUNIT_COMMON, _00000111), MASK3(0xFFFFF)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(DXS_PARAM_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00001000), MASK1(0xFC)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xC),                                                          
  xxxMx1xx                                     ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00001100), MASK2(0x8F7F)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x8600),                                                       
  xxxMx1xx                                     ,                VAL1(DBUSCTL_DUNIT_COMMON_REG)                              ,  BB(DUNIT_COMMON, _00000010), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(DTR6_DUNIT_REG)                                        ,  BB(DUNIT,        _00000001), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(DSCH_AGING_DUNIT_REG)                                  ,  BB(DUNIT,        _00000011), MASK2(0xFBFF)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x8010),                                                       
  xxxMx2xx                                     ,                VAL2(DPMC0_DUNIT_REG)                                       ,  BB(DUNIT,        _00001111), MASK4(0x1F3FFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(DPMC1_DUNIT_REG)                                       ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DPMC1),                                              
  ASSIGNDONE,
  //
  // EnableChannels
  //
  xxxMx1xx                                     ,                VAL1(DSCH_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000001), MASK1(0x4)               , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL1(0x0),                                                          T(T_DDR4),                                                          VAL1(0x4),                                                           // Set DDR3 or DDR4
  xBxxx2xx                                     ,                VAL2(A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR_AUNIT_MCHBAR_REG) , BB2(AUNIT_MCHBAR, _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_AUNIT_MCHBAR_A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR),        
  xBxxx2xx                                     ,                VAL2(B_CR_SLICE_CHANNEL_HASH_BUNIT_REG)                     , BB2(BUNIT,        _00000001)                           , AP(MMRC_SET,       DP___),                   1,   P(P_JTAG),                                                          VAL2(DYN_BUNIT_B_CR_SLICE_CHANNEL_HASH),                            
  xxxxx1xx                                     ,                VAL1(DSCH_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_COMMON_DSCH),                                         // Channel 1 Enable/Disable, Channel 0 Enable/Disable
  ASSIGNDONE,
  //
  // EnClkGating
  //
  xxxMx1xx                                     ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00001000), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x80),                                                          // Enable clock gating
  xxxMx1xx                                     ,                VAL1(DBUSCTL_DUNIT_COMMON_REG)                              ,  BB(DUNIT_COMMON, _00000010), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // ClrSelfRefresh
  //
  xxxMx2xx                                     ,                VAL2(PMSTS_DUNIT_REG)                                       ,  BB(DUNIT,        _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  ASSIGNDONE,
  //
  // DdrTimingCtrl
  //
  xxxxx2xx                                     ,                VAL2(DTR0_DUNIT_REG)                                        ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DTR0),                                               
  xxxxx2xx                                     ,                VAL2(DTR1_DUNIT_REG)                                        ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DTR1),                                               
  xxxxx2xx                                     ,                VAL2(DTR2_DUNIT_REG)                                        ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DTR2),                                               
  xxxME2xx          , VAL2(TWO_CLK_WR_PREAMBLE),                VAL2(DTR2_DUNIT_REG)                                        ,  BB(DUNIT,        _00001000), MASK1(0x80)              , AP(MMRC_SET,       __F__),                   2,   F(F_2400|F_2666),                                                   VAL1(0x80),                                                         F(F_1866|F_2133|F_1600),                                            VAL1(0x0),                                                          
  xxxME2xx          , VAL2(TWO_CLK_RD_PREAMBLE),                VAL2(DTR2_DUNIT_REG)                                        ,  BB(DUNIT,        _00001000), MASK1(0x40)              , AP(MMRC_SET,       __F__),                   2,   F(F_2400|F_2666),                                                   VAL1(0x40),                                                         F(F_1866|F_2133|F_1600),                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(DTR7_DUNIT_REG)                                        ,  BB(DUNIT,        _00000100)                           , AP(MMRC_SET,       D_F_T),                   5,   FT(F_1600,T_DDR4),                                                  VAL2(DYN_DUNIT_DTR7),                                               FT(F_1866|F_2133|F_2400,T_DDR4),                                    VAL2(DYN_DUNIT_DTR7_1),                                             FT(F_1600,T_DDR3L),                                                 VAL2(DYN_DUNIT_DTR7_2),                                             FT(F_1866,T_DDR3L),                                                 VAL2(DYN_DUNIT_DTR7_3),                                             FT(F_2666,T_DDR4),                                                  VAL2(DYN_DUNIT_DTR7_4),                                             
  xxxME2xx          , VAL2(TWO_CLK_WR_PREAMBLE),                VAL2(DTR7_DUNIT_REG)                                        ,  BB(DUNIT,        _00000100), MASK1(0xF)               , AP(MMRC_SET,       __F_T),                   2,   FT(F_2400,T_DDR4),                                                  VAL1(0x3),                                                          FT(F_2666,T_DDR4),                                                  VAL1(0x4),                                                          
  xxxMx2xx                                     ,                VAL2(DTR7_DUNIT_REG)                                        ,  BB(DUNIT,        _00001100), MASK2(0x1F0)             , AP(MMRC_SET,       ____T),                   1,   T(T_DDR3L),                                                         VAL2(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(DTR7_DUNIT_REG)                                        ,  BB(DUNIT,        _00001100)                           , AP(MMRC_SET,       D___T),                   1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DTR7_5),                                             
  xxxxx2xx                                     ,                VAL2(DTR7_DUNIT_REG)                                        ,  BB(DUNIT,        _00000011)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DTR7_6),                                             
  xxNMx2xx, xxxxxxIx                           , _I(  0)      , VAL2(DIGCTL_BL0_DDRDQ_REG)                                  ,  BB(DDRDQ,        _00000100), MASK1(0x8)               , AP(MMRC_GET,       D____),                                                                                            VAL2(WRDATA_EARLY),                                                  // Reading Channel 0
  xxxxx2xx                                     ,                VAL2(DTR7_DUNIT_REG)                                        ,  BB(DUNIT,        _00001000)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DTR7_7),                                             
  xxxxx2xx                                     ,                VAL2(DTR3_DUNIT_REG)                                        ,  BB(DUNIT,        _00000110)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DTR3),                                               
  xxxMx2xx                                     ,                VAL2(DTR3_DUNIT_REG)                                        ,  BB(DUNIT,        _00000010), MASK1(0x70)              , AP(MMRC_SET,       ____T),                   1,   T(T_DDR3L),                                                         VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(DTR3_DUNIT_REG)                                        ,  BB(DUNIT,        _00000010)                           , AP(MMRC_SET,       D___T),                   1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DTR3_1),                                              // Debug was 3 before
  xxxxx2xx                                     ,                VAL2(DTR3_DUNIT_REG)                                        ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DTR3_2),                                              // Debug, Debug
  xxxxx2xx                                     ,                VAL2(DTR4_DUNIT_REG)                                        ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DTR4),                                               
  xxxxx1xx                                     ,                VAL1(DTR5_DUNIT_REG)                                        ,  BB(DUNIT,        _00001100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DTR5),                                                // Debug
  xxxxx1xx                                     ,                VAL1(DTR6_DUNIT_REG)                                        ,  BB(DUNIT,        _00000010)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DTR6),                                               
  xxxMx1xx                                     ,                VAL1(DTR6_DUNIT_REG)                                        ,  BB(DUNIT,        _00000011), MASK2(0x1F0)             , AP(MMRC_SET,       __F__),                   5,   F(F_1600),                                                          VAL2(0x50),                                                         F(F_1866),                                                          VAL2(0x80),                                                         F(F_2133),                                                          VAL2(0xB0),                                                         F(F_2400),                                                          VAL2(0xE0),                                                         F(F_2666),                                                          VAL2(0xE0),                                                         
  xxxxx1xx                                     ,                VAL1(DTR6_DUNIT_REG)                                        ,  BB(DUNIT,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DTR6_1),                                             
  xxxMx1xx                                     ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00001000), MASK1(0x70)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // DDR3Reset
  //
  ASSIGNDONE,
  //
  // DUnitForTrain
  //
  xxxMx1xx                                     ,                VAL1(DRFC2_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00000100), MASK1(0x3E)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxME1xx          , VAL2(PHY_INIT_RUN)       ,                VAL1(DRFC2_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00000111), MASK3(0x1FFFF)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                           // Disabling refresh
  xxxMx1xx                                     ,                VAL1(DRFC0_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00000011), MASK2(0xF0F)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0xC06),                                                        
  xxxxx2xx                                     ,                VAL2(DRP_DUNIT_REG)                                         ,  BB(DUNIT,        _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DRP),                                                 // No address mirroring, 2Gb, x8/x4?? Is this ok??
  xxxMx1xx                                     ,                VAL1(DXS_PARAM_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00001000), MASK1(0x3)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                           //  0: ZQCL commands are sent in parallel to all ranks during after every Self Refresh exit. (Normal Mode)
  xxxMx1xx                                     ,                VAL1(DXS_PARAM_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00000110), MASK2(0xFFF0)            , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600|F_1866,T_DDR4),                                           VAL2(0x2550),                                                       FT(F_2133|F_2400|F_2666,T_DDR4),                                    VAL2(0x3000),                                                       FT(F_1600|F_1866,T_DDR3L),                                          VAL2(0x2000),                                                       
  xxxxx1xx                                     ,                VAL1(DXS_PARAM_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00000011)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_COMMON_DXS_PARAM),                                   
  xxxMx1xx                                     ,                VAL1(DZQPARAM_DUNIT_COMMON_REG)                             ,  BB(DUNIT_COMMON, _00001100), MASK2(0x7FF0)            , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600|F_1866|F_2133|F_2400|F_2666,T_DDR4),                      VAL2(0x2000),                                                       FT(F_1600,T_DDR3L),                                                 VAL2(0x1000),                                                       FT(F_1866,T_DDR3L),                                                 VAL2(0x12B0),                                                       
  xxxMx1xx                                     ,                VAL1(DZQPARAM_DUNIT_COMMON_REG)                             ,  BB(DUNIT_COMMON, _00000011), MASK2(0x7FF)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                           // ZQ Calibration Short Interval. Disabled
  xxxMx1xx                                     ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100), MASK1(0x30)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                           // PowerDownEnable. Dunit drives CKE pins high to avoid devices  entering power down
  xxxMx1xx                                     ,                VAL1(DSCH_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000001), MASK1(0xB0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x90),                                                         
  xxxMx1xx                                     ,                VAL1(DRFC2_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00001000), MASK1(0xF0)              , AP(MMRC_SET,       __F__),                   4,   F(F_1600),                                                          VAL1(0x50),                                                         F(F_1866),                                                          VAL1(0x60),                                                         F(F_2133),                                                          VAL1(0x70),                                                         F(F_2400|F_2666),                                                   VAL1(0x80),                                                         
  ASSIGNDONE,
  //
  // MmapForTrain
  //
  xxxxx2xx                                     ,                VAL2(DMAP_MISC_DUNIT_REG)                                   ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       ____T),                   1,   T(T_DDR3L),                                                         VAL4(0x20FFA507),                                                   
  xxxxx1xx                                     ,                VAL1(DMAP1_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       ____T),                   1,   T(T_DDR3L),                                                         VAL4(0x3F),                                                         
  xxxxx2xx                                     ,                VAL2(DMAP2_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       ____T),                   1,   T(T_DDR3L),                                                         VAL4(0x1EE6B16A),                                                   
  xxxxx2xx                                     ,                VAL2(DMAP3_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       ____T),                   1,   T(T_DDR3L),                                                         VAL4(0x2B49CA30),                                                   
  xxxxx2xx                                     ,                VAL2(DMAP4_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       ____T),                   1,   T(T_DDR3L),                                                         VAL4(0x3FFFEB38),                                                   
  xxxxx2xx                                     ,                VAL2(DMAP5_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       ____T),                   1,   T(T_DDR3L),                                                         VAL4(0x6543210),                                                    
  xxxxx2xx                                     ,                VAL2(DMAP_MISC_DUNIT_REG)                                   ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       ____T),                   1,   T(T_DDR4),                                                          VAL4(0x20F08107),                                                   
  xxxxx1xx                                     ,                VAL1(DMAP1_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       ____T),                   1,   T(T_DDR4),                                                          VAL4(0x3F),                                                         
  xxxxx2xx                                     ,                VAL2(DMAP2_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       ____T),                   1,   T(T_DDR4),                                                          VAL4(0x20F7358B),                                                   
  xxxxx2xx                                     ,                VAL2(DMAP3_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       ____T),                   1,   T(T_DDR4),                                                          VAL4(0x315A4E51),                                                   
  xxxxx2xx                                     ,                VAL2(DMAP4_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       ____T),                   1,   T(T_DDR4),                                                          VAL4(0x3FFFFF59),                                                   
  xxxxx2xx                                     ,                VAL2(DMAP5_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       ____T),                   1,   T(T_DDR4),                                                          VAL4(0x65432A9),                                                    
  xxxME2xx          , VAL2(DMAP_X16)           ,                VAL2(DMAP_DUNIT_REG)                                        ,  BB(DUNIT,        _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       ____T),                   1,   T(T_DDR4),                                                          VAL4(0x20FF80E6),                                                   
  xxxME1xx          , VAL2(DMAP_X16)           ,                VAL1(DMAP1_DUNIT_REG)                                       ,  BB(DUNIT,        _00000001), MASK1(0x7F)              , AP(MMRC_SET,       ____T),                   1,   T(T_DDR4),                                                          VAL1(0x3F),                                                         
  xxxME2xx          , VAL2(DMAP_X16)           ,                VAL2(DMAP2_DUNIT_REG)                                       ,  BB(DUNIT,        _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       ____T),                   1,   T(T_DDR4),                                                          VAL4(0x1EE6B16A),                                                   
  xxxME2xx          , VAL2(DMAP_X16)           ,                VAL2(DMAP3_DUNIT_REG)                                       ,  BB(DUNIT,        _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       ____T),                   1,   T(T_DDR4),                                                          VAL4(0x2B49CA30),                                                   
  xxxME2xx          , VAL2(DMAP_X16)           ,                VAL2(DMAP4_DUNIT_REG)                                       ,  BB(DUNIT,        _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       ____T),                   1,   T(T_DDR4),                                                          VAL4(0x3FFFFF59),                                                   
  xxxME2xx          , VAL2(DMAP_X16)           ,                VAL2(DMAP5_DUNIT_REG)                                       ,  BB(DUNIT,        _00001111), MASK4(0xFFFFFFF)         , AP(MMRC_SET,       ____T),                   1,   T(T_DDR4),                                                          VAL4(0x5432198),                                                    
  ASSIGNDONE,
  //
  // DunitWake
  //
  xxxMx1xx                                     ,                VAL1(DSCH_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000001), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x8),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(DramWake),                                                     
  xxxMx1xx                                     ,                VAL1(DSCH_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000001), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // ChangeRefreshPeriod
  //
  xxxMx1xx                                     ,                VAL1(DRFC2_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00000100), MASK1(0x3E)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxMx1xx                                     ,                VAL1(DRFC2_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00000111), MASK3(0x1FFFF)           , AP(MMRC_SET,       __F__),                   5,   F(F_1600),                                                          VAL3(0xC30),                                                        F(F_1866),                                                          VAL3(0xE38),                                                        F(F_2133),                                                          VAL3(0x1040),                                                       F(F_2400),                                                          VAL3(0x1248),                                                       F(F_2666),                                                          VAL3(0x1450),                                                       
  xxxMx1xx                                     ,                VAL1(DRFC2_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00000111), MASK3(0x1FFFF)           , AP(MMRC_GET,       D____),                                                                                            VAL2(TREFI),                                                        
  xxxxx1xx                                     ,                VAL1(DRFC2_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_COMMON_DRFC2),                                       
  xxxMx1xx                                     ,                VAL1(DRFC0_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00000011), MASK2(0xF0F)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0xC06),                                                        
  ASSIGNDONE,
  //
  // ConnectPmiToCpgc
  //
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00001000), MASK1(0x10)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x10),                                                          // 0: Connect to the Bunit  1: Connect to CPGC
  xxxMx2xx                                     ,                VAL2(DSTAT_DUNIT_REG)                                       ,  BB(DUNIT,        _00000100), MASK1(0x20)              , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x20),                                                         
  ASSIGNDONE,
  //
  // DunitInitComplete
  //
  xxxMx1xx                                     ,                VAL1(DSCH_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x8),                                                           // This needs to be changed back to 1 as soon as we want to test training
  ASSIGNDONE,
  //
  // DramWake
  //
  xxxMx1xx                                     ,                VAL1(DRAM_SR_CMD_DUNIT_REG)                                 ,  BB(DUNIT,        _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000064),                                                                          VAL1(0x1),                                                          
  xxxMx1xx                                     ,                VAL1(DRAM_SR_CMD_DUNIT_REG)                                 ,  BB(DUNIT,        _00000001), MASK1(0x1)               , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // PreJedec
  //
  ASSIGNDONE,
  //
  // PostJedec
  //
  ASSIGNDONE,
  //
  // HandleR2RSwitching
  //
  xxxMx2xx                                     ,                VAL2(RK2RKCTL0_BL0_DDRDQ_REG)                               ,  BB(DDRDQ,        _00000001), MASK1(0x1F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1F),                                                         
  ASSIGNDONE,
  //
  // DisableRank2RankSwitching
  //
  xxxME2xx          , VAL2(DISABLE_RK2RK)      ,                VAL2(RK2RKCTL0_BL0_DDRDQ_REG)                               ,  BB(DDRDQ,        _00000001), MASK1(0x1F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                           // Disable R2R switching for now
  ASSIGNDONE,
  //
  // DunitInitNotComplete
  //
  xxxMx1xx                                     ,                VAL1(DSCH_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                           // This needs to be changed back to 1 as soon as we want to test training or generate normal trafic
  ASSIGNDONE,
  //
  // MmapAftTrain
  //
  xBxxx2xx                                     ,                VAL2(A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR_AUNIT_MCHBAR_REG) , BB2(AUNIT_MCHBAR, _01110111)                           , AP(MMRC_SET_DELAY, D____), VAL4(0x000000FA),                                                                          VAL2(DYN_AUNIT_MCHBAR_A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR_1),      
  xBxMx2xx                                     ,                VAL2(A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR_AUNIT_MCHBAR_REG) , BB2(AUNIT_MCHBAR, _10000000), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x80),                                                         
  xBxxx2xx                                     ,                VAL2(SLICE_CHANNEL_HASH_MISC_AUNIT_MCHBAR_REG)              , BB2(AUNIT_MCHBAR, _11111111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(A_SLICE_CHANNEL_HASH),                                         
  xBxxx2xx                                     ,                VAL2(B_CR_SLICE_CHANNEL_HASH_BUNIT_REG)                     , BB2(BUNIT,        _01110111)                           , AP(MMRC_SET_DELAY, DP___), VAL4(0x000000FA), 1,   P(P_JTAG),                                                          VAL2(DYN_BUNIT_B_CR_SLICE_CHANNEL_HASH_1),                          
  xBxMx2xx                                     ,                VAL2(B_CR_SLICE_CHANNEL_HASH_BUNIT_REG)                     , BB2(BUNIT,        _10000000), MASK1(0x80)              , AP(MMRC_SET,       _P___),                   1,   P(P_JTAG),                                                          VAL1(0x80),                                                         
  xxxxx2xx                                     ,                VAL2(A_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR_AUNIT_MCHBAR_REG)   ,  BB(AUNIT_MCHBAR, _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_AUNIT_MCHBAR_A_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR),          
  xxxxx2xx                                     ,                VAL2(A_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR_AUNIT_MCHBAR_REG)   ,  BB(AUNIT_MCHBAR, _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_AUNIT_MCHBAR_A_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR),          
  xxxxx2xx                                     ,                VAL2(B_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR_BUNIT_MCHBAR_REG)   ,  BB(BUNIT_MCHBAR, _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_BUNIT_MCHBAR_B_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR),          
  xxxxx2xx                                     ,                VAL2(B_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR_BUNIT_MCHBAR_REG)   ,  BB(BUNIT_MCHBAR, _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_BUNIT_MCHBAR_B_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR),          
  xBxxx1xx                                     ,                VAL1(TOUUD_LO_BUNITMEM_REG)                                 , BB2(BUNITMEM,     _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_BUNITMEM_TOUUD_LO),                                        
  xBxxx1xx                                     ,                VAL1(TOUUD_HI_BUNITMEM_REG)                                 , BB2(BUNITMEM,     _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_BUNITMEM_TOUUD_HI),                                        
  xBxxx1xx                                     ,                VAL1(TOLUD_BUNITMEM_REG)                                    , BB2(BUNITMEM,     _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_BUNITMEM_TOLUD),                                           
  xBxxx1xx                                     ,                VAL1(BGSM_BUNITMEM_REG)                                     , BB2(BUNITMEM,     _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_BUNITMEM_BGSM),                                            
  xBxxx1xx                                     ,                VAL1(TSEGMB_BUNITMEM_REG)                                   , BB2(BUNITMEM,     _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_BUNITMEM_TSEGMB),                                          
  ASSIGNDONE,
  //
  // DUnitAftTrain
  //
  xxxxx2xx                                     ,                VAL2(DRP_DUNIT_REG)                                         ,  BB(DUNIT,        _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DRP_1),                                              
  xxxMx1xx                                     ,                VAL1(DXS_PARAM_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00001000), MASK1(0x3)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(DMAP_MISC_DUNIT_REG)                                   ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP_MISC),                                          
  xxxxx1xx                                     ,                VAL1(DMAP1_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP1_MISC),                                         
  xxxxx1xx                                     ,                VAL1(DMAP1_DUNIT_REG)                                       ,  BB(DUNIT,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP1),                                              
  xxxxx2xx                                     ,                VAL2(DMAP2_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP2_MISC),                                         
  xxxxx2xx                                     ,                VAL2(DMAP3_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP3_MISC),                                         
  xxxxx2xx                                     ,                VAL2(DMAP4_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP4_MISC),                                         
  xxxxx2xx                                     ,                VAL2(DMAP5_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP5_MISC),                                         
  ASSIGNDONE,
  //
  // ProgDunitPerfPowerSettings
  //
  xxxxx2xx                                     ,                VAL2(DPMC0_DUNIT_REG)                                       ,  BB(DUNIT,        _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DPMC0),                                              
  xxxMx2xx                                     ,                VAL2(DPMC1_DUNIT_REG)                                       ,  BB(DUNIT,        _00001110), MASK3(0xFFFF8)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x8008),                                                        // For SODIMMs.  tCKSRX is 10ns
  xxxME2xx          , VAL2(DIMMTYPE)           ,                VAL2(DPMC1_DUNIT_REG)                                       ,  BB(DUNIT,        _00000110), MASK2(0x7FF8)            , AP(MMRC_SET,       __F_T),                   5,   FT(F_1600,T_DDR4),                                                  VAL2(0x7D0),                                                        FT(F_1866,T_DDR4),                                                  VAL2(0x920),                                                        FT(F_2133,T_DDR4),                                                  VAL2(0xA70),                                                        FT(F_2400,T_DDR4),                                                  VAL2(0xBB8),                                                        FT(F_2666,T_DDR4),                                                  VAL2(0xD08),                                                         // DIMMTYPE = 1 For RDIMMs, tSTAB is 5 micro-seconds (DDR4 only).
  xxxMx2xx                                     ,                VAL2(DPMC1_DUNIT_REG)                                       ,  BB(DUNIT,        _00000011), MASK2(0x7FF)             , AP(MMRC_SET,       __F__),                   2,   F(F_1600),                                                          VAL2(0x8),                                                          F(F_1866),                                                          VAL2(0xA),                                                          
  xxxMx2xx                                     ,                VAL2(DPMC1_DUNIT_REG)                                       ,  BB(DUNIT,        _00000011), MASK2(0x7FF)             , AP(MMRC_SET,       __F_T),                   3,   FT(F_2133,T_DDR4),                                                  VAL2(0xB),                                                          FT(F_2400,T_DDR4),                                                  VAL2(0xC),                                                          FT(F_2666,T_DDR4),                                                  VAL2(0xE),                                                          
  xxxMx2xx                                     ,                VAL2(MISC_CHANNEL_CFG_DUNIT_REG)                            ,  BB(DUNIT,        _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00001000), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(DBUSCTL_DUNIT_COMMON_REG)                              ,  BB(DUNIT_COMMON, _00000010), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxxx1xx                                     ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00001100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_COMMON_DPMC),                                         // Is 2 or 3 the right value? Randomize?
  xxxMx1xx                                     ,                VAL1(DXS_PARAM_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00001000), MASK1(0xFC)              , AP(MMRC_SET,       __F__),                   3,   F(F_1600),                                                          VAL1(0x10),                                                         F(F_1866),                                                          VAL1(0x14),                                                         F(F_2133|F_2400),                                                   VAL1(0x18),                                                         
  xxxxx1xx                                     ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_COMMON_DPMC_1),                                      
  xxxxx2xx                                     ,                VAL2(DPMC0_DUNIT_REG)                                       ,  BB(DUNIT,        _00000100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DPMC0_1),                                            
  xxxMx1xx                                     ,                VAL1(DZQPARAM_DUNIT_COMMON_REG)                             ,  BB(DUNIT_COMMON, _00000110), MASK2(0xFF8)             , AP(MMRC_SET,       __F_T),                   3,   FT(F_1600,T_DDR3L),                                                 VAL2(0x320),                                                        FT(F_1866,T_DDR3L),                                                 VAL2(0x3A8),                                                        FT(F_1600|F_1866|F_2133|F_2400,T_DDR4),                             VAL2(0x940),                                                        
  xxxxx1xx                                     ,                VAL1(DZQPARAM_DUNIT_COMMON_REG)                             ,  BB(DUNIT_COMMON, _00000011)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_COMMON_DZQPARAM),                                    
  xxxxx1xx                                     ,                VAL1(DTR6_DUNIT_REG)                                        ,  BB(DUNIT,        _00000011)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DTR6_2),                                              // If tcmd changed to 1N during training, need to reset TXP here to new value.
  xxxMx1xx                                     ,                VAL1(DSCH_AGING_DUNIT_REG)                                  ,  BB(DUNIT,        _00000011), MASK2(0xFBFF)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x5221),                                                       
  ASSIGNDONE,
  //
  // InitScrambler
  //
  xxxxE2xx          , VAL2(SCRAMBLER_SUPPORTED),                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DCS),                                                
  xxxxE1xx          , VAL2(SCRAMBLER_SUPPORTED),                VAL1(DSCRMBL_DUNIT_REG)                                     ,  BB(DUNIT,        _00000011)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DSCRMBL),                                            
  ASSIGNDONE,
  //
  // MitigationFeature
  //
  xxxxx1xx                                     ,                VAL1(RHP_LFSR_THRESHOLD0_DUNIT_REG)                         ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_RHP_LFSR_THRESHOLD0),                                T(T_DDR4),                                                          VAL2(DYN_DUNIT_RHP_LFSR_THRESHOLD0_1),                              
  xxxxx1xx                                     ,                VAL1(RHP_LFSR_THRESHOLD1_DUNIT_REG)                         ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_RHP_LFSR_THRESHOLD1),                                T(T_DDR4),                                                          VAL2(DYN_DUNIT_RHP_LFSR_THRESHOLD1_1),                              
  xxxxx1xx                                     ,                VAL1(RHP_LFSR_SEEDS_DUNIT_REG)                              ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_RHP_LFSR_SEEDS),                                     T(T_DDR4),                                                          VAL2(DYN_DUNIT_RHP_LFSR_SEEDS_1),                                   
  xxxxx1xx                                     ,                VAL1(RHP_CONTROL_DUNIT_REG)                                 ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000064), 2,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_RHP_CONTROL),                                        T(T_DDR4),                                                          VAL2(DYN_DUNIT_RHP_CONTROL_1),                                      
  xxxMx1xx                                     ,                VAL1(RHP_CONTROL_DUNIT_REG)                                 ,  BB(DUNIT,        _00000010), MASK1(0x8)               , AP(MMRC_SET_DELAY, ____T), VAL4(0x00000064), 2,   T(T_DDR3L),                                                         VAL1(0x8),                                                          T(T_DDR4),                                                          VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(RHP_CONTROL_DUNIT_REG)                                 ,  BB(DUNIT,        _00000010), MASK1(0x4)               , AP(MMRC_SET_DELAY, ____T), VAL4(0x00000064), 2,   T(T_DDR3L),                                                         VAL1(0x4),                                                          T(T_DDR4),                                                          VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(RHP_CONTROL_DUNIT_REG)                                 ,  BB(DUNIT,        _00000010), MASK1(0x8)               , AP(MMRC_SET_DELAY, ____T), VAL4(0x00000064), 2,   T(T_DDR3L),                                                         VAL1(0x0),                                                          T(T_DDR4),                                                          VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(RHP_CONTROL_DUNIT_REG)                                 ,  BB(DUNIT,        _00000010), MASK1(0x4)               , AP(MMRC_SET_DELAY, ____T), VAL4(0x00000064), 2,   T(T_DDR3L),                                                         VAL1(0x0),                                                          T(T_DDR4),                                                          VAL1(0x0),                                                          
  xxxxx1xx                                     ,                VAL1(RHP_CONTROL_DUNIT_REG)                                 ,  BB(DUNIT,        _00000011)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_RHP_CONTROL_2),                                      T(T_DDR4),                                                          VAL2(DYN_DUNIT_RHP_CONTROL_3),                                      
  ASSIGNDONE,
  //
  // DunitToggleOffOn
  //
  xxxMx1xx                                     ,                VAL1(DSCH_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100), MASK1(0x8)               , AP(MMRC_SET_DELAY, _____), VAL4(0x000001F4),                                                                          VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(DSCH_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100), MASK1(0x8)               , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(DSCH_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100), MASK1(0x8)               , AP(MMRC_SET_DELAY, _____), VAL4(0x000001F4),                                                                          VAL1(0x8),                                                          
  xxxMx1xx                                     ,                VAL1(DSCH_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100), MASK1(0x8)               , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x8),                                                          
  ASSIGNDONE,
  //
  // SetUceFilter
  //
  xxxxx2xx                                     ,                VAL2(DECCCTRL_DUNIT_REG)                                    ,  BB(DUNIT,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DECCCTRL),                                           
  ASSIGNDONE,
  //
  // Enable32bitBus
  //
  xxxxx1xx                                     ,                VAL1(DSCH_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_COMMON_DSCH_1),                                      
  xxNxE2xx, xxxxxxIx, VAL2(CHANNEL_WIDTH_32)   , _I(  4)      , VAL2(DRVENBCTL_B0N0_MISC_DDRDQ_PHY_REG)                     ,  BB(DDRDQ_PHY,    _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxNxE2xx, xxxxxxIx, VAL2(CHANNEL_WIDTH_32)   , _I(  5)      , VAL2(DRVENBCTL_B0N0_MISC_DDRDQ_PHY_REG)                     ,  BB(DDRDQ_PHY,    _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxNxE2xx, xxxxxxIx, VAL2(CHANNEL_WIDTH_32)   , _I(  6)      , VAL2(DRVENBCTL_B0N0_MISC_DDRDQ_PHY_REG)                     ,  BB(DDRDQ_PHY,    _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxNxE2xx, xxxxxxIx, VAL2(CHANNEL_WIDTH_32)   , _I(  7)      , VAL2(DRVENBCTL_B0N0_MISC_DDRDQ_PHY_REG)                     ,  BB(DDRDQ_PHY,    _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxNxE2xx, xxxxxxIx, VAL2(CHANNEL_WIDTH_32)   , _I(  4)      , VAL2(DRVENBCTL_B0N1_MISC_DDRDQ_PHY_REG)                     ,  BB(DDRDQ_PHY,    _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxNxE2xx, xxxxxxIx, VAL2(CHANNEL_WIDTH_32)   , _I(  5)      , VAL2(DRVENBCTL_B0N1_MISC_DDRDQ_PHY_REG)                     ,  BB(DDRDQ_PHY,    _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxNxE2xx, xxxxxxIx, VAL2(CHANNEL_WIDTH_32)   , _I(  6)      , VAL2(DRVENBCTL_B0N1_MISC_DDRDQ_PHY_REG)                     ,  BB(DDRDQ_PHY,    _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxNxE2xx, xxxxxxIx, VAL2(CHANNEL_WIDTH_32)   , _I(  7)      , VAL2(DRVENBCTL_B0N1_MISC_DDRDQ_PHY_REG)                     ,  BB(DDRDQ_PHY,    _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxNxE2xx, xxxxxxIx, VAL2(CHANNEL_WIDTH_32)   , _I(  4)      , VAL2(DRVENBCTL_B1N0_MISC_DDRDQ_PHY_REG)                     ,  BB(DDRDQ_PHY,    _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxNxE2xx, xxxxxxIx, VAL2(CHANNEL_WIDTH_32)   , _I(  5)      , VAL2(DRVENBCTL_B1N0_MISC_DDRDQ_PHY_REG)                     ,  BB(DDRDQ_PHY,    _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxNxE2xx, xxxxxxIx, VAL2(CHANNEL_WIDTH_32)   , _I(  6)      , VAL2(DRVENBCTL_B1N0_MISC_DDRDQ_PHY_REG)                     ,  BB(DDRDQ_PHY,    _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxNxE2xx, xxxxxxIx, VAL2(CHANNEL_WIDTH_32)   , _I(  7)      , VAL2(DRVENBCTL_B1N0_MISC_DDRDQ_PHY_REG)                     ,  BB(DDRDQ_PHY,    _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxNxE2xx, xxxxxxIx, VAL2(CHANNEL_WIDTH_32)   , _I(  4)      , VAL2(DRVENBCTL_B1N1_MISC_DDRDQ_PHY_REG)                     ,  BB(DDRDQ_PHY,    _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxNxE2xx, xxxxxxIx, VAL2(CHANNEL_WIDTH_32)   , _I(  5)      , VAL2(DRVENBCTL_B1N1_MISC_DDRDQ_PHY_REG)                     ,  BB(DDRDQ_PHY,    _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxNxE2xx, xxxxxxIx, VAL2(CHANNEL_WIDTH_32)   , _I(  6)      , VAL2(DRVENBCTL_B1N1_MISC_DDRDQ_PHY_REG)                     ,  BB(DDRDQ_PHY,    _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxNxE2xx, xxxxxxIx, VAL2(CHANNEL_WIDTH_32)   , _I(  7)      , VAL2(DRVENBCTL_B1N1_MISC_DDRDQ_PHY_REG)                     ,  BB(DDRDQ_PHY,    _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  ASSIGNDONE,
  //
  // PostMemTestDunitFeatures
  //
  xxxxx1xx                                     ,                VAL1(DSCH_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_COMMON_DSCH_2),                                      
  ASSIGNDONE,
  //
  // ConnectPmiToBunit
  //
  xxxMx1xx                                     ,                VAL1(DQUEUE_DUNIT_REG)                                      ,  BB(DUNIT,        _00000001), MASK1(0x7F)              , AP(MMRC_GET,       D____),                                                                                            VAL2(RDCREDIT),                                                      // HSD:1403902385/86
  xxxMx1xx                                     ,                VAL1(DQUEUE_DUNIT_REG)                                      ,  BB(DUNIT,        _00000001), MASK1(0x7F)              , AP(MMRC_SET_DELAY, _____), VAL4(0x0000000A),                                                                          VAL1(0x0),                                                           // HSD:1403902385/86
  xxxxx1xx                                     ,                VAL1(DQUEUE_DUNIT_REG)                                      ,  BB(DUNIT,        _00000001)                           , AP(MMRC_SET_DELAY, D____), VAL4(0x0000000A),                                                                          VAL2(DYN_DUNIT_DQUEUE),                                              // HSD:1403902385/86
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00001000), MASK1(0x10)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                           // 0: Connect to the Bunit  1: Connect to CPGC
  xxxMx2xx                                     ,                VAL2(DSTAT_DUNIT_REG)                                       ,  BB(DUNIT,        _00000100), MASK1(0x20)              , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // ShadowMrsToXbuf
  //
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF0_REG_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_EXTBUF0_REG),                               
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF1_REG_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_EXTBUF1_REG),                               
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF2_REG_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_EXTBUF2_REG),                               
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF3_REG_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_EXTBUF3_REG),                               
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF4_REG_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_EXTBUF4_REG),                               
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF5_REG_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_EXTBUF5_REG),                               
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF6_REG_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_EXTBUF6_REG),                               
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF7_REG_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_EXTBUF7_REG),                               
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF8_REG_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_EXTBUF8_REG),                               
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF9_REG_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_EXTBUF9_REG),                               
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF10_REG_CPGC_REG)                       ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_EXTBUF10_REG),                              
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF11_REG_CPGC_REG)                       ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_EXTBUF11_REG),                              
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF12_REG_CPGC_REG)                       ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_EXTBUF12_REG),                              
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF13_REG_CPGC_REG)                       ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_EXTBUF13_REG),                              
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF14_REG_CPGC_REG)                       ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_EXTBUF14_REG),                              
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF15_REG_CPGC_REG)                       ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_EXTBUF15_REG),                              
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF0B_REG_CPGC_REG)                       ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_EXTBUF0B_REG),                              
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF1B_REG_CPGC_REG)                       ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_EXTBUF1B_REG),                              
  ASSIGNDONE,
  //
  // modmem_init_periodiccomp_seq
  //
  xxxMx2xx                                     ,                VAL2(CC1_GRCOMP_PERIODICCOMP_DDRCC1_PHY_REG)                ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x3)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x3),                                                          
  xxxMx2xx                                     ,                VAL2(CC02_TXDLYCOMP_0_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(CC1_TXDLYCOMP_0_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(DQ_TXDLYCOMP_0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  ASSIGNDONE,
  //
  // LeakyBucket
  //
  xxxxE2xx          , VAL2(RANK0_ENABLED)      ,                VAL2(CORRERRTHRSHLD0_DUNIT_REG)                             ,  BB(DUNIT,        _00000011)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_CORRERRTHRSHLD0),                                    
  xxxxE2xx          , VAL2(RANK1_ENABLED)      ,                VAL2(CORRERRTHRSHLD1_DUNIT_REG)                             ,  BB(DUNIT,        _00000011)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_CORRERRTHRSHLD1),                                    
  xxxxE2xx          , VAL2(RANK2_ENABLED)      ,                VAL2(CORRERRTHRSHLD2_DUNIT_REG)                             ,  BB(DUNIT,        _00000011)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_CORRERRTHRSHLD2),                                    
  xxxxE2xx          , VAL2(RANK3_ENABLED)      ,                VAL2(CORRERRTHRSHLD3_DUNIT_REG)                             ,  BB(DUNIT,        _00000011)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_CORRERRTHRSHLD3),                                    
  xxxxE2xx          , VAL2(RANK0_ENABLED)      ,                VAL2(LEAKY_BUCKET_CFG0_DUNIT_REG)                           ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_LEAKY_BUCKET_CFG0),                                  
  xxxxE2xx          , VAL2(RANK1_ENABLED)      ,                VAL2(LEAKY_BUCKET_CFG1_DUNIT_REG)                           ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_LEAKY_BUCKET_CFG1),                                  
  xxxxE2xx          , VAL2(RANK2_ENABLED)      ,                VAL2(LEAKY_BUCKET_CFG2_DUNIT_REG)                           ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_LEAKY_BUCKET_CFG2),                                  
  xxxxE2xx          , VAL2(RANK3_ENABLED)      ,                VAL2(LEAKY_BUCKET_CFG3_DUNIT_REG)                           ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_LEAKY_BUCKET_CFG3),                                  
  xxxxE2xx          , VAL2(RANK3_ENABLED)      ,                VAL2(LEAKY_BUCKET_CNTR_UPPER_DUNIT_REG)                     ,  BB(DUNIT,        _00001000)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_LEAKY_BUCKET_CNTR_UPPER),                            
  xxxxE2xx          , VAL2(RANK2_ENABLED)      ,                VAL2(LEAKY_BUCKET_CNTR_UPPER_DUNIT_REG)                     ,  BB(DUNIT,        _00000100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_LEAKY_BUCKET_CNTR_UPPER_1),                          
  xxxxE2xx          , VAL2(RANK1_ENABLED)      ,                VAL2(LEAKY_BUCKET_CNTR_UPPER_DUNIT_REG)                     ,  BB(DUNIT,        _00000010)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_LEAKY_BUCKET_CNTR_UPPER_2),                          
  xxxxE2xx          , VAL2(RANK0_ENABLED)      ,                VAL2(LEAKY_BUCKET_CNTR_UPPER_DUNIT_REG)                     ,  BB(DUNIT,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_LEAKY_BUCKET_CNTR_UPPER_3),                          
  ASSIGNDONE,
  //
  // ShadowMrs2
  //
  xxxxE1xx          , VAL2(RANK0_ENABLED)      ,                VAL1(RHP_MR2_SHADOW_REGISTERS_DUNIT_REG)                    ,  BB(DUNIT,        _00000011)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_RHP_MR2_SHADOW_REGISTERS),                           
  xxxxE1xx          , VAL2(RANK2_ENABLED)      ,                VAL1(RHP_MR2_SHADOW_REGISTERS_DUNIT_REG)                    ,  BB(DUNIT,        _00001100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_RHP_MR2_SHADOW_REGISTERS_1),                         
  ASSIGNDONE,
  //
  // ProgramBunitAunit
  //
  xxxxx2xx                                     ,                VAL2(B_CR_BMISC_0_0_0_MCHBAR_BUNIT_MCHBAR_REG)              ,  BB(BUNIT_MCHBAR, _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_BUNIT_MCHBAR_B_CR_BMISC_0_0_0_MCHBAR),                     
  xxxMx2xx                                     ,                VAL2(B_CR_BARBCTRL0_BUNIT_MCHBAR_REG)                       ,  BB(BUNIT_MCHBAR, _00001111), MASK4(0x3F3F3F3F)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x2020202),                                                    
  xxxMx2xx                                     ,                VAL2(B_CR_BARBCTRL1_BUNIT_MCHBAR_REG)                       ,  BB(BUNIT_MCHBAR, _00001111), MASK4(0x3F3F3F3F)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x8),                                                          
  xxxMx2xx                                     ,                VAL2(B_CR_BSCHWT0_BUNIT_MCHBAR_REG)                         ,  BB(BUNIT_MCHBAR, _00001111), MASK4(0x3F3F3F3F)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x2020202),                                                    
  xxxMx2xx                                     ,                VAL2(B_CR_BSCHWT1_BUNIT_MCHBAR_REG)                         ,  BB(BUNIT_MCHBAR, _00001111), MASK4(0x3F3F3F3F)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x8),                                                          
  xxxMx2xx                                     ,                VAL2(B_CR_BFLWT_BUNIT_MCHBAR_REG)                           ,  BB(BUNIT_MCHBAR, _00001011), MASK3(0x803F3F)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x800404),                                                     
  xBNMx2xx, xxxxxxIx                           , _I(  0)      , VAL2(IDI_AGENT_0_C2U_ARB_CTL_SUNIT_REG)                     , BB2(SUNIT,        _00000001), MASK1(0x3F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x12),                                                         
  xBNMx2xx, xxxxxxIx                           , _I(  0)      , VAL2(IDI_AGENT_1_C2U_ARB_CTL_SUNIT_REG)                     , BB2(SUNIT,        _00000001), MASK1(0x3F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x12),                                                         
  xBNMx2xx, xxxxxxIx                           , _I(  1)      , VAL2(IDI_AGENT_0_C2U_ARB_CTL_SUNIT_REG)                     , BB2(SUNIT,        _00000001), MASK1(0x3F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x12),                                                         
  xBNMx2xx, xxxxxxIx                           , _I(  1)      , VAL2(IDI_AGENT_1_C2U_ARB_CTL_SUNIT_REG)                     , BB2(SUNIT,        _00000001), MASK1(0x3F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x12),                                                         
  xBNMx2xx, xxxxxxIx                           , _I(  2)      , VAL2(IDI_AGENT_0_C2U_ARB_CTL_SUNIT_REG)                     , BB2(SUNIT,        _00000001), MASK1(0x3F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x12),                                                         
  xBNMx2xx, xxxxxxIx                           , _I(  2)      , VAL2(IDI_AGENT_1_C2U_ARB_CTL_SUNIT_REG)                     , BB2(SUNIT,        _00000001), MASK1(0x3F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x12),                                                         
  xBNMx2xx, xxxxxxIx                           , _I(  3)      , VAL2(IDI_AGENT_0_C2U_ARB_CTL_SUNIT_REG)                     , BB2(SUNIT,        _00000001), MASK1(0x3F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x12),                                                         
  xBNMx2xx, xxxxxxIx                           , _I(  3)      , VAL2(IDI_AGENT_1_C2U_ARB_CTL_SUNIT_REG)                     , BB2(SUNIT,        _00000001), MASK1(0x3F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x12),                                                         
  xxxMx2xx                                     ,                VAL2(B_CR_BCTRL_BUNIT_REG)                                  ,  BB(BUNIT,        _00000011), MASK2(0x3FF)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x216),                                                        
  xxxxE2xx          , VAL2(PARITY_CHECK)       ,                VAL2(B_CR_PARITY_CTL_0_0_0_MCHBAR_BUNIT_MCHBAR_REG)         ,  BB(BUNIT_MCHBAR, _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                           // Enable Error Logging/Signaling
  xxxME2xx          , VAL2(PARITY_CHECK)       ,                VAL2(A_CR_PARITY_CTL_0_0_0_MCHBAR_AUNIT_MCHBAR_REG)         ,  BB(AUNIT_MCHBAR, _00000001), MASK1(0x1F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxE2xx          , VAL2(PARITY_CHECK)       ,                VAL2(A_CR_UNCERRMSK_0_0_0_MCHBAR_AUNIT_MCHBAR_REG)          ,  BB(AUNIT_MCHBAR, _00000100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_AUNIT_MCHBAR_A_CR_UNCERRMSK_0_0_0_MCHBAR),                 
  xxxxE2xx          , VAL2(PARITY_CHECK)       ,                VAL2(B_CR_UNCERRMSK_0_0_0_MCHBAR_BUNIT_MCHBAR_REG)          ,  BB(BUNIT_MCHBAR, _00000011)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_BUNIT_MCHBAR_B_CR_UNCERRMSK_0_0_0_MCHBAR),                 
  xxxxx2xx                                     ,                VAL2(A_CR_UNCERRMSK_0_0_0_MCHBAR_DATA_AUNIT_MCHBAR_REG)     ,  BB(AUNIT_MCHBAR, _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(RD_DATA_1),                                                    
  xxxxx2xx                                     ,                VAL2(B_CR_UNCERRMSK_0_0_0_MCHBAR_DATA_BUNIT_MCHBAR_REG)     ,  BB(BUNIT_MCHBAR, _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(RD_DATA_2),                                                    
  xxxMx2xx                                     ,                VAL2(B_CR_BCTRL3_BUNIT_MCHBAR_REG)                          ,  BB(BUNIT_MCHBAR, _00000011), MASK2(0x1FF)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x1C),                                                          // HSD 1404393013, HSD 1404393013
  ASSIGNDONE,
  //
  // PrintDunitTable
  //
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DRP_DUNIT_REG)                                         ,  BB(DUNIT,        _00000100), MASK1(0x20)              , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 1, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DRP_DUNIT_REG)                                         ,  BB(DUNIT,        _00000100), MASK1(0x10)              , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 2, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DRP_DUNIT_REG)                                         ,  BB(DUNIT,        _00000100), MASK1(0x1)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 3, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DRP_DUNIT_REG)                                         ,  BB(DUNIT,        _00000010), MASK1(0xC)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 4, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DRP_DUNIT_REG)                                         ,  BB(DUNIT,        _00000010), MASK1(0x3)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 5, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DRP_DUNIT_REG)                                         ,  BB(DUNIT,        _00000001), MASK1(0xC0)              , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 6, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DRP_DUNIT_REG)                                         ,  BB(DUNIT,        _00000001), MASK1(0x8)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 7, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DRP_DUNIT_REG)                                         ,  BB(DUNIT,        _00000001), MASK1(0x4)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 8, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DRP_DUNIT_REG)                                         ,  BB(DUNIT,        _00000001), MASK1(0x2)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 9, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DRP_DUNIT_REG)                                         ,  BB(DUNIT,        _00000001), MASK1(0x1)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 10, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR0_DUNIT_REG)                                        ,  BB(DUNIT,        _00000010), MASK1(0x7C)              , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 11, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR0_DUNIT_REG)                                        ,  BB(DUNIT,        _00000011), MASK2(0x3E0)             , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 12, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR0_DUNIT_REG)                                        ,  BB(DUNIT,        _00001100), MASK2(0xF80)             , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 13, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR0_DUNIT_REG)                                        ,  BB(DUNIT,        _00000001), MASK1(0x1F)              , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 14, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR1_DUNIT_REG)                                        ,  BB(DUNIT,        _00000001), MASK1(0x1F)              , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 15, 
  xxNMx1xx, xxxxxxxS                           ,                VAL1(DTR5_DUNIT_REG)                                        ,  BB(DUNIT,        _00000100), MASK1(0x3E)              , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 16, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR0_DUNIT_REG)                                        ,  BB(DUNIT,        _00001000), MASK1(0x70)              , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 17, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR3_DUNIT_REG)                                        ,  BB(DUNIT,        _00000100), MASK1(0xE0)              , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 18, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR3_DUNIT_REG)                                        ,  BB(DUNIT,        _00000100), MASK1(0x1C)              , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 19, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR3_DUNIT_REG)                                        ,  BB(DUNIT,        _00001000), MASK1(0xC)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 20, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR3_DUNIT_REG)                                        ,  BB(DUNIT,        _00001000), MASK1(0x3)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 21, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR2_DUNIT_REG)                                        ,  BB(DUNIT,        _00000001), MASK1(0xF0)              , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 22, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR2_DUNIT_REG)                                        ,  BB(DUNIT,        _00000001), MASK1(0xF)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 23, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR3_DUNIT_REG)                                        ,  BB(DUNIT,        _00000001), MASK1(0x3)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 24, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR0_DUNIT_REG)                                        ,  BB(DUNIT,        _00000110), MASK2(0xF80)             , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 25, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR2_DUNIT_REG)                                        ,  BB(DUNIT,        _00000100), MASK1(0xF)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 26, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR7_DUNIT_REG)                                        ,  BB(DUNIT,        _00000010), MASK1(0xF0)              , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 27, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR7_DUNIT_REG)                                        ,  BB(DUNIT,        _00000010), MASK1(0xF)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 28, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR2_DUNIT_REG)                                        ,  BB(DUNIT,        _00000010), MASK1(0xF0)              , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 29, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR2_DUNIT_REG)                                        ,  BB(DUNIT,        _00000010), MASK1(0xF)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 30, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR7_DUNIT_REG)                                        ,  BB(DUNIT,        _00000001), MASK1(0xF0)              , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 31, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR7_DUNIT_REG)                                        ,  BB(DUNIT,        _00000001), MASK1(0xF)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 32, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR2_DUNIT_REG)                                        ,  BB(DUNIT,        _00000001), MASK1(0xF0)              , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 22, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR2_DUNIT_REG)                                        ,  BB(DUNIT,        _00000001), MASK1(0xF)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 23, 
  xxNMx1xx, xxxxxxxS                           ,                VAL1(DTR6_DUNIT_REG)                                        ,  BB(DUNIT,        _00000011), MASK2(0x1F0)             , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 33, 
  xxNMx1xx, xxxxxxxS                           ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00001000), MASK1(0xF)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 34, 
  xxNMx1xx, xxxxxxxS                           ,                VAL1(DTR6_DUNIT_REG)                                        ,  BB(DUNIT,        _00000010), MASK1(0xE)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 35, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR3_DUNIT_REG)                                        ,  BB(DUNIT,        _00000010), MASK1(0xC)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 36, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR3_DUNIT_REG)                                        ,  BB(DUNIT,        _00000010), MASK1(0x3)               , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 37, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR3_DUNIT_REG)                                        ,  BB(DUNIT,        _00000001), MASK1(0xC0)              , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 38, 
  xxNMx2xx, xxxxxxxS                           ,                VAL2(DTR3_DUNIT_REG)                                        ,  BB(DUNIT,        _00000001), MASK1(0x30)              , AP(MMRC_GET,       D____),                                                                                            VAL2(TEMPVAR2),                                                      1, 39, 
  ASSIGNDONE,
  //
  // MemoryThermalThrottlingSettings
  //
  xBxMx2xx                                     ,                VAL2(P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000001), MASK1(0x1A)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                           // Using this setting to disable Mem Thermal Throttling, No Throttle
  xBxMx1xx                                     ,                VAL1(CSMBM_CLTT_CCR_REG)                                    , BB2(CLTT_CCR,     _00000001), MASK1(0x3)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xBxMx2xx                                     ,                VAL2(P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000001), MASK1(0x4)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x4),                                                          
  xBxME2xx          , VAL2(MEM_THERM_EN)       ,                VAL2(P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000001), MASK1(0x1A)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xBxxE1xx          , VAL2(MEM_THERM_EN)       ,                VAL1(CSMBM_CLTT_CCR_REG)                                    , BB2(CLTT_CCR,     _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CLTT_CCR_CSMBM),                                           
  xBxME1xx          , VAL2(CLTT_MODE)          ,                VAL1(CSMBM_CLTT_CCR_REG)                                    , BB2(CLTT_CCR,     _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xBxME2xx          , VAL2(CLTT_MODE)          ,                VAL2(P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000001), MASK1(0x4)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xBxxE2xx          , VAL2(MEM_THERM_EN)       ,                VAL2(P_CR_MEM_THERM_TEMP_CONFIG_0_0_0_MCHBAR_PUNITSA_REG)   , BB2(PUNITSA,      _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_PUNITSA_P_CR_MEM_THERM_TEMP_CONFIG_0_0_0_MCHBAR),          
  xBxxE2xx          , VAL2(MEM_THERM_EN)       ,                VAL2(P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR_PUNITSA_REG)  , BB2(PUNITSA,      _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_PUNITSA_P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR),         
  xBxME2xx          , VAL2(MEM_THERM_TYPE)     ,                VAL2(P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000001), MASK1(0x1A)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x10),                                                         
  xBxxE2xx          , VAL2(MEM_THERM_TYPE)     ,                VAL2(P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR_PUNITSA_REG)  , BB2(PUNITSA,      _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_PUNITSA_P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR_1),       
  xBxME2xx          , VAL2(MEM_THERM_TYPE)     ,                VAL2(P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000001), MASK1(0x4)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xBxME2xx          , VAL2(MEM_THERM_TYPE)     ,                VAL2(P_CR_MEM_THERM_INTERRUPT_0_0_0_MCHBAR_PUNITSA_REG)     , BB2(PUNITSA,      _00000011), MASK2(0xFF07)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xBxME2xx          , VAL2(MEM_THERM_TYPE)     ,                VAL2(P_CR_MEM_THERM_TEMP_OFST_0_0_0_MCHBAR_PUNITSA_REG)     , BB2(PUNITSA,      _00001111), MASK4(0x1F1F1F1F)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xBxME2xx          , VAL2(MEM_THERM_TYPE)     ,                VAL2(P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000011), MASK2(0xFF01)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0xFF00),                                                       
  xBNMx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000001), MASK1(0x2)               , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 40,  // Debug printing
  xBNMx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000001), MASK1(0x18)              , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 41,  // Debug printing
  xBNMx1xx, xxxxxxxS                           ,                VAL1(CSMBM_CLTT_CCR_REG)                                    , BB2(CLTT_CCR,     _00000001), MASK1(0x2)               , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 42,  // Debug printing
  xBNMx1xx, xxxxxxxS                           ,                VAL1(CSMBM_CLTT_CCR_REG)                                    , BB2(CLTT_CCR,     _00000001), MASK1(0x1)               , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 43,  // Debug printing
  xBNxx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_TEMP_CONFIG_0_0_0_MCHBAR_PUNITSA_REG)   , BB2(PUNITSA,      _00000100)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 44,  // Debug printing
  xBNxx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_TEMP_CONFIG_0_0_0_MCHBAR_PUNITSA_REG)   , BB2(PUNITSA,      _00000010)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 45,  // Debug printing
  xBNxx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_TEMP_CONFIG_0_0_0_MCHBAR_PUNITSA_REG)   , BB2(PUNITSA,      _00000001)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 46,  // Debug printing
  xBNxx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR_PUNITSA_REG)  , BB2(PUNITSA,      _00000100)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 47,  // Debug printing
  xBNxx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR_PUNITSA_REG)  , BB2(PUNITSA,      _00000010)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 48,  // Debug printing
  xBNxx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR_PUNITSA_REG)  , BB2(PUNITSA,      _00000001)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 49,  // Debug printing
  xBNMx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000001), MASK1(0x4)               , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 50,  // Debug printing
  xBNMx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_INTERRUPT_0_0_0_MCHBAR_PUNITSA_REG)     , BB2(PUNITSA,      _00000010), MASK1(0x80)              , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 51,  // Debug printing
  xBNMx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_INTERRUPT_0_0_0_MCHBAR_PUNITSA_REG)     , BB2(PUNITSA,      _00000010), MASK1(0x7F)              , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 52,  // Debug printing
  xBNMx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_INTERRUPT_0_0_0_MCHBAR_PUNITSA_REG)     , BB2(PUNITSA,      _00000001), MASK1(0x4)               , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 53,  // Debug printing
  xBNMx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_INTERRUPT_0_0_0_MCHBAR_PUNITSA_REG)     , BB2(PUNITSA,      _00000001), MASK1(0x2)               , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 54,  // Debug printing
  xBNMx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_INTERRUPT_0_0_0_MCHBAR_PUNITSA_REG)     , BB2(PUNITSA,      _00000001), MASK1(0x1)               , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 55,  // Debug printing
  xBNMx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_TEMP_OFST_0_0_0_MCHBAR_PUNITSA_REG)     , BB2(PUNITSA,      _00001000), MASK1(0x1F)              , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 56,  // Debug printing
  xBNMx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_TEMP_OFST_0_0_0_MCHBAR_PUNITSA_REG)     , BB2(PUNITSA,      _00000100), MASK1(0x1F)              , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 57,  // Debug printing
  xBNMx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_TEMP_OFST_0_0_0_MCHBAR_PUNITSA_REG)     , BB2(PUNITSA,      _00000010), MASK1(0x1F)              , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 58,  // Debug printing
  xBNMx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_TEMP_OFST_0_0_0_MCHBAR_PUNITSA_REG)     , BB2(PUNITSA,      _00000001), MASK1(0x1F)              , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 59,  // Debug printing
  xBNMx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000001), MASK1(0x1)               , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 60,  // Debug printing
  xBNxx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000010)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(MTT_TEMP_VAR1),                                                 1, 61,  // Debug printing
  ASSIGNDONE,
  //
  // MemHotSettings
  //
  xBxxx2xx                                     ,                VAL2(P_CR_MEMHOT_THERM_CONFIG_0_0_0_MCHBAR_PUNITSA_REG)     , BB2(PUNITSA,      _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_PUNITSA_P_CR_MEMHOT_THERM_CONFIG_0_0_0_MCHBAR),            
  xBxxE2xx          , VAL2(MEMHOT_SET_DEFAULTS),                VAL2(P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR_PUNITSA_REG)  , BB2(PUNITSA,      _00000111)                           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x615A00),                                                      // Setting defaults when Memory Thermal Throttling is disabled 
  xBNMx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEMHOT_THERM_CONFIG_0_0_0_MCHBAR_PUNITSA_REG)     , BB2(PUNITSA,      _00000001), MASK1(0x3)               , AP(MMRC_GET,       D____),                                                                                            VAL2(MEMHOT_TEMP_VAR1),                                              1, 62,  // Debug printing
  xBNxx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR_PUNITSA_REG)  , BB2(PUNITSA,      _00000100)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(MEMHOT_TEMP_VAR1),                                              1, 63,  // Debug printing
  xBNxx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR_PUNITSA_REG)  , BB2(PUNITSA,      _00000010)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(MEMHOT_TEMP_VAR1),                                              1, 64,  // Debug printing
  xBNxx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR_PUNITSA_REG)  , BB2(PUNITSA,      _00000001)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(MEMHOT_TEMP_VAR1),                                              1, 65,  // Debug printing
  ASSIGNDONE,
  //
  // MemTripSettings
  //
  xBxMx2xx                                     ,                VAL2(P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000001), MASK1(0x2)               , AP(MMRC_GET,       D____),                                                                                            VAL2(MEM_THERM_MGMT_MODE),                                          
  xBxMx2xx                                     ,                VAL2(P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000011), MASK2(0xFF01)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0xFF00),                                                        // Setting Defaults when CLTT is disabled
  xBxxE2xx          , VAL2(MEM_THERM_MGMT_MODE),                VAL2(P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000011)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_PUNITSA_P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR),                 
  xBNMx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000001), MASK1(0x1)               , AP(MMRC_GET,       D____),                                                                                            VAL2(MEMTRIP_TEMP_VAR1),                                             1, 66,  // Debug printing
  xBNxx2xx, xxxxxxxS                           ,                VAL2(P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000010)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(MEMTRIP_TEMP_VAR1),                                             1, 67,  // Debug printing
  ASSIGNDONE,
  //
  // EnableChannels_x
  //
  xxxMx2xx                                     ,                VAL2(MISC_CHANNEL_CFG_DUNIT_REG)                            ,  BB(DUNIT,        _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                           // clk gating the disabled channel
  ASSIGNDONE,
  //
  // DoRegisterInit
  //
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD),                                            1, 68, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_1),                                          1, 69, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_2),                                          1, 70, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_3),                                          1, 71, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_4),                                          1, 72, 
  xxNxE1xx, xxxxxxxS, VAL2(INPHI_REGISTER_0)   ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_5),                                          1, 73, 
  xxNxE1xx, xxxxxxxS, VAL2(INPHI_REGISTER_0)   ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_6),                                          1, 73, 
  xxNxE1xx, xxxxxxxS, VAL2(INPHI_REGISTER_0)   ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_7),                                          1, 73, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_8),                                          1, 74, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_9),                                          1, 75, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_10),                                         1, 76, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_11),                                         1, 77, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_12),                                         1, 78, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_13),                                         1, 79, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_14),                                         1, 80, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_15),                                         1, 81, 
  xxNxE1xx, xxxxxxxS, VAL2(RC3X_0)             ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_16),                                         1, 82, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_17),                                         1, 83, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_18),                                         1, 69, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_19),                                         1, 70, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_20),                                         1, 71, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_21),                                         1, 72, 
  xxNxE1xx, xxxxxxxS, VAL2(INPHI_REGISTER_1)   ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_22),                                         1, 73, 
  xxNxE1xx, xxxxxxxS, VAL2(INPHI_REGISTER_1)   ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_23),                                         1, 73, 
  xxNxE1xx, xxxxxxxS, VAL2(INPHI_REGISTER_1)   ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_24),                                         1, 73, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_25),                                         1, 74, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_26),                                         1, 75, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_27),                                         1, 76, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_28),                                         1, 77, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_29),                                         1, 78, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_30),                                         1, 79, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_31),                                         1, 80, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_32),                                         1, 81, 
  xxNxE1xx, xxxxxxxS, VAL2(RC3X_1)             ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_33),                                         1, 82, 
  ASSIGNDONE,
  //
  // DoRegisterInitCke
  //
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_34),                                         1, 84, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_35),                                         1, 85, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_36),                                         1, 84, 
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_37),                                         1, 85, 
  ASSIGNDONE,
  //
  // ClearSpdResetFlag
  //
  xBxMx1xx                                     ,                VAL1(PCH_PM_STS_PMC_PCI_MMR_REG)                            , BB2(PMC_PCI_MMR,  _00000010), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // JedecInit
  //
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000190),
  xxxxE1xx          , VAL2(RANK0_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_DRAM_CMD_38),                                        
  xxxxE1xx          , VAL2(RANK0_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_DRAM_CMD_39),                                        
  xxxxE1xx          , VAL2(RANK0_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_DRAM_CMD_40),                                        
  xxxxE1xx          , VAL2(RANK0_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_DRAM_CMD_41),                                        
  xxxxE1xx          , VAL2(RANK0_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, ____T), VAL4(0x0000000A), 1,   T(T_DDR3L),                                                         VAL4(0x10006),                                                       // ZQCal - rank 0
  xxxxE1xx          , VAL2(RANK1_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_DRAM_CMD_42),                                        
  xxxxE1xx          , VAL2(RANK1_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_DRAM_CMD_43),                                        
  xxxxE1xx          , VAL2(RANK1_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_DRAM_CMD_44),                                        
  xxxxE1xx          , VAL2(RANK1_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_DRAM_CMD_45),                                        
  xxxxE1xx          , VAL2(RANK1_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, ____T), VAL4(0x0000000A), 1,   T(T_DDR3L),                                                         VAL4(0x410006),                                                      // ZQCal - rank 1
  xxxxE1xx          , VAL2(RANK2_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_DRAM_CMD_46),                                        
  xxxxE1xx          , VAL2(RANK2_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_DRAM_CMD_47),                                        
  xxxxE1xx          , VAL2(RANK2_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_DRAM_CMD_48),                                        
  xxxxE1xx          , VAL2(RANK2_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_DRAM_CMD_49),                                        
  xxxxE1xx          , VAL2(RANK2_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, ____T), VAL4(0x0000000A), 1,   T(T_DDR3L),                                                         VAL4(0x810006),                                                      // ZQCal - rank 2
  xxxxE1xx          , VAL2(RANK3_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_DRAM_CMD_50),                                        
  xxxxE1xx          , VAL2(RANK3_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_DRAM_CMD_51),                                        
  xxxxE1xx          , VAL2(RANK3_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_DRAM_CMD_52),                                        
  xxxxE1xx          , VAL2(RANK3_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_DRAM_CMD_53),                                        
  xxxxE1xx          , VAL2(RANK3_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, ____T), VAL4(0x0000000A), 1,   T(T_DDR3L),                                                         VAL4(0xC10006),                                                      // ZQCal - rank 3
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_54),                                         1, 86, 
  xxxxE1xx          , VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_55),                                        
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_56),                                         1, 87,  // Vref Dq Enable
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_57),                                         1, 88,  // Set the WrVref 
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_58),                                         1, 89,  // Vref Dq Disable
  xxxxE1xx          , VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_59),                                         // Vref Dq Enable
  xxxxE1xx          , VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_60),                                         // Set the WrVref 
  xxxxE1xx          , VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_61),                                         // Vref Dq Disable
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_62),                                         1, 90, 
  xxxxE1xx          , VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_63),                                        
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_64),                                         1, 91, 
  xxxxE1xx          , VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_65),                                        
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_66),                                         1, 92, 
  xxxxE1xx          , VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_67),                                        
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_68),                                         1, 93, 
  xxxxE1xx          , VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_69),                                        
  xxNxE1xx, xxxxxxxS, VAL2(RANK0_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_70),                                         1, 94, 
  xxxxE1xx          , VAL2(RANK0_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_71),                                        
  xxNxE1xx, xxxxxxxS, VAL2(RANK1_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_72),                                         1, 95, 
  xxxxE1xx          , VAL2(RANK1_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_73),                                        
  xxNxE1xx, xxxxxxxS, VAL2(RANK1_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_74),                                         1, 87,  // Vref Dq Enable
  xxNxE1xx, xxxxxxxS, VAL2(RANK1_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_75),                                         1, 88,  // Set the WrVref 
  xxNxE1xx, xxxxxxxS, VAL2(RANK1_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_76),                                         1, 89,  // Vref Dq Disable
  xxxxE1xx          , VAL2(RANK1_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_77),                                         // Vref Dq Enable
  xxxxE1xx          , VAL2(RANK1_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_78),                                         // Set the WrVref 
  xxxxE1xx          , VAL2(RANK1_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_79),                                         // Vref Dq Disable
  xxNxE1xx, xxxxxxxS, VAL2(RANK1_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_80),                                         1, 90, 
  xxxxE1xx          , VAL2(RANK1_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_81),                                        
  xxNxE1xx, xxxxxxxS, VAL2(RANK1_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_82),                                         1, 91, 
  xxxxE1xx          , VAL2(RANK1_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_83),                                        
  xxNxE1xx, xxxxxxxS, VAL2(RANK1_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_84),                                         1, 92, 
  xxxxE1xx          , VAL2(RANK1_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_85),                                        
  xxNxE1xx, xxxxxxxS, VAL2(RANK1_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_86),                                         1, 93, 
  xxxxE1xx          , VAL2(RANK1_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_87),                                        
  xxNxE1xx, xxxxxxxS, VAL2(RANK1_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_88),                                         1, 94, 
  xxxxE1xx          , VAL2(RANK1_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_89),                                        
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_90),                                         1, 96, 
  xxxxE1xx          , VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_91),                                        
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_92),                                         1, 87,  // Vref Dq Enable
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_93),                                         1, 88,  // Set the WrVref 
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_94),                                         1, 89,  // Vref Dq Disable
  xxxxE1xx          , VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_95),                                         // Vref Dq Enable
  xxxxE1xx          , VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_96),                                         // Set the WrVref 
  xxxxE1xx          , VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_97),                                         // Vref Dq Disable
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_98),                                         1, 90, 
  xxxxE1xx          , VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_99),                                        
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_100),                                        1, 91, 
  xxxxE1xx          , VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_101),                                       
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_102),                                        1, 92, 
  xxxxE1xx          , VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_103),                                       
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_104),                                        1, 93, 
  xxxxE1xx          , VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_105),                                       
  xxNxE1xx, xxxxxxxS, VAL2(RANK2_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_106),                                        1, 94, 
  xxxxE1xx          , VAL2(RANK2_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_107),                                       
  xxNxE1xx, xxxxxxxS, VAL2(RANK3_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_108),                                        1, 97, 
  xxxxE1xx          , VAL2(RANK3_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_109),                                       
  xxNxE1xx, xxxxxxxS, VAL2(RANK3_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_110),                                        1, 87,  // Vref Dq Enable
  xxNxE1xx, xxxxxxxS, VAL2(RANK3_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_111),                                        1, 88,  // Set the WrVref 
  xxNxE1xx, xxxxxxxS, VAL2(RANK3_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_112),                                        1, 89,  // Vref Dq Disable
  xxxxE1xx          , VAL2(RANK3_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_113),                                        // Vref Dq Enable
  xxxxE1xx          , VAL2(RANK3_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_114),                                        // Set the WrVref 
  xxxxE1xx          , VAL2(RANK3_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_115),                                        // Vref Dq Disable
  xxNxE1xx, xxxxxxxS, VAL2(RANK3_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_116),                                        1, 90, 
  xxxxE1xx          , VAL2(RANK3_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_117),                                       
  xxNxE1xx, xxxxxxxS, VAL2(RANK3_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_118),                                        1, 91, 
  xxxxE1xx          , VAL2(RANK3_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_119),                                       
  xxNxE1xx, xxxxxxxS, VAL2(RANK3_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_120),                                        1, 92, 
  xxxxE1xx          , VAL2(RANK3_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_121),                                       
  xxNxE1xx, xxxxxxxS, VAL2(RANK3_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_122),                                        1, 93, 
  xxxxE1xx          , VAL2(RANK3_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_123),                                       
  xxNxE1xx, xxxxxxxS, VAL2(RANK3_ENABLED)      ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_124),                                        1, 94, 
  xxxxE1xx          , VAL2(RANK3_RDIMM)        ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000032), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_125),                                       
  ASSIGNDONE,
  //
  // DisBUnitCache
  //
  ASSIGNDONE,
  //
  // ConnectPmiToCpgcPostBoot
  //
  xxxME2xx          , VAL2(CH1_EN)             ,                VAL2(B_CR_BDEBUG1_BUNIT_REG)                                ,  BB(BUNIT,        _00000010), MASK1(0x20)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x20),                                                          // Block PMI on slice 1
  xxxME2xx          , VAL2(CH0_EN)             ,                VAL2(B_CR_BDEBUG1_BUNIT_REG)                                ,  BB(BUNIT,        _00000010), MASK1(0x10)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x10),                                                          // Block PMI on slice 0
  xxxME2xx          , VAL2(CH0_EN)             ,                VAL2(B_CR_BT_IDLE_STATUS_BUNIT_REG)                         ,  BB(BUNIT,        _00001000), MASK1(0x4)               , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x4),                                                           // Verify IDL state
  xxxME2xx          , VAL2(CH0_EN)             ,                VAL2(B_CR_BT_IDLE_STATUS_BUNIT_REG)                         ,  BB(BUNIT,        _00001000), MASK1(0x2)               , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x2),                                                          
  xxxME2xx          , VAL2(CH1_EN)             ,                VAL2(B_CR_BT_IDLE_STATUS_BUNIT_REG)                         ,  BB(BUNIT,        _00001000), MASK1(0x1)               , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x1),                                                          
  xxxME2xx          , VAL2(CH1_EN)             ,                VAL2(B_CR_BT_IDLE_STATUS_BUNIT_REG)                         ,  BB(BUNIT,        _00000100), MASK1(0x80)              , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x80),                                                         
  ASSIGNDONE,
  //
  // ConnectPmiToBunitPostBoot
  //
  xxxME2xx          , VAL2(CH1_EN)             ,                VAL2(B_CR_BDEBUG1_BUNIT_REG)                                ,  BB(BUNIT,        _00000010), MASK1(0x20)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                           // Unblock slice
  xxxME2xx          , VAL2(CH0_EN)             ,                VAL2(B_CR_BDEBUG1_BUNIT_REG)                                ,  BB(BUNIT,        _00000010), MASK1(0x10)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                           // Unblock slice
  ASSIGNDONE,
  //
  // DUnitAftTrainx
  //
  xxxME2xx          , VAL2(WA_CAR_LAKE)        ,                VAL2(DMAP_DUNIT_REG)                                        ,  BB(DUNIT,        _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x3FFF81AB),                                                   
  xxxME1xx          , VAL2(WA_CAR_LAKE)        ,                VAL1(DMAP1_DUNIT_REG)                                       ,  BB(DUNIT,        _00000001), MASK1(0x7F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x3F),                                                         
  xxxME2xx          , VAL2(WA_CAR_LAKE)        ,                VAL2(DMAP2_DUNIT_REG)                                       ,  BB(DUNIT,        _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x1EE62928),                                                   
  xxxME2xx          , VAL2(WA_CAR_LAKE)        ,                VAL2(DMAP3_DUNIT_REG)                                       ,  BB(DUNIT,        _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x2B49CA30),                                                   
  xxxME2xx          , VAL2(WA_CAR_LAKE)        ,                VAL2(DMAP4_DUNIT_REG)                                       ,  BB(DUNIT,        _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x3FFCE2F6),                                                   
  xxxME2xx          , VAL2(WA_CAR_LAKE)        ,                VAL2(DMAP5_DUNIT_REG)                                       ,  BB(DUNIT,        _00001111), MASK4(0xFFFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x7654321),                                                    
  ASSIGNDONE,
  //
  // CheckDunitFuse
  //
  xxxMx1xx                                     ,                VAL1(DFUSESTAT_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00000100), MASK1(0x7)               , AP(MMRC_GET,       D____),                                                                                            VAL2(IPROCTRIM),                                                    
  xxxMx1xx                                     ,                VAL1(DFUSESTAT_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00000010), MASK1(0x20)              , AP(MMRC_GET,       D____),                                                                                            VAL2(SCRAMBLER_SUPPORTED),                                           // SW must invert this bit to positive polarity for it to work as a conditional variable in InitScrambler.
  xxxMx1xx                                     ,                VAL1(DFUSESTAT_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00000010), MASK1(0x40)              , AP(MMRC_GET,       D____),                                                                                            VAL2(SINGLE_CHANNEL),                                               
  xxxMx1xx                                     ,                VAL1(DFUSESTAT_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00000010), MASK1(0x10)              , AP(MMRC_GET,       D____),                                                                                            VAL2(TIMING_1N_SUPPORTED),                                          
  xxxMx1xx                                     ,                VAL1(DFUSESTAT_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00000010), MASK1(0x8)               , AP(MMRC_GET,       D____),                                                                                            VAL2(X4_SUPPORTED),                                                 
  xxxMx1xx                                     ,                VAL1(DFUSESTAT_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00000010), MASK1(0x4)               , AP(MMRC_GET,       D____),                                                                                            VAL2(X8_SUPPORTED),                                                 
  xxxMx1xx                                     ,                VAL1(DFUSESTAT_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00000010), MASK1(0x2)               , AP(MMRC_GET,       D____),                                                                                            VAL2(DDR4_SUPPORTED),                                               
  xxxMx1xx                                     ,                VAL1(DFUSESTAT_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00000010), MASK1(0x1)               , AP(MMRC_GET,       D____),                                                                                            VAL2(DDR3_SUPPORTED),                                               
  xxxMx1xx                                     ,                VAL1(DFUSESTAT_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00000001), MASK1(0x80)              , AP(MMRC_GET,       D____),                                                                                            VAL2(DOUBLE_RANK_SUPPORTED),                                        
  xxxMx1xx                                     ,                VAL1(DFUSESTAT_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00000001), MASK1(0x40)              , AP(MMRC_GET,       D____),                                                                                            VAL2(POPULATE_2DPC_SUPPORTED),                                      
  xxxMx1xx                                     ,                VAL1(DFUSESTAT_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00000001), MASK1(0x30)              , AP(MMRC_GET,       D____),                                                                                            VAL2(MAX_DEN_SUPPORTED),                                            
  xxxMx1xx                                     ,                VAL1(DFUSESTAT_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00000001), MASK1(0xE)               , AP(MMRC_GET,       D____),                                                                                            VAL2(MAX_MEM_SUPPORTED),                                            
  xxxMx1xx                                     ,                VAL1(DFUSESTAT_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00000001), MASK1(0x1)               , AP(MMRC_GET,       D____),                                                                                            VAL2(ECC_SUPPORTED),                                                
  xBxMx2xx                                     ,                VAL2(P_CR_DRAM_BIOS_INFO_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000001), MASK1(0x7)               , AP(MMRC_GET,       D____),                                                                                            VAL2(DDR_MAX_FREQ_LIMIT),                                           
  xBxMx2xx                                     ,                VAL2(P_CR_DRAM_BIOS_INFO_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000010), MASK1(0x7)               , AP(MMRC_GET,       D____),                                                                                            VAL2(DDR_CURRENT_FREQ),                                             
  ASSIGNDONE,
  //
  // PeriodicComp
  //
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(modmem_init_periodiccomp_seq),                                 
  ASSIGNDONE,
  //
  // InitializeEcc
  //
  xxxMx2xx                                     ,                VAL2(DERRSTS_DUNIT_REG)                                     ,  BB(DUNIT,        _00000001), MASK1(0x40)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x40),                                                         
  xxxxx2xx                                     ,                VAL2(DECCCTRL_DUNIT_REG)                                    ,  BB(DUNIT,        _00000101)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DECCCTRL_1),                                          // ECC  Enable, HSD 1404382718, Send uncorrectable errors to BUNIT?, single error correction, Enable the generation of ECC bits
  ASSIGNDONE,
  //
  // EnableScrub
  //
  xxxxx2xx                                     ,                VAL2(B_CR_BCTRL2_BUNIT_MCHBAR_REG)                          ,  BB(BUNIT_MCHBAR, _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_BUNIT_MCHBAR_B_CR_BCTRL2),                                 
  xxxxx2xx                                     ,                VAL2(DPATROL_SCRUB_TMR_DUNIT_REG)                           ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DPATROL_SCRUB_TMR),                                  
  xxxxx1xx                                     ,                VAL1(DPATROL_SCRUB_CFG_DUNIT_REG)                           ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DPATROL_SCRUB_CFG),                                  
  ASSIGNDONE,
  //
  // DramRaplLocked
  //
  xBxxx2xx                                     ,                VAL2(P_CR_DDR_RAPL_LIMIT_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _10000000)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_PUNITSA_P_CR_DDR_RAPL_LIMIT_0_0_0_MCHBAR),                 
  ASSIGNDONE,
  //
  // DramRapl
  //
  xBxxx2xx                                     ,                VAL2(P_CR_DDR_RAPL_LIMIT_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_PUNITSA_P_CR_DDR_RAPL_LIMIT_0_0_0_MCHBAR_1),               
  xBxxx2xx                                     ,                VAL2(DDR_RAPL_LIMIT_MISC_PUNITSA_REG)                       , BB2(PUNITSA,      _11111111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(RAPL_LIMIT_MISC),                                              
  ASSIGNDONE,
  //
  // EccLaneSwap
  //
  ASSIGNDONE,
  //
  // modmem_init_comp_vref_ctl_seq
  //
  xxxxx2xx                                     ,                VAL2(DPIC_GRCOMP_VREF_0_DDRCC1_PHY_REG)                     ,  BB(DDRCC1_PHY,   _00001111)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DDRCC1_PHY_DPIC_GRCOMP_VREF_0),                            T(T_DDR4),                                                          VAL2(DYN_DDRCC1_PHY_DPIC_GRCOMP_VREF_0_1),                           // change to 18?
  xxxxx2xx                                     ,                VAL2(DPIC_GRCOMP_VREF_1_DDRCC1_PHY_REG)                     ,  BB(DDRCC1_PHY,   _00000111)                           , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL3(0x323737),                                                     T(T_DDR4),                                                          VAL3(0x2D3636),                                                     
  ASSIGNDONE,
  //
  // modmem_init_lrcomp_vref_ctrl_seq
  //
  xxxxx2xx                                     ,                VAL2(DQ_LRCOMP_CTL3_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111)                           , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL3(0x75D75D),                                                     T(T_DDR4),                                                          VAL3(0x103103),                                                     
  ASSIGNDONE,
  //
  // modmem_init_odt_wa_seq
  //
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(modmem_init_comp_vref_ctl_seq),                                
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(modmem_init_lrcomp_vref_ctrl_seq),                             
  xxxMx1xx                                     ,                VAL1(GCOMP_CFG1_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00001000), MASK1(0x7)               , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_A0|C_DNV_A1),                                               VAL1(0x7),                                                           // A0 and A1 Offset
  xxxMx1xx                                     ,                VAL1(GCOMP_CFG3_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000011), MASK2(0x1F8)             , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL2(0x90),                                                         T(T_DDR4),                                                          VAL2(0x1F8),                                                        
  xxxMx1xx                                     ,                VAL1(GCOMP_CFG3_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x7)               , AP(MMRC_SET,       ___C_),                   1,   C(C_DNV_B0),                                                        VAL1(0x7),                                                           // B0 Offset
  xxxMx1xx                                     ,                VAL1(LCOMP_CFG1_DDRCC1_PHY_REG)                             ,  BB(DDRCC1_PHY,   _00000010), MASK1(0xE0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xE0),                                                         
  xxxMx1xx                                     ,                VAL1(LCOMPCFG1_DDRDQ_PHY_REG)                               ,  BB(DDRDQ_PHY,    _00000010), MASK1(0x1C)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1C),                                                         
  xxxMx2xx                                     ,                VAL2(COMPSTATIC_BL0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xE38E38)          , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL3(0x410410),                                                     T(T_DDR4),                                                          VAL3(0xE00E00),                                                     
  xxxMx2xx                                     ,                VAL2(COMPSTATIC_BL0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0x1C71C7)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x1C71C7),                                                     
  xxxMx2xx                                     ,                VAL2(COMPSTATIC_BL1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0xE38E38)          , AP(MMRC_SET,       ____T),                   2,   T(T_DDR3L),                                                         VAL3(0x410410),                                                     T(T_DDR4),                                                          VAL3(0xE00E00),                                                     
  xxxMx2xx                                     ,                VAL2(COMPSTATIC_BL1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000111), MASK3(0x1C71C7)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x1C71C7),                                                     
  ASSIGNDONE,
  //
  // modmem_comp_bypass_seq
  //
  xxxMx2xx                                     ,                VAL2(CC1_LRCOMP_OVR0_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000010), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxxMx2xx                                     ,                VAL2(CC1_TXDLYCOMP_0_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000100), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x8),                                                          
  xxxMx2xx                                     ,                VAL2(CC1_TXDLYCOMP_1_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000100), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(CC02_LRCOMP_OVR0_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00000010), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxxMx2xx                                     ,                VAL2(CC02_TXDLYCOMP_0_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00000100), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x8),                                                          
  xxxMx2xx                                     ,                VAL2(CC02_TXDLYCOMP_1_DDRCC2_PHY_REG)                       ,  BB(DDRCC2_PHY,   _00000100), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxxx2xx                                     ,                VAL2(DQ_LRCOMP_OVR0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000010)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xFF),                                                         
  xxxMx2xx                                     ,                VAL2(DQ_TXDLYCOMP_0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000100), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x8),                                                          
  xxxMx2xx                                     ,                VAL2(DQ_TXDLYCOMP_1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000100), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(CLK_COMPOVR_AFE_CH0_DDRCC1_PHY_REG)                    ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x3)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x3),                                                          
  xxxMx2xx                                     ,                VAL2(CLK_COMPOVR_AFE_CH1_DDRCC1_PHY_REG)                    ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x3)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x3),                                                          
  xxxMx2xx                                     ,                VAL2(CC1_LRCOMP_OVR0_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000110), MASK2(0xFF0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(DQ_LRCOMP_OVR0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000100)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // PerfLatencyDefaultsCh0
  //
  xxxxx2xx                                     ,                VAL2(RK2RKCTL2_B0N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_7),                               T(T_DDR4),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_8),                               
  xxxxx2xx                                     ,                VAL2(RK2RKCTL2_B0N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_7),                               T(T_DDR4),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_8),                               
  xxxMx2xx                                     ,                VAL2(DIFFAMPCTL_BL0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00001100), MASK2(0x1F8)             , AP(MMRC_SET,       __F_T),                   7,   FT(F_1600,T_DDR3L),                                                 VAL2(0x50),                                                         FT(F_1866,T_DDR3L),                                                 VAL2(0x60),                                                         FT(F_1600,T_DDR4),                                                  VAL2(0x60),                                                         FT(F_1866,T_DDR4),                                                  VAL2(0x68),                                                         FT(F_2133,T_DDR4),                                                  VAL2(0x78),                                                         FT(F_2400,T_DDR4),                                                  VAL2(0x80),                                                         FT(F_2666,T_DDR4),                                                  VAL2(0x88),                                                         
  xxxxx2xx                                     ,                VAL2(RK2RKCTL2_B0N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000011)                           , AP(MMRC_SET,       D_F__),                   5,   F(F_1600),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_9),                               F(F_1866),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_10),                              F(F_2133),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_11),                              F(F_2400),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_12),                              F(F_2666),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_13),                              
  xxxxx2xx                                     ,                VAL2(RK2RKCTL2_B0N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000011)                           , AP(MMRC_SET,       D_F__),                   5,   F(F_1600),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_9),                               F(F_1866),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_10),                              F(F_2133),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_11),                              F(F_2400),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_12),                              F(F_2666),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_13),                              
  ASSIGNDONE,
  //
  // PerfLatencyDefaultsCh1
  //
  xxxxx2xx                                     ,                VAL2(RK2RKCTL2_B1N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_7),                               T(T_DDR4),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_8),                               
  xxxxx2xx                                     ,                VAL2(RK2RKCTL2_B1N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000001)                           , AP(MMRC_SET,       D___T),                   2,   T(T_DDR3L),                                                         VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_7),                               T(T_DDR4),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_8),                               
  xxxMx2xx                                     ,                VAL2(DIFFAMPCTL_BL1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00001100), MASK2(0x1F8)             , AP(MMRC_SET,       __F_T),                   7,   FT(F_1600,T_DDR3L),                                                 VAL2(0x50),                                                         FT(F_1866,T_DDR3L),                                                 VAL2(0x60),                                                         FT(F_1600,T_DDR4),                                                  VAL2(0x60),                                                         FT(F_1866,T_DDR4),                                                  VAL2(0x68),                                                         FT(F_2133,T_DDR4),                                                  VAL2(0x78),                                                         FT(F_2400,T_DDR4),                                                  VAL2(0x80),                                                         FT(F_2666,T_DDR4),                                                  VAL2(0x88),                                                         
  xxxxx2xx                                     ,                VAL2(RK2RKCTL2_B1N0_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000011)                           , AP(MMRC_SET,       D_F__),                   5,   F(F_1600),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_9),                               F(F_1866),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_10),                              F(F_2133),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_11),                              F(F_2400),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_12),                              F(F_2666),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_13),                              
  xxxxx2xx                                     ,                VAL2(RK2RKCTL2_B1N1_DDRDQ_PHY_REG)                          ,  BB(DDRDQ_PHY,    _00000011)                           , AP(MMRC_SET,       D_F__),                   5,   F(F_1600),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_9),                               F(F_1866),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_10),                              F(F_2133),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_11),                              F(F_2400),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_12),                              F(F_2666),                                                          VAL2(DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_13),                              
  ASSIGNDONE,
  //
  // ReadSpareBits
  //
  xBxxx2xx                                     ,                VAL2(P_CR_PCODE_WRITE_SPARE_0_0_0_MCHBAR_PUNITSA_REG)       , BB2(PUNITSA,      _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(VOC_COEF),                                                     
  ASSIGNDONE,
  //
  // CPGC_ENABLE
  //
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(ConnectPmiToCpgc),                                              // DNV specific PMICTRL handling
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ3_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00001100)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0xFFFF),                                                       
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_LANE_MASK_LO_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_LANE_MASK_HI_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxxxE2xx          , VAL2(CHANNEL_WIDTH_32)   ,                VAL2(CPGC_ERR_LANE_MASK_HI_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_ECC_MASK_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_ERR_ECC_MASK),                                   
  xxxMx2xx                                     ,                VAL2(CPGC_ERR_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00000010), MASK1(0x30)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x20),                                                          // stop on all bytelanes failed.  Cmd training will stop on first error
  xxxME2xx          , VAL2(ADVANCED_RD_WR)     ,                VAL2(CPGC_ERR_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00000010), MASK1(0x30)              , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x0),                                                           // RD/WR advanced training value
  xxxMx2xx                                     ,                VAL2(CPGC_ERR_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00000001), MASK1(0x3F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_CTL_CPGC_REG)                                ,  BB(CPGC,         _00001011), MASK3(0x603FFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_CFG_CPGC_REG)                                ,  BB(CPGC,         _00000001), MASK1(0x1B)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x12),                                                         
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100), MASK2(0x3C0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x240),                                                         // turnaround test can change this
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100), MASK2(0x3C0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x200),                                                         // read
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100), MASK2(0x3C0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x240),                                                         // write
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ3_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100), MASK2(0x3C0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x200),                                                         // read
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_CTL_CPGC_REG)                          ,  BB(CPGC,         _00001101), MASK3(0xC01FFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_MASK_HI_CPGC_REG)                      ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_MASK_LO_CPGC_REG)                      ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00000010), MASK1(0x70)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x10),                                                         
  ASSIGNDONE,
  //
  // CPGC_LOOPS
  //
  xxxxx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00000100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SEQ_CFG_A),                                      
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_CTL_A),                                  
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ1_CTL_A),                                  
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ2_CTL_A),                                  
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ3_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ3_CTL_A),                                  
  ASSIGNDONE,
  //
  // CPGC_SETUP_VA
  //
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x7FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_VAR_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x60A0000),                                                    
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ1_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x7FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ1_VAR_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x60A0000),                                                    
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ2_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x7FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ2_VAR_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x60A0000),                                                    
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ3_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x7FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ3_VAR_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x60A0000),                                                    
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_BUF_CTL_CPGC_REG)                            ,  BB(CPGC,         _00000111), MASK3(0x7073F)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_CFG_CPGC_REG)                                ,  BB(CPGC,         _00001101)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_CFG),                                       
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_MASK_HI_CPGC_REG)                      ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_MASK_LO_CPGC_REG)                      ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_UNISEQ0_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xAAF0FF00),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_UNISEQ1_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xAA55AFC0),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_UNISEQ2_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x1FA38C),                                                     
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF0_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xAA),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF1_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xCC),                                                          // Ron's big mistake
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF10_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xCC),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF11_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xCC),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF12_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xCC),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF13_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xCC),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF14_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xCC),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF15_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xCC),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF2_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xCC),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF3_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xCC),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF4_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xCC),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF5_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xCC),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF6_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xCC),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF7_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xCC),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF8_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xAA),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF9_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xCC),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_XTRA_LFSR_CFG_CPGC_REG)                      ,  BB(CPGC,         _00001000)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_XTRA_LFSR_CFG),                              // 1
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00001001), MASK2(0x7708)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x1000),                                                       
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_CTL_B),                                  
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001111), MASK4(0x8BFFFF80)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0xA400000),                                                    
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ1_CTL_B),                                  
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001111), MASK4(0x8BFFFF80)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0xA000000),                                                    
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ2_CTL_B),                                  
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001111), MASK4(0x8BFFFF80)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0xA400000),                                                    
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ3_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ3_CTL_B),                                  
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ3_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001111), MASK4(0x8BFFFF80)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0xA000000),                                                    
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00000010), MASK1(0x70)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x10),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_CFG_CPGC_REG)                                ,  BB(CPGC,         _00000010)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_CFG_1),                                     
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00000011), MASK2(0xC09)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x1),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_B_CPGC_REG)                               ,  BB(CPGC,         _00000011), MASK2(0x3FF)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_XTRA_LFSR_CFG_CPGC_REG)                      ,  BB(CPGC,         _00000111), MASK3(0x1C1C1C)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x1C1C1C),                                                     
  ASSIGNDONE,
  //
  // CPGC_FIXVAR
  //
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_FIX),                                    
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ1_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ1_FIX),                                    
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ2_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ2_FIX),                                    
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ3_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ3_FIX),                                    
  ASSIGNDONE,
  //
  // CPGC_CWL_PATTERN
  //
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_UNISEQ0_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_UNISEQ0),                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_UNISEQ1_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_UNISEQ1),                                   
  ASSIGNDONE,
  //
  // CPGC_SETUP_LVL
  //
  xxxxx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00001000)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SEQ_CFG_A_1),                                    
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_CTL_A_1),                                
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ1_CTL_A_1),                                
  ASSIGNDONE,
  //
  // CPGC_CADB1
  //
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFA0_CPGC_REG)                              ,  BB(CPGC,         _00001111), MASK4(0xF03FFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x700FFFF),                                                    
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFA1_CPGC_REG)                              ,  BB(CPGC,         _00001111), MASK4(0xF03FFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x5005555),                                                    
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFA2_CPGC_REG)                              ,  BB(CPGC,         _00001111), MASK4(0xF03FFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x200AAAA),                                                    
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFA3_CPGC_REG)                              ,  BB(CPGC,         _00001111), MASK4(0xF03FFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFA4_CPGC_REG)                              ,  BB(CPGC,         _00001111), MASK4(0xF03FFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x700FFFF),                                                    
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFA5_CPGC_REG)                              ,  BB(CPGC,         _00001111), MASK4(0xF03FFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x5005555),                                                    
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFA6_CPGC_REG)                              ,  BB(CPGC,         _00001111), MASK4(0xF03FFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x200AAAA),                                                    
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFA7_CPGC_REG)                              ,  BB(CPGC,         _00001111), MASK4(0xF03FFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFB0_CPGC_REG)                              ,  BB(CPGC,         _00001111), MASK4(0xF0F070F)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x700),                                                        
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFB1_CPGC_REG)                              ,  BB(CPGC,         _00001111), MASK4(0xF0F070F)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x200),                                                        
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFB2_CPGC_REG)                              ,  BB(CPGC,         _00001111), MASK4(0xF0F070F)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x500),                                                        
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFB3_CPGC_REG)                              ,  BB(CPGC,         _00001111), MASK4(0xF0F070F)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFB4_CPGC_REG)                              ,  BB(CPGC,         _00001111), MASK4(0xF0F070F)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x700),                                                        
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFB5_CPGC_REG)                              ,  BB(CPGC,         _00001111), MASK4(0xF0F070F)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x200),                                                        
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFB6_CPGC_REG)                              ,  BB(CPGC,         _00001111), MASK4(0xF0F070F)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x500),                                                        
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFB7_CPGC_REG)                              ,  BB(CPGC,         _00001111), MASK4(0xF0F070F)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_CFG_CPGC_REG)                                ,  BB(CPGC,         _00000011), MASK2(0x333)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x222),                                                        
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_CTL_CPGC_REG)                                ,  BB(CPGC,         _00001011), MASK3(0x603FFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x1C3C),                                                       
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_UNISEQ0_LMN_CPGC_REG)                        ,  BB(CPGC,         _00001111), MASK4(0x7070771)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_CADB_UNISEQ0_CPGC_REG)                            ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0x5D9),                                                        
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_UNISEQ1_LMN_CPGC_REG)                        ,  BB(CPGC,         _00001111), MASK4(0x7070771)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_CADB_UNISEQ1_CPGC_REG)                            ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0x71E),                                                        
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_UNISEQ2_LMN_CPGC_REG)                        ,  BB(CPGC,         _00001111), MASK4(0x7070771)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_CADB_UNISEQ2_CPGC_REG)                            ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000111), MASK3(0x208F02)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x200000),                                                     
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001110), MASK3(0x8BFFFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x24000),                                                      
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_FIX_1),                                  
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_VAR_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x60A0E9D),                                                    
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000111), MASK3(0x208F02)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x200000),                                                     
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001110), MASK3(0x8BFFFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x20000),                                                      
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ1_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ1_FIX_1),                                  
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ1_VAR_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x60A0E9D),                                                    
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000111), MASK3(0x208F02)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x200000),                                                     
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001110), MASK3(0x8BFFFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x24000),                                                      
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ2_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ2_FIX_1),                                  
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ2_VAR_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ2_VAR),                                    
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ3_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000111), MASK3(0x208F02)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x200000),                                                     
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ3_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001110), MASK3(0x8BFFFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x20000),                                                      
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ3_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ3_FIX_1),                                  
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ3_VAR_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ3_VAR),                                    
  xxxMx2xx                                     ,                VAL2(CPGC_ERR_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00000011), MASK2(0x303F)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x1),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00001010), MASK2(0x7770)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x3010),                                                       
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_CTL_CPGC_REG)                                ,  BB(CPGC,         _00000001), MASK1(0x3)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  ASSIGNDONE,
  //
  // CPGC_CADB1_BUFx
  //
  xxxxx2xx                                     ,                VAL2(CPGC_CADB_BUFA0_CPGC_REG)                              ,  BB(CPGC,         _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_CADB_BUFA0),                                     
  xxxxx2xx                                     ,                VAL2(CPGC_CADB_BUFA1_CPGC_REG)                              ,  BB(CPGC,         _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_CADB_BUFA1),                                     
  xxxxx2xx                                     ,                VAL2(CPGC_CADB_BUFA2_CPGC_REG)                              ,  BB(CPGC,         _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_CADB_BUFA2),                                     
  xxxxx2xx                                     ,                VAL2(CPGC_CADB_BUFA3_CPGC_REG)                              ,  BB(CPGC,         _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_CADB_BUFA3),                                     
  xxxxx2xx                                     ,                VAL2(CPGC_CADB_BUFA0_CPGC_REG)                              ,  BB(CPGC,         _00001000)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_CADB_BUFA0_1),                                   
  xxxxx2xx                                     ,                VAL2(CPGC_CADB_BUFA1_CPGC_REG)                              ,  BB(CPGC,         _00001000)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_CADB_BUFA1_1),                                   
  xxxxx2xx                                     ,                VAL2(CPGC_CADB_BUFA2_CPGC_REG)                              ,  BB(CPGC,         _00001000)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_CADB_BUFA2_1),                                   
  xxxxx2xx                                     ,                VAL2(CPGC_CADB_BUFA3_CPGC_REG)                              ,  BB(CPGC,         _00001000)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_CADB_BUFA3_1),                                   
  xxxxx2xx                                     ,                VAL2(CPGC_CADB_BUFB0_CPGC_REG)                              ,  BB(CPGC,         _00000010)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_CADB_BUFB0),                                     
  xxxxx2xx                                     ,                VAL2(CPGC_CADB_BUFB1_CPGC_REG)                              ,  BB(CPGC,         _00000010)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_CADB_BUFB1),                                     
  xxxxx2xx                                     ,                VAL2(CPGC_CADB_BUFB2_CPGC_REG)                              ,  BB(CPGC,         _00000010)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_CADB_BUFB2),                                     
  xxxxx2xx                                     ,                VAL2(CPGC_CADB_BUFB3_CPGC_REG)                              ,  BB(CPGC,         _00000010)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_CADB_BUFB3),                                     
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFB0_CPGC_REG)                              ,  BB(CPGC,         _00001101), MASK3(0xF0F0F)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFB1_CPGC_REG)                              ,  BB(CPGC,         _00001101), MASK3(0xF0F0F)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFB2_CPGC_REG)                              ,  BB(CPGC,         _00001101), MASK3(0xF0F0F)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_BUFB3_CPGC_REG)                              ,  BB(CPGC,         _00001101), MASK3(0xF0F0F)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  ASSIGNDONE,
  //
  // CPGC_RUNTEST
  //
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x2),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00000001), MASK1(0x5)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x5),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000064),
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_STATUS_CPGC_REG)                              ,  BB(CPGC,         _00001000), MASK1(0x40)              , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_ERR_BYTE_NTH_STAT_CPGC_REG)                       ,  BB(CPGC,         _00000010), MASK1(0x1)               , AP(MMRC_GET,       D____),                                                                                            VAL2(ECC_ERR_STAT),                                                 
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_BYTE_NTH_STAT_CPGC_REG)                       ,  BB(CPGC,         _00000001)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(BYTEGRP_ERR_STAT),                                             
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_STAT_LO_MISC_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(LANE_ERR_STAT03),                                              
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_STAT_HI_MISC_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(LANE_ERR_STAT47),                                              
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_ECC_CHUNK_RANK_STAT_CPGC_REG)                 ,  BB(CPGC,         _00000010)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(CHUNK_STAT),                                                   
  ASSIGNDONE,
  //
  // CPGC_RUNTEST_PARALLEL_DUMMY
  //
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x2),                                                          
  xxxME1xx          , VAL2(ENABLE_RUN_TEST)    ,                VAL1(CPGC_SEQ_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000032),                                                                          VAL1(0x1),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x2),                                                          
  ASSIGNDONE,
  //
  // CPGC_RUNTEST_PARALLEL_CLEAR
  //
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x2),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00000001), MASK1(0x4)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x4),                                                          
  ASSIGNDONE,
  //
  // CPGC_RUNTEST_PARALLEL
  //
  xxxME1xx          , VAL2(ENABLE_RUN_TEST)    ,                VAL1(CPGC_SEQ_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000032),                                                                          VAL1(0x1),                                                          
  ASSIGNDONE,
  //
  // CPGC_RUNTEST_PARALLEL_CHECK
  //
  xxxME1xx          , VAL2(ENABLE_RUN_TEST)    ,                VAL1(CPGC_SEQ_STATUS_CPGC_REG)                              ,  BB(CPGC,         _00001000), MASK1(0x40)              , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000001),                                                                          VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_ERR_BYTE_NTH_STAT_CPGC_REG)                       ,  BB(CPGC,         _00000010), MASK1(0x1)               , AP(MMRC_GET,       D____),                                                                                            VAL2(ECC_ERR_STAT),                                                 
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_BYTE_NTH_STAT_CPGC_REG)                       ,  BB(CPGC,         _00000001)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(BYTEGRP_ERR_STAT),                                             
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_ECC_CHUNK_RANK_STAT_CPGC_REG)                 ,  BB(CPGC,         _00000010)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(CHUNK_STAT),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_STAT_LO_MISC_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(LANE_ERR_STAT03),                                              
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_STAT_HI_MISC_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(LANE_ERR_STAT47),                                              
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_ECC_CHUNK_RANK_STAT_CPGC_REG)                 ,  BB(CPGC,         _00000001)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(LANE_ERR_STAT_ECC),                                            
  ASSIGNDONE,
  //
  // CPGC_DISABLE
  //
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(ConnectPmiToBunit),                                             // This is a generic function call that uses specific function that can change between projects
  ASSIGNDONE,
  //
  // CPGC_MEMINIT
  //
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF0_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF1_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF10_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF11_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF12_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF13_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF14_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF15_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF2_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF3_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF4_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF5_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF6_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF7_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF8_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF9_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_CTL_CPGC_REG)                          ,  BB(CPGC,         _00001000), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // CPGC_MEMINIT_AND_TEST
  //
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_VAR_REG_CPGC_REG)                         ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_VAR_REG),                                
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_FIX_REG_CPGC_REG)                         ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_FIX_REG),                                
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ1_VAR_REG_CPGC_REG)                         ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ1_VAR_REG),                                
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ1_FIX_REG_CPGC_REG)                         ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ1_FIX_REG),                                
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001111), MASK4(0x8BFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x82400080),                                                   
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_CTL_B_1),                                
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001111), MASK4(0x8BFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x82000080),                                                   
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ1_CTL_B_1),                                
  xxxxx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SEQ_CFG_A_2),                                    
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_BUF_CTL_CPGC_REG)                            ,  BB(CPGC,         _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_BUF_CTL),                                   
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_XTRA_LFSR_CFG_CPGC_REG)                      ,  BB(CPGC,         _00001000), MASK1(0x5F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_CTL_CPGC_REG)                          ,  BB(CPGC,         _00001000), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_UNISEQ0_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xAAF0FF00),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_UNISEQ1_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xAA55AFC0),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_UNISEQ2_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x1FA38C),                                                     
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_CFG_CPGC_REG)                                ,  BB(CPGC,         _00000001), MASK1(0xDB)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x92),                                                         
  ASSIGNDONE,
  //
  // CPGC_MEMTEST
  //
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF0_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xAACCF00F),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF1_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x335588FA),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF2_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x3C3CFA88),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF3_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x55330FF0),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF4_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xCCAA0F33),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF5_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x553CFA88),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF6_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xAACCF00F),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF7_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x335588FA),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF8_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x3C3CFA88),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF9_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x55330FF0),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF10_CPGC_REG)                           ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xCCAA0F33),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF11_CPGC_REG)                           ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x553CFA88),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF12_CPGC_REG)                           ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xCCAA0F33),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF13_CPGC_REG)                           ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x553C0F33),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF14_CPGC_REG)                           ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x5588FA55),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF15_CPGC_REG)                           ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x3CFA8855),                                                   
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_CTL_CPGC_REG)                          ,  BB(CPGC,         _00001000), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // PRECHARGEALL
  //
  xxxxx1xx                                     ,                VAL1(DRAM_CMD_DDR4_DUNIT_REG)                               ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D___T),                   1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DRAM_CMD_DDR4),                                      
  xxxxx1xx                                     ,                VAL1(DRAM_CMD_DDR3_DUNIT_REG)                               ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D___T),                   1,   T(T_DDR3L),                                                         VAL2(DYN_DUNIT_DRAM_CMD_DDR3),                                      
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000064),
  ASSIGNDONE,
  //
  // RECEIVE_ENABLE_ENTRY
  //
  xxxMx1xx                                     ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100), MASK1(0x7)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                           // Enable immediate page closure
  xxxMx2xx                                     ,                VAL2(DIFFAMPCTL_BL0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00001000), MASK1(0x7E)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1E),                                                         
  xxxMx2xx                                     ,                VAL2(RXODTENCTL_BL0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00001000), MASK1(0x6)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(DQSRX_BL0_DDRDQ_REG)                                   ,  BB(DDRDQ,        _00000100), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  ASSIGNDONE,
  //
  // RECEIVE_ENABLE_ENTRYx
  //
  xxxxx2xx                                     ,                VAL2(RCVENCTL_B0N0_DDRDQ_REG)                               ,  BB(DDRDQ,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_RCVENCTL_B0N0),                                      
  xxxxx2xx                                     ,                VAL2(RCVENCTL_B0N1_DDRDQ_REG)                               ,  BB(DDRDQ,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_RCVENCTL_B0N1),                                      
  ASSIGNDONE,
  //
  // GET_RDCMD2RCVEN
  //
  xxxMx2xx                                     ,                VAL2(RCVENCTL_B0N0_DDRDQ_REG)                               ,  BB(DDRDQ,        _00000001), MASK1(0x1F)              , AP(MMRC_GET,       D____),                                                                                            VAL2(N0_RDCMD2RCVEN),                                               
  xxxMx2xx                                     ,                VAL2(RCVENCTL_B0N1_DDRDQ_REG)                               ,  BB(DDRDQ,        _00000001), MASK1(0x1F)              , AP(MMRC_GET,       D____),                                                                                            VAL2(N1_RDCMD2RCVEN),                                               
  ASSIGNDONE,
  //
  // SET_RDCMD2RCVEN
  //
  xxxxx2xx                                     ,                VAL2(RCVENCTL_B0N0_DDRDQ_REG)                               ,  BB(DDRDQ,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_RCVENCTL_B0N0_1),                                    
  xxxxx2xx                                     ,                VAL2(RCVENCTL_B0N1_DDRDQ_REG)                               ,  BB(DDRDQ,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_RCVENCTL_B0N1_1),                                    
  ASSIGNDONE,
  //
  // SEND_DRAM_INIT
  //
  xxxxx1xx                                     ,                VAL1(DRAM_CMD_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET_DELAY, D____), VAL4(0x00000064),                                                                          VAL2(DYN_DUNIT_DRAM_CMD_126),                                       
  ASSIGNDONE,
  //
  // PDA_SEQ
  //
  xxxxx1xx                                     ,                VAL1(DPDA_ENTRY_DRAM_CMD_MISC_DUNIT_REG)                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D___T),                   1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DPDA_ENTRY_DRAM_CMD_MISC),                            // DDR4 PDA entry
  xxxxx1xx                                     ,                VAL1(DPDA_DRAM_CMD_MISC_DUNIT_REG)                          ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D___T),                   1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DPDA_DRAM_CMD_MISC),                                  // PDA Command
  xxxxx1xx                                     ,                VAL1(DPDA_EXIT_DRAM_CMD_MISC_DUNIT_REG)                     ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D___T),                   1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DPDA_EXIT_DRAM_CMD_MISC),                             // PDA Exit
  xxxxx1xx                                     ,                VAL1(DPDA_MODE_CONTROL_DUNIT_REG)                           ,  BB(DUNIT,        _00000111)                           , AP(MMRC_SET_DELAY, D___T), VAL4(0x00000001), 1,   T(T_DDR4),                                                          VAL2(DYN_DUNIT_DPDA_MODE_CONTROL),                                  
  xxxMx1xx                                     ,                VAL1(DPDA_MODE_CONTROL_DUNIT_REG)                           ,  BB(DUNIT,        _00000100), MASK1(0x4)               , AP(MMRC_SET,       ____T),                   1,   T(T_DDR4),                                                          VAL1(0x4),                                                           // Enable PDA Mode
  xxxMx1xx                                     ,                VAL1(DPDA_MODE_CONTROL_DUNIT_REG)                           ,  BB(DUNIT,        _00000100), MASK1(0x4)               , AP(MMRC_POLL,      ____T),                   1,   T(T_DDR4),                                                          VAL1(0x0),                                                           // Wait PDA sequence to end
  ASSIGNDONE,
  //
  // RECEIVE_ENABLE_EXITx
  //
  xxxMx1xx                                     ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100), MASK1(0x7)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                           // Disable immediate page closure, May optimize
  ASSIGNDONE,
  //
  // RECEIVE_ENABLE_EXIT
  //
  xxxMx2xx                                     ,                VAL2(RXODTENCTL_BL0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00001000), MASK1(0x2)               , AP(MMRC_SET,       __F_T),                   1,   FT(F_1600|F_1866|F_2133|F_2400|F_2666,T_DDR3L|T_DDR4),              VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(RXODTENCTL_BL0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00001000), MASK1(0x4)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DQSRX_BL0_DDRDQ_REG)                                   ,  BB(DDRDQ,        _00000100), MASK1(0x2)               , AP(MMRC_SET,       ____T),                   2,   T(T_DDR4),                                                          VAL1(0x0),                                                          T(T_DDR3L),                                                         VAL1(0x2),                                                          
  ASSIGNDONE,
  //
  // FINEWRITELEVEL_ENTRY_X
  //
  xxxMx2xx                                     ,                VAL2(DQSFSM_B0N0_DDRDQ_REG)                                 ,  BB(DDRDQ,        _00000011), MASK2(0x3FC0)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x100),                                                         // Set to 0, Set to 0, Set to 0
  xxxMx2xx                                     ,                VAL2(DQSFSM_B0N1_DDRDQ_REG)                                 ,  BB(DDRDQ,        _00000011), MASK2(0x3FC0)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x100),                                                         // Set to 0, Set to 0, Set to 0
  ASSIGNDONE,
  //
  // FINEWRITELEVEL_ENTRY
  //
  xxxMx2xx                                     ,                VAL2(DRVENBCTL_B0N0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000100), MASK1(0x30)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x30),                                                         
  xxxMx2xx                                     ,                VAL2(DRVENBCTL_B0N1_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000100), MASK1(0x30)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x30),                                                         
  xxxMx2xx                                     ,                VAL2(DIFFAMPCTL_BL0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00001000), MASK1(0x7E)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1E),                                                          // May not be needed move to phy, May not be needed move to phy
  ASSIGNDONE,
  //
  // FINEWRITELEVEL_ENTRYx
  //
  xxxMx2xx                                     ,                VAL2(RXODTENCTL_BL0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00001000), MASK1(0x6)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxxx2xx                                     ,                VAL2(DQSFSM_B0N0_DDRDQ_REG)                                 ,  BB(DDRDQ,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_DQSFSM_B0N0),                                        
  xxxxx2xx                                     ,                VAL2(DQSFSM_B0N1_DDRDQ_REG)                                 ,  BB(DDRDQ,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_DQSFSM_B0N1),                                        
  xxxxE2xx          , VAL2(TWO_CLK_WR_PREAMBLE),                VAL2(DQSFSM_B0N0_DDRDQ_REG)                                 ,  BB(DDRDQ,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_DQSFSM_B0N0_1),                                       // Debug!!!!
  xxxxE2xx          , VAL2(TWO_CLK_WR_PREAMBLE),                VAL2(DQSFSM_B0N1_DDRDQ_REG)                                 ,  BB(DDRDQ,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_DQSFSM_B0N1_1),                                       // Debug!!!!
  ASSIGNDONE,
  //
  // FINEWRITELEVEL_EXIT_x
  //
  xxxMx2xx                                     ,                VAL2(DQSFSM_B0N0_DDRDQ_REG)                                 ,  BB(DDRDQ,        _00000011), MASK2(0x3FC0)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x1540),                                                       
  xxxMx2xx                                     ,                VAL2(DQSFSM_B0N1_DDRDQ_REG)                                 ,  BB(DDRDQ,        _00000011), MASK2(0x3FC0)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x1540),                                                       
  ASSIGNDONE,
  //
  // FINEWRITELEVEL_EXIT
  //
  xxxMx2xx                                     ,                VAL2(DRVENBCTL_B0N0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000100), MASK1(0x30)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x30),                                                         
  xxxMx2xx                                     ,                VAL2(DRVENBCTL_B0N1_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000100), MASK1(0x30)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x30),                                                         
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC0_REG)                                 ,  BB(DDRCC0,       _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC2_REG)                                 ,  BB(DDRCC2,       _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_BL0_DDRDQ_REG)                                  ,  BB(DDRDQ,        _00000010), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // WRLVLMODE
  //
  xxxxx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC0_REG)                                 ,  BB(DDRCC0,       _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRCC0_DIGCTL_CH0),                                        
  xxxxx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC2_REG)                                 ,  BB(DDRCC2,       _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRCC2_DIGCTL_CH0),                                        
  xxxxx2xx                                     ,                VAL2(DIGCTL_BL0_DDRDQ_REG)                                  ,  BB(DDRDQ,        _00000010)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_DIGCTL_BL0),                                         
  ASSIGNDONE,
  //
  // FORCEODT_ON
  //
  xxxxx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000010)                           , AP(MMRC_SET_DELAY, D____), VAL4(0x00000032),                                                                          VAL2(DYN_DUNIT_DCS_2),                                              
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000010), MASK1(0x10)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x10),                                                         
  ASSIGNDONE,
  //
  // FORCEODT_OFF
  //
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000010), MASK1(0xF)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000032),                                                                          VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000010), MASK1(0x10)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x10),                                                         
  ASSIGNDONE,
  //
  // FORCEODT_REL
  //
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000010), MASK1(0x10)              , AP(MMRC_SET_DELAY, _____), VAL4(0x00000032),                                                                          VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000010), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // COARSEWRITELEVEL_ENTRYx
  //
  xxxMx1xx                                     ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100), MASK1(0x7)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  ASSIGNDONE,
  //
  // COARSEWRITELEVEL_ENTRY
  //
  ASSIGNDONE,
  //
  // COARSEWRITELEVEL_EXITx
  //
  xxxMx1xx                                     ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100), MASK1(0x7)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // COARSEWRITELEVEL_EXIT
  //
  ASSIGNDONE,
  //
  // EARLY_READ_TRAINING_ENTRYx
  //
  xxxxx2xx                                     ,                VAL2(RDVLDCTL_BL0_DDRDQ_REG)                                ,  BB(DDRDQ,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_RDVLDCTL_BL0),                                        // (TCL - 1) / 2
  ASSIGNDONE,
  //
  // EARLY_READ_TRAINING_ENTRY
  //
  ASSIGNDONE,
  //
  // EARLY_READ_TRAINING_EXIT
  //
  ASSIGNDONE,
  //
  // ENABLE_MPR_MODEx
  //
  xxxMx1xx                                     ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100), MASK1(0x7)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  ASSIGNDONE,
  //
  // ENABLE_MPR_MODE
  //
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000100), MASK1(0x20)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x20),                                                         
  ASSIGNDONE,
  //
  // DISABLE_MPR_MODE
  //
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000100), MASK1(0x20)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // DISABLE_MPR_MODEx
  //
  xxxMx1xx                                     ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100), MASK1(0x7)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // READTRAINING_ENTRY
  //
  ASSIGNDONE,
  //
  // READTRAINING_EXIT
  //
  ASSIGNDONE,
  //
  // WRITETRAINING_ENTRY
  //
  ASSIGNDONE,
  //
  // WRITETRAINING_EXIT
  //
  ASSIGNDONE,
  //
  // COMMANDCLOCKTRAINING_ENTRY
  //
  xxxxE1xx          , VAL2(PATH_ENABLE)        ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(DunitInitNotComplete),                                         
  xxxxx2xx                                     ,                VAL2(DTR3_DUNIT_REG)                                        ,  BB(DUNIT,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DTR3_3),                                             
  xxxxx1xx                                     ,                VAL1(DTR6_DUNIT_REG)                                        ,  BB(DUNIT,        _00000010)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DTR6_3),                                             
  xxxxx2xx                                     ,                VAL2(SSKPD4_DUNIT_COMMON_REG)                               ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_COMMON_SSKPD4),                                      
  xxxxE1xx          , VAL2(PATH_ENABLE)        ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(DunitInitComplete),                                            
  ASSIGNDONE,
  //
  // COMMANDCLOCKTRAINING_EXIT
  //
  ASSIGNDONE,
  //
  // RELEASE_CKE
  //
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000001), MASK1(0xF)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000064),                                                                          VAL1(0xF),                                                          
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000001), MASK1(0x10)              , AP(MMRC_SET_DELAY, _____), VAL4(0x00000064),                                                                          VAL1(0x0),                                                           // Step 5:  Release CKE
  ASSIGNDONE,
  //
  // ENABLE_CKE
  //
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000001), MASK1(0xF)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000064),                                                                          VAL1(0xF),                                                          
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000001), MASK1(0x10)              , AP(MMRC_SET_DELAY, _____), VAL4(0x00000064),                                                                          VAL1(0x10),                                                          // Step 4: CKE
  ASSIGNDONE,
  //
  // DISABLE_CKE
  //
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000001), MASK1(0xF)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000064),                                                                          VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000001), MASK1(0x10)              , AP(MMRC_SET_DELAY, _____), VAL4(0x00000064),                                                                          VAL1(0x10),                                                          // Step 1: CKE#
  ASSIGNDONE,
  //
  // RESETDRAMS_COMMON_SET
  //
  xxxMx1xx                                     ,                VAL1(RSTBCFG_DDRCC1_PHY_REG)                                ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000064),                                                                          VAL1(0x0),                                                           // Step 2: Ddr Reset #
  xxxMx1xx                                     ,                VAL1(RSTBCFG_DDRCC1_PHY_REG)                                ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000064),                                                                          VAL1(0x2),                                                          
  ASSIGNDONE,
  //
  // RESETDRAMS_COMMON_CLEAR
  //
  xxxMx1xx                                     ,                VAL1(RSTBCFG_DDRCC1_PHY_REG)                                ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000064),                                                                          VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(RSTBCFG_DDRCC1_PHY_REG)                                ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000064),                                                                          VAL1(0x1),                                                           // Step 3:Ddr Reset 
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x0007A120),
  ASSIGNDONE,
  //
  // ENABLE_RELEASE_CKE
  //
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000001), MASK1(0x1F)              , AP(MMRC_SET_DELAY, _____), VAL4(0x00000064),                                                                          VAL1(0x1F),                                                          // Step 4: CKE
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000001), MASK1(0x1F)              , AP(MMRC_SET_DELAY, _____), VAL4(0x00001388),                                                                          VAL1(0xF),                                                           // Step 5:  Release CKE
  ASSIGNDONE,
  //
  // RESETDRAMS_SIM
  //
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000001), MASK1(0x1F)              , AP(MMRC_SET_DELAY, _____), VAL4(0x00000064),                                                                          VAL1(0x10),                                                          // Step 1: CKE#
  xxxMx1xx                                     ,                VAL1(RSTBCFG_DDRCC1_REG)                                    ,  BB(DDRCC1,       _00000001), MASK1(0x3)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000064),                                                                          VAL1(0x2),                                                           // Step 2: Ddr Reset #
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000064),
  xxxMx1xx                                     ,                VAL1(RSTBCFG_DDRCC1_REG)                                    ,  BB(DDRCC1,       _00000001), MASK1(0x3)               , AP(MMRC_SET_DELAY, _____), VAL4(0x00000064),                                                                          VAL1(0x1),                                                           // Step 3:Ddr Reset 
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00001194),
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000001), MASK1(0x1F)              , AP(MMRC_SET_DELAY, _____), VAL4(0x00000064),                                                                          VAL1(0x1F),                                                          // Step 4: CKE
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000001), MASK1(0x1F)              , AP(MMRC_SET_DELAY, _____), VAL4(0x00000064),                                                                          VAL1(0xF),                                                           // Step 5:  Release CKE
  ASSIGNDONE,
  //
  // SpdResetNeededEntry
  //
  xBxMx2xx                                     ,                VAL2(P_CR_DRAM_BIOS_INFO_0_0_0_MCHBAR_PUNITSA_REG)          , BB2(PUNITSA,      _00000010), MASK1(0x8)               , AP(MMRC_GET,       D____),                                                                                            VAL2(SPD_RESET_STATUS),                                              // Fuse Spd Reset
  xBxMx1xx                                     ,                VAL1(PCH_PM_STS2_PMC_PCI_MMR_REG)                           , BB2(PMC_PCI_MMR,  _00000100), MASK1(0x1)               , AP(MMRC_GET,       D____),                                                                                            VAL2(SPD_RESET_PCODE),                                               // Soft Strap Spd Reset feedback
  xBxMx1xx                                     ,                VAL1(PCH_PM_STS_PMC_PCI_MMR_REG)                            , BB2(PMC_PCI_MMR,  _00000010), MASK1(0x8)               , AP(MMRC_GET,       D____),                                                                                            VAL2(SPD_BIOS_RESET),                                                // Soft Strap Spd Reset Indication
  xBxMx1xx                                     ,                VAL1(PCH_PM_STS2_PMC_PCI_MMR_REG)                           , BB2(PMC_PCI_MMR,  _00000100), MASK1(0x1E)              , AP(MMRC_GET,       D____),                                                                                            VAL2(CURRENT_SPD_SPEED),                                             // DDR Speed from SoftStrap
  xxxMx2xx                                     ,                VAL2(MRC_FLOW_SSKPD0_DUNIT_COMMON_REG)                      ,  BB(DUNIT_COMMON, _00000001), MASK1(0x7)               , AP(MMRC_GET,       D____),                                                                                            VAL2(MRC_FLOW_STATUS),                                              
  ASSIGNDONE,
  //
  // SetSpdResetPmc
  //
  xBxxx1xx                                     ,                VAL1(PCH_PM_STS_PMC_PCI_MMR_REG)                            , BB2(PMC_PCI_MMR,  _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_PMC_PCI_MMR_PCH_PM_STS),                                    // Don't clear ADR_RST_STS, Don't clear IE_UE_STS, Don't clear ME_UE_STS
  xxxxx2xx                                     ,                VAL2(MRC_FLOW_SSKPD0_DUNIT_COMMON_REG)                      ,  BB(DUNIT_COMMON, _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_COMMON_MRC_FLOW_SSKPD0),                             
  ASSIGNDONE,
  //
  // DetermineBootModeEntry
  //
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(SpdResetNeededEntry),                                          
  xBxMx1xx                                     ,                VAL1(GEN_PMCON_A_PMC_PCI_CFG_REG)                           , BB2(PMC_PCI_CFG,  _00000100), MASK1(0x20)              , AP(MMRC_GET,       D____),                                                                                            VAL2(MEM_SR),                                                       
  xBxMx1xx                                     ,                VAL1(GEN_PMCON_B_PMC_PCI_CFG_REG)                           , BB2(PMC_PCI_CFG,  _00000010), MASK1(0x2)               , AP(MMRC_GET,       D____),                                                                                            VAL2(HOST_RST_STS),                                                 
  ASSIGNDONE,
  //
  // IsDunitEmuModel
  //
  xxxxx2xx                                     ,                VAL2(SKPD5_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xDEADBEEF),                                                   
  xxxxx2xx                                     ,                VAL2(SKPD5_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(SKPD5),                                                        
  ASSIGNDONE,
  //
  // CPGC_MPR_TRAINING
  //
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_CFG_CPGC_REG)                                ,  BB(CPGC,         _00001011)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_CFG_2),                                     
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_UNISEQ0_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       ____T),                   1,   T(T_DDR3L),                                                         VAL4(0xAAAAAAAA),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_UNISEQ1_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       ____T),                   1,   T(T_DDR3L),                                                         VAL4(0xAAAAAAAA),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_UNISEQ0_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       ____T),                   1,   T(T_DDR4),                                                          VAL4(0xAAAAAAAA),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_UNISEQ1_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       ____T),                   1,   T(T_DDR4),                                                          VAL4(0xAAAAAAAA),                                                   
  ASSIGNDONE,
  //
  // CPGC_CWL_SIM_SETUP
  //
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00000100), MASK1(0x1F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x80),                                                          // ron added so we get 1 or 2 bursts below
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x80),                                                          // ron added so we get 1 or 2 bursts below
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x80),                                                          // ron added so we get 1 or 2 bursts below
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ3_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x80),                                                          // ron added so we get 1 or 2 bursts below
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001), MASK1(0x7F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001), MASK1(0x7F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001), MASK1(0x7F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ3_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001), MASK1(0x7F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_FIX_2),                                  
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ1_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ1_FIX_2),                                  
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ2_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ2_FIX_2),                                  
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ3_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ3_FIX_2),                                  
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100), MASK2(0x3C0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x240),                                                        
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100), MASK2(0x3C0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x240),                                                        
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100), MASK2(0x3C0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x240),                                                        
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ3_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100), MASK2(0x3C0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x200),                                                        
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00001000)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xFE),                                                         
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00001000), MASK1(0x77)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x30),                                                         
  ASSIGNDONE,
  //
  // CPGC_CWL_SIM_RESTORE
  //
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100), MASK2(0x3C0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x240),                                                        
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100), MASK2(0x3C0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x200),                                                        
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100), MASK2(0x3C0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x240),                                                        
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ3_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100), MASK2(0x3C0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x200),                                                        
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00001000)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xFF),                                                         
  ASSIGNDONE,
  //
  // CPGC_TURNAROUNDS_RECONFIG
  //
  xxxxx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00001000)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SEQ_CFG_A_3),                                    
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_CTL_A_2),                                
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ1_CTL_A_2),                                
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ2_CTL_A_1),                                
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ3_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ3_CTL_A_1),                                
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_FIX_3),                                  
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ1_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ1_FIX_3),                                  
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ2_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ2_FIX_3),                                  
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ3_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ3_FIX_3),                                  
  ASSIGNDONE,
  //
  // RMT_CLEAR_REGISTERS
  //
  xxxxx2xx                                     ,                VAL2(SKPD0_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(SKPD1_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  ASSIGNDONE,
  //
  // RMT_GET_CMD_AND_VALUE
  //
  xxxxx2xx                                     ,                VAL2(SKPD0_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(RMT_COMMAND),                                                  
  xxxxx2xx                                     ,                VAL2(SKPD1_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(RMT_VALUE),                                                    
  ASSIGNDONE,
  //
  // CPGC_ONETIME_INIT
  //
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_LANE_MASK_LO_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_LANE_MASK_HI_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxxxE2xx          , VAL2(CHANNEL_WIDTH_32)   ,                VAL2(CPGC_ERR_LANE_MASK_HI_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_ECC_MASK_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_ERR_ECC_MASK_1),                                 
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00001100)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0xFFFF),                                                       
  xxxxx1xx                                     ,                VAL1(DSCRMBL_DUNIT_REG)                                     ,  BB(DUNIT,        _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000100), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(DSCH_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x80),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_CFG_CPGC_REG)                                ,  BB(CPGC,         _00000010)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_CFG_3),                                     
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_DRAMDM_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_XDRAMDM_CPGC_REG)                            ,  BB(CPGC,         _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_CTL_CPGC_REG)                          ,  BB(CPGC,         _00001000), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_XTRA_LFSR_CFG_CPGC_REG)                      ,  BB(CPGC,         _00000111), MASK3(0x1C1C1C)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x181818),                                                     
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00000010), MASK1(0x7C)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x10),                                                         
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_B_CPGC_REG)                               ,  BB(CPGC,         _00000011), MASK2(0x3FF)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_CTL_B_2),                                
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ1_CTL_B_2),                                
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ2_CTL_B_1),                                
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ3_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ3_CTL_B_1),                                
  xxxMx2xx                                     ,                VAL2(CPGC_ERR_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00001111), MASK4(0xFFFF303F)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFF2000),                                                   
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_CTL_CPGC_REG)                                ,  BB(CPGC,         _00001011), MASK3(0x603FFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001000), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x8),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001000), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x8),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001000), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x8),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ3_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001000), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x8),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x7FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_VAR_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x60A0000),                                                    
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ1_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x7FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ1_VAR_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x60A0000),                                                    
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ2_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x7FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ2_VAR_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x60A0000),                                                    
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ3_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x7FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ3_VAR_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x60A0000),                                                    
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ3_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // FIFO_RESET_ENABLE
  //
  xxxMx2xx                                     ,                VAL2(DQSRX_BL0_DDRDQ_REG)                                   ,  BB(DDRDQ,        _00000001), MASK1(0x4)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_BL0_DDRDQ_REG)                                  ,  BB(DDRDQ,        _00000001), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00000064),
  ASSIGNDONE,
  //
  // FIFO_RESET_ENABLEx
  //
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC1_REG)                                 ,  BB(DDRCC1,       _00000001), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // FIFO_RESET_DISABLE
  //
  xxxMx2xx                                     ,                VAL2(DQSRX_BL0_DDRDQ_REG)                                   ,  BB(DDRDQ,        _00000001), MASK1(0x4)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x4),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_BL0_DDRDQ_REG)                                  ,  BB(DDRDQ,        _00000001), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00001111)                         , AP(MMRC_DELAY,     _____), VAL4(0x00002710),
  ASSIGNDONE,
  //
  // FIFO_RESET_DISABLEx
  //
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC1_REG)                                 ,  BB(DDRCC1,       _00000001), MASK1(0x2)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  ASSIGNDONE,
  //
  // PERFORM_FIFO_RESET
  //
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(FIFO_RESET_ENABLE),                                            
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(FIFO_RESET_DISABLE),                                           
  ASSIGNDONE,
  //
  // PASS_GATE_SAVE_ENTRY
  //
  xxxxx2xx                                     ,                VAL2(DRP_DATA_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DRP),                                                       
  xxxxx2xx                                     ,                VAL2(DMAP_MISC_DUNIT_REG)                                   ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DMAP),                                                      
  xxxxx1xx                                     ,                VAL1(DMAP1_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DMAP_1),                                                    
  xxxxx2xx                                     ,                VAL2(DMAP2_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DMAP_2),                                                    
  xxxxx2xx                                     ,                VAL2(DMAP3_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DMAP_3),                                                    
  xxxxx2xx                                     ,                VAL2(DMAP4_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DMAP_4),                                                    
  xxxxx2xx                                     ,                VAL2(DMAP5_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DMAP_5),                                                    
  xxxxx1xx                                     ,                VAL1(DSCH_DATA_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DSCH),                                                      
  xxxxx1xx                                     ,                VAL1(DZQPARAM_DATA_DUNIT_COMMON_REG)                        ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DZQPARAM),                                                  
  xxxxx2xx                                     ,                VAL2(DPMC0_DATA_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DPMC0),                                                     
  xxxxx1xx                                     ,                VAL1(DPMC_DATA_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DPMC),                                                      
  xxxxx2xx                                     ,                VAL2(DECCCTRL_DATA_DUNIT_REG)                               ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DECCCTRL),                                                  
  xxxxx1xx                                     ,                VAL1(DPATROL_SCRUB_CFG_DATA_DUNIT_REG)                      ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DPATROL_SCRUB),                                             
  xxxxx2xx                                     ,                VAL2(DCS_DATA_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DCS),                                                       
  xxxxx1xx                                     ,                VAL1(DRFC2_DATA_DUNIT_COMMON_REG)                           ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DRFC2),                                                     
  xxxxx1xx                                     ,                VAL1(DRFC0_DATA_DUNIT_COMMON_REG)                           ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DRFC0),                                                     
  xxxxx1xx                                     ,                VAL1(DRAPLCTL_DATA_DUNIT_REG)                               ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DRAPLCTL),                                                  
  xxxxx1xx                                     ,                VAL1(DRAPLPWR0_DATA_DUNIT_REG)                              ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DRAPLWR0),                                                  
  xxxxx1xx                                     ,                VAL1(DRAPLPWR1_DATA_DUNIT_REG)                              ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DRAPLWR1),                                                  
  ASSIGNDONE,
  //
  // PASS_GATE_EXIT
  //
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(DunitInitNotComplete),                                         
  xxxxx2xx                                     ,                VAL2(DRP_DATA_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DRP_DATA),                                           
  xxxxx2xx                                     ,                VAL2(DMAP_MISC_DUNIT_REG)                                   ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP_MISC_1),                                        
  xxxxx1xx                                     ,                VAL1(DMAP1_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP1_MISC_1),                                       
  xxxxx2xx                                     ,                VAL2(DMAP2_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP2_MISC_1),                                       
  xxxxx2xx                                     ,                VAL2(DMAP3_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP3_MISC_1),                                       
  xxxxx2xx                                     ,                VAL2(DMAP4_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP4_MISC_1),                                       
  xxxxx2xx                                     ,                VAL2(DMAP5_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP5_MISC_1),                                       
  xxxxx1xx                                     ,                VAL1(DZQPARAM_DATA_DUNIT_COMMON_REG)                        ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_COMMON_DZQPARAM_DATA),                               
  xxxxx2xx                                     ,                VAL2(DPMC0_DATA_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DPMC0_DATA),                                         
  xxxxx1xx                                     ,                VAL1(DPMC_DATA_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_COMMON_DPMC_DATA),                                   
  xxxxx2xx                                     ,                VAL2(DECCCTRL_DATA_DUNIT_REG)                               ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DECCCTRL_DATA),                                      
  xxxxx1xx                                     ,                VAL1(DPATROL_SCRUB_CFG_DATA_DUNIT_REG)                      ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DPATROL_SCRUB_CFG_DATA),                             
  xxxxx2xx                                     ,                VAL2(DCS_DATA_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DCS_DATA),                                           
  xxxxx1xx                                     ,                VAL1(DRFC2_DATA_DUNIT_COMMON_REG)                           ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_COMMON_DRFC2_DATA),                                  
  xxxxx1xx                                     ,                VAL1(DRFC0_DATA_DUNIT_COMMON_REG)                           ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_COMMON_DRFC0_DATA),                                  
  xxxxx1xx                                     ,                VAL1(DRAPLCTL_DATA_DUNIT_REG)                               ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DRAPLCTL_DATA),                                      
  xxxxx1xx                                     ,                VAL1(DRAPLPWR0_DATA_DUNIT_REG)                              ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DRAPLPWR0_DATA),                                     
  xxxxx1xx                                     ,                VAL1(DRAPLPWR1_DATA_DUNIT_REG)                              ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DRAPLPWR1_DATA),                                     
  xxxxx1xx                                     ,                VAL1(DSCH_DATA_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_COMMON_DSCH_DATA),                                   
  ASSIGNDONE,
  //
  // PASS_GATE_SET_ENTRY
  //
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(DunitInitNotComplete),                                         
  xxxMx2xx                                     ,                VAL2(DRP_DUNIT_REG)                                         ,  BB(DUNIT,        _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxxxx2xx                                     ,                VAL2(DMAP_DUNIT_REG)                                        ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP),                                               
  xxxxx1xx                                     ,                VAL1(DMAP1_DUNIT_REG)                                       ,  BB(DUNIT,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP1_1),                                            
  xxxxx2xx                                     ,                VAL2(DMAP2_DUNIT_REG)                                       ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP2),                                              
  xxxxx2xx                                     ,                VAL2(DMAP3_DUNIT_REG)                                       ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP3),                                              
  xxxxx2xx                                     ,                VAL2(DMAP4_DUNIT_REG)                                       ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP4),                                              
  xxxMx2xx                                     ,                VAL2(DMAP5_DUNIT_REG)                                       ,  BB(DUNIT,        _00001111), MASK4(0xFFFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x6543210),                                                    
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(DunitInitComplete),                                            
  xxxMx1xx                                     ,                VAL1(DSCH_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000001), MASK1(0x90)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(DZQPARAM_DUNIT_COMMON_REG)                             ,  BB(DUNIT_COMMON, _00000011), MASK2(0x7FF)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DPMC0_DUNIT_REG)                                       ,  BB(DUNIT,        _00000100), MASK1(0x3F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0xC),                                                          
  xxxMx1xx                                     ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100), MASK1(0x37)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(DECCCTRL_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111), MASK4(0x203FFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(DPATROL_SCRUB_CFG_DUNIT_REG)                           ,  BB(DUNIT,        _00001000), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000100), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(DRFC2_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00000111), MASK3(0x1FFFF)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxME1xx          , VAL2(PG_SELF_REFRESH)    ,                VAL1(DRFC0_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00000111), MASK3(0xFFFFF)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x666),                                                        
  xxxME1xx          , VAL2(PG_SELF_REFRESH)    ,                VAL1(DRFC2_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00000100), MASK1(0x7E)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x6),                                                          
  xxxME1xx          , VAL2(PG_SELF_REFRESH)    ,                VAL1(DRFC2_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00000111), MASK3(0x1FFFF)           , AP(MMRC_SET,       __F__),                   5,   F(F_1600),                                                          VAL3(0xC30),                                                        F(F_1866),                                                          VAL3(0xE38),                                                        F(F_2133),                                                          VAL3(0x1040),                                                       F(F_2400),                                                          VAL3(0x1248),                                                       F(F_2666),                                                          VAL3(0x1450),                                                       
  xxxMx1xx                                     ,                VAL1(DRAPLCTL_DUNIT_REG)                                    ,  BB(DUNIT,        _00000011), MASK2(0xCFFF)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x4FFF),                                                       
  xxxxx1xx                                     ,                VAL1(DRAPLPWR0_DUNIT_REG)                                   ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x10000),                                                      
  xxxxx1xx                                     ,                VAL1(DRAPLPWR1_DUNIT_REG)                                   ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x10000),                                                      
  xxxxx1xx                                     ,                VAL1(DRAPLNCNT_DUNIT_REG)                                   ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_ACTIVATE_CNT),                                              
  xxxxx1xx                                     ,                VAL1(DRAPLRCNT_DUNIT_REG)                                   ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_READ_CNT),                                                  
  xxxxx1xx                                     ,                VAL1(DRAPLWCNT_DUNIT_REG)                                   ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_WRITE_CNT),                                                 
  ASSIGNDONE,
  //
  // PASS_GATE_CPGC_STATIC_SETUP
  //
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_CTL_CPGC_REG)                                ,  BB(CPGC,         _00001011), MASK3(0x603FFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_CTL_CPGC_REG)                          ,  BB(CPGC,         _00001101), MASK3(0xC01FFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x400000),                                                     
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_MASK_LO_CPGC_REG)                      ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_MASK_HI_CPGC_REG)                      ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_DRAMDM_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_XDRAMDM_CPGC_REG)                            ,  BB(CPGC,         _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF0_CPGC_REG)                            ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0xCCAA),                                                       
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF1_CPGC_REG)                            ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0xCCAA),                                                       
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF2_CPGC_REG)                            ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0xCCAA),                                                       
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF3_CPGC_REG)                            ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0xCCAA),                                                       
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF4_CPGC_REG)                            ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0xCCAA),                                                       
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF5_CPGC_REG)                            ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0xCCAA),                                                       
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF6_CPGC_REG)                            ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0xCCAA),                                                       
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF7_CPGC_REG)                            ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0xCCAA),                                                       
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF8_CPGC_REG)                            ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0xCCAA),                                                       
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF9_CPGC_REG)                            ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0xCCAA),                                                       
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF10_CPGC_REG)                           ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0xCCAA),                                                       
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF11_CPGC_REG)                           ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0xCCAA),                                                       
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF12_CPGC_REG)                           ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0xCCAA),                                                       
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF13_CPGC_REG)                           ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0xCCAA),                                                       
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF14_CPGC_REG)                           ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0xCCAA),                                                       
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF15_CPGC_REG)                           ,  BB(CPGC,         _00000011)                           , AP(MMRC_SET,       _____),                                                                                            VAL2(0xCCAA),                                                       
  xxxMx2xx                                     ,                VAL2(CPGC_ERR_COUNTER_OVERFLOW_STAT_CPGC_REG)               ,  BB(CPGC,         _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_BUF_CTL_CPGC_REG)                            ,  BB(CPGC,         _00000001), MASK1(0x7F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_CFG_CPGC_REG)                                ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_CFG_4),                                     
  xxxMx2xx                                     ,                VAL2(CPGC_ERR_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00001110), MASK3(0xFFFF30)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0xFFFF00),                                                     
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_LANE_MASK_LO_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_LANE_MASK_HI_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxxxE2xx          , VAL2(CHANNEL_WIDTH_32)   ,                VAL2(CPGC_ERR_LANE_MASK_HI_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_ECC_MASK_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_ERR_ECC_MASK_2),                                 
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_UNISEQ0_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_UNISEQ0_1),                                 
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_UNISEQ1_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_UNISEQ1_1),                                 
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00000011), MASK2(0x7001)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x1001),                                                       
  ASSIGNDONE,
  //
  // PASS_GATE_CPGC_VICTIMS_SETUP
  //
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_CTL_A_3),                                 // Linear
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000111), MASK3(0xE08F03)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x1),                                                          
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_VAR_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_VAR),                                    
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_FIX_4),                                  
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ1_CTL_A_3),                                 // Linear
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ1_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000111), MASK3(0xE08F03)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x1),                                                          
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ1_VAR_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ1_VAR),                                    
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ1_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ1_FIX_4),                                  
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_BUF_CTL_CPGC_REG)                            ,  BB(CPGC,         _00000110), MASK2(0x707)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x101),                                                        
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00001101), MASK3(0x771F08)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x100100),                                                     
  ASSIGNDONE,
  //
  // PASS_GATE_CPGC_AGG_WRITES_SETUP
  //
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ2_CTL_A_2),                                
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00000100), MASK1(0x1F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ2_VAR_CPGC_REG)                             ,  BB(CPGC,         _00001100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ2_VAR_1),                                  
  ASSIGNDONE,
  //
  // PASS_GATE_CPGC_AGG_READS_SETUP
  //
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ2_CTL_A_3),                                
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00000100), MASK1(0x1F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ2_VAR_CPGC_REG)                             ,  BB(CPGC,         _00001100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ2_VAR_2),                                  
  ASSIGNDONE,
  //
  // PASS_GATE_CPGC_AGGRESSOR_SETUP
  //
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ2_CTL_A_4),                                
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ2_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000111), MASK3(0xE08F03)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x1),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ2_VAR_CPGC_REG)                             ,  BB(CPGC,         _00000111), MASK3(0xFFFFF)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0xA0000),                                                      
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ2_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ2_FIX_4),                                  
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_BUF_CTL_CPGC_REG)                            ,  BB(CPGC,         _00000110), MASK2(0x707)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00001001), MASK2(0x7708)            , AP(MMRC_SET,       _____),                                                                                            VAL2(0x2200),                                                       
  ASSIGNDONE,
  //
  // PASS_GATE_READ_RAPL_COUNTERS
  //
  xxxxx1xx                                     ,                VAL1(DRAPLNCNT_DUNIT_REG)                                   ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_ACTIVATE_CNT),                                              
  xxxxx1xx                                     ,                VAL1(DRAPLRCNT_DUNIT_REG)                                   ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_READ_CNT),                                                  
  xxxxx1xx                                     ,                VAL1(DRAPLWCNT_DUNIT_REG)                                   ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_WRITE_CNT),                                                 
  ASSIGNDONE,
  //
  // PASS_GATE_START_TEST
  //
  xxxMx2xx                                     ,                VAL2(CPGC_ERR_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00000001), MASK1(0x3F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00000001), MASK1(0x7)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x7),                                                          
  ASSIGNDONE,
  //
  // PASS_GATE_STOP_TEST
  //
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00000001), MASK1(0x2)               , AP(MMRC_SET_DELAY, _____), VAL4(0x0000000A),                                                                          VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_ERR_BYTE_NTH_STAT_CPGC_REG)                       ,  BB(CPGC,         _00000010), MASK1(0x1)               , AP(MMRC_GET,       D____),                                                                                            VAL2(ECC_ERR_STAT),                                                 
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_BYTE_NTH_STAT_CPGC_REG)                       ,  BB(CPGC,         _00000001)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(BYTEGRP_ERR_STAT),                                             
  ASSIGNDONE,
  //
  // CPGC_CLEAR_ERRORS
  //
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00000001), MASK1(0x4)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x4),                                                          
  ASSIGNDONE,
  //
  // SmbusAddressToCltt
  //
  xBxxx1xx                                     ,                VAL1(C0D0CFGSTS_CLTT_CCR_REG)                               , BB2(CLTT_CCR,     _00001000)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CLTT_CCR_C0D0CFGSTS),                                      
  xBxxx1xx                                     ,                VAL1(C0D1CFGSTS_CLTT_CCR_REG)                               , BB2(CLTT_CCR,     _00001000)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CLTT_CCR_C0D1CFGSTS),                                      
  xBxxx1xx                                     ,                VAL1(C1D0CFGSTS_CLTT_CCR_REG)                               , BB2(CLTT_CCR,     _00001000)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CLTT_CCR_C1D0CFGSTS),                                      
  xBxxx1xx                                     ,                VAL1(C1D1CFGSTS_CLTT_CCR_REG)                               , BB2(CLTT_CCR,     _00001000)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CLTT_CCR_C1D1CFGSTS),                                      
  ASSIGNDONE,
  //
  // PPR_ENTRY
  //
  xxxxx1xx                                     ,                VAL1(DRFC2_DATA_DUNIT_COMMON_REG)                           ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DRFC2),                                                     
  xxxxx1xx                                     ,                VAL1(DPMC_DATA_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DPMC0),                                                     
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000100), MASK1(0x80)              , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DCS),                                                       
  xxxxx1xx                                     ,                VAL1(DRFC2_DATA_DUNIT_COMMON_REG)                           ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100), MASK1(0x7)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000100), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(DunitInitComplete),                                            
  ASSIGNDONE,
  //
  // PPR_EXIT
  //
  xxxxx1xx                                     ,                VAL1(DRFC2_DATA_DUNIT_COMMON_REG)                           ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_COMMON_DRFC2_DATA_1),                                
  xxxxx1xx                                     ,                VAL1(DPMC_DATA_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_COMMON_DPMC_DATA_1),                                 
  xxxxx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DCS_3),                                              
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(DunitInitNotComplete),                                         
  ASSIGNDONE,
  //
  // PPR_STATIC_SETUP
  //
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_LANE_MASK_LO_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_LANE_MASK_HI_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxxxE2xx          , VAL2(CHANNEL_WIDTH_32)   ,                VAL2(CPGC_ERR_LANE_MASK_HI_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_ECC_MASK_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_ERR_ECC_MASK_3),                                 
  xxxMx2xx                                     ,                VAL2(CPGC_ERR_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00001111), MASK4(0xFFFF303F)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFF2000),                                                    // stop on all bytelanes failed.  Cmd training will stop on first error
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_CTL_CPGC_REG)                                ,  BB(CPGC,         _00001011), MASK3(0x603FFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_CTL_CPGC_REG)                          ,  BB(CPGC,         _00001101), MASK3(0xC01FFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x401000),                                                      // Override with DQn with '1', Override with DQn with '1'
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_DRAMDM_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_XDRAMDM_CPGC_REG)                            ,  BB(CPGC,         _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_ERR_COUNTER_OVERFLOW_STAT_CPGC_REG)               ,  BB(CPGC,         _00000001), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_BUF_CTL_CPGC_REG)                            ,  BB(CPGC,         _00000111), MASK3(0x7077F)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                           // Buffer Start, Buffer End
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_CFG_CPGC_REG)                                ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_CFG_5),                                     
  xxxMx2xx                                     ,                VAL2(CPGC_ERR_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00001110), MASK3(0xFFFF30)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0xFFFF00),                                                     
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_LANE_MASK_LO_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_LANE_MASK_HI_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxxxE2xx          , VAL2(CHANNEL_WIDTH_32)   ,                VAL2(CPGC_ERR_LANE_MASK_HI_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_ECC_MASK_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_ERR_ECC_MASK_4),                                 
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00000010), MASK1(0x70)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x10),                                                         
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001111), MASK4(0x883FFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x8000081),                                                     // Linear, NumBurst
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000111), MASK3(0xE08F03)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x1),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_VAR_CPGC_REG)                             ,  BB(CPGC,         _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x60A0000),                                                    
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00001101), MASK3(0x771F09)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x101),                                                         // SubSeq End, SubSeq Start
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF0_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xAA),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF1_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xAA),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF2_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xAA),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF3_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xAA),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF4_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xAA),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF5_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xAA),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF6_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xAA),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF7_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xAA),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF8_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xAA),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF9_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xAA),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF10_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xAA),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF11_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xAA),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF12_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xAA),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF13_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xAA),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF14_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xAA),                                                         
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_EXTBUF15_CPGC_REG)                           ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0xAA),                                                         
  xxxMx2xx                                     ,                VAL2(DMAP4_DUNIT_REG)                                       ,  BB(DUNIT,        _00001000), MASK1(0x3E)              , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_ROW17),                                                    
  xxxMx2xx                                     ,                VAL2(DMAP4_DUNIT_REG)                                       ,  BB(DUNIT,        _00001100), MASK2(0x1F0)             , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_ROW16),                                                    
  xxxMx2xx                                     ,                VAL2(DMAP4_DUNIT_REG)                                       ,  BB(DUNIT,        _00000110), MASK2(0xF80)             , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_ROW15),                                                    
  xxxMx2xx                                     ,                VAL2(DMAP4_DUNIT_REG)                                       ,  BB(DUNIT,        _00000010), MASK1(0x7C)              , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_ROW14),                                                    
  xxxMx2xx                                     ,                VAL2(DMAP4_DUNIT_REG)                                       ,  BB(DUNIT,        _00000011), MASK2(0x3E0)             , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_ROW13),                                                    
  xxxMx2xx                                     ,                VAL2(DMAP4_DUNIT_REG)                                       ,  BB(DUNIT,        _00000001), MASK1(0x1F)              , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_ROW12),                                                    
  xxxMx2xx                                     ,                VAL2(DMAP3_DUNIT_REG)                                       ,  BB(DUNIT,        _00001000), MASK1(0x3E)              , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_ROW11),                                                    
  xxxMx2xx                                     ,                VAL2(DMAP3_DUNIT_REG)                                       ,  BB(DUNIT,        _00001100), MASK2(0x1F0)             , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_ROW10),                                                    
  xxxMx2xx                                     ,                VAL2(DMAP3_DUNIT_REG)                                       ,  BB(DUNIT,        _00000110), MASK2(0xF80)             , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_ROW9),                                                     
  xxxMx2xx                                     ,                VAL2(DMAP3_DUNIT_REG)                                       ,  BB(DUNIT,        _00000010), MASK1(0x7C)              , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_ROW8),                                                     
  xxxMx2xx                                     ,                VAL2(DMAP3_DUNIT_REG)                                       ,  BB(DUNIT,        _00000011), MASK2(0x3E0)             , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_ROW7),                                                     
  xxxMx2xx                                     ,                VAL2(DMAP3_DUNIT_REG)                                       ,  BB(DUNIT,        _00000001), MASK1(0x1F)              , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_ROW6),                                                     
  xxxMx2xx                                     ,                VAL2(DMAP2_DUNIT_REG)                                       ,  BB(DUNIT,        _00001000), MASK1(0x3E)              , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_ROW5),                                                     
  xxxMx2xx                                     ,                VAL2(DMAP2_DUNIT_REG)                                       ,  BB(DUNIT,        _00001100), MASK2(0x1F0)             , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_ROW4),                                                     
  xxxMx2xx                                     ,                VAL2(DMAP2_DUNIT_REG)                                       ,  BB(DUNIT,        _00000110), MASK2(0xF80)             , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_ROW3),                                                     
  xxxMx2xx                                     ,                VAL2(DMAP2_DUNIT_REG)                                       ,  BB(DUNIT,        _00000010), MASK1(0x7C)              , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_ROW2),                                                     
  xxxMx2xx                                     ,                VAL2(DMAP2_DUNIT_REG)                                       ,  BB(DUNIT,        _00000011), MASK2(0x3E0)             , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_ROW1),                                                     
  xxxMx2xx                                     ,                VAL2(DMAP2_DUNIT_REG)                                       ,  BB(DUNIT,        _00000001), MASK1(0x1F)              , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_ROW0),                                                     
  xxxMx2xx                                     ,                VAL2(DMAP_DUNIT_REG)                                        ,  BB(DUNIT,        _00001000), MASK1(0x3E)              , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_RS1),                                                      
  xxxMx2xx                                     ,                VAL2(DMAP_DUNIT_REG)                                        ,  BB(DUNIT,        _00001100), MASK2(0x1F0)             , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_RS0),                                                      
  xxxMx2xx                                     ,                VAL2(DMAP_DUNIT_REG)                                        ,  BB(DUNIT,        _00000110), MASK2(0xF80)             , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_BG1),                                                      
  xxxMx2xx                                     ,                VAL2(DMAP_DUNIT_REG)                                        ,  BB(DUNIT,        _00000010), MASK1(0x7C)              , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_BG0),                                                      
  xxxMx2xx                                     ,                VAL2(DMAP_DUNIT_REG)                                        ,  BB(DUNIT,        _00000011), MASK2(0x3E0)             , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_BA1),                                                      
  xxxMx2xx                                     ,                VAL2(DMAP_DUNIT_REG)                                        ,  BB(DUNIT,        _00000001), MASK1(0x1F)              , AP(MMRC_GET,       D____),                                                                                            VAL2(PPR_BA0),                                                      
  ASSIGNDONE,
  //
  // PPR_DYN_SETUP
  //
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_FIX_5),                                  
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_MASK_LO_CPGC_REG)                      ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_INVDC_MASK_LO),                             
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_MASK_HI_CPGC_REG)                      ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_INVDC_MASK_HI),                             
  ASSIGNDONE,
  //
  // PPR_MODE
  //
  xxxMx1xx                                     ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100), MASK1(0x7)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_UNISEQ0_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100), MASK2(0x3C0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x240),                                                         // Write Type Sequence 
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(PPR_DYN_SETUP),                                                 // Call PPR_DYN_SETUP
  ASSIGNDONE,
  //
  // PPR_BASIC_WRITE
  //
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100), MASK2(0x3C0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x240),                                                         // Write Type Sequence 
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(PPR_BASIC_WR_COMMON),                                          
  ASSIGNDONE,
  //
  // PPR_BASIC_READ
  //
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001100), MASK2(0x3C0)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x200),                                                         // Read Type Sequence 
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(PPR_BASIC_WR_COMMON),                                          
  ASSIGNDONE,
  //
  // PPR_BASIC_WR_COMMON
  //
  xxxMx1xx                                     ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100), MASK1(0x7)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_UNISEQ0_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x55),                                                         
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_FIX_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_FIX_6),                                  
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_MASK_LO_CPGC_REG)                      ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_MASK_HI_CPGC_REG)                      ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  ASSIGNDONE,
  //
  // INIT_ENTRY
  //
  xxxxx1xx                                     ,                VAL1(DPMC_DATA_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DPMC0),                                                     
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000100), MASK1(0x80)              , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DCS),                                                       
  xxxxx2xx                                     ,                VAL2(DRP_DATA_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DRP),                                                       
  xxxxx2xx                                     ,                VAL2(DMAP_MISC_DUNIT_REG)                                   ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DMAP),                                                      
  xxxxx1xx                                     ,                VAL1(DMAP1_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DMAP_1),                                                    
  xxxxx2xx                                     ,                VAL2(DMAP2_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DMAP_2),                                                    
  xxxxx2xx                                     ,                VAL2(DMAP3_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DMAP_3),                                                    
  xxxxx2xx                                     ,                VAL2(DMAP4_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DMAP_4),                                                    
  xxxxx2xx                                     ,                VAL2(DMAP5_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PG_DMAP_5),                                                    
  xxxMx2xx                                     ,                VAL2(DRP_DUNIT_REG)                                         ,  BB(DUNIT,        _00000100), MASK1(0x1)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(DPMC_DUNIT_COMMON_REG)                                 ,  BB(DUNIT_COMMON, _00000100), MASK1(0x7)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000100), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // INIT_EXIT
  //
  xxxxx1xx                                     ,                VAL1(DPMC_DATA_DUNIT_COMMON_REG)                            ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_COMMON_DPMC_DATA_2),                                 
  xxxxx2xx                                     ,                VAL2(DCS_DUNIT_REG)                                         ,  BB(DUNIT,        _00000100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DCS_4),                                              
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(DunitInitNotComplete),                                         
  xxxxx2xx                                     ,                VAL2(DRP_DATA_DUNIT_REG)                                    ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DRP_DATA_1),                                         
  xxxxx2xx                                     ,                VAL2(DMAP_MISC_DUNIT_REG)                                   ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP_MISC_2),                                        
  xxxxx1xx                                     ,                VAL1(DMAP1_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP1_MISC_2),                                       
  xxxxx2xx                                     ,                VAL2(DMAP2_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP2_MISC_2),                                       
  xxxxx2xx                                     ,                VAL2(DMAP3_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP3_MISC_2),                                       
  xxxxx2xx                                     ,                VAL2(DMAP4_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP4_MISC_2),                                       
  xxxxx2xx                                     ,                VAL2(DMAP5_MISC_DUNIT_REG)                                  ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP5_MISC_2),                                       
  ASSIGNDONE,
  //
  // INIT_DMAP
  //
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(DunitInitNotComplete),                                         
  xxxxx2xx                                     ,                VAL2(DRP_DUNIT_REG)                                         ,  BB(DUNIT,        _00000011)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DRP_2),                                              
  xxxxx2xx                                     ,                VAL2(DMAP_DUNIT_REG)                                        ,  BB(DUNIT,        _00001100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP_1),                                             
  xxxMx1xx                                     ,                VAL1(DMAP1_DUNIT_REG)                                       ,  BB(DUNIT,        _00000001), MASK1(0x7F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x3F),                                                         
  xxxxx2xx                                     ,                VAL2(DMAP4_DUNIT_REG)                                       ,  BB(DUNIT,        _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DUNIT_DMAP4_1),                                            
  xxxMx2xx                                     ,                VAL2(DMAP3_DUNIT_REG)                                       ,  BB(DUNIT,        _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x2D5A4E51),                                                   
  xxxMx2xx                                     ,                VAL2(DMAP2_DUNIT_REG)                                       ,  BB(DUNIT,        _00001111), MASK4(0x3FFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x20F7358B),                                                   
  xxxMx2xx                                     ,                VAL2(DMAP_DUNIT_REG)                                        ,  BB(DUNIT,        _00000111), MASK3(0xFFFFF)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x41D49),                                                      
  xxxMx2xx                                     ,                VAL2(DMAP5_DUNIT_REG)                                       ,  BB(DUNIT,        _00001111), MASK4(0xFFFFFFF)         , AP(MMRC_SET,       _____),                                                                                            VAL4(0x6543210),                                                    
  ASSIGNDONE,
  //
  // INIT_STATIC
  //
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_A_CPGC_REG)                               ,  BB(CPGC,         _00001111), MASK4(0x771F7C09)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x11009),                                                      
  xxxMx1xx                                     ,                VAL1(CPGC_SEQ_CFG_B_CPGC_REG)                               ,  BB(CPGC,         _00000011), MASK2(0x3FF)             , AP(MMRC_SET,       _____),                                                                                            VAL2(0x0),                                                          
  xxxMx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_A_CPGC_REG)                           ,  BB(CPGC,         _00001111), MASK4(0x8BFFFFFF)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x82400080),                                                   
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_CTL_B_CPGC_REG)                           ,  BB(CPGC,         _00000111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_CTL_B_3),                                
  xxxMx2xx                                     ,                VAL2(CPGC_CADB_CTL_CPGC_REG)                                ,  BB(CPGC,         _00001011), MASK3(0x703FFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_BUF_CTL_CPGC_REG)                            ,  BB(CPGC,         _00000111), MASK3(0x7077F)           , AP(MMRC_SET,       _____),                                                                                            VAL3(0x70700),                                                       // Follow EXT_BUFnB, Follow EXT_BUFnB
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_CFG_CPGC_REG)                                ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_DPAT_CFG_6),                                     
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_XTRA_LFSR_CFG_CPGC_REG)                      ,  BB(CPGC,         _00001111), MASK4(0x5F1C1C1C)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_UNISEQ0_CPGC_REG)                            ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                           // UNISEQ0 as '0's
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_CTL_CPGC_REG)                          ,  BB(CPGC,         _00001101), MASK3(0xC01FFF)          , AP(MMRC_SET,       _____),                                                                                            VAL3(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_MASK_LO_CPGC_REG)                      ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_INVDC_MASK_HI_CPGC_REG)                      ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_DPAT_DRAMDM_CPGC_REG)                             ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxxMx2xx                                     ,                VAL2(CPGC_DPAT_XDRAMDM_CPGC_REG)                            ,  BB(CPGC,         _00000001), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xF),                                                          
  xxxMx2xx                                     ,                VAL2(CPGC_ERR_CTL_CPGC_REG)                                 ,  BB(CPGC,         _00001111), MASK4(0xFFFF303F)        , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFF1000),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_LANE_MASK_LO_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_LANE_MASK_HI_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0xFFFFFFFF),                                                   
  xxxxE2xx          , VAL2(CHANNEL_WIDTH_32)   ,                VAL2(CPGC_ERR_LANE_MASK_HI_CPGC_REG)                        ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(CPGC_ERR_ECC_MASK_CPGC_REG)                            ,  BB(CPGC,         _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_ERR_ECC_MASK_5),                                 
  ASSIGNDONE,
  //
  // INIT_SETUP
  //
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_VAR_REG_CPGC_REG)                         ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_VAR_REG_1),                              
  xxxxx1xx                                     ,                VAL1(CPGC_SUBSEQ0_FIX_REG_CPGC_REG)                         ,  BB(CPGC,         _00001111)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_CPGC_CPGC_SUBSEQ0_FIX_REG_1),                              
  ASSIGNDONE,
  //
  // FIFO_RESET_ENABLE2
  //
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(PERFORM_FIFO_RESET),                                           
  ASSIGNDONE,
  //
  // VOC_TRAINING_ENTRY
  //
  xxxMx2xx                                     ,                VAL2(RXODTENCTL_BL0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00001000), MASK1(0x4)               , AP(MMRC_GET,       D____),                                                                                            VAL2(RESTORE_VAL_0),                                                
  xxxMx2xx                                     ,                VAL2(RXODTENCTL_BL0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00001000), MASK1(0x2)               , AP(MMRC_GET,       D____),                                                                                            VAL2(RESTORE_VAL_1),                                                
  xxxMx2xx                                     ,                VAL2(DIFFAMPCTL_BL0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00001000), MASK1(0x10)              , AP(MMRC_GET,       D____),                                                                                            VAL2(RESTORE_VAL_2),                                                
  xxxMx2xx                                     ,                VAL2(DIFFAMPCTL_BL0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00001000), MASK1(0x8)               , AP(MMRC_GET,       D____),                                                                                            VAL2(RESTORE_VAL_3),                                                
  ASSIGNDONE,
  //
  // VOC_TRAINING_ENTRY_COMMON
  //
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_OVR0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000010), MASK1(0xF0)              , AP(MMRC_GET,       D____),                                                                                            VAL2(RESTORE_VAL_4),                                                
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_OVR0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000010), MASK1(0xF)               , AP(MMRC_GET,       D____),                                                                                            VAL2(RESTORE_VAL_5),                                                
  xxxxx2xx                                     ,                VAL2(DPIC_GRCOMP_VREF_0_DDRCC1_REG)                         ,  BB(DDRCC1,       _00000010)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(RESTORE_VAL_6),                                                
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_OVR2_DDRDQ_REG)                              ,  BB(DDRDQ,        _00001100), MASK2(0xFE0)             , AP(MMRC_GET,       D____),                                                                                            VAL2(RESTORE_VAL_7),                                                
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_OVR0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000010), MASK1(0xF0)              , AP(MMRC_GET,       D____),                                                                                            VAL2(RESTORE_VAL_8),                                                
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_CTL3_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000001), MASK1(0x3F)              , AP(MMRC_GET,       D____),                                                                                            VAL2(RESTORE_VAL_9),                                                
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_OVR2_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000001), MASK1(0x7F)              , AP(MMRC_GET,       D____),                                                                                            VAL2(RESTORE_VAL_10),                                               
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_OVR0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000010), MASK1(0xF)               , AP(MMRC_GET,       D____),                                                                                            VAL2(RESTORE_VAL_11),                                               
  ASSIGNDONE,
  //
  // VOC_PHY_INIT
  //
  xxxMx2xx                                     ,                VAL2(RXODTENCTL_BL0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00001000), MASK1(0x6)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x2),                                                          
  xxxMx2xx                                     ,                VAL2(DIFFAMPCTL_BL0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00001000), MASK1(0x18)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x18),                                                         
  ASSIGNDONE,
  //
  // VOC_PHY_INIT_COMMON
  //
  xxxxx2xx                                     ,                VAL2(DQ_LRCOMP_OVR0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000010)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxxx2xx                                     ,                VAL2(DPIC_GRCOMP_VREF_0_DDRCC1_REG)                         ,  BB(DDRCC1,       _00000010)                           , AP(MMRC_SET,       _____),                                                                                            VAL1(0x29),                                                         
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(VOC_RCOMP),                                                    
  xxxxx2xx                                     ,                VAL2(DQ_LRCOMP_CODES_1_DDRDQ_REG)                           ,  BB(DDRDQ,        _00001000)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PU_CODE_GRP2),                                                 
  xxxxx2xx                                     ,                VAL2(DQ_LRCOMP_OVR2_DDRDQ_REG)                              ,  BB(DDRDQ,        _00001100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_DQ_LRCOMP_OVR2),                                     
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_OVR0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000010), MASK1(0xF0)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x40),                                                         
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_CTL3_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000001), MASK1(0x3F)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x19),                                                         
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(VOC_RCOMP),                                                    
  xxxxx2xx                                     ,                VAL2(DQ_LRCOMP_CODES_1_DDRDQ_REG)                           ,  BB(DDRDQ,        _00000001)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(PD_CODE_GRP2),                                                 
  xxxxx2xx                                     ,                VAL2(DQ_LRCOMP_OVR2_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_DQ_LRCOMP_OVR2_1),                                   
  xxxMx2xx                                     ,                VAL2(DQ_LRCOMP_OVR0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000010), MASK1(0xF)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0xC),                                                          
  ASSIGNDONE,
  //
  // VOC_RCOMP
  //
  xxxMx2xx                                     ,                VAL2(CC1_GRCOMP_INIT_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_SET_DELAY, _____), VAL4(0x000003E8),                                                                          VAL1(0x1),                                                          
  xxxMx2xx                                     ,                VAL2(CC1_GRCOMP_INIT_DDRCC1_PHY_REG)                        ,  BB(DDRCC1_PHY,   _00000001), MASK1(0x1)               , AP(MMRC_POLL,      _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // VOC_ENABLE_WLMODE
  //
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC0_REG)                                 ,  BB(DDRCC0,       _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x80),                                                         
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC2_REG)                                 ,  BB(DDRCC2,       _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x80),                                                         
  xxxMx2xx                                     ,                VAL2(DIGCTL_BL0_DDRDQ_REG)                                  ,  BB(DDRDQ,        _00000010), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x8),                                                          
  ASSIGNDONE,
  //
  // VOC_DISABLE_WLMODE
  //
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC0_REG)                                 ,  BB(DDRCC0,       _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_CH0_DDRCC2_REG)                                 ,  BB(DDRCC2,       _00000001), MASK1(0x80)              , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  xxxMx2xx                                     ,                VAL2(DIGCTL_BL0_DDRDQ_REG)                                  ,  BB(DDRDQ,        _00000010), MASK1(0x8)               , AP(MMRC_SET,       _____),                                                                                            VAL1(0x0),                                                          
  ASSIGNDONE,
  //
  // VOC_TRAINING_EXIT
  //
  xxxxx2xx                                     ,                VAL2(RXODTENCTL_BL0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00001000)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_RXODTENCTL_BL0),                                     
  xxxxx2xx                                     ,                VAL2(DIFFAMPCTL_BL0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00001000)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_DIFFAMPCTL_BL0),                                     
  ASSIGNDONE,
  //
  // VOC_TRAINING_EXIT_COMMON
  //
  xxxxx2xx                                     ,                VAL2(DQ_LRCOMP_OVR0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000010)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_DQ_LRCOMP_OVR0),                                     
  xxxxx2xx                                     ,                VAL2(DPIC_GRCOMP_VREF_0_DDRCC1_REG)                         ,  BB(DDRCC1,       _00000010)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRCC1_DPIC_GRCOMP_VREF_0),                                
  xxxxx2xx                                     ,                VAL2(DQ_LRCOMP_OVR2_DDRDQ_REG)                              ,  BB(DDRDQ,        _00001100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_DQ_LRCOMP_OVR2_2),                                   
  xxxxx2xx                                     ,                VAL2(DQ_LRCOMP_OVR0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000010)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_DQ_LRCOMP_OVR0_1),                                   
  xxxxx2xx                                     ,                VAL2(DQ_LRCOMP_CTL3_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_DQ_LRCOMP_CTL3),                                     
  xxxxx2xx                                     ,                VAL2(DQ_LRCOMP_OVR2_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_DQ_LRCOMP_OVR2_3),                                   
  xxxxx2xx                                     ,                VAL2(DQ_LRCOMP_OVR0_DDRDQ_REG)                              ,  BB(DDRDQ,        _00000010)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_DQ_LRCOMP_OVR0_2),                                   
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(VOC_RCOMP),                                                    
  ASSIGNDONE,
  //
  // DUMMY_VOC_SUBTASKS
  //
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(VOC_TRAINING_ENTRY),                                           
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(VOC_PHY_INIT),                                                 
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(VOC_TRAINING_ENTRY_COMMON),                                    
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(VOC_PHY_INIT_COMMON),                                          
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(VOC_RCOMP),                                                    
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(VOC_ENABLE_WLMODE),                                            
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(VOC_DISABLE_WLMODE),                                           
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(VOC_TRAINING_EXIT),                                            
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(VOC_TRAINING_EXIT_COMMON),                                     
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(PERFORM_FIFO_RESET),                                           
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(DISABLE_CKE),                                                  
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(RESETDRAMS_COMMON_SET),                                        
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(RESETDRAMS_COMMON_CLEAR),                                      
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(ENABLE_RELEASE_CKE),                                           
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(FORCEODT_OFF),                                                 
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(JedecInit),                                                    
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(FORCEODT_REL),                                                 
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(DoRegisterInit),                                               
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(DoRegisterInitCke),                                            
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(ENABLE_CKE),                                                   
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(RELEASE_CKE),                                                  
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(FORCEODT_ON),                                                  
  xxxxx1xx                                     ,                VAL1(0xFF)                                                  ,  BB(0xFF,         _00000011)                           , AP(MMRC_SUBTASK,   _____),                                                                                            VAL2(PRECHARGEALL),                                                 
  ASSIGNDONE,
  //
  // TxEqSet
  //
  xxxxE2xx          , VAL2(TX_EQ_EN)           ,                VAL2(DATLVL_BL0_DDRDQ_REG)                                  ,  BB(DDRDQ,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_DATLVL_BL0),                                         
  xxxxx2xx                                     ,                VAL2(DIGCTL_BL0_DDRDQ_REG)                                  ,  BB(DDRDQ,        _00000100)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_DIGCTL_BL0_1),                                       
  ASSIGNDONE,
  //
  // TxSwingBoostSet
  //
  xxxxx2xx                                     ,                VAL2(DXTX_BL0_DDRDQ_REG)                                    ,  BB(DDRDQ,        _00000001)                           , AP(MMRC_SET,       D____),                                                                                            VAL2(DYN_DDRDQ_DXTX_BL0),                                           
  ASSIGNDONE,
  //
  // BREAKPOINTMRC
  //
  xxxxx2xx                                     ,                VAL2(SKPD3_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(EXE_BREAKPOINT),                                               
  xxxxE2xx          , VAL2(EXE_BREAKPOINT)     ,                VAL2(SKPD4_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_SET,       _____),                                                                                            VAL4(0x80),                                                         
  xxxxE2xx          , VAL2(EXE_BREAKPOINT)     ,                VAL2(SKPD4_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_POLL,      _____),                                                                                            VAL4(0x0),                                                          
  ASSIGNDONE,
  //
  // DummyFunctionToCreateDynVariables
  //
  xxxxx2xx                                     ,                VAL2(SKPD3_DUNIT_COMMON_REG)                                ,  BB(DUNIT_COMMON, _00001111)                           , AP(MMRC_GET,       D____),                                                                                            VAL2(DESTROY_CONTENT_S0),                                           
  ASSIGNDONE,
};

MMRC_STATUS
DynamicAssignmentGenerated (
  IN  OUT   UINTX         DynamicVars[MAX_CHANNELS][DYNVAR_MAX],
  IN        UINT8         Channel,
  IN        UINT16        Index,
  IN        UINTX        *Value
)
{
  CTLCMD_AFE_CH0_DDRCC2_PHY_STRUCT *DYNSTRUCT_DDRCC2_PHY_CTLCMD_AFE_CH0;
  CTLCMD_AFE_CH1_DDRCC2_PHY_STRUCT *DYNSTRUCT_DDRCC2_PHY_CTLCMD_AFE_CH1;
  CLK_AFE_CH0_DDRCC1_PHY_STRUCT *DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH0;
  CLK_AFE_CH1_DDRCC1_PHY_STRUCT *DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH1;
  DIGCTL_BL0_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_DIGCTL_BL0;
  DQSFSM_B0N0_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_DQSFSM_B0N0;
  DQSFSM_B0N1_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_DQSFSM_B0N1;
  DRVENBCTL_B0N0_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N0;
  DRVENBCTL_B0N1_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N1;
  RDVLDCTL_BL0_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_RDVLDCTL_BL0;
  RCVENCTL_B0N0_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0;
  RCVENCTL_B0N1_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1;
  DIFFAMPCTL_BL0_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL0;
  RXODTENCTL_BL0_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL0;
  RXODTSEGCTL_BL0_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_RXODTSEGCTL_BL0;
  RK2RKCTL2_B0N0_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0;
  RK2RKCTL2_B0N1_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1;
  DATLVL_BL0_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_DATLVL_BL0;
  RXVREFCFG_BL0_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_RXVREFCFG_BL0;
  DIGCTL_BL1_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_DIGCTL_BL1;
  DQSFSM_B1N0_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_DQSFSM_B1N0;
  DQSFSM_B1N1_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_DQSFSM_B1N1;
  DRVENBCTL_B1N0_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N0;
  DRVENBCTL_B1N1_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N1;
  RDVLDCTL_BL1_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_RDVLDCTL_BL1;
  RCVENCTL_B1N0_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0;
  RCVENCTL_B1N1_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1;
  DIFFAMPCTL_BL1_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL1;
  RXODTENCTL_BL1_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL1;
  RXODTSEGCTL_BL1_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_RXODTSEGCTL_BL1;
  RK2RKCTL2_B1N0_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0;
  RK2RKCTL2_B1N1_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1;
  DATLVL_BL1_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_DATLVL_BL1;
  TXDLLCFG0_DDRCC2_PHY_STRUCT *DYNSTRUCT_DDRCC2_PHY_TXDLLCFG0;
  TXDLLCFG0_DDRCC1_PHY_STRUCT *DYNSTRUCT_DDRCC1_PHY_TXDLLCFG0;
  TXDLLCFG0_DDRDQ_PHY_STRUCT *DYNSTRUCT_DDRDQ_PHY_TXDLLCFG0;
  DPMC1_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DPMC1;
  A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR_AUNIT_MCHBAR_STRUCT *DYNSTRUCT_AUNIT_MCHBAR_A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR;
  B_CR_SLICE_CHANNEL_HASH_BUNIT_STRUCT *DYNSTRUCT_BUNIT_B_CR_SLICE_CHANNEL_HASH;
  DSCH_DUNIT_COMMON_STRUCT *DYNSTRUCT_DUNIT_COMMON_DSCH;
  DTR0_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DTR0;
  DTR1_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DTR1;
  DTR2_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DTR2;
  DTR7_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DTR7;
  DTR3_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DTR3;
  DTR4_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DTR4;
  DTR5_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DTR5;
  DTR6_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DTR6;
  DRP_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DRP;
  DXS_PARAM_DUNIT_COMMON_STRUCT *DYNSTRUCT_DUNIT_COMMON_DXS_PARAM;
  DRFC2_DUNIT_COMMON_STRUCT *DYNSTRUCT_DUNIT_COMMON_DRFC2;
  A_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR_AUNIT_MCHBAR_STRUCT *DYNSTRUCT_AUNIT_MCHBAR_A_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR;
  A_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR_AUNIT_MCHBAR_STRUCT *DYNSTRUCT_AUNIT_MCHBAR_A_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR;
  B_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR_BUNIT_MCHBAR_STRUCT *DYNSTRUCT_BUNIT_MCHBAR_B_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR;
  B_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR_BUNIT_MCHBAR_STRUCT *DYNSTRUCT_BUNIT_MCHBAR_B_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR;
  TOUUD_LO_BUNITMEM_STRUCT *DYNSTRUCT_BUNITMEM_TOUUD_LO;
  TOUUD_HI_BUNITMEM_STRUCT *DYNSTRUCT_BUNITMEM_TOUUD_HI;
  TOLUD_BUNITMEM_STRUCT *DYNSTRUCT_BUNITMEM_TOLUD;
  BGSM_BUNITMEM_STRUCT *DYNSTRUCT_BUNITMEM_BGSM;
  TSEGMB_BUNITMEM_STRUCT *DYNSTRUCT_BUNITMEM_TSEGMB;
  DMAP_MISC_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DMAP_MISC;
  DMAP1_MISC_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DMAP1_MISC;
  DMAP1_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DMAP1;
  DMAP2_MISC_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DMAP2_MISC;
  DMAP3_MISC_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DMAP3_MISC;
  DMAP4_MISC_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DMAP4_MISC;
  DMAP5_MISC_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DMAP5_MISC;
  DPMC0_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DPMC0;
  DPMC_DUNIT_COMMON_STRUCT *DYNSTRUCT_DUNIT_COMMON_DPMC;
  DZQPARAM_DUNIT_COMMON_STRUCT *DYNSTRUCT_DUNIT_COMMON_DZQPARAM;
  DCS_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DCS;
  DSCRMBL_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DSCRMBL;
  RHP_LFSR_THRESHOLD0_DUNIT_STRUCT *DYNSTRUCT_DUNIT_RHP_LFSR_THRESHOLD0;
  RHP_LFSR_THRESHOLD1_DUNIT_STRUCT *DYNSTRUCT_DUNIT_RHP_LFSR_THRESHOLD1;
  RHP_LFSR_SEEDS_DUNIT_STRUCT *DYNSTRUCT_DUNIT_RHP_LFSR_SEEDS;
  RHP_CONTROL_DUNIT_STRUCT *DYNSTRUCT_DUNIT_RHP_CONTROL;
  DECCCTRL_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DECCCTRL;
  DQUEUE_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DQUEUE;
  CPGC_DPAT_EXTBUF0_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF0_REG;
  CPGC_DPAT_EXTBUF1_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF1_REG;
  CPGC_DPAT_EXTBUF2_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF2_REG;
  CPGC_DPAT_EXTBUF3_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF3_REG;
  CPGC_DPAT_EXTBUF4_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF4_REG;
  CPGC_DPAT_EXTBUF5_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF5_REG;
  CPGC_DPAT_EXTBUF6_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF6_REG;
  CPGC_DPAT_EXTBUF7_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF7_REG;
  CPGC_DPAT_EXTBUF8_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF8_REG;
  CPGC_DPAT_EXTBUF9_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF9_REG;
  CPGC_DPAT_EXTBUF10_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF10_REG;
  CPGC_DPAT_EXTBUF11_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF11_REG;
  CPGC_DPAT_EXTBUF12_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF12_REG;
  CPGC_DPAT_EXTBUF13_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF13_REG;
  CPGC_DPAT_EXTBUF14_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF14_REG;
  CPGC_DPAT_EXTBUF15_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF15_REG;
  CPGC_DPAT_EXTBUF0B_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF0B_REG;
  CPGC_DPAT_EXTBUF1B_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF1B_REG;
  CORRERRTHRSHLD0_DUNIT_STRUCT *DYNSTRUCT_DUNIT_CORRERRTHRSHLD0;
  CORRERRTHRSHLD1_DUNIT_STRUCT *DYNSTRUCT_DUNIT_CORRERRTHRSHLD1;
  CORRERRTHRSHLD2_DUNIT_STRUCT *DYNSTRUCT_DUNIT_CORRERRTHRSHLD2;
  CORRERRTHRSHLD3_DUNIT_STRUCT *DYNSTRUCT_DUNIT_CORRERRTHRSHLD3;
  LEAKY_BUCKET_CFG0_DUNIT_STRUCT *DYNSTRUCT_DUNIT_LEAKY_BUCKET_CFG0;
  LEAKY_BUCKET_CFG1_DUNIT_STRUCT *DYNSTRUCT_DUNIT_LEAKY_BUCKET_CFG1;
  LEAKY_BUCKET_CFG2_DUNIT_STRUCT *DYNSTRUCT_DUNIT_LEAKY_BUCKET_CFG2;
  LEAKY_BUCKET_CFG3_DUNIT_STRUCT *DYNSTRUCT_DUNIT_LEAKY_BUCKET_CFG3;
  LEAKY_BUCKET_CNTR_UPPER_DUNIT_STRUCT *DYNSTRUCT_DUNIT_LEAKY_BUCKET_CNTR_UPPER;
  RHP_MR2_SHADOW_REGISTERS_DUNIT_STRUCT *DYNSTRUCT_DUNIT_RHP_MR2_SHADOW_REGISTERS;
  B_CR_BMISC_0_0_0_MCHBAR_BUNIT_MCHBAR_STRUCT *DYNSTRUCT_BUNIT_MCHBAR_B_CR_BMISC_0_0_0_MCHBAR;
  A_CR_UNCERRMSK_0_0_0_MCHBAR_AUNIT_MCHBAR_STRUCT *DYNSTRUCT_AUNIT_MCHBAR_A_CR_UNCERRMSK_0_0_0_MCHBAR;
  B_CR_UNCERRMSK_0_0_0_MCHBAR_BUNIT_MCHBAR_STRUCT *DYNSTRUCT_BUNIT_MCHBAR_B_CR_UNCERRMSK_0_0_0_MCHBAR;
  CSMBM_CLTT_CCR_STRUCT *DYNSTRUCT_CLTT_CCR_CSMBM;
  P_CR_MEM_THERM_TEMP_CONFIG_0_0_0_MCHBAR_PUNITSA_STRUCT *DYNSTRUCT_PUNITSA_P_CR_MEM_THERM_TEMP_CONFIG_0_0_0_MCHBAR;
  P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR_PUNITSA_STRUCT *DYNSTRUCT_PUNITSA_P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR;
  P_CR_MEMHOT_THERM_CONFIG_0_0_0_MCHBAR_PUNITSA_STRUCT *DYNSTRUCT_PUNITSA_P_CR_MEMHOT_THERM_CONFIG_0_0_0_MCHBAR;
  P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_STRUCT *DYNSTRUCT_PUNITSA_P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR;
  DRAM_CMD_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DRAM_CMD;
  B_CR_BCTRL2_BUNIT_MCHBAR_STRUCT *DYNSTRUCT_BUNIT_MCHBAR_B_CR_BCTRL2;
  DPATROL_SCRUB_TMR_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DPATROL_SCRUB_TMR;
  DPATROL_SCRUB_CFG_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DPATROL_SCRUB_CFG;
  P_CR_DDR_RAPL_LIMIT_0_0_0_MCHBAR_PUNITSA_STRUCT *DYNSTRUCT_PUNITSA_P_CR_DDR_RAPL_LIMIT_0_0_0_MCHBAR;
  DPIC_GRCOMP_VREF_0_DDRCC1_PHY_STRUCT *DYNSTRUCT_DDRCC1_PHY_DPIC_GRCOMP_VREF_0;
  CPGC_ERR_ECC_MASK_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_ERR_ECC_MASK;
  CPGC_SEQ_CFG_A_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SEQ_CFG_A;
  CPGC_SUBSEQ0_CTL_A_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_A;
  CPGC_SUBSEQ1_CTL_A_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_A;
  CPGC_SUBSEQ2_CTL_A_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_A;
  CPGC_SUBSEQ3_CTL_A_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ3_CTL_A;
  CPGC_DPAT_CFG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_CFG;
  CPGC_DPAT_XTRA_LFSR_CFG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_XTRA_LFSR_CFG;
  CPGC_SUBSEQ0_CTL_B_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B;
  CPGC_SUBSEQ1_CTL_B_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_B;
  CPGC_SUBSEQ2_CTL_B_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_B;
  CPGC_SUBSEQ3_CTL_B_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ3_CTL_B;
  CPGC_SUBSEQ0_FIX_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX;
  CPGC_SUBSEQ1_FIX_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ1_FIX;
  CPGC_SUBSEQ2_FIX_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ2_FIX;
  CPGC_SUBSEQ3_FIX_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ3_FIX;
  CPGC_DPAT_UNISEQ0_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_UNISEQ0;
  CPGC_DPAT_UNISEQ1_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_UNISEQ1;
  CPGC_SUBSEQ2_VAR_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ2_VAR;
  CPGC_SUBSEQ3_VAR_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ3_VAR;
  CPGC_CADB_BUFA0_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_CADB_BUFA0;
  CPGC_CADB_BUFA1_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_CADB_BUFA1;
  CPGC_CADB_BUFA2_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_CADB_BUFA2;
  CPGC_CADB_BUFA3_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_CADB_BUFA3;
  CPGC_CADB_BUFB0_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_CADB_BUFB0;
  CPGC_CADB_BUFB1_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_CADB_BUFB1;
  CPGC_CADB_BUFB2_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_CADB_BUFB2;
  CPGC_CADB_BUFB3_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_CADB_BUFB3;
  CPGC_SUBSEQ0_VAR_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ0_VAR_REG;
  CPGC_SUBSEQ0_FIX_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX_REG;
  CPGC_SUBSEQ1_VAR_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ1_VAR_REG;
  CPGC_SUBSEQ1_FIX_REG_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ1_FIX_REG;
  CPGC_DPAT_BUF_CTL_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_BUF_CTL;
  DRAM_CMD_DDR4_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DRAM_CMD_DDR4;
  DRAM_CMD_DDR3_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DRAM_CMD_DDR3;
  RCVENCTL_B0N0_DDRDQ_STRUCT *DYNSTRUCT_DDRDQ_RCVENCTL_B0N0;
  RCVENCTL_B0N1_DDRDQ_STRUCT *DYNSTRUCT_DDRDQ_RCVENCTL_B0N1;
  DPDA_ENTRY_DRAM_CMD_MISC_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DPDA_ENTRY_DRAM_CMD_MISC;
  DPDA_DRAM_CMD_MISC_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DPDA_DRAM_CMD_MISC;
  DPDA_EXIT_DRAM_CMD_MISC_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DPDA_EXIT_DRAM_CMD_MISC;
  DPDA_MODE_CONTROL_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DPDA_MODE_CONTROL;
  DQSFSM_B0N0_DDRDQ_STRUCT *DYNSTRUCT_DDRDQ_DQSFSM_B0N0;
  DQSFSM_B0N1_DDRDQ_STRUCT *DYNSTRUCT_DDRDQ_DQSFSM_B0N1;
  DIGCTL_CH0_DDRCC0_STRUCT *DYNSTRUCT_DDRCC0_DIGCTL_CH0;
  DIGCTL_CH0_DDRCC2_STRUCT *DYNSTRUCT_DDRCC2_DIGCTL_CH0;
  DIGCTL_BL0_DDRDQ_STRUCT *DYNSTRUCT_DDRDQ_DIGCTL_BL0;
  RDVLDCTL_BL0_DDRDQ_STRUCT *DYNSTRUCT_DDRDQ_RDVLDCTL_BL0;
  SSKPD4_DUNIT_COMMON_STRUCT *DYNSTRUCT_DUNIT_COMMON_SSKPD4;
  PCH_PM_STS_PMC_PCI_MMR_STRUCT *DYNSTRUCT_PMC_PCI_MMR_PCH_PM_STS;
  MRC_FLOW_SSKPD0_DUNIT_COMMON_STRUCT *DYNSTRUCT_DUNIT_COMMON_MRC_FLOW_SSKPD0;
  DRP_DATA_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DRP_DATA;
  DZQPARAM_DATA_DUNIT_COMMON_STRUCT *DYNSTRUCT_DUNIT_COMMON_DZQPARAM_DATA;
  DPMC0_DATA_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DPMC0_DATA;
  DPMC_DATA_DUNIT_COMMON_STRUCT *DYNSTRUCT_DUNIT_COMMON_DPMC_DATA;
  DECCCTRL_DATA_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DECCCTRL_DATA;
  DPATROL_SCRUB_CFG_DATA_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DPATROL_SCRUB_CFG_DATA;
  DCS_DATA_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DCS_DATA;
  DRFC2_DATA_DUNIT_COMMON_STRUCT *DYNSTRUCT_DUNIT_COMMON_DRFC2_DATA;
  DRFC0_DATA_DUNIT_COMMON_STRUCT *DYNSTRUCT_DUNIT_COMMON_DRFC0_DATA;
  DRAPLCTL_DATA_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DRAPLCTL_DATA;
  DRAPLPWR0_DATA_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DRAPLPWR0_DATA;
  DRAPLPWR1_DATA_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DRAPLPWR1_DATA;
  DSCH_DATA_DUNIT_COMMON_STRUCT *DYNSTRUCT_DUNIT_COMMON_DSCH_DATA;
  DMAP_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DMAP;
  DMAP2_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DMAP2;
  DMAP3_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DMAP3;
  DMAP4_DUNIT_STRUCT *DYNSTRUCT_DUNIT_DMAP4;
  CPGC_SUBSEQ0_VAR_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ0_VAR;
  CPGC_SUBSEQ1_VAR_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_SUBSEQ1_VAR;
  C0D0CFGSTS_CLTT_CCR_STRUCT *DYNSTRUCT_CLTT_CCR_C0D0CFGSTS;
  C0D1CFGSTS_CLTT_CCR_STRUCT *DYNSTRUCT_CLTT_CCR_C0D1CFGSTS;
  C1D0CFGSTS_CLTT_CCR_STRUCT *DYNSTRUCT_CLTT_CCR_C1D0CFGSTS;
  C1D1CFGSTS_CLTT_CCR_STRUCT *DYNSTRUCT_CLTT_CCR_C1D1CFGSTS;
  CPGC_DPAT_INVDC_MASK_LO_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_INVDC_MASK_LO;
  CPGC_DPAT_INVDC_MASK_HI_CPGC_STRUCT *DYNSTRUCT_CPGC_CPGC_DPAT_INVDC_MASK_HI;
  DQ_LRCOMP_OVR2_DDRDQ_STRUCT *DYNSTRUCT_DDRDQ_DQ_LRCOMP_OVR2;
  RXODTENCTL_BL0_DDRDQ_STRUCT *DYNSTRUCT_DDRDQ_RXODTENCTL_BL0;
  DIFFAMPCTL_BL0_DDRDQ_STRUCT *DYNSTRUCT_DDRDQ_DIFFAMPCTL_BL0;
  DQ_LRCOMP_OVR0_DDRDQ_STRUCT *DYNSTRUCT_DDRDQ_DQ_LRCOMP_OVR0;
  DPIC_GRCOMP_VREF_0_DDRCC1_STRUCT *DYNSTRUCT_DDRCC1_DPIC_GRCOMP_VREF_0;
  DQ_LRCOMP_CTL3_DDRDQ_STRUCT *DYNSTRUCT_DDRDQ_DQ_LRCOMP_CTL3;
  DATLVL_BL0_DDRDQ_STRUCT *DYNSTRUCT_DDRDQ_DATLVL_BL0;
  DXTX_BL0_DDRDQ_STRUCT *DYNSTRUCT_DDRDQ_DXTX_BL0;

  switch (Index) {
  case DYN_DDRCC2_PHY_CTLCMD_AFE_CH0:
    DYNSTRUCT_DDRCC2_PHY_CTLCMD_AFE_CH0 = (CTLCMD_AFE_CH0_DDRCC2_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRCC2_PHY_CTLCMD_AFE_CH0->Bits.ch0_alert_rxen = DynamicVars[Channel][CAPERR];
    break;
  case DYN_DDRCC2_PHY_CTLCMD_AFE_CH0_1:
    DYNSTRUCT_DDRCC2_PHY_CTLCMD_AFE_CH0 = (CTLCMD_AFE_CH0_DDRCC2_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRCC2_PHY_CTLCMD_AFE_CH0->Bits.ch0_alert_rxen = DynamicVars[Channel][CAPERR];
    break;
  case DYN_DDRCC2_PHY_CTLCMD_AFE_CH1:
    DYNSTRUCT_DDRCC2_PHY_CTLCMD_AFE_CH1 = (CTLCMD_AFE_CH1_DDRCC2_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRCC2_PHY_CTLCMD_AFE_CH1->Bits.ch1_alert_rxen = DynamicVars[Channel][CAPERR];
    break;
  case DYN_DDRCC2_PHY_CTLCMD_AFE_CH1_1:
    DYNSTRUCT_DDRCC2_PHY_CTLCMD_AFE_CH1 = (CTLCMD_AFE_CH1_DDRCC2_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRCC2_PHY_CTLCMD_AFE_CH1->Bits.ch1_alert_rxen = DynamicVars[Channel][CAPERR];
    break;
  case DYN_DDRCC1_PHY_CLK_AFE_CH0:
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH0 = (CLK_AFE_CH0_DDRCC1_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH0->Bits.ch0_clk_pbddfxtesten = 0x0;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH0->Bits.ch0_clk_tcocomprise = 0x3F;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH0->Bits.ch0_clk_tcocompfall = 0x3F;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH0->Bits.ch0_clk_scompdelaysel = 0x2;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH0->Bits.ch0_clk_rcompdelaysel = 0x2;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH0->Bits.ch0_clk_drvsegen = 0x7;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH0->Bits.ch0_clk_drvenstretch = 0x0;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH0->Bits.ch0_clk_dlycellstaticlegen = 0x1;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH0->Bits.ch0_clk_rxen = 0x0;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH0->Bits.ch0_clk_clktristateenb = DynamicVars[Channel][RDIMM_EN_0];
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH0->Bits.ch0_clk_pupdrvstatic = 0x7;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH0->Bits.ch0_clk_pdndrvstatic = 0x7;
    break;
  case DYN_DDRCC1_PHY_CLK_AFE_CH1:
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH1 = (CLK_AFE_CH1_DDRCC1_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH1->Bits.ch1_clk_pbddfxtesten = 0x0;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH1->Bits.ch1_clk_tcocomprise = 0x3F;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH1->Bits.ch1_clk_tcocompfall = 0x3F;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH1->Bits.ch1_clk_scompdelaysel = 0x2;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH1->Bits.ch1_clk_rcompdelaysel = 0x2;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH1->Bits.ch1_clk_drvsegen = 0x7;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH1->Bits.ch1_clk_drvenstretch = 0x0;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH1->Bits.ch1_clk_dlycellstaticlegen = 0x1;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH1->Bits.ch1_clk_rxen = 0x0;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH1->Bits.ch1_clk_clktristateenb = DynamicVars[Channel][RDIMM_EN_1];
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH1->Bits.ch1_clk_pupdrvstatic = 0x7;
    DYNSTRUCT_DDRCC1_PHY_CLK_AFE_CH1->Bits.ch1_clk_pdndrvstatic = 0x7;
    break;
  case DYN_DDRDQ_PHY_DIGCTL_BL0:
    DYNSTRUCT_DDRDQ_PHY_DIGCTL_BL0 = (DIGCTL_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DIGCTL_BL0->Bits.b0_early_dqen = DynamicVars[Channel][EARLY_DQ_EN_0];
    break;
  case DYN_DDRDQ_PHY_DQSFSM_B0N0:
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B0N0 = (DQSFSM_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B0N0->Bits.b0n0_dqspream0 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B0N0->Bits.b0n0_wrpream0en = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B0N0->Bits.b0n0_wrcmd2dqsstart = DynamicVars[Channel][WL0]-6;
    break;
  case DYN_DDRDQ_PHY_DQSFSM_B0N0_1:
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B0N0 = (DQSFSM_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B0N0->Bits.b0n0_dqspream0 = (DynamicVars[Channel][wr_pream0]==1)?0:3;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B0N0->Bits.b0n0_wrpream0en = (DynamicVars[Channel][wr_pream0]==1)?0:1;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B0N0->Bits.b0n0_wrcmd2dqsstart = (DynamicVars[Channel][wr_pream0]==1)?DynamicVars[Channel][WL0]-6:DynamicVars[Channel][WL0]-7;
    break;
  case DYN_DDRDQ_PHY_DQSFSM_B0N1:
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B0N1 = (DQSFSM_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B0N1->Bits.b0n1_dqspream0 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B0N1->Bits.b0n1_wrpream0en = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B0N1->Bits.b0n1_wrcmd2dqsstart = DynamicVars[Channel][WL0]-6;
    break;
  case DYN_DDRDQ_PHY_DQSFSM_B0N1_1:
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B0N1 = (DQSFSM_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B0N1->Bits.b0n1_dqspream0 = (DynamicVars[Channel][wr_pream0]==1)?0:3;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B0N1->Bits.b0n1_wrpream0en = (DynamicVars[Channel][wr_pream0]==1)?0:1;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B0N1->Bits.b0n1_wrcmd2dqsstart = (DynamicVars[Channel][wr_pream0]==1)?DynamicVars[Channel][WL0]-6:DynamicVars[Channel][WL0]-7;
    break;
  case DYN_DDRDQ_PHY_DRVENBCTL_B0N0:
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N0 = (DRVENBCTL_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N0->Bits.b0n0_dqsdrvenblastph = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N0->Bits.b0n0_dqsdrvenbph1 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N0->Bits.b0n0_dqsdrvenbpream1 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N0->Bits.b0n0_dqsdrvenbpream0 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N0->Bits.b0n0_dqdrvenblastph = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N0->Bits.b0n0_dqdrvenbph1 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N0->Bits.b0n0_dqdrvenbpream1 = (DynamicVars[Channel][EARLY_DQ_EN_0] == 1)?0:3;
    break;
  case DYN_DDRDQ_PHY_DRVENBCTL_B0N0_1:
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N0 = (DRVENBCTL_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N0->Bits.b0n0_dqdrvenbpream0 = 0x0;
    break;
  case DYN_DDRDQ_PHY_DRVENBCTL_B0N0_2:
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N0 = (DRVENBCTL_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N0->Bits.b0n0_dqdrvenbpream0 = (DynamicVars[Channel][wr_pream0]==1)?0:3;
    break;
  case DYN_DDRDQ_PHY_DRVENBCTL_B0N1:
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N1 = (DRVENBCTL_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N1->Bits.b0n1_dqsdrvenblastph = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N1->Bits.b0n1_dqsdrvenbph1 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N1->Bits.b0n1_dqsdrvenbpream1 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N1->Bits.b0n1_dqsdrvenbpream0 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N1->Bits.b0n1_dqdrvenblastph = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N1->Bits.b0n1_dqdrvenbph1 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N1->Bits.b0n1_dqdrvenbpream1 = (DynamicVars[Channel][EARLY_DQ_EN_0] == 1)?0:3;
    break;
  case DYN_DDRDQ_PHY_DRVENBCTL_B0N1_1:
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N1 = (DRVENBCTL_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N1->Bits.b0n1_dqdrvenbpream0 = 0x0;
    break;
  case DYN_DDRDQ_PHY_DRVENBCTL_B0N1_2:
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N1 = (DRVENBCTL_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B0N1->Bits.b0n1_dqdrvenbpream0 = (DynamicVars[Channel][wr_pream0]==1)?0:3;
    break;
  case DYN_DDRDQ_PHY_RDVLDCTL_BL0:
    DYNSTRUCT_DDRDQ_PHY_RDVLDCTL_BL0 = (RDVLDCTL_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RDVLDCTL_BL0->Bits.b0_rdcmd2rdvld = (DynamicVars[Channel][RL0]/2)-1;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N0:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0 = (RCVENCTL_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0->Bits.b0n0_rdcmd2rcven = DynamicVars[Channel][RL0]-6+2;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N0_1:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0 = (RCVENCTL_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0->Bits.b0n0_rdcmd2rcven = DynamicVars[Channel][RL0]-6+2;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N0_2:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0 = (RCVENCTL_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0->Bits.b0n0_rdcmd2rcven = DynamicVars[Channel][RL0]-6+3;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N0_3:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0 = (RCVENCTL_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0->Bits.b0n0_rdcmd2rcven = DynamicVars[Channel][RL0]-6+3;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N0_4:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0 = (RCVENCTL_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0->Bits.b0n0_rdcmd2rcven = DynamicVars[Channel][RL0]-6+4;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N0_5:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0 = (RCVENCTL_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0->Bits.b0n0_rdcmd2rcven = DynamicVars[Channel][RL0]-6+1;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N0_6:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0 = (RCVENCTL_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0->Bits.b0n0_rdcmd2rcven = DynamicVars[Channel][RL0]-6+1;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N0_7:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0 = (RCVENCTL_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0->Bits.b0n0_rdcmd2rcven = DynamicVars[Channel][RL0]-6+2;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N0_8:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0 = (RCVENCTL_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0->Bits.b0n0_rdcmd2rcven = DynamicVars[Channel][RL0]-6+2;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N0_9:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0 = (RCVENCTL_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N0->Bits.b0n0_rdcmd2rcven = DynamicVars[Channel][RL0]-6+3;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N1:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1 = (RCVENCTL_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1->Bits.b0n1_rdcmd2rcven = DynamicVars[Channel][RL0]-6+2;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N1_1:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1 = (RCVENCTL_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1->Bits.b0n1_rdcmd2rcven = DynamicVars[Channel][RL0]-6+2;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N1_2:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1 = (RCVENCTL_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1->Bits.b0n1_rdcmd2rcven = DynamicVars[Channel][RL0]-6+3;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N1_3:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1 = (RCVENCTL_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1->Bits.b0n1_rdcmd2rcven = DynamicVars[Channel][RL0]-6+3;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N1_4:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1 = (RCVENCTL_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1->Bits.b0n1_rdcmd2rcven = DynamicVars[Channel][RL0]-6+4;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N1_5:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1 = (RCVENCTL_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1->Bits.b0n1_rdcmd2rcven = DynamicVars[Channel][RL0]-6+1;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N1_6:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1 = (RCVENCTL_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1->Bits.b0n1_rdcmd2rcven = DynamicVars[Channel][RL0]-6+1;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N1_7:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1 = (RCVENCTL_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1->Bits.b0n1_rdcmd2rcven = DynamicVars[Channel][RL0]-6+2;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N1_8:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1 = (RCVENCTL_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1->Bits.b0n1_rdcmd2rcven = DynamicVars[Channel][RL0]-6+2;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B0N1_9:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1 = (RCVENCTL_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B0N1->Bits.b0n1_rdcmd2rcven = DynamicVars[Channel][RL0]-6+3;
    break;
  case DYN_DDRDQ_PHY_DIFFAMPCTL_BL0:
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL0 = (DIFFAMPCTL_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL0->Bits.b0_rdcmd2diffampen = DynamicVars[Channel][RL0]-7+2;
    break;
  case DYN_DDRDQ_PHY_DIFFAMPCTL_BL0_1:
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL0 = (DIFFAMPCTL_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL0->Bits.b0_rdcmd2diffampen = DynamicVars[Channel][RL0]-9+2;
    break;
  case DYN_DDRDQ_PHY_DIFFAMPCTL_BL0_2:
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL0 = (DIFFAMPCTL_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL0->Bits.b0_rdcmd2diffampen = DynamicVars[Channel][RL0]-9+2;
    break;
  case DYN_DDRDQ_PHY_DIFFAMPCTL_BL0_3:
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL0 = (DIFFAMPCTL_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL0->Bits.b0_rdcmd2diffampen = DynamicVars[Channel][RL0]-10+2;
    break;
  case DYN_DDRDQ_PHY_DIFFAMPCTL_BL0_4:
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL0 = (DIFFAMPCTL_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL0->Bits.b0_rdcmd2diffampen = DynamicVars[Channel][RL0]-12+3;
    break;
  case DYN_DDRDQ_PHY_DIFFAMPCTL_BL0_5:
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL0 = (DIFFAMPCTL_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL0->Bits.b0_rdcmd2diffampen = DynamicVars[Channel][RL0]-13+3;
    break;
  case DYN_DDRDQ_PHY_DIFFAMPCTL_BL0_6:
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL0 = (DIFFAMPCTL_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL0->Bits.b0_rdcmd2diffampen = DynamicVars[Channel][RL0]-14+4;
    break;
  case DYN_DDRDQ_PHY_RXODTENCTL_BL0:
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL0 = (RXODTENCTL_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL0->Bits.b0_rdcmd2rxodten = DynamicVars[Channel][RL0]-7+1;
    break;
  case DYN_DDRDQ_PHY_RXODTENCTL_BL0_1:
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL0 = (RXODTENCTL_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL0->Bits.b0_rdcmd2rxodten = DynamicVars[Channel][RL0]-7+1;
    break;
  case DYN_DDRDQ_PHY_RXODTENCTL_BL0_2:
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL0 = (RXODTENCTL_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL0->Bits.b0_rdcmd2rxodten = DynamicVars[Channel][RL0]-7+3-1;
    break;
  case DYN_DDRDQ_PHY_RXODTENCTL_BL0_3:
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL0 = (RXODTENCTL_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL0->Bits.b0_rdcmd2rxodten = DynamicVars[Channel][RL0]-7+3-1;
    break;
  case DYN_DDRDQ_PHY_RXODTENCTL_BL0_4:
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL0 = (RXODTENCTL_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL0->Bits.b0_rdcmd2rxodten = DynamicVars[Channel][RL0]-7+4-1;
    break;
  case DYN_DDRDQ_PHY_RXODTSEGCTL_BL0:
    DYNSTRUCT_DDRDQ_PHY_RXODTSEGCTL_BL0 = (RXODTSEGCTL_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RXODTSEGCTL_BL0->Bits.b0_rdcmd2rxodtseg = DynamicVars[Channel][RL0]-7;
    break;
  case DYN_DDRDQ_PHY_RXODTSEGCTL_BL0_1:
    DYNSTRUCT_DDRDQ_PHY_RXODTSEGCTL_BL0 = (RXODTSEGCTL_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RXODTSEGCTL_BL0->Bits.b0_rdcmd2rxodtseg = DynamicVars[Channel][RL0]-8;
    break;
  case DYN_DDRDQ_PHY_RXODTSEGCTL_BL0_2:
    DYNSTRUCT_DDRDQ_PHY_RXODTSEGCTL_BL0 = (RXODTSEGCTL_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RXODTSEGCTL_BL0->Bits.b0_rdcmd2rxodtseg = DynamicVars[Channel][RL0]-8;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N0:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0 = (RK2RKCTL2_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0->Bits.b0n0_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+2;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_1:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0 = (RK2RKCTL2_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0->Bits.b0n0_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+2;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_2:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0 = (RK2RKCTL2_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0->Bits.b0n0_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+3;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_3:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0 = (RK2RKCTL2_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0->Bits.b0n0_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+3;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_4:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0 = (RK2RKCTL2_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0->Bits.b0n0_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+4;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_5:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0 = (RK2RKCTL2_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0->Bits.b0n0_wrcmd2rkchglatency = DynamicVars[Channel][WL0]-7;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_6:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0 = (RK2RKCTL2_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0->Bits.b0n0_wrcmd2rkchglatency = (DynamicVars[Channel][wr_pream0]==1)?DynamicVars[Channel][WL0]-7:DynamicVars[Channel][WL0]-8;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N1:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1 = (RK2RKCTL2_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1->Bits.b0n1_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+2;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_1:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1 = (RK2RKCTL2_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1->Bits.b0n1_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+2;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_2:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1 = (RK2RKCTL2_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1->Bits.b0n1_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+3;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_3:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1 = (RK2RKCTL2_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1->Bits.b0n1_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+3;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_4:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1 = (RK2RKCTL2_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1->Bits.b0n1_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+4;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_5:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1 = (RK2RKCTL2_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1->Bits.b0n1_wrcmd2rkchglatency = DynamicVars[Channel][WL0]-7;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_6:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1 = (RK2RKCTL2_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1->Bits.b0n1_wrcmd2rkchglatency = (DynamicVars[Channel][wr_pream0]==1)?DynamicVars[Channel][WL0]-7:DynamicVars[Channel][WL0]-8;
    break;
  case DYN_DDRDQ_PHY_DATLVL_BL0:
    DYNSTRUCT_DDRDQ_PHY_DATLVL_BL0 = (DATLVL_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DATLVL_BL0->Bits.datlvl_b0_idlemodepuen = DynamicVars[Channel][IDLE_PULLUP_ENABLE_0];
    break;
  case DYN_DDRDQ_PHY_RXVREFCFG_BL0:
    DYNSTRUCT_DDRDQ_PHY_RXVREFCFG_BL0 = (RXVREFCFG_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RXVREFCFG_BL0->Bits.rxvref_b0_vrefrangesel = 0x0;
    DYNSTRUCT_DDRDQ_PHY_RXVREFCFG_BL0->Bits.rxvref_b0_vrefctrl = 0x20;
    break;
  case DYN_DDRDQ_PHY_RXVREFCFG_BL0_1:
    DYNSTRUCT_DDRDQ_PHY_RXVREFCFG_BL0 = (RXVREFCFG_BL0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RXVREFCFG_BL0->Bits.rxvref_b0_vrefrangesel = 0x1;
    DYNSTRUCT_DDRDQ_PHY_RXVREFCFG_BL0->Bits.rxvref_b0_vrefctrl = DynamicVars[Channel][RXVREF];
    break;
  case DYN_DDRDQ_PHY_DIGCTL_BL1:
    DYNSTRUCT_DDRDQ_PHY_DIGCTL_BL1 = (DIGCTL_BL1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DIGCTL_BL1->Bits.b1_early_dqen = DynamicVars[Channel][EARLY_DQ_EN_1];
    break;
  case DYN_DDRDQ_PHY_DQSFSM_B1N0:
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B1N0 = (DQSFSM_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B1N0->Bits.b1n0_dqspream0 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B1N0->Bits.b1n0_wrpream0en = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B1N0->Bits.b1n0_wrcmd2dqsstart = DynamicVars[Channel][WL1]-6;
    break;
  case DYN_DDRDQ_PHY_DQSFSM_B1N0_1:
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B1N0 = (DQSFSM_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B1N0->Bits.b1n0_dqspream0 = (DynamicVars[Channel][wr_pream1]==1)?0:3;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B1N0->Bits.b1n0_wrpream0en = (DynamicVars[Channel][wr_pream1]==1)?0:1;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B1N0->Bits.b1n0_wrcmd2dqsstart = (DynamicVars[Channel][wr_pream1]==1)?DynamicVars[Channel][WL1]-6:DynamicVars[Channel][WL1]-7;
    break;
  case DYN_DDRDQ_PHY_DQSFSM_B1N1:
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B1N1 = (DQSFSM_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B1N1->Bits.b1n1_dqspream0 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B1N1->Bits.b1n1_wrpream0en = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B1N1->Bits.b1n1_wrcmd2dqsstart = DynamicVars[Channel][WL1]-6;
    break;
  case DYN_DDRDQ_PHY_DQSFSM_B1N1_1:
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B1N1 = (DQSFSM_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B1N1->Bits.b1n1_dqspream0 = (DynamicVars[Channel][wr_pream1]==1)?0:3;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B1N1->Bits.b1n1_wrpream0en = (DynamicVars[Channel][wr_pream1]==1)?0:1;
    DYNSTRUCT_DDRDQ_PHY_DQSFSM_B1N1->Bits.b1n1_wrcmd2dqsstart = (DynamicVars[Channel][wr_pream1]==1)?DynamicVars[Channel][WL1]-6:DynamicVars[Channel][WL1]-7;
    break;
  case DYN_DDRDQ_PHY_DRVENBCTL_B1N0:
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N0 = (DRVENBCTL_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N0->Bits.b1n0_dqsdrvenblastph = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N0->Bits.b1n0_dqsdrvenbph1 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N0->Bits.b1n0_dqsdrvenbpream1 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N0->Bits.b1n0_dqsdrvenbpream0 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N0->Bits.b1n0_dqdrvenblastph = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N0->Bits.b1n0_dqdrvenbph1 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N0->Bits.b1n0_dqdrvenbpream1 = (DynamicVars[Channel][EARLY_DQ_EN_1] == 1)?0:3;
    break;
  case DYN_DDRDQ_PHY_DRVENBCTL_B1N0_1:
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N0 = (DRVENBCTL_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N0->Bits.b1n0_dqdrvenbpream0 = 0x0;
    break;
  case DYN_DDRDQ_PHY_DRVENBCTL_B1N0_2:
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N0 = (DRVENBCTL_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N0->Bits.b1n0_dqdrvenbpream0 = (DynamicVars[Channel][wr_pream1]==1)?0:3;
    break;
  case DYN_DDRDQ_PHY_DRVENBCTL_B1N1:
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N1 = (DRVENBCTL_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N1->Bits.b1n1_dqsdrvenblastph = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N1->Bits.b1n1_dqsdrvenbph1 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N1->Bits.b1n1_dqsdrvenbpream1 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N1->Bits.b1n1_dqsdrvenbpream0 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N1->Bits.b1n1_dqdrvenblastph = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N1->Bits.b1n1_dqdrvenbph1 = 0x0;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N1->Bits.b1n1_dqdrvenbpream1 = (DynamicVars[Channel][EARLY_DQ_EN_1] == 1)?0:3;
    break;
  case DYN_DDRDQ_PHY_DRVENBCTL_B1N1_1:
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N1 = (DRVENBCTL_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N1->Bits.b1n1_dqdrvenbpream0 = 0x0;
    break;
  case DYN_DDRDQ_PHY_DRVENBCTL_B1N1_2:
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N1 = (DRVENBCTL_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DRVENBCTL_B1N1->Bits.b1n1_dqdrvenbpream0 = (DynamicVars[Channel][wr_pream1]==1)?0:3;
    break;
  case DYN_DDRDQ_PHY_RDVLDCTL_BL1:
    DYNSTRUCT_DDRDQ_PHY_RDVLDCTL_BL1 = (RDVLDCTL_BL1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RDVLDCTL_BL1->Bits.b1_rdcmd2rdvld = (DynamicVars[Channel][RL1]/2)-1;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N0:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0 = (RCVENCTL_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0->Bits.b1n0_rdcmd2rcven = DynamicVars[Channel][RL1]-6+2;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N0_1:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0 = (RCVENCTL_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0->Bits.b1n0_rdcmd2rcven = DynamicVars[Channel][RL1]-6+2;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N0_2:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0 = (RCVENCTL_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0->Bits.b1n0_rdcmd2rcven = DynamicVars[Channel][RL1]-6+3;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N0_3:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0 = (RCVENCTL_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0->Bits.b1n0_rdcmd2rcven = DynamicVars[Channel][RL1]-6+3;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N0_4:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0 = (RCVENCTL_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0->Bits.b1n0_rdcmd2rcven = DynamicVars[Channel][RL1]-6+4;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N0_5:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0 = (RCVENCTL_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0->Bits.b1n0_rdcmd2rcven = DynamicVars[Channel][RL1]-6+1;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N0_6:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0 = (RCVENCTL_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0->Bits.b1n0_rdcmd2rcven = DynamicVars[Channel][RL1]-6+1;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N0_7:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0 = (RCVENCTL_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0->Bits.b1n0_rdcmd2rcven = DynamicVars[Channel][RL1]-6+2;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N0_8:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0 = (RCVENCTL_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0->Bits.b1n0_rdcmd2rcven = DynamicVars[Channel][RL1]-6+2;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N0_9:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0 = (RCVENCTL_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N0->Bits.b1n0_rdcmd2rcven = DynamicVars[Channel][RL1]-6+3;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N1:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1 = (RCVENCTL_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1->Bits.b1n1_rdcmd2rcven = DynamicVars[Channel][RL1]-6+2;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N1_1:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1 = (RCVENCTL_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1->Bits.b1n1_rdcmd2rcven = DynamicVars[Channel][RL1]-6+2;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N1_2:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1 = (RCVENCTL_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1->Bits.b1n1_rdcmd2rcven = DynamicVars[Channel][RL1]-6+3;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N1_3:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1 = (RCVENCTL_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1->Bits.b1n1_rdcmd2rcven = DynamicVars[Channel][RL1]-6+3;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N1_4:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1 = (RCVENCTL_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1->Bits.b1n1_rdcmd2rcven = DynamicVars[Channel][RL1]-6+4;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N1_5:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1 = (RCVENCTL_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1->Bits.b1n1_rdcmd2rcven = DynamicVars[Channel][RL1]-6+1;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N1_6:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1 = (RCVENCTL_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1->Bits.b1n1_rdcmd2rcven = DynamicVars[Channel][RL1]-6+1;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N1_7:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1 = (RCVENCTL_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1->Bits.b1n1_rdcmd2rcven = DynamicVars[Channel][RL1]-6+2;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N1_8:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1 = (RCVENCTL_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1->Bits.b1n1_rdcmd2rcven = DynamicVars[Channel][RL1]-6+2;
    break;
  case DYN_DDRDQ_PHY_RCVENCTL_B1N1_9:
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1 = (RCVENCTL_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RCVENCTL_B1N1->Bits.b1n1_rdcmd2rcven = DynamicVars[Channel][RL1]-6+3;
    break;
  case DYN_DDRDQ_PHY_DIFFAMPCTL_BL1:
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL1 = (DIFFAMPCTL_BL1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL1->Bits.b1_rdcmd2diffampen = DynamicVars[Channel][RL1]-7+2;
    break;
  case DYN_DDRDQ_PHY_DIFFAMPCTL_BL1_1:
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL1 = (DIFFAMPCTL_BL1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL1->Bits.b1_rdcmd2diffampen = DynamicVars[Channel][RL1]-9+2;
    break;
  case DYN_DDRDQ_PHY_DIFFAMPCTL_BL1_2:
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL1 = (DIFFAMPCTL_BL1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL1->Bits.b1_rdcmd2diffampen = DynamicVars[Channel][RL1]-9+2;
    break;
  case DYN_DDRDQ_PHY_DIFFAMPCTL_BL1_3:
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL1 = (DIFFAMPCTL_BL1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL1->Bits.b1_rdcmd2diffampen = DynamicVars[Channel][RL1]-10+2;
    break;
  case DYN_DDRDQ_PHY_DIFFAMPCTL_BL1_4:
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL1 = (DIFFAMPCTL_BL1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL1->Bits.b1_rdcmd2diffampen = DynamicVars[Channel][RL1]-12+3;
    break;
  case DYN_DDRDQ_PHY_DIFFAMPCTL_BL1_5:
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL1 = (DIFFAMPCTL_BL1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL1->Bits.b1_rdcmd2diffampen = DynamicVars[Channel][RL1]-13+3;
    break;
  case DYN_DDRDQ_PHY_DIFFAMPCTL_BL1_6:
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL1 = (DIFFAMPCTL_BL1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DIFFAMPCTL_BL1->Bits.b1_rdcmd2diffampen = DynamicVars[Channel][RL1]-14+4;
    break;
  case DYN_DDRDQ_PHY_RXODTENCTL_BL1:
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL1 = (RXODTENCTL_BL1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL1->Bits.b1_rdcmd2rxodten = DynamicVars[Channel][RL1]-7+2;
    break;
  case DYN_DDRDQ_PHY_RXODTENCTL_BL1_1:
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL1 = (RXODTENCTL_BL1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL1->Bits.b1_rdcmd2rxodten = DynamicVars[Channel][RL1]-7+2;
    break;
  case DYN_DDRDQ_PHY_RXODTENCTL_BL1_2:
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL1 = (RXODTENCTL_BL1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL1->Bits.b1_rdcmd2rxodten = DynamicVars[Channel][RL1]-7+3-1;
    break;
  case DYN_DDRDQ_PHY_RXODTENCTL_BL1_3:
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL1 = (RXODTENCTL_BL1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL1->Bits.b1_rdcmd2rxodten = DynamicVars[Channel][RL1]-7+3-1;
    break;
  case DYN_DDRDQ_PHY_RXODTENCTL_BL1_4:
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL1 = (RXODTENCTL_BL1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RXODTENCTL_BL1->Bits.b1_rdcmd2rxodten = DynamicVars[Channel][RL1]-7+4-1;
    break;
  case DYN_DDRDQ_PHY_RXODTSEGCTL_BL1:
    DYNSTRUCT_DDRDQ_PHY_RXODTSEGCTL_BL1 = (RXODTSEGCTL_BL1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RXODTSEGCTL_BL1->Bits.b1_rdcmd2rxodtseg = DynamicVars[Channel][RL1]-7;
    break;
  case DYN_DDRDQ_PHY_RXODTSEGCTL_BL1_1:
    DYNSTRUCT_DDRDQ_PHY_RXODTSEGCTL_BL1 = (RXODTSEGCTL_BL1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RXODTSEGCTL_BL1->Bits.b1_rdcmd2rxodtseg = DynamicVars[Channel][RL1]-8;
    break;
  case DYN_DDRDQ_PHY_RXODTSEGCTL_BL1_2:
    DYNSTRUCT_DDRDQ_PHY_RXODTSEGCTL_BL1 = (RXODTSEGCTL_BL1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RXODTSEGCTL_BL1->Bits.b1_rdcmd2rxodtseg = DynamicVars[Channel][RL1]-8;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N0:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0 = (RK2RKCTL2_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0->Bits.b1n0_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+2;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_1:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0 = (RK2RKCTL2_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0->Bits.b1n0_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+2;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_2:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0 = (RK2RKCTL2_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0->Bits.b1n0_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+3;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_3:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0 = (RK2RKCTL2_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0->Bits.b1n0_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+3;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_4:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0 = (RK2RKCTL2_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0->Bits.b1n0_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+4;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_5:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0 = (RK2RKCTL2_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0->Bits.b1n0_wrcmd2rkchglatency = DynamicVars[Channel][WL1]-7;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_6:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0 = (RK2RKCTL2_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0->Bits.b1n0_wrcmd2rkchglatency = (DynamicVars[Channel][wr_pream1]==1)?DynamicVars[Channel][WL1]-7:DynamicVars[Channel][WL1]-8;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N1:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1 = (RK2RKCTL2_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1->Bits.b1n1_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+2;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_1:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1 = (RK2RKCTL2_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1->Bits.b1n1_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+2;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_2:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1 = (RK2RKCTL2_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1->Bits.b1n1_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+3;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_3:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1 = (RK2RKCTL2_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1->Bits.b1n1_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+3;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_4:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1 = (RK2RKCTL2_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1->Bits.b1n1_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+4;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_5:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1 = (RK2RKCTL2_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1->Bits.b1n1_wrcmd2rkchglatency = DynamicVars[Channel][WL1]-7;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_6:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1 = (RK2RKCTL2_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1->Bits.b1n1_wrcmd2rkchglatency = (DynamicVars[Channel][wr_pream1]==1)?DynamicVars[Channel][WL1]-7:DynamicVars[Channel][WL1]-8;
    break;
  case DYN_DDRDQ_PHY_DATLVL_BL1:
    DYNSTRUCT_DDRDQ_PHY_DATLVL_BL1 = (DATLVL_BL1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_DATLVL_BL1->Bits.datlvl_b1_idlemodepuen = DynamicVars[Channel][IDLE_PULLUP_ENABLE_1];
    break;
  case DYN_DDRCC2_PHY_TXDLLCFG0:
    DYNSTRUCT_DDRCC2_PHY_TXDLLCFG0 = (TXDLLCFG0_DDRCC2_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRCC2_PHY_TXDLLCFG0->Bits.txdll_pidrvsel = DynamicVars[Channel][PIDRVSEL];
    break;
  case DYN_DDRCC2_PHY_TXDLLCFG0_1:
    DYNSTRUCT_DDRCC2_PHY_TXDLLCFG0 = (TXDLLCFG0_DDRCC2_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRCC2_PHY_TXDLLCFG0->Bits.txdll_drvsel = DynamicVars[Channel][DRVSEL];
    break;
  case DYN_DDRCC2_PHY_TXDLLCFG0_2:
    DYNSTRUCT_DDRCC2_PHY_TXDLLCFG0 = (TXDLLCFG0_DDRCC2_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRCC2_PHY_TXDLLCFG0->Bits.txdll_cptrim = DynamicVars[Channel][CPTRIM];
    break;
  case DYN_DDRCC1_PHY_TXDLLCFG0:
    DYNSTRUCT_DDRCC1_PHY_TXDLLCFG0 = (TXDLLCFG0_DDRCC1_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRCC1_PHY_TXDLLCFG0->Bits.txdll_pidrvsel = DynamicVars[Channel][PIDRVSEL];
    break;
  case DYN_DDRCC1_PHY_TXDLLCFG0_1:
    DYNSTRUCT_DDRCC1_PHY_TXDLLCFG0 = (TXDLLCFG0_DDRCC1_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRCC1_PHY_TXDLLCFG0->Bits.txdll_drvsel = DynamicVars[Channel][DRVSEL];
    break;
  case DYN_DDRCC1_PHY_TXDLLCFG0_2:
    DYNSTRUCT_DDRCC1_PHY_TXDLLCFG0 = (TXDLLCFG0_DDRCC1_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRCC1_PHY_TXDLLCFG0->Bits.txdll_cptrim = DynamicVars[Channel][CPTRIM];
    break;
  case DYN_DDRDQ_PHY_TXDLLCFG0:
    DYNSTRUCT_DDRDQ_PHY_TXDLLCFG0 = (TXDLLCFG0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_TXDLLCFG0->Bits.txdll_pidrvsel = DynamicVars[Channel][PIDRVSEL];
    break;
  case DYN_DDRDQ_PHY_TXDLLCFG0_1:
    DYNSTRUCT_DDRDQ_PHY_TXDLLCFG0 = (TXDLLCFG0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_TXDLLCFG0->Bits.txdll_drvsel = DynamicVars[Channel][DRVSEL];
    break;
  case DYN_DDRDQ_PHY_TXDLLCFG0_2:
    DYNSTRUCT_DDRDQ_PHY_TXDLLCFG0 = (TXDLLCFG0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_TXDLLCFG0->Bits.txdll_cptrim = DynamicVars[Channel][CPTRIM];
    break;
  case DYN_DUNIT_DPMC1:
    DYNSTRUCT_DUNIT_DPMC1 = (DPMC1_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DPMC1->Bits.pmop_long = DynamicVars[Channel][PMOP_LONG_VAR];
    DYNSTRUCT_DUNIT_DPMC1->Bits.ckedly_pmop1 = 0x0;
    DYNSTRUCT_DUNIT_DPMC1->Bits.ckedly_pmop0 = 0xA;
    break;
  case DYN_AUNIT_MCHBAR_A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR:
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR = (A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR_AUNIT_MCHBAR_STRUCT *) Value;
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR->Bits.slice_0_mem_disabled = DynamicVars[Channel][CH0_DIS];
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR->Bits.slice_1_disabled = DynamicVars[Channel][CH1_DIS];
    break;
  case DYN_BUNIT_B_CR_SLICE_CHANNEL_HASH:
    DYNSTRUCT_BUNIT_B_CR_SLICE_CHANNEL_HASH = (B_CR_SLICE_CHANNEL_HASH_BUNIT_STRUCT *) Value;
    DYNSTRUCT_BUNIT_B_CR_SLICE_CHANNEL_HASH->Bits.slice_0_mem_disabled = DynamicVars[Channel][CH0_DIS];
    DYNSTRUCT_BUNIT_B_CR_SLICE_CHANNEL_HASH->Bits.slice_1_disabled = DynamicVars[Channel][CH1_DIS];
    break;
  case DYN_DUNIT_COMMON_DSCH:
    DYNSTRUCT_DUNIT_COMMON_DSCH = (DSCH_DUNIT_COMMON_STRUCT *) Value;
    DYNSTRUCT_DUNIT_COMMON_DSCH->Bits.ch1en = DynamicVars[Channel][CH1_EN];
    DYNSTRUCT_DUNIT_COMMON_DSCH->Bits.ch0en = DynamicVars[Channel][CH0_EN];
    break;
  case DYN_DUNIT_DTR0:
    DYNSTRUCT_DUNIT_DTR0 = (DTR0_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR0->Bits.trtp = DynamicVars[Channel][TRTP];
    DYNSTRUCT_DUNIT_DTR0->Bits.stretch = DynamicVars[Channel][STRETCH];
    DYNSTRUCT_DUNIT_DTR0->Bits.twcl = DynamicVars[Channel][TWCL];
    DYNSTRUCT_DUNIT_DTR0->Bits.tcl = DynamicVars[Channel][TCL];
    DYNSTRUCT_DUNIT_DTR0->Bits.trcd_rd = DynamicVars[Channel][TRCD_RD];
    DYNSTRUCT_DUNIT_DTR0->Bits.trcd_wr = DynamicVars[Channel][TRCD_WR];
    DYNSTRUCT_DUNIT_DTR0->Bits.trp = DynamicVars[Channel][TRP];
    DYNSTRUCT_DUNIT_DTR0->Bits.biblim = DynamicVars[Channel][BIBLIM];
    break;
  case DYN_DUNIT_DTR1:
    DYNSTRUCT_DUNIT_DTR1 = (DTR1_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR1->Bits.trfc1minus2 = DynamicVars[Channel][TRFC1MINUS3];
    DYNSTRUCT_DUNIT_DTR1->Bits.trfc0minus2 = DynamicVars[Channel][TRFC0MINUS3];
    DYNSTRUCT_DUNIT_DTR1->Bits.twr = DynamicVars[Channel][TWR];
    DYNSTRUCT_DUNIT_DTR1->Bits.tras = DynamicVars[Channel][TRAS];
    break;
  case DYN_DUNIT_DTR2:
    DYNSTRUCT_DUNIT_DTR2 = (DTR2_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR2->Bits.trwsr_s = DynamicVars[Channel][TRWSR];
    DYNSTRUCT_DUNIT_DTR2->Bits.trwsr_l = DynamicVars[Channel][TRWSR];
    DYNSTRUCT_DUNIT_DTR2->Bits.trwdd = DynamicVars[Channel][TRWDD];
    DYNSTRUCT_DUNIT_DTR2->Bits.trwdr = DynamicVars[Channel][TRWDR];
    DYNSTRUCT_DUNIT_DTR2->Bits.trrdd = DynamicVars[Channel][TRRDD];
    DYNSTRUCT_DUNIT_DTR2->Bits.trrdr = DynamicVars[Channel][TRRDR];
    DYNSTRUCT_DUNIT_DTR2->Bits.waw_restriction_5cycle = 0x0;
    DYNSTRUCT_DUNIT_DTR2->Bits.rar_restriction_5cycle = 0x0;
    break;
  case DYN_DUNIT_DTR7:
    DYNSTRUCT_DUNIT_DTR7 = (DTR7_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR7->Bits.twtr_s = 0+2;
    break;
  case DYN_DUNIT_DTR7_1:
    DYNSTRUCT_DUNIT_DTR7 = (DTR7_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR7->Bits.twtr_s = 1+2;
    break;
  case DYN_DUNIT_DTR7_2:
    DYNSTRUCT_DUNIT_DTR7 = (DTR7_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR7->Bits.twtr_s = 0x4;
    break;
  case DYN_DUNIT_DTR7_3:
    DYNSTRUCT_DUNIT_DTR7 = (DTR7_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR7->Bits.twtr_s = 0x5;
    break;
  case DYN_DUNIT_DTR7_4:
    DYNSTRUCT_DUNIT_DTR7 = (DTR7_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR7->Bits.twtr_s = 2+2;
    break;
  case DYN_DUNIT_DTR7_5:
    DYNSTRUCT_DUNIT_DTR7 = (DTR7_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR7->Bits.twtr_l = DynamicVars[Channel][TWTR_L];
    break;
  case DYN_DUNIT_DTR7_6:
    DYNSTRUCT_DUNIT_DTR7 = (DTR7_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR7->Bits.twrdd = DynamicVars[Channel][TWRDD];
    DYNSTRUCT_DUNIT_DTR7->Bits.twrdr = DynamicVars[Channel][TWRDR];
    DYNSTRUCT_DUNIT_DTR7->Bits.twwdd = DynamicVars[Channel][TWWDD];
    DYNSTRUCT_DUNIT_DTR7->Bits.twwdr = DynamicVars[Channel][TWWDR];
    break;
  case DYN_DUNIT_DTR7_7:
    DYNSTRUCT_DUNIT_DTR7 = (DTR7_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR7->Bits.wrdata_early = DynamicVars[Channel][WRDATA_EARLY];
    break;
  case DYN_DUNIT_DTR3:
    DYNSTRUCT_DUNIT_DTR3 = (DTR3_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR3->Bits.trrd_s = DynamicVars[Channel][TRRD_S];
    break;
  case DYN_DUNIT_DTR3_1:
    DYNSTRUCT_DUNIT_DTR3 = (DTR3_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR3->Bits.trrd_l = DynamicVars[Channel][TRRD_L];
    break;
  case DYN_DUNIT_DTR3_2:
    DYNSTRUCT_DUNIT_DTR3 = (DTR3_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR3->Bits.rdodtstop = 0x0;
    DYNSTRUCT_DUNIT_DTR3->Bits.rdodtstrt = 0x0;
    DYNSTRUCT_DUNIT_DTR3->Bits.wrodtstop = 0x0;
    DYNSTRUCT_DUNIT_DTR3->Bits.wrodtstrt = 0x0;
    DYNSTRUCT_DUNIT_DTR3->Bits.dimmtype = DynamicVars[Channel][DIMMTYPE];
    DYNSTRUCT_DUNIT_DTR3->Bits.tcmd = DynamicVars[Channel][TCMD];
    DYNSTRUCT_DUNIT_DTR3->Bits.tccd_l_wr = DynamicVars[Channel][TCCD_L_WR];
    DYNSTRUCT_DUNIT_DTR3->Bits.tccd_l_rd = DynamicVars[Channel][TCCD_L_RD];
    DYNSTRUCT_DUNIT_DTR3->Bits.tccd_wr = DynamicVars[Channel][TCCD_WR];
    DYNSTRUCT_DUNIT_DTR3->Bits.tccd_rd = DynamicVars[Channel][TCCD_RD];
    break;
  case DYN_DUNIT_DTR4:
    DYNSTRUCT_DUNIT_DTR4 = (DTR4_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR4->Bits.wrodt_rank3 = DynamicVars[Channel][WRODT_RANK3];
    DYNSTRUCT_DUNIT_DTR4->Bits.wrodt_rank2 = DynamicVars[Channel][WRODT_RANK2];
    DYNSTRUCT_DUNIT_DTR4->Bits.wrodt_rank1 = DynamicVars[Channel][WRODT_RANK1];
    DYNSTRUCT_DUNIT_DTR4->Bits.wrodt_rank0 = DynamicVars[Channel][WRODT_RANK0];
    DYNSTRUCT_DUNIT_DTR4->Bits.rdodt_rank3 = DynamicVars[Channel][RDODT_RANK3];
    DYNSTRUCT_DUNIT_DTR4->Bits.rdodt_rank2 = DynamicVars[Channel][RDODT_RANK2];
    DYNSTRUCT_DUNIT_DTR4->Bits.rdodt_rank1 = DynamicVars[Channel][RDODT_RANK1];
    DYNSTRUCT_DUNIT_DTR4->Bits.rdodt_rank0 = DynamicVars[Channel][RDODT_RANK0];
    break;
  case DYN_DUNIT_DTR5:
    DYNSTRUCT_DUNIT_DTR5 = (DTR5_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR5->Bits.addlat = DynamicVars[Channel][ADDLAT];
    DYNSTRUCT_DUNIT_DTR5->Bits.crl = DynamicVars[Channel][CRL];
    DYNSTRUCT_DUNIT_DTR5->Bits.tfaw = DynamicVars[Channel][TFAW];
    DYNSTRUCT_DUNIT_DTR5->Bits.timing_dly = DynamicVars[Channel][TIMING_DLY];
    DYNSTRUCT_DUNIT_DTR5->Bits.parity_dly = DynamicVars[Channel][PARITY_DLY];
    break;
  case DYN_DUNIT_DTR6:
    DYNSTRUCT_DUNIT_DTR6 = (DTR6_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR6->Bits.txpdll_pd = DynamicVars[Channel][TXPDLL_PD];
    DYNSTRUCT_DUNIT_DTR6->Bits.txp = DynamicVars[Channel][TXP];
    break;
  case DYN_DUNIT_DTR6_1:
    DYNSTRUCT_DUNIT_DTR6 = (DTR6_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR6->Bits.slowexit = DynamicVars[Channel][SLOWEXIT];
    DYNSTRUCT_DUNIT_DTR6->Bits.tcke = DynamicVars[Channel][TCKE];
    break;
  case DYN_DUNIT_DRP:
    DYNSTRUCT_DUNIT_DRP = (DRP_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRP->Bits.dimm1mirr = DynamicVars[Channel][DIMM1MIRR];
    DYNSTRUCT_DUNIT_DRP->Bits.dimm0mirr = DynamicVars[Channel][DIMM0MIRR];
    DYNSTRUCT_DUNIT_DRP->Bits.dimmflip = 0x0;
    DYNSTRUCT_DUNIT_DRP->Bits.dimmdden1 = 0x0;
    DYNSTRUCT_DUNIT_DRP->Bits.dimmdwid1 = DynamicVars[Channel][DIMMDWID];
    DYNSTRUCT_DUNIT_DRP->Bits.dimmdden0 = 0x0;
    DYNSTRUCT_DUNIT_DRP->Bits.dimmdwid0 = DynamicVars[Channel][DIMMDWID];
    DYNSTRUCT_DUNIT_DRP->Bits.rken3 = 0x1;
    DYNSTRUCT_DUNIT_DRP->Bits.rken2 = 0x1;
    DYNSTRUCT_DUNIT_DRP->Bits.rken1 = 0x1;
    DYNSTRUCT_DUNIT_DRP->Bits.rken0 = 0x1;
    break;
  case DYN_DUNIT_COMMON_DXS_PARAM:
    DYNSTRUCT_DUNIT_COMMON_DXS_PARAM = (DXS_PARAM_DUNIT_COMMON_STRUCT *) Value;
    DYNSTRUCT_DUNIT_COMMON_DXS_PARAM->Bits.txs = DynamicVars[Channel][TRFC] + 8;
    break;
  case DYN_DUNIT_COMMON_DRFC2:
    DYNSTRUCT_DUNIT_COMMON_DRFC2 = (DRFC2_DUNIT_COMMON_STRUCT *) Value;
    DYNSTRUCT_DUNIT_COMMON_DRFC2->Bits.trefi = DynamicVars[Channel][TREFI] >> DynamicVars[Channel][TREFI_SHIFT];
    break;
  case DYN_AUNIT_MCHBAR_A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR_1:
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR = (A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR_AUNIT_MCHBAR_STRUCT *) Value;
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR->Bits.ch_hash_mask = 0x0;
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR->Bits.ch_1_disabled = 0x1;
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR->Bits.slice_hash_mask = DynamicVars[Channel][SLICE_HASH_MASK];
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR->Bits.slice_0_mem_disabled = DynamicVars[Channel][CH0_DIS];
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR->Bits.interleave_mode = DynamicVars[Channel][INTERLEAVE_MODE];
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR->Bits.hvm_mode = DynamicVars[Channel][HVM_MODE];
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_SLICE_CHANNEL_HASH_0_0_0_MCHBAR->Bits.slice_1_disabled = DynamicVars[Channel][CH1_DIS];
    break;
  case DYN_BUNIT_B_CR_SLICE_CHANNEL_HASH_1:
    DYNSTRUCT_BUNIT_B_CR_SLICE_CHANNEL_HASH = (B_CR_SLICE_CHANNEL_HASH_BUNIT_STRUCT *) Value;
    DYNSTRUCT_BUNIT_B_CR_SLICE_CHANNEL_HASH->Bits.ch_hash_mask = 0x0;
    DYNSTRUCT_BUNIT_B_CR_SLICE_CHANNEL_HASH->Bits.ch_1_disabled = 0x1;
    DYNSTRUCT_BUNIT_B_CR_SLICE_CHANNEL_HASH->Bits.slice_hash_mask = DynamicVars[Channel][SLICE_HASH_MASK];
    DYNSTRUCT_BUNIT_B_CR_SLICE_CHANNEL_HASH->Bits.interleave_mode = DynamicVars[Channel][INTERLEAVE_MODE];
    DYNSTRUCT_BUNIT_B_CR_SLICE_CHANNEL_HASH->Bits.hvm_mode = DynamicVars[Channel][HVM_MODE];
    break;
  case DYN_AUNIT_MCHBAR_A_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR:
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR = (A_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR_AUNIT_MCHBAR_STRUCT *) Value;
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR->Bits.slice0_asym_enable = DynamicVars[Channel][SLICE0_ASYM_ENABLE];
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR->Bits.slice0_asym_limit = DynamicVars[Channel][SLICE0_ASYM_LIMIT];
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR->Bits.slice0_asym_base = DynamicVars[Channel][SLICE0_ASYM_BASE];
    break;
  case DYN_AUNIT_MCHBAR_A_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR:
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR = (A_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR_AUNIT_MCHBAR_STRUCT *) Value;
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR->Bits.slice1_asym_enable = DynamicVars[Channel][SLICE1_ASYM_ENABLE];
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR->Bits.slice1_asym_limit = DynamicVars[Channel][SLICE1_ASYM_LIMIT];
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR->Bits.slice1_asym_base = DynamicVars[Channel][SLICE1_ASYM_BASE];
    break;
  case DYN_BUNIT_MCHBAR_B_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR:
    DYNSTRUCT_BUNIT_MCHBAR_B_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR = (B_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR_BUNIT_MCHBAR_STRUCT *) Value;
    DYNSTRUCT_BUNIT_MCHBAR_B_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR->Bits.slice0_asym_enable = DynamicVars[Channel][SLICE0_ASYM_ENABLE];
    DYNSTRUCT_BUNIT_MCHBAR_B_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR->Bits.slice0_asym_limit = DynamicVars[Channel][SLICE0_ASYM_LIMIT];
    DYNSTRUCT_BUNIT_MCHBAR_B_CR_ASYM_MEM_REGION0_0_0_0_MCHBAR->Bits.slice0_asym_base = DynamicVars[Channel][SLICE0_ASYM_BASE];
    break;
  case DYN_BUNIT_MCHBAR_B_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR:
    DYNSTRUCT_BUNIT_MCHBAR_B_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR = (B_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR_BUNIT_MCHBAR_STRUCT *) Value;
    DYNSTRUCT_BUNIT_MCHBAR_B_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR->Bits.slice1_asym_enable = DynamicVars[Channel][SLICE1_ASYM_ENABLE];
    DYNSTRUCT_BUNIT_MCHBAR_B_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR->Bits.slice1_asym_limit = DynamicVars[Channel][SLICE1_ASYM_LIMIT];
    DYNSTRUCT_BUNIT_MCHBAR_B_CR_ASYM_MEM_REGION1_0_0_0_MCHBAR->Bits.slice1_asym_base = DynamicVars[Channel][SLICE1_ASYM_BASE];
    break;
  case DYN_BUNITMEM_TOUUD_LO:
    DYNSTRUCT_BUNITMEM_TOUUD_LO = (TOUUD_LO_BUNITMEM_STRUCT *) Value;
    DYNSTRUCT_BUNITMEM_TOUUD_LO->Bits.data = DynamicVars[Channel][TOUUD_LO];
    break;
  case DYN_BUNITMEM_TOUUD_HI:
    DYNSTRUCT_BUNITMEM_TOUUD_HI = (TOUUD_HI_BUNITMEM_STRUCT *) Value;
    DYNSTRUCT_BUNITMEM_TOUUD_HI->Bits.data = DynamicVars[Channel][TOUUD_HI];
    break;
  case DYN_BUNITMEM_TOLUD:
    DYNSTRUCT_BUNITMEM_TOLUD = (TOLUD_BUNITMEM_STRUCT *) Value;
    DYNSTRUCT_BUNITMEM_TOLUD->Bits.data = DynamicVars[Channel][TOLUD];
    break;
  case DYN_BUNITMEM_BGSM:
    DYNSTRUCT_BUNITMEM_BGSM = (BGSM_BUNITMEM_STRUCT *) Value;
    DYNSTRUCT_BUNITMEM_BGSM->Bits.data = DynamicVars[Channel][TOLUD];
    break;
  case DYN_BUNITMEM_TSEGMB:
    DYNSTRUCT_BUNITMEM_TSEGMB = (TSEGMB_BUNITMEM_STRUCT *) Value;
    DYNSTRUCT_BUNITMEM_TSEGMB->Bits.data = DynamicVars[Channel][TSEGMB];
    break;
  case DYN_DUNIT_DRP_1:
    DYNSTRUCT_DUNIT_DRP = (DRP_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRP->Bits.dimm1mirr = DynamicVars[Channel][DIMM1MIRR];
    DYNSTRUCT_DUNIT_DRP->Bits.dimm0mirr = DynamicVars[Channel][DIMM0MIRR];
    DYNSTRUCT_DUNIT_DRP->Bits.dimmflip = DynamicVars[Channel][DIMMFLIP];
    DYNSTRUCT_DUNIT_DRP->Bits.dimmdden1 = DynamicVars[Channel][DIMMDDEN1];
    DYNSTRUCT_DUNIT_DRP->Bits.dimmdwid1 = DynamicVars[Channel][DIMMDWID];
    DYNSTRUCT_DUNIT_DRP->Bits.dimmdden0 = DynamicVars[Channel][DIMMDDEN0];
    DYNSTRUCT_DUNIT_DRP->Bits.dimmdwid0 = DynamicVars[Channel][DIMMDWID];
    DYNSTRUCT_DUNIT_DRP->Bits.rken3 = DynamicVars[Channel][RANK3_ENABLED];
    DYNSTRUCT_DUNIT_DRP->Bits.rken2 = DynamicVars[Channel][RANK2_ENABLED];
    DYNSTRUCT_DUNIT_DRP->Bits.rken1 = DynamicVars[Channel][RANK1_ENABLED];
    DYNSTRUCT_DUNIT_DRP->Bits.rken0 = DynamicVars[Channel][RANK0_ENABLED];
    break;
  case DYN_DUNIT_DMAP_MISC:
    DYNSTRUCT_DUNIT_DMAP_MISC = (DMAP_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP_MISC->Bits.data = DynamicVars[Channel][MAP0];
    break;
  case DYN_DUNIT_DMAP1_MISC:
    DYNSTRUCT_DUNIT_DMAP1_MISC = (DMAP1_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP1_MISC->Bits.data = DynamicVars[Channel][MAP1];
    break;
  case DYN_DUNIT_DMAP1:
    DYNSTRUCT_DUNIT_DMAP1 = (DMAP1_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP1->Bits.bxor = DynamicVars[Channel][BXOR];
    break;
  case DYN_DUNIT_DMAP2_MISC:
    DYNSTRUCT_DUNIT_DMAP2_MISC = (DMAP2_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP2_MISC->Bits.data = DynamicVars[Channel][MAP2];
    break;
  case DYN_DUNIT_DMAP3_MISC:
    DYNSTRUCT_DUNIT_DMAP3_MISC = (DMAP3_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP3_MISC->Bits.data = DynamicVars[Channel][MAP3];
    break;
  case DYN_DUNIT_DMAP4_MISC:
    DYNSTRUCT_DUNIT_DMAP4_MISC = (DMAP4_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP4_MISC->Bits.data = DynamicVars[Channel][MAP4];
    break;
  case DYN_DUNIT_DMAP5_MISC:
    DYNSTRUCT_DUNIT_DMAP5_MISC = (DMAP5_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP5_MISC->Bits.data = DynamicVars[Channel][MAP5];
    break;
  case DYN_DUNIT_DPMC0:
    DYNSTRUCT_DUNIT_DPMC0 = (DPMC0_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DPMC0->Bits.dynpmop = DynamicVars[Channel][DYN_PMOP];
    DYNSTRUCT_DUNIT_DPMC0->Bits.sredly = DynamicVars[Channel][SR_DELAY];
    break;
  case DYN_DUNIT_COMMON_DPMC:
    DYNSTRUCT_DUNIT_COMMON_DPMC = (DPMC_DUNIT_COMMON_STRUCT *) Value;
    DYNSTRUCT_DUNIT_COMMON_DPMC->Bits.pwddly = 0x7;
    DYNSTRUCT_DUNIT_COMMON_DPMC->Bits.pwrdnen = (DynamicVars[Channel][CKE_POWER_DOWN_DIS] >= 1)?3:0;
    DYNSTRUCT_DUNIT_COMMON_DPMC->Bits.preapwden = (DynamicVars[Channel][CKE_POWER_DOWN_DIS] == 2)?1:0;
    DYNSTRUCT_DUNIT_COMMON_DPMC->Bits.pclswkok = 0x0;
    break;
  case DYN_DUNIT_COMMON_DPMC_1:
    DYNSTRUCT_DUNIT_COMMON_DPMC = (DPMC_DUNIT_COMMON_STRUCT *) Value;
    DYNSTRUCT_DUNIT_COMMON_DPMC->Bits.pclsto = DynamicVars[Channel][PAGE_CLOSE_TIMEOUT];
    break;
  case DYN_DUNIT_DPMC0_1:
    DYNSTRUCT_DUNIT_DPMC0 = (DPMC0_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DPMC0->Bits.dynsren = DynamicVars[Channel][DYN_SR];
    break;
  case DYN_DUNIT_COMMON_DZQPARAM:
    DYNSTRUCT_DUNIT_COMMON_DZQPARAM = (DZQPARAM_DUNIT_COMMON_STRUCT *) Value;
    DYNSTRUCT_DUNIT_COMMON_DZQPARAM->Bits.zqcint = DynamicVars[Channel][ZQCINT];
    break;
  case DYN_DUNIT_DTR6_2:
    DYNSTRUCT_DUNIT_DTR6 = (DTR6_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR6->Bits.txp = DynamicVars[Channel][TXP];
    DYNSTRUCT_DUNIT_DTR6->Bits.slowexit = DynamicVars[Channel][SLOWEXIT];
    break;
  case DYN_DUNIT_DCS:
    DYNSTRUCT_DUNIT_DCS = (DCS_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DCS->Bits.scramble_enable = DynamicVars[Channel][SCRAMBLER_EN];
    break;
  case DYN_DUNIT_DSCRMBL:
    DYNSTRUCT_DUNIT_DSCRMBL = (DSCRMBL_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DSCRMBL->Bits.key = DynamicVars[Channel][SCRAMBLER_KEY];
    break;
  case DYN_DUNIT_RHP_LFSR_THRESHOLD0:
    DYNSTRUCT_DUNIT_RHP_LFSR_THRESHOLD0 = (RHP_LFSR_THRESHOLD0_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_RHP_LFSR_THRESHOLD0->Bits.lfsr_mask0 = DynamicVars[Channel][LFSR_MASK0];
    DYNSTRUCT_DUNIT_RHP_LFSR_THRESHOLD0->Bits.threshold0 = DynamicVars[Channel][THRESHOLD0];
    break;
  case DYN_DUNIT_RHP_LFSR_THRESHOLD0_1:
    DYNSTRUCT_DUNIT_RHP_LFSR_THRESHOLD0 = (RHP_LFSR_THRESHOLD0_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_RHP_LFSR_THRESHOLD0->Bits.lfsr_mask0 = 0x0;
    DYNSTRUCT_DUNIT_RHP_LFSR_THRESHOLD0->Bits.threshold0 = 0x0;
    break;
  case DYN_DUNIT_RHP_LFSR_THRESHOLD1:
    DYNSTRUCT_DUNIT_RHP_LFSR_THRESHOLD1 = (RHP_LFSR_THRESHOLD1_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_RHP_LFSR_THRESHOLD1->Bits.lfsr_mask1 = DynamicVars[Channel][LFSR_MASK1];
    DYNSTRUCT_DUNIT_RHP_LFSR_THRESHOLD1->Bits.threshold1 = DynamicVars[Channel][THRESHOLD1];
    break;
  case DYN_DUNIT_RHP_LFSR_THRESHOLD1_1:
    DYNSTRUCT_DUNIT_RHP_LFSR_THRESHOLD1 = (RHP_LFSR_THRESHOLD1_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_RHP_LFSR_THRESHOLD1->Bits.lfsr_mask1 = 0x0;
    DYNSTRUCT_DUNIT_RHP_LFSR_THRESHOLD1->Bits.threshold1 = 0x0;
    break;
  case DYN_DUNIT_RHP_LFSR_SEEDS:
    DYNSTRUCT_DUNIT_RHP_LFSR_SEEDS = (RHP_LFSR_SEEDS_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_RHP_LFSR_SEEDS->Bits.seed2 = DynamicVars[Channel][SEED2];
    DYNSTRUCT_DUNIT_RHP_LFSR_SEEDS->Bits.seed1 = DynamicVars[Channel][SEED1];
    break;
  case DYN_DUNIT_RHP_LFSR_SEEDS_1:
    DYNSTRUCT_DUNIT_RHP_LFSR_SEEDS = (RHP_LFSR_SEEDS_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_RHP_LFSR_SEEDS->Bits.seed2 = 0x0;
    DYNSTRUCT_DUNIT_RHP_LFSR_SEEDS->Bits.seed1 = 0x0;
    break;
  case DYN_DUNIT_RHP_CONTROL:
    DYNSTRUCT_DUNIT_RHP_CONTROL = (RHP_CONTROL_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.rh_pause = 0x7F;
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.rh_exit = DynamicVars[Channel][RH_EXIT];
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.half_tras = DynamicVars[Channel][HALF_TRAS];
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.rhp_enable = 0x0;
    break;
  case DYN_DUNIT_RHP_CONTROL_1:
    DYNSTRUCT_DUNIT_RHP_CONTROL = (RHP_CONTROL_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.rh_pause = 0x0;
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.rh_exit = 0x0;
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.half_tras = 0x0;
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.rhp_enable = 0x0;
    break;
  case DYN_DUNIT_RHP_CONTROL_2:
    DYNSTRUCT_DUNIT_RHP_CONTROL = (RHP_CONTROL_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.swizzled_dimm = DynamicVars[Channel][SWIZZLED_DIMM];
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.inverted_dimm = 0x0;
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.rh_inject_enable = 0x0;
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.rh_inject = 0x0;
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.trr_mode = 0x0;
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.rhp_enable = DynamicVars[Channel][RHP_ENABLE];
    break;
  case DYN_DUNIT_RHP_CONTROL_3:
    DYNSTRUCT_DUNIT_RHP_CONTROL = (RHP_CONTROL_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.swizzled_dimm = 0x0;
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.inverted_dimm = 0x0;
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.rh_inject_enable = 0x0;
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.rh_inject = 0x0;
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.trr_mode = 0x0;
    DYNSTRUCT_DUNIT_RHP_CONTROL->Bits.rhp_enable = 0x0;
    break;
  case DYN_DUNIT_DECCCTRL:
    DYNSTRUCT_DUNIT_DECCCTRL = (DECCCTRL_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DECCCTRL->Bits.uce_filter = DynamicVars[Channel][UCE_FILTER];
    break;
  case DYN_DUNIT_COMMON_DSCH_1:
    DYNSTRUCT_DUNIT_COMMON_DSCH = (DSCH_DUNIT_COMMON_STRUCT *) Value;
    DYNSTRUCT_DUNIT_COMMON_DSCH->Bits.channel_width_32 = DynamicVars[Channel][CHANNEL_WIDTH_32];
    break;
  case DYN_DUNIT_COMMON_DSCH_2:
    DYNSTRUCT_DUNIT_COMMON_DSCH = (DSCH_DUNIT_COMMON_STRUCT *) Value;
    DYNSTRUCT_DUNIT_COMMON_DSCH->Bits.newbypdis = DynamicVars[Channel][NEW_REQ_BYPASS_DISABLE];
    DYNSTRUCT_DUNIT_COMMON_DSCH->Bits.ooodis = DynamicVars[Channel][OOODIS];
    break;
  case DYN_DUNIT_DQUEUE:
    DYNSTRUCT_DUNIT_DQUEUE = (DQUEUE_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DQUEUE->Bits.rdcredit = DynamicVars[Channel][RDCREDIT];
    break;
  case DYN_CPGC_CPGC_DPAT_EXTBUF0_REG:
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF0_REG = (CPGC_DPAT_EXTBUF0_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF0_REG->Bits.data = ((DynamicVars[Channel][MR0_1] << 16) | DynamicVars[Channel][MR0_0]);
    break;
  case DYN_CPGC_CPGC_DPAT_EXTBUF1_REG:
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF1_REG = (CPGC_DPAT_EXTBUF1_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF1_REG->Bits.data = ((DynamicVars[Channel][MR0_3]<< 16) | DynamicVars[Channel][MR0_2]);
    break;
  case DYN_CPGC_CPGC_DPAT_EXTBUF2_REG:
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF2_REG = (CPGC_DPAT_EXTBUF2_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF2_REG->Bits.data = ((DynamicVars[Channel][MR1_1] << 16) | DynamicVars[Channel][MR1_0]);
    break;
  case DYN_CPGC_CPGC_DPAT_EXTBUF3_REG:
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF3_REG = (CPGC_DPAT_EXTBUF3_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF3_REG->Bits.data = ((DynamicVars[Channel][MR1_3]<< 16) | DynamicVars[Channel][MR1_2]);
    break;
  case DYN_CPGC_CPGC_DPAT_EXTBUF4_REG:
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF4_REG = (CPGC_DPAT_EXTBUF4_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF4_REG->Bits.data = ((DynamicVars[Channel][MR2_1] << 16) | DynamicVars[Channel][MR2_0]);
    break;
  case DYN_CPGC_CPGC_DPAT_EXTBUF5_REG:
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF5_REG = (CPGC_DPAT_EXTBUF5_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF5_REG->Bits.data = ((DynamicVars[Channel][MR2_3]<< 16) | DynamicVars[Channel][MR2_2]);
    break;
  case DYN_CPGC_CPGC_DPAT_EXTBUF6_REG:
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF6_REG = (CPGC_DPAT_EXTBUF6_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF6_REG->Bits.data = ((DynamicVars[Channel][MR3_1] << 16) | DynamicVars[Channel][MR3_0]);
    break;
  case DYN_CPGC_CPGC_DPAT_EXTBUF7_REG:
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF7_REG = (CPGC_DPAT_EXTBUF7_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF7_REG->Bits.data = ((DynamicVars[Channel][MR3_3]<< 16) | DynamicVars[Channel][MR3_2]);
    break;
  case DYN_CPGC_CPGC_DPAT_EXTBUF8_REG:
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF8_REG = (CPGC_DPAT_EXTBUF8_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF8_REG->Bits.data = ((DynamicVars[Channel][MR4_1] << 16) | DynamicVars[Channel][MR4_0]);
    break;
  case DYN_CPGC_CPGC_DPAT_EXTBUF9_REG:
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF9_REG = (CPGC_DPAT_EXTBUF9_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF9_REG->Bits.data = ((DynamicVars[Channel][MR4_3]<< 16) | DynamicVars[Channel][MR4_2]);
    break;
  case DYN_CPGC_CPGC_DPAT_EXTBUF10_REG:
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF10_REG = (CPGC_DPAT_EXTBUF10_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF10_REG->Bits.data = ((DynamicVars[Channel][MR5_1] << 16) | DynamicVars[Channel][MR5_0]);
    break;
  case DYN_CPGC_CPGC_DPAT_EXTBUF11_REG:
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF11_REG = (CPGC_DPAT_EXTBUF11_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF11_REG->Bits.data = ((DynamicVars[Channel][MR5_3]<< 16) | DynamicVars[Channel][MR5_2]);
    break;
  case DYN_CPGC_CPGC_DPAT_EXTBUF12_REG:
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF12_REG = (CPGC_DPAT_EXTBUF12_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF12_REG->Bits.data = ((DynamicVars[Channel][MR6_1] << 16) | DynamicVars[Channel][MR6_0]);
    break;
  case DYN_CPGC_CPGC_DPAT_EXTBUF13_REG:
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF13_REG = (CPGC_DPAT_EXTBUF13_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF13_REG->Bits.data = ((DynamicVars[Channel][MR6_3]<< 16) | DynamicVars[Channel][MR6_2]);
    break;
  case DYN_CPGC_CPGC_DPAT_EXTBUF14_REG:
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF14_REG = (CPGC_DPAT_EXTBUF14_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF14_REG->Bits.data = ((DynamicVars[Channel][MR7_1] << 16) | DynamicVars[Channel][MR7_0]);
    break;
  case DYN_CPGC_CPGC_DPAT_EXTBUF15_REG:
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF15_REG = (CPGC_DPAT_EXTBUF15_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF15_REG->Bits.data = ((DynamicVars[Channel][MR7_3]<< 16) | DynamicVars[Channel][MR7_2]);
    break;
  case DYN_CPGC_CPGC_DPAT_EXTBUF0B_REG:
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF0B_REG = (CPGC_DPAT_EXTBUF0B_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF0B_REG->Bits.data = ((DynamicVars[Channel][MR8_1] << 16) | DynamicVars[Channel][MR8_0]);
    break;
  case DYN_CPGC_CPGC_DPAT_EXTBUF1B_REG:
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF1B_REG = (CPGC_DPAT_EXTBUF1B_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_EXTBUF1B_REG->Bits.data = ((DynamicVars[Channel][MR8_3]<< 16) | DynamicVars[Channel][MR8_2]);
    break;
  case DYN_DUNIT_CORRERRTHRSHLD0:
    DYNSTRUCT_DUNIT_CORRERRTHRSHLD0 = (CORRERRTHRSHLD0_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_CORRERRTHRSHLD0->Bits.thrsh_rnk = DynamicVars[Channel][CORR_ERR_THR_R0];
    break;
  case DYN_DUNIT_CORRERRTHRSHLD1:
    DYNSTRUCT_DUNIT_CORRERRTHRSHLD1 = (CORRERRTHRSHLD1_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_CORRERRTHRSHLD1->Bits.thrsh_rnk = DynamicVars[Channel][CORR_ERR_THR_R1];
    break;
  case DYN_DUNIT_CORRERRTHRSHLD2:
    DYNSTRUCT_DUNIT_CORRERRTHRSHLD2 = (CORRERRTHRSHLD2_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_CORRERRTHRSHLD2->Bits.thrsh_rnk = DynamicVars[Channel][CORR_ERR_THR_R2];
    break;
  case DYN_DUNIT_CORRERRTHRSHLD3:
    DYNSTRUCT_DUNIT_CORRERRTHRSHLD3 = (CORRERRTHRSHLD3_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_CORRERRTHRSHLD3->Bits.thrsh_rnk = DynamicVars[Channel][CORR_ERR_THR_R3];
    break;
  case DYN_DUNIT_LEAKY_BUCKET_CFG0:
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CFG0 = (LEAKY_BUCKET_CFG0_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CFG0->Bits.cntr_hi = DynamicVars[Channel][LEAK_RATE_R0] >> 16 & 65535;
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CFG0->Bits.cntr_lo = (DynamicVars[Channel][LEAK_RATE_R0]) & 65535;
    break;
  case DYN_DUNIT_LEAKY_BUCKET_CFG1:
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CFG1 = (LEAKY_BUCKET_CFG1_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CFG1->Bits.cntr_hi = (DynamicVars[Channel][LEAK_RATE_R1]) >> 16 & 65535;
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CFG1->Bits.cntr_lo = (DynamicVars[Channel][LEAK_RATE_R1]) & 65535;
    break;
  case DYN_DUNIT_LEAKY_BUCKET_CFG2:
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CFG2 = (LEAKY_BUCKET_CFG2_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CFG2->Bits.cntr_hi = (DynamicVars[Channel][LEAK_RATE_R2]) >> 16 & 65535;
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CFG2->Bits.cntr_lo = (DynamicVars[Channel][LEAK_RATE_R2]) & 65535;
    break;
  case DYN_DUNIT_LEAKY_BUCKET_CFG3:
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CFG3 = (LEAKY_BUCKET_CFG3_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CFG3->Bits.cntr_hi = (DynamicVars[Channel][LEAK_RATE_R3]) >> 16 & 65535;
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CFG3->Bits.cntr_lo = (DynamicVars[Channel][LEAK_RATE_R3]) & 65535;
    break;
  case DYN_DUNIT_LEAKY_BUCKET_CNTR_UPPER:
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CNTR_UPPER = (LEAKY_BUCKET_CNTR_UPPER_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CNTR_UPPER->Bits.cntr_upper_rank3 = (DynamicVars[Channel][LEAK_RATE_R3]) >> 32 & 255;
    break;
  case DYN_DUNIT_LEAKY_BUCKET_CNTR_UPPER_1:
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CNTR_UPPER = (LEAKY_BUCKET_CNTR_UPPER_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CNTR_UPPER->Bits.cntr_upper_rank2 = (DynamicVars[Channel][LEAK_RATE_R2]) >> 32 & 255;
    break;
  case DYN_DUNIT_LEAKY_BUCKET_CNTR_UPPER_2:
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CNTR_UPPER = (LEAKY_BUCKET_CNTR_UPPER_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CNTR_UPPER->Bits.cntr_upper_rank1 = (DynamicVars[Channel][LEAK_RATE_R1]) >> 32 & 255;
    break;
  case DYN_DUNIT_LEAKY_BUCKET_CNTR_UPPER_3:
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CNTR_UPPER = (LEAKY_BUCKET_CNTR_UPPER_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_LEAKY_BUCKET_CNTR_UPPER->Bits.cntr_upper_rank0 = (DynamicVars[Channel][LEAK_RATE_R0]) >> 32 & 255;
    break;
  case DYN_DUNIT_RHP_MR2_SHADOW_REGISTERS:
    DYNSTRUCT_DUNIT_RHP_MR2_SHADOW_REGISTERS = (RHP_MR2_SHADOW_REGISTERS_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_RHP_MR2_SHADOW_REGISTERS->Bits.bits7_3_dimm0 = DynamicVars[Channel][BITS7_3_DIMM0];
    DYNSTRUCT_DUNIT_RHP_MR2_SHADOW_REGISTERS->Bits.bits12_9_dimm0 = DynamicVars[Channel][BITS12_9_DIMM0];
    break;
  case DYN_DUNIT_RHP_MR2_SHADOW_REGISTERS_1:
    DYNSTRUCT_DUNIT_RHP_MR2_SHADOW_REGISTERS = (RHP_MR2_SHADOW_REGISTERS_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_RHP_MR2_SHADOW_REGISTERS->Bits.bits7_3_dimm1 = DynamicVars[Channel][BITS7_3_DIMM1];
    DYNSTRUCT_DUNIT_RHP_MR2_SHADOW_REGISTERS->Bits.bits12_9_dimm1 = DynamicVars[Channel][BITS12_9_DIMM1];
    break;
  case DYN_BUNIT_MCHBAR_B_CR_BMISC_0_0_0_MCHBAR:
    DYNSTRUCT_BUNIT_MCHBAR_B_CR_BMISC_0_0_0_MCHBAR = (B_CR_BMISC_0_0_0_MCHBAR_BUNIT_MCHBAR_STRUCT *) Value;
    DYNSTRUCT_BUNIT_MCHBAR_B_CR_BMISC_0_0_0_MCHBAR->Bits.absegindram = DynamicVars[Channel][SET_ABSEGINDRAM];
    DYNSTRUCT_BUNIT_MCHBAR_B_CR_BMISC_0_0_0_MCHBAR->Bits.read_fseg_from_dram = DynamicVars[Channel][SET_READ_FSEG_FROM_DRAM];
    DYNSTRUCT_BUNIT_MCHBAR_B_CR_BMISC_0_0_0_MCHBAR->Bits.read_eseg_from_dram = DynamicVars[Channel][SET_READ_ESEG_FROM_DRAM];
    break;
  case DYN_AUNIT_MCHBAR_A_CR_UNCERRMSK_0_0_0_MCHBAR:
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_UNCERRMSK_0_0_0_MCHBAR = (A_CR_UNCERRMSK_0_0_0_MCHBAR_AUNIT_MCHBAR_STRUCT *) Value;
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_UNCERRMSK_0_0_0_MCHBAR->Bits.downstream_cmd_buffer_par_err = DynamicVars[Channel][MCI_IEH_N];
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_UNCERRMSK_0_0_0_MCHBAR->Bits.downstream_data_buffer_par_err = DynamicVars[Channel][MCI_IEH_N];
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_UNCERRMSK_0_0_0_MCHBAR->Bits.upstream_cmd_buffer_par_err = DynamicVars[Channel][MCI_IEH_N];
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_UNCERRMSK_0_0_0_MCHBAR->Bits.iosf_upstream_data_par_err = DynamicVars[Channel][MCI_IEH_N];
    DYNSTRUCT_AUNIT_MCHBAR_A_CR_UNCERRMSK_0_0_0_MCHBAR->Bits.iosf_upstream_cmd_par_err = DynamicVars[Channel][MCI_IEH_N];
    break;
  case DYN_BUNIT_MCHBAR_B_CR_UNCERRMSK_0_0_0_MCHBAR:
    DYNSTRUCT_BUNIT_MCHBAR_B_CR_UNCERRMSK_0_0_0_MCHBAR = (B_CR_UNCERRMSK_0_0_0_MCHBAR_BUNIT_MCHBAR_STRUCT *) Value;
    DYNSTRUCT_BUNIT_MCHBAR_B_CR_UNCERRMSK_0_0_0_MCHBAR->Bits.bram_rd_par = DynamicVars[Channel][MCI_IEH_N];
    DYNSTRUCT_BUNIT_MCHBAR_B_CR_UNCERRMSK_0_0_0_MCHBAR->Bits.bram_wr_par = DynamicVars[Channel][MCI_IEH_N];
    break;
  case DYN_CLTT_CCR_CSMBM:
    DYNSTRUCT_CLTT_CCR_CSMBM = (CSMBM_CLTT_CCR_STRUCT *) Value;
    DYNSTRUCT_CLTT_CCR_CSMBM->Bits.temp_status_we = DynamicVars[Channel][CLTT_MODE];
    break;
  case DYN_PUNITSA_P_CR_MEM_THERM_TEMP_CONFIG_0_0_0_MCHBAR:
    DYNSTRUCT_PUNITSA_P_CR_MEM_THERM_TEMP_CONFIG_0_0_0_MCHBAR = (P_CR_MEM_THERM_TEMP_CONFIG_0_0_0_MCHBAR_PUNITSA_STRUCT *) Value;
    DYNSTRUCT_PUNITSA_P_CR_MEM_THERM_TEMP_CONFIG_0_0_0_MCHBAR->Bits.temp_hi = DynamicVars[Channel][TEMP_HI];
    DYNSTRUCT_PUNITSA_P_CR_MEM_THERM_TEMP_CONFIG_0_0_0_MCHBAR->Bits.temp_mid = DynamicVars[Channel][TEMP_MID];
    DYNSTRUCT_PUNITSA_P_CR_MEM_THERM_TEMP_CONFIG_0_0_0_MCHBAR->Bits.temp_lo = DynamicVars[Channel][TEMP_LO];
    break;
  case DYN_PUNITSA_P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR:
    DYNSTRUCT_PUNITSA_P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR = (P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR_PUNITSA_STRUCT *) Value;
    DYNSTRUCT_PUNITSA_P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR->Bits.thrt_crit = DynamicVars[Channel][THRT_CRIT];
    DYNSTRUCT_PUNITSA_P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR->Bits.thrt_hi = DynamicVars[Channel][THRT_HI];
    DYNSTRUCT_PUNITSA_P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR->Bits.thrt_mid = DynamicVars[Channel][THRT_MID];
    break;
  case DYN_PUNITSA_P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR_1:
    DYNSTRUCT_PUNITSA_P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR = (P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR_PUNITSA_STRUCT *) Value;
    DYNSTRUCT_PUNITSA_P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR->Bits.thrt_crit = DynamicVars[Channel][OLTT_THRT_BW];
    DYNSTRUCT_PUNITSA_P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR->Bits.thrt_hi = DynamicVars[Channel][OLTT_THRT_BW];
    DYNSTRUCT_PUNITSA_P_CR_MEM_THERM_THROT_CONFIG_0_0_0_MCHBAR->Bits.thrt_mid = DynamicVars[Channel][OLTT_THRT_BW];
    break;
  case DYN_PUNITSA_P_CR_MEMHOT_THERM_CONFIG_0_0_0_MCHBAR:
    DYNSTRUCT_PUNITSA_P_CR_MEMHOT_THERM_CONFIG_0_0_0_MCHBAR = (P_CR_MEMHOT_THERM_CONFIG_0_0_0_MCHBAR_PUNITSA_STRUCT *) Value;
    DYNSTRUCT_PUNITSA_P_CR_MEMHOT_THERM_CONFIG_0_0_0_MCHBAR->Bits.memhot_throt_lvl = DynamicVars[Channel][MEMHOT_THROT_LVL];
    break;
  case DYN_PUNITSA_P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR:
    DYNSTRUCT_PUNITSA_P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR = (P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR_PUNITSA_STRUCT *) Value;
    DYNSTRUCT_PUNITSA_P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR->Bits.en_memtrip = DynamicVars[Channel][EN_MEMTRIP];
    DYNSTRUCT_PUNITSA_P_CR_MEM_THERM_CTRL_0_0_0_MCHBAR->Bits.temp_memtrip = DynamicVars[Channel][TEMP_MEMTRIP];
    break;
  case DYN_DUNIT_DRAM_CMD:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR18_0];
    break;
  case DYN_DUNIT_DRAM_CMD_1:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR19_0];
    break;
  case DYN_DUNIT_DRAM_CMD_2:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR20_0];
    break;
  case DYN_DUNIT_DRAM_CMD_3:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR21_0];
    break;
  case DYN_DUNIT_DRAM_CMD_4:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR22_0];
    break;
  case DYN_DUNIT_DRAM_CMD_5:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR30_0];
    break;
  case DYN_DUNIT_DRAM_CMD_6:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR31_0];
    break;
  case DYN_DUNIT_DRAM_CMD_7:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR32_0];
    break;
  case DYN_DUNIT_DRAM_CMD_8:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR23_0];
    break;
  case DYN_DUNIT_DRAM_CMD_9:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR34_0];
    break;
  case DYN_DUNIT_DRAM_CMD_10:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR24_0];
    break;
  case DYN_DUNIT_DRAM_CMD_11:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR26_0];
    break;
  case DYN_DUNIT_DRAM_CMD_12:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR27_0];
    break;
  case DYN_DUNIT_DRAM_CMD_13:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR28_0];
    break;
  case DYN_DUNIT_DRAM_CMD_14:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR7_0];
    break;
  case DYN_DUNIT_DRAM_CMD_15:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR8_0];
    break;
  case DYN_DUNIT_DRAM_CMD_16:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR33_0];
    break;
  case DYN_DUNIT_DRAM_CMD_17:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR18_2];
    break;
  case DYN_DUNIT_DRAM_CMD_18:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR19_2];
    break;
  case DYN_DUNIT_DRAM_CMD_19:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR20_2];
    break;
  case DYN_DUNIT_DRAM_CMD_20:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR21_2];
    break;
  case DYN_DUNIT_DRAM_CMD_21:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR22_2];
    break;
  case DYN_DUNIT_DRAM_CMD_22:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR30_2];
    break;
  case DYN_DUNIT_DRAM_CMD_23:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR31_2];
    break;
  case DYN_DUNIT_DRAM_CMD_24:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR32_2];
    break;
  case DYN_DUNIT_DRAM_CMD_25:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR23_2];
    break;
  case DYN_DUNIT_DRAM_CMD_26:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR34_2];
    break;
  case DYN_DUNIT_DRAM_CMD_27:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR24_2];
    break;
  case DYN_DUNIT_DRAM_CMD_28:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR26_2];
    break;
  case DYN_DUNIT_DRAM_CMD_29:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR27_2];
    break;
  case DYN_DUNIT_DRAM_CMD_30:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR28_2];
    break;
  case DYN_DUNIT_DRAM_CMD_31:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR7_2];
    break;
  case DYN_DUNIT_DRAM_CMD_32:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR8_2];
    break;
  case DYN_DUNIT_DRAM_CMD_33:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR33_2];
    break;
  case DYN_DUNIT_DRAM_CMD_34:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR25_0];
    break;
  case DYN_DUNIT_DRAM_CMD_35:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR29_0];
    break;
  case DYN_DUNIT_DRAM_CMD_36:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR25_2];
    break;
  case DYN_DUNIT_DRAM_CMD_37:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR29_2];
    break;
  case DYN_DUNIT_DRAM_CMD_38:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR2_0];
    break;
  case DYN_DUNIT_DRAM_CMD_39:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR3_0];
    break;
  case DYN_DUNIT_DRAM_CMD_40:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR1_0];
    break;
  case DYN_DUNIT_DRAM_CMD_41:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR0_0];
    break;
  case DYN_DUNIT_DRAM_CMD_42:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR2_1];
    break;
  case DYN_DUNIT_DRAM_CMD_43:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR3_1];
    break;
  case DYN_DUNIT_DRAM_CMD_44:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR1_1];
    break;
  case DYN_DUNIT_DRAM_CMD_45:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR0_1];
    break;
  case DYN_DUNIT_DRAM_CMD_46:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR2_2];
    break;
  case DYN_DUNIT_DRAM_CMD_47:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR3_2];
    break;
  case DYN_DUNIT_DRAM_CMD_48:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR1_2];
    break;
  case DYN_DUNIT_DRAM_CMD_49:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR0_2];
    break;
  case DYN_DUNIT_DRAM_CMD_50:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR2_3];
    break;
  case DYN_DUNIT_DRAM_CMD_51:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR3_3];
    break;
  case DYN_DUNIT_DRAM_CMD_52:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR1_3];
    break;
  case DYN_DUNIT_DRAM_CMD_53:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR0_3];
    break;
  case DYN_DUNIT_DRAM_CMD_54:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR3_0];
    break;
  case DYN_DUNIT_DRAM_CMD_55:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR13_0];
    break;
  case DYN_DUNIT_DRAM_CMD_56:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR9_0];
    break;
  case DYN_DUNIT_DRAM_CMD_57:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR9_0];
    break;
  case DYN_DUNIT_DRAM_CMD_58:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR6_0];
    break;
  case DYN_DUNIT_DRAM_CMD_59:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR17_0];
    break;
  case DYN_DUNIT_DRAM_CMD_60:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR17_0];
    break;
  case DYN_DUNIT_DRAM_CMD_61:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR16_0];
    break;
  case DYN_DUNIT_DRAM_CMD_62:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR5_0];
    break;
  case DYN_DUNIT_DRAM_CMD_63:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR15_0];
    break;
  case DYN_DUNIT_DRAM_CMD_64:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR4_0];
    break;
  case DYN_DUNIT_DRAM_CMD_65:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR14_0];
    break;
  case DYN_DUNIT_DRAM_CMD_66:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR2_0];
    break;
  case DYN_DUNIT_DRAM_CMD_67:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR12_0];
    break;
  case DYN_DUNIT_DRAM_CMD_68:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR1_0];
    break;
  case DYN_DUNIT_DRAM_CMD_69:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR11_0];
    break;
  case DYN_DUNIT_DRAM_CMD_70:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR0_0];
    break;
  case DYN_DUNIT_DRAM_CMD_71:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR10_0];
    break;
  case DYN_DUNIT_DRAM_CMD_72:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR3_1];
    break;
  case DYN_DUNIT_DRAM_CMD_73:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR13_1];
    break;
  case DYN_DUNIT_DRAM_CMD_74:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR9_1];
    break;
  case DYN_DUNIT_DRAM_CMD_75:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR9_1];
    break;
  case DYN_DUNIT_DRAM_CMD_76:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR6_1];
    break;
  case DYN_DUNIT_DRAM_CMD_77:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR17_1];
    break;
  case DYN_DUNIT_DRAM_CMD_78:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR17_1];
    break;
  case DYN_DUNIT_DRAM_CMD_79:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR16_1];
    break;
  case DYN_DUNIT_DRAM_CMD_80:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR5_1];
    break;
  case DYN_DUNIT_DRAM_CMD_81:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR15_1];
    break;
  case DYN_DUNIT_DRAM_CMD_82:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR4_1];
    break;
  case DYN_DUNIT_DRAM_CMD_83:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR14_1];
    break;
  case DYN_DUNIT_DRAM_CMD_84:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR2_1];
    break;
  case DYN_DUNIT_DRAM_CMD_85:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR12_1];
    break;
  case DYN_DUNIT_DRAM_CMD_86:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR1_1];
    break;
  case DYN_DUNIT_DRAM_CMD_87:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR11_1];
    break;
  case DYN_DUNIT_DRAM_CMD_88:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR0_1];
    break;
  case DYN_DUNIT_DRAM_CMD_89:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR10_1];
    break;
  case DYN_DUNIT_DRAM_CMD_90:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR3_2];
    break;
  case DYN_DUNIT_DRAM_CMD_91:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR13_2];
    break;
  case DYN_DUNIT_DRAM_CMD_92:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR9_2];
    break;
  case DYN_DUNIT_DRAM_CMD_93:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR9_2];
    break;
  case DYN_DUNIT_DRAM_CMD_94:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR6_2];
    break;
  case DYN_DUNIT_DRAM_CMD_95:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR17_2];
    break;
  case DYN_DUNIT_DRAM_CMD_96:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR17_2];
    break;
  case DYN_DUNIT_DRAM_CMD_97:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR16_2];
    break;
  case DYN_DUNIT_DRAM_CMD_98:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR5_2];
    break;
  case DYN_DUNIT_DRAM_CMD_99:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR15_2];
    break;
  case DYN_DUNIT_DRAM_CMD_100:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR4_2];
    break;
  case DYN_DUNIT_DRAM_CMD_101:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR14_2];
    break;
  case DYN_DUNIT_DRAM_CMD_102:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR2_2];
    break;
  case DYN_DUNIT_DRAM_CMD_103:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR12_2];
    break;
  case DYN_DUNIT_DRAM_CMD_104:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR1_2];
    break;
  case DYN_DUNIT_DRAM_CMD_105:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR11_2];
    break;
  case DYN_DUNIT_DRAM_CMD_106:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR0_2];
    break;
  case DYN_DUNIT_DRAM_CMD_107:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR10_2];
    break;
  case DYN_DUNIT_DRAM_CMD_108:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR3_3];
    break;
  case DYN_DUNIT_DRAM_CMD_109:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR13_3];
    break;
  case DYN_DUNIT_DRAM_CMD_110:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR9_3];
    break;
  case DYN_DUNIT_DRAM_CMD_111:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR9_3];
    break;
  case DYN_DUNIT_DRAM_CMD_112:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR6_3];
    break;
  case DYN_DUNIT_DRAM_CMD_113:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR17_3];
    break;
  case DYN_DUNIT_DRAM_CMD_114:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR17_3];
    break;
  case DYN_DUNIT_DRAM_CMD_115:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR16_3];
    break;
  case DYN_DUNIT_DRAM_CMD_116:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR5_3];
    break;
  case DYN_DUNIT_DRAM_CMD_117:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR15_3];
    break;
  case DYN_DUNIT_DRAM_CMD_118:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR4_3];
    break;
  case DYN_DUNIT_DRAM_CMD_119:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR14_3];
    break;
  case DYN_DUNIT_DRAM_CMD_120:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR2_3];
    break;
  case DYN_DUNIT_DRAM_CMD_121:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR12_3];
    break;
  case DYN_DUNIT_DRAM_CMD_122:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR1_3];
    break;
  case DYN_DUNIT_DRAM_CMD_123:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR11_3];
    break;
  case DYN_DUNIT_DRAM_CMD_124:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR0_3];
    break;
  case DYN_DUNIT_DRAM_CMD_125:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][MR10_3];
    break;
  case DYN_DUNIT_DECCCTRL_1:
    DYNSTRUCT_DUNIT_DECCCTRL = (DECCCTRL_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DECCCTRL->Bits.eccen = DynamicVars[Channel][ECC_ENABLED];
    DYNSTRUCT_DUNIT_DECCCTRL->Bits.dparen = DynamicVars[Channel][ECC_ENABLED];
    DYNSTRUCT_DUNIT_DECCCTRL->Bits.caperren = DynamicVars[Channel][CAPERR];
    DYNSTRUCT_DUNIT_DECCCTRL->Bits.derren = DynamicVars[Channel][ECC_ENABLED];
    DYNSTRUCT_DUNIT_DECCCTRL->Bits.serren = DynamicVars[Channel][SERR_EN];
    DYNSTRUCT_DUNIT_DECCCTRL->Bits.uce_filter = DynamicVars[Channel][UCE_FILTER];
    DYNSTRUCT_DUNIT_DECCCTRL->Bits.encbgen = DynamicVars[Channel][ECC_ENABLED];
    break;
  case DYN_BUNIT_MCHBAR_B_CR_BCTRL2:
    DYNSTRUCT_BUNIT_MCHBAR_B_CR_BCTRL2 = (B_CR_BCTRL2_BUNIT_MCHBAR_STRUCT *) Value;
    DYNSTRUCT_BUNIT_MCHBAR_B_CR_BCTRL2->Bits.demand_scrub_enable = DynamicVars[Channel][DEMAND_SCRUB];
    break;
  case DYN_DUNIT_DPATROL_SCRUB_TMR:
    DYNSTRUCT_DUNIT_DPATROL_SCRUB_TMR = (DPATROL_SCRUB_TMR_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DPATROL_SCRUB_TMR->Bits.patscrtimer = DynamicVars[Channel][SCRUB_TIMER];
    break;
  case DYN_DUNIT_DPATROL_SCRUB_CFG:
    DYNSTRUCT_DUNIT_DPATROL_SCRUB_CFG = (DPATROL_SCRUB_CFG_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DPATROL_SCRUB_CFG->Bits.pat_scrub_enable = DynamicVars[Channel][PATROL_SCRUB];
    DYNSTRUCT_DUNIT_DPATROL_SCRUB_CFG->Bits.dimm1_col_addr_bits = DynamicVars[Channel][DIMM1_COL_ADDR_BITS];
    DYNSTRUCT_DUNIT_DPATROL_SCRUB_CFG->Bits.dimm0_col_addr_bits = DynamicVars[Channel][DIMM0_COL_ADDR_BITS];
    DYNSTRUCT_DUNIT_DPATROL_SCRUB_CFG->Bits.dimm1_max_row_addr = DynamicVars[Channel][DIMM1_MAX_ROW_ADDR];
    DYNSTRUCT_DUNIT_DPATROL_SCRUB_CFG->Bits.dimm0_max_row_addr = DynamicVars[Channel][DIMM0_MAX_ROW_ADDR];
    DYNSTRUCT_DUNIT_DPATROL_SCRUB_CFG->Bits.patscrub_force_writeback = 0x0;
    DYNSTRUCT_DUNIT_DPATROL_SCRUB_CFG->Bits.max_patscrub_debit_cnt = DynamicVars[Channel][MAX_PATSCRUB_DEBIT_CNT];
    break;
  case DYN_PUNITSA_P_CR_DDR_RAPL_LIMIT_0_0_0_MCHBAR:
    DYNSTRUCT_PUNITSA_P_CR_DDR_RAPL_LIMIT_0_0_0_MCHBAR = (P_CR_DDR_RAPL_LIMIT_0_0_0_MCHBAR_PUNITSA_STRUCT *) Value;
    DYNSTRUCT_PUNITSA_P_CR_DDR_RAPL_LIMIT_0_0_0_MCHBAR->Bits.locked = DynamicVars[Channel][POWER_LIMIT_LOCK];
    break;
  case DYN_PUNITSA_P_CR_DDR_RAPL_LIMIT_0_0_0_MCHBAR_1:
    DYNSTRUCT_PUNITSA_P_CR_DDR_RAPL_LIMIT_0_0_0_MCHBAR = (P_CR_DDR_RAPL_LIMIT_0_0_0_MCHBAR_PUNITSA_STRUCT *) Value;
    DYNSTRUCT_PUNITSA_P_CR_DDR_RAPL_LIMIT_0_0_0_MCHBAR->Bits.limit1_time_window_x = DynamicVars[Channel][TWX];
    DYNSTRUCT_PUNITSA_P_CR_DDR_RAPL_LIMIT_0_0_0_MCHBAR->Bits.limit1_time_window_y = DynamicVars[Channel][TWY];
    DYNSTRUCT_PUNITSA_P_CR_DDR_RAPL_LIMIT_0_0_0_MCHBAR->Bits.limit1_enable = DynamicVars[Channel][POWER_LIMIT_EN];
    DYNSTRUCT_PUNITSA_P_CR_DDR_RAPL_LIMIT_0_0_0_MCHBAR->Bits.limit1_power = DynamicVars[Channel][POWER_LIMIT];
    break;
  case DYN_DUNIT_DCS_1:
    DYNSTRUCT_DUNIT_DCS = (DCS_DUNIT_STRUCT *) Value;
    break;
  case DYN_DDRCC1_PHY_DPIC_GRCOMP_VREF_0:
    DYNSTRUCT_DDRCC1_PHY_DPIC_GRCOMP_VREF_0 = (DPIC_GRCOMP_VREF_0_DDRCC1_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRCC1_PHY_DPIC_GRCOMP_VREF_0->Bits.comp_vref_grp0 = 0x32;
    DYNSTRUCT_DDRCC1_PHY_DPIC_GRCOMP_VREF_0->Bits.comp_vref_grp1 = 0x32;
    DYNSTRUCT_DDRCC1_PHY_DPIC_GRCOMP_VREF_0->Bits.comp_vref_grp2 = 0x24;
    DYNSTRUCT_DDRCC1_PHY_DPIC_GRCOMP_VREF_0->Bits.comp_vref_grp3 = 0x24;
    break;
  case DYN_DDRCC1_PHY_DPIC_GRCOMP_VREF_0_1:
    DYNSTRUCT_DDRCC1_PHY_DPIC_GRCOMP_VREF_0 = (DPIC_GRCOMP_VREF_0_DDRCC1_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRCC1_PHY_DPIC_GRCOMP_VREF_0->Bits.comp_vref_grp0 = DynamicVars[Channel][COMP_VREF_DPC];
    DYNSTRUCT_DDRCC1_PHY_DPIC_GRCOMP_VREF_0->Bits.comp_vref_grp1 = DynamicVars[Channel][COMP_VREF_DPC];
    DYNSTRUCT_DDRCC1_PHY_DPIC_GRCOMP_VREF_0->Bits.comp_vref_grp2 = DynamicVars[Channel][COMP_VREF2_DPC];
    DYNSTRUCT_DDRCC1_PHY_DPIC_GRCOMP_VREF_0->Bits.comp_vref_grp3 = DynamicVars[Channel][COMP_VREF3_DPC];
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_7:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0 = (RK2RKCTL2_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0->Bits.b0n0_wrcmd2rkchglatency = DynamicVars[Channel][WL0]-7;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_8:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0 = (RK2RKCTL2_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0->Bits.b0n0_wrcmd2rkchglatency = (DynamicVars[Channel][wr_pream0]==1)?DynamicVars[Channel][WL0]-7:DynamicVars[Channel][WL0]-8;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_7:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1 = (RK2RKCTL2_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1->Bits.b0n1_wrcmd2rkchglatency = DynamicVars[Channel][WL0]-7;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_8:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1 = (RK2RKCTL2_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1->Bits.b0n1_wrcmd2rkchglatency = (DynamicVars[Channel][wr_pream0]==1)?DynamicVars[Channel][WL0]-7:DynamicVars[Channel][WL0]-8;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_9:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0 = (RK2RKCTL2_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0->Bits.b0n0_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+2;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_10:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0 = (RK2RKCTL2_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0->Bits.b0n0_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+2;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_11:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0 = (RK2RKCTL2_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0->Bits.b0n0_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+3;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_12:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0 = (RK2RKCTL2_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0->Bits.b0n0_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+3;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N0_13:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0 = (RK2RKCTL2_B0N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N0->Bits.b0n0_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+4;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_9:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1 = (RK2RKCTL2_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1->Bits.b0n1_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+2;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_10:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1 = (RK2RKCTL2_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1->Bits.b0n1_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+2;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_11:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1 = (RK2RKCTL2_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1->Bits.b0n1_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+3;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_12:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1 = (RK2RKCTL2_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1->Bits.b0n1_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+3;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B0N1_13:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1 = (RK2RKCTL2_B0N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B0N1->Bits.b0n1_rdcmd2rkchglatency = DynamicVars[Channel][RL0]-7+4;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_7:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0 = (RK2RKCTL2_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0->Bits.b1n0_wrcmd2rkchglatency = DynamicVars[Channel][WL1]-7;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_8:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0 = (RK2RKCTL2_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0->Bits.b1n0_wrcmd2rkchglatency = (DynamicVars[Channel][wr_pream1]==1)?DynamicVars[Channel][WL1]-7:DynamicVars[Channel][WL1]-8;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_7:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1 = (RK2RKCTL2_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1->Bits.b1n1_wrcmd2rkchglatency = DynamicVars[Channel][WL1]-7;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_8:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1 = (RK2RKCTL2_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1->Bits.b1n1_wrcmd2rkchglatency = (DynamicVars[Channel][wr_pream1]==1)?DynamicVars[Channel][WL1]-7:DynamicVars[Channel][WL1]-8;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_9:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0 = (RK2RKCTL2_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0->Bits.b1n0_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+2;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_10:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0 = (RK2RKCTL2_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0->Bits.b1n0_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+2;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_11:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0 = (RK2RKCTL2_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0->Bits.b1n0_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+3;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_12:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0 = (RK2RKCTL2_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0->Bits.b1n0_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+3;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N0_13:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0 = (RK2RKCTL2_B1N0_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N0->Bits.b1n0_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+4;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_9:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1 = (RK2RKCTL2_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1->Bits.b1n1_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+2;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_10:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1 = (RK2RKCTL2_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1->Bits.b1n1_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+2;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_11:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1 = (RK2RKCTL2_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1->Bits.b1n1_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+3;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_12:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1 = (RK2RKCTL2_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1->Bits.b1n1_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+3;
    break;
  case DYN_DDRDQ_PHY_RK2RKCTL2_B1N1_13:
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1 = (RK2RKCTL2_B1N1_DDRDQ_PHY_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_PHY_RK2RKCTL2_B1N1->Bits.b1n1_rdcmd2rkchglatency = DynamicVars[Channel][RL1]-7+4;
    break;
  case DYN_CPGC_CPGC_ERR_ECC_MASK:
    DYNSTRUCT_CPGC_CPGC_ERR_ECC_MASK = (CPGC_ERR_ECC_MASK_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_ERR_ECC_MASK->Bits.ecc_errchk_mask = DynamicVars[Channel][ECC_MASK];
    break;
  case DYN_CPGC_CPGC_SEQ_CFG_A:
    DYNSTRUCT_CPGC_CPGC_SEQ_CFG_A = (CPGC_SEQ_CFG_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SEQ_CFG_A->Bits.loopcount = DynamicVars[Channel][LOOP_COUNT];
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_CTL_A:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_A = (CPGC_SUBSEQ0_CTL_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_A->Bits.number_of_bursts = DynamicVars[Channel][NUM_BURSTS];
    break;
  case DYN_CPGC_CPGC_SUBSEQ1_CTL_A:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_A = (CPGC_SUBSEQ1_CTL_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_A->Bits.number_of_bursts = DynamicVars[Channel][NUM_BURSTS];
    break;
  case DYN_CPGC_CPGC_SUBSEQ2_CTL_A:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_A = (CPGC_SUBSEQ2_CTL_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_A->Bits.number_of_bursts = DynamicVars[Channel][NUM_BURSTS];
    break;
  case DYN_CPGC_CPGC_SUBSEQ3_CTL_A:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_CTL_A = (CPGC_SUBSEQ3_CTL_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_CTL_A->Bits.number_of_bursts = DynamicVars[Channel][NUM_BURSTS];
    break;
  case DYN_CPGC_CPGC_DPAT_CFG:
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG = (CPGC_DPAT_CFG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.reload_lfsr_seed_rate = DynamicVars[Channel][RELOAD_LFSR_SEED_RATE];
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.save_lfsr_seed_rate = DynamicVars[Channel][SAVE_LFSR_SEED_RATE];
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.uniseq0_mode = 0x2;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.uniseq1_mode = 0x2;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.uniseq2_mode = 0x2;
    break;
  case DYN_CPGC_CPGC_DPAT_XTRA_LFSR_CFG:
    DYNSTRUCT_CPGC_CPGC_DPAT_XTRA_LFSR_CFG = (CPGC_DPAT_XTRA_LFSR_CFG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_XTRA_LFSR_CFG->Bits.ext_dpat_buf_rotate_en = 0x1;
    DYNSTRUCT_CPGC_CPGC_DPAT_XTRA_LFSR_CFG->Bits.lane_rotate_rate = DynamicVars[Channel][LANE_ROTATE_RATE];
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_CTL_B:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B = (CPGC_SUBSEQ0_CTL_B_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.subsequence_cadb_deselect_on = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.power_mode_on = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.subsequence_wait_refresh_block = 0x1;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.timer = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.request_data_size = DynamicVars[Channel][BUS_WIDTH];
    break;
  case DYN_CPGC_CPGC_SUBSEQ1_CTL_B:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_B = (CPGC_SUBSEQ1_CTL_B_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_B->Bits.subsequence_cadb_deselect_on = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_B->Bits.power_mode_on = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_B->Bits.subsequence_wait_refresh_block = 0x1;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_B->Bits.timer = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_B->Bits.request_data_size = DynamicVars[Channel][BUS_WIDTH];
    break;
  case DYN_CPGC_CPGC_SUBSEQ2_CTL_B:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_B = (CPGC_SUBSEQ2_CTL_B_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_B->Bits.subsequence_cadb_deselect_on = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_B->Bits.power_mode_on = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_B->Bits.subsequence_wait_refresh_block = 0x1;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_B->Bits.timer = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_B->Bits.request_data_size = DynamicVars[Channel][BUS_WIDTH];
    break;
  case DYN_CPGC_CPGC_SUBSEQ3_CTL_B:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_CTL_B = (CPGC_SUBSEQ3_CTL_B_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_CTL_B->Bits.subsequence_cadb_deselect_on = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_CTL_B->Bits.power_mode_on = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_CTL_B->Bits.subsequence_wait_refresh_block = 0x1;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_CTL_B->Bits.timer = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_CTL_B->Bits.request_data_size = DynamicVars[Channel][BUS_WIDTH];
    break;
  case DYN_CPGC_CPGC_DPAT_CFG_1:
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG = (CPGC_DPAT_CFG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.ecc_disable = DynamicVars[Channel][ECC_DISABLED];
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_FIX:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX = (CPGC_SUBSEQ0_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX->Bits.fix_segment = DynamicVars[Channel][FIX_SEGMENT_RANK_SELECT_0];
    break;
  case DYN_CPGC_CPGC_SUBSEQ1_FIX:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_FIX = (CPGC_SUBSEQ1_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_FIX->Bits.fix_segment = DynamicVars[Channel][FIX_SEGMENT_RANK_SELECT_0];
    break;
  case DYN_CPGC_CPGC_SUBSEQ2_FIX:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_FIX = (CPGC_SUBSEQ2_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_FIX->Bits.fix_segment = DynamicVars[Channel][FIX_SEGMENT_RANK_SELECT_1];
    break;
  case DYN_CPGC_CPGC_SUBSEQ3_FIX:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_FIX = (CPGC_SUBSEQ3_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_FIX->Bits.fix_segment = DynamicVars[Channel][FIX_SEGMENT_RANK_SELECT_1];
    break;
  case DYN_CPGC_CPGC_DPAT_UNISEQ0:
    DYNSTRUCT_CPGC_CPGC_DPAT_UNISEQ0 = (CPGC_DPAT_UNISEQ0_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_UNISEQ0->Bits.pattern_buffer = DynamicVars[Channel][VIC_PATTERN];
    break;
  case DYN_CPGC_CPGC_DPAT_UNISEQ1:
    DYNSTRUCT_CPGC_CPGC_DPAT_UNISEQ1 = (CPGC_DPAT_UNISEQ1_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_UNISEQ1->Bits.pattern_buffer = DynamicVars[Channel][AGG_PATTERN];
    break;
  case DYN_CPGC_CPGC_SEQ_CFG_A_1:
    DYNSTRUCT_CPGC_CPGC_SEQ_CFG_A = (CPGC_SEQ_CFG_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SEQ_CFG_A->Bits.subsequence_end_pointer = DynamicVars[Channel][SEQ_END];
    DYNSTRUCT_CPGC_CPGC_SEQ_CFG_A->Bits.subsequence_start_pointer = DynamicVars[Channel][SEQ_START];
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_CTL_A_1:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_A = (CPGC_SUBSEQ0_CTL_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_A->Bits.number_of_bursts = DynamicVars[Channel][NUM_BURSTS];
    break;
  case DYN_CPGC_CPGC_SUBSEQ1_CTL_A_1:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_A = (CPGC_SUBSEQ1_CTL_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_A->Bits.number_of_bursts = DynamicVars[Channel][NUM_BURSTS];
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_FIX_1:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX = (CPGC_SUBSEQ0_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX->Bits.fix_segment = DynamicVars[Channel][FIX_SEGMENT_RANK_SELECT];
    break;
  case DYN_CPGC_CPGC_SUBSEQ1_FIX_1:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_FIX = (CPGC_SUBSEQ1_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_FIX->Bits.fix_segment = DynamicVars[Channel][FIX_SEGMENT_RANK_SELECT];
    break;
  case DYN_CPGC_CPGC_SUBSEQ2_FIX_1:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_FIX = (CPGC_SUBSEQ2_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_FIX->Bits.fix_segment = DynamicVars[Channel][FIX_SEGMENT_RANK_SELECT];
    break;
  case DYN_CPGC_CPGC_SUBSEQ2_VAR:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_VAR = (CPGC_SUBSEQ2_VAR_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_VAR->Bits.var_hi_shift = DynamicVars[Channel][VAR_SEG_HIGHADDR_HI];
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_VAR->Bits.var_lo_shift = DynamicVars[Channel][VAR_SEG_HIGHADDR_LO];
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_VAR->Bits.var_scramble = 0x1;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_VAR->Bits.var_segment = 0xD38;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_VAR->Bits.var_width = 0xA;
    break;
  case DYN_CPGC_CPGC_SUBSEQ3_FIX_1:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_FIX = (CPGC_SUBSEQ3_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_FIX->Bits.fix_segment = DynamicVars[Channel][FIX_SEGMENT_RANK_SELECT];
    break;
  case DYN_CPGC_CPGC_SUBSEQ3_VAR:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_VAR = (CPGC_SUBSEQ3_VAR_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_VAR->Bits.var_hi_shift = DynamicVars[Channel][VAR_SEG_HIGHADDR_HI];
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_VAR->Bits.var_lo_shift = DynamicVars[Channel][VAR_SEG_HIGHADDR_LO];
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_VAR->Bits.var_scramble = 0x1;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_VAR->Bits.var_segment = 0xD38;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_VAR->Bits.var_width = 0xA;
    break;
  case DYN_CPGC_CPGC_CADB_BUFA0:
    DYNSTRUCT_CPGC_CPGC_CADB_BUFA0 = (CPGC_CADB_BUFA0_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_CADB_BUFA0->Bits.cadb_data_address = DynamicVars[Channel][CADB_ROW_COL_0];
    break;
  case DYN_CPGC_CPGC_CADB_BUFA1:
    DYNSTRUCT_CPGC_CPGC_CADB_BUFA1 = (CPGC_CADB_BUFA1_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_CADB_BUFA1->Bits.cadb_data_address = DynamicVars[Channel][CADB_ROW_COL_1];
    break;
  case DYN_CPGC_CPGC_CADB_BUFA2:
    DYNSTRUCT_CPGC_CPGC_CADB_BUFA2 = (CPGC_CADB_BUFA2_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_CADB_BUFA2->Bits.cadb_data_address = DynamicVars[Channel][CADB_ROW_COL_2];
    break;
  case DYN_CPGC_CPGC_CADB_BUFA3:
    DYNSTRUCT_CPGC_CPGC_CADB_BUFA3 = (CPGC_CADB_BUFA3_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_CADB_BUFA3->Bits.cadb_data_address = DynamicVars[Channel][CADB_ROW_COL_3];
    break;
  case DYN_CPGC_CPGC_CADB_BUFA0_1:
    DYNSTRUCT_CPGC_CPGC_CADB_BUFA0 = (CPGC_CADB_BUFA0_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_CADB_BUFA0->Bits.cadb_data_bank = DynamicVars[Channel][CADB_BANK_0];
    break;
  case DYN_CPGC_CPGC_CADB_BUFA1_1:
    DYNSTRUCT_CPGC_CPGC_CADB_BUFA1 = (CPGC_CADB_BUFA1_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_CADB_BUFA1->Bits.cadb_data_bank = DynamicVars[Channel][CADB_BANK_1];
    break;
  case DYN_CPGC_CPGC_CADB_BUFA2_1:
    DYNSTRUCT_CPGC_CPGC_CADB_BUFA2 = (CPGC_CADB_BUFA2_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_CADB_BUFA2->Bits.cadb_data_bank = DynamicVars[Channel][CADB_BANK_2];
    break;
  case DYN_CPGC_CPGC_CADB_BUFA3_1:
    DYNSTRUCT_CPGC_CPGC_CADB_BUFA3 = (CPGC_CADB_BUFA3_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_CADB_BUFA3->Bits.cadb_data_bank = DynamicVars[Channel][CADB_BANK_3];
    break;
  case DYN_CPGC_CPGC_CADB_BUFB0:
    DYNSTRUCT_CPGC_CPGC_CADB_BUFB0 = (CPGC_CADB_BUFB0_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_CADB_BUFB0->Bits.cadb_data_cmd = DynamicVars[Channel][CADB_CMD_0];
    break;
  case DYN_CPGC_CPGC_CADB_BUFB1:
    DYNSTRUCT_CPGC_CPGC_CADB_BUFB1 = (CPGC_CADB_BUFB1_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_CADB_BUFB1->Bits.cadb_data_cmd = DynamicVars[Channel][CADB_CMD_1];
    break;
  case DYN_CPGC_CPGC_CADB_BUFB2:
    DYNSTRUCT_CPGC_CPGC_CADB_BUFB2 = (CPGC_CADB_BUFB2_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_CADB_BUFB2->Bits.cadb_data_cmd = DynamicVars[Channel][CADB_CMD_2];
    break;
  case DYN_CPGC_CPGC_CADB_BUFB3:
    DYNSTRUCT_CPGC_CPGC_CADB_BUFB3 = (CPGC_CADB_BUFB3_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_CADB_BUFB3->Bits.cadb_data_cmd = DynamicVars[Channel][CADB_CMD_3];
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_VAR_REG:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_VAR_REG = (CPGC_SUBSEQ0_VAR_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_VAR_REG->Bits.start_addr = DynamicVars[Channel][MEM_LOW_ADDRESS];
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_FIX_REG:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX_REG = (CPGC_SUBSEQ0_FIX_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX_REG->Bits.wrap_addr = DynamicVars[Channel][TOTAL_CACHE_LINES];
    break;
  case DYN_CPGC_CPGC_SUBSEQ1_VAR_REG:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_VAR_REG = (CPGC_SUBSEQ1_VAR_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_VAR_REG->Bits.start_addr = DynamicVars[Channel][MEM_LOW_ADDRESS];
    break;
  case DYN_CPGC_CPGC_SUBSEQ1_FIX_REG:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_FIX_REG = (CPGC_SUBSEQ1_FIX_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_FIX_REG->Bits.wrap_addr = DynamicVars[Channel][TOTAL_CACHE_LINES];
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_CTL_B_1:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B = (CPGC_SUBSEQ0_CTL_B_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.subsequence_cadb_seeds_save_en = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.subsequence_cadb_select_on = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.subsequence_cadb_deselect_on = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.power_mode_on = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.timer = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.subsequence_wait_refresh_block = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.request_data_size = DynamicVars[Channel][BUS_WIDTH];
    break;
  case DYN_CPGC_CPGC_SUBSEQ1_CTL_B_1:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_B = (CPGC_SUBSEQ1_CTL_B_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_B->Bits.subsequence_cadb_seeds_save_en = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_B->Bits.subsequence_cadb_select_on = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_B->Bits.subsequence_cadb_deselect_on = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_B->Bits.power_mode_on = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_B->Bits.timer = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_B->Bits.subsequence_wait_refresh_block = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_B->Bits.request_data_size = DynamicVars[Channel][BUS_WIDTH];
    break;
  case DYN_CPGC_CPGC_SEQ_CFG_A_2:
    DYNSTRUCT_CPGC_CPGC_SEQ_CFG_A = (CPGC_SEQ_CFG_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SEQ_CFG_A->Bits.subsequence_end_pointer = DynamicVars[Channel][SEQ_END];
    DYNSTRUCT_CPGC_CPGC_SEQ_CFG_A->Bits.subsequence_start_pointer = DynamicVars[Channel][SEQ_START];
    DYNSTRUCT_CPGC_CPGC_SEQ_CFG_A->Bits.loopcount = 0x1;
    DYNSTRUCT_CPGC_CPGC_SEQ_CFG_A->Bits.initialization_mode = 0x1;
    DYNSTRUCT_CPGC_CPGC_SEQ_CFG_A->Bits.global_stop_bind = 0x0;
    DYNSTRUCT_CPGC_CPGC_SEQ_CFG_A->Bits.global_start_bind = 0x0;
    DYNSTRUCT_CPGC_CPGC_SEQ_CFG_A->Bits.stop_on_wrap = 0x1;
    DYNSTRUCT_CPGC_CPGC_SEQ_CFG_A->Bits.addr_bkw_comp = 0x1;
    break;
  case DYN_CPGC_CPGC_DPAT_BUF_CTL:
    DYNSTRUCT_CPGC_CPGC_DPAT_BUF_CTL = (CPGC_DPAT_BUF_CTL_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_BUF_CTL->Bits.buf_end_pointer = DynamicVars[Channel][BUF_END_PTR];
    DYNSTRUCT_CPGC_CPGC_DPAT_BUF_CTL->Bits.buf_start_pointer = DynamicVars[Channel][BUF_START_PTR];
    DYNSTRUCT_CPGC_CPGC_DPAT_BUF_CTL->Bits.buf_pointer_inc_rate = 0x0;
    break;
  case DYN_DUNIT_DRAM_CMD_DDR4:
    DYNSTRUCT_DUNIT_DRAM_CMD_DDR4 = (DRAM_CMD_DDR4_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD_DDR4->Bits.command = 0x2;
    DYNSTRUCT_DUNIT_DRAM_CMD_DDR4->Bits.act_n = 0x1;
    DYNSTRUCT_DUNIT_DRAM_CMD_DDR4->Bits.bankaddress = 0x0;
    DYNSTRUCT_DUNIT_DRAM_CMD_DDR4->Bits.bankgroup = 0x0;
    DYNSTRUCT_DUNIT_DRAM_CMD_DDR4->Bits.memoryaddress = 0x400;
    DYNSTRUCT_DUNIT_DRAM_CMD_DDR4->Bits.rankselect = DynamicVars[Channel][RANK_INDEX];
    DYNSTRUCT_DUNIT_DRAM_CMD_DDR4->Bits.ba = 0x0;
    DYNSTRUCT_DUNIT_DRAM_CMD_DDR4->Bits.mpr = 0x0;
    DYNSTRUCT_DUNIT_DRAM_CMD_DDR4->Bits.prea = 0x0;
    break;
  case DYN_DUNIT_DRAM_CMD_DDR3:
    DYNSTRUCT_DUNIT_DRAM_CMD_DDR3 = (DRAM_CMD_DDR3_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD_DDR3->Bits.command = 0x2;
    DYNSTRUCT_DUNIT_DRAM_CMD_DDR3->Bits.bankaddress = 0x0;
    DYNSTRUCT_DUNIT_DRAM_CMD_DDR3->Bits.memoryaddress = 0x400;
    DYNSTRUCT_DUNIT_DRAM_CMD_DDR3->Bits.rankselect = DynamicVars[Channel][RANK_INDEX];
    DYNSTRUCT_DUNIT_DRAM_CMD_DDR3->Bits.reserved = 0x0;
    break;
  case DYN_DDRDQ_RCVENCTL_B0N0:
    DYNSTRUCT_DDRDQ_RCVENCTL_B0N0 = (RCVENCTL_B0N0_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_RCVENCTL_B0N0->Bits.b0n0_rdcmd2rcven = DynamicVars[Channel][RDCMD2RCVEN_LATENCY];
    break;
  case DYN_DDRDQ_RCVENCTL_B0N1:
    DYNSTRUCT_DDRDQ_RCVENCTL_B0N1 = (RCVENCTL_B0N1_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_RCVENCTL_B0N1->Bits.b0n1_rdcmd2rcven = DynamicVars[Channel][RDCMD2RCVEN_LATENCY];
    break;
  case DYN_DDRDQ_RCVENCTL_B0N0_1:
    DYNSTRUCT_DDRDQ_RCVENCTL_B0N0 = (RCVENCTL_B0N0_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_RCVENCTL_B0N0->Bits.b0n0_rdcmd2rcven = DynamicVars[Channel][N0_RDCMD2RCVEN];
    break;
  case DYN_DDRDQ_RCVENCTL_B0N1_1:
    DYNSTRUCT_DDRDQ_RCVENCTL_B0N1 = (RCVENCTL_B0N1_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_RCVENCTL_B0N1->Bits.b0n1_rdcmd2rcven = DynamicVars[Channel][N1_RDCMD2RCVEN];
    break;
  case DYN_DUNIT_DRAM_CMD_126:
    DYNSTRUCT_DUNIT_DRAM_CMD = (DRAM_CMD_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAM_CMD->Bits.dram_cmd = DynamicVars[Channel][REG_DATA];
    break;
  case DYN_DUNIT_DPDA_ENTRY_DRAM_CMD_MISC:
    DYNSTRUCT_DUNIT_DPDA_ENTRY_DRAM_CMD_MISC = (DPDA_ENTRY_DRAM_CMD_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DPDA_ENTRY_DRAM_CMD_MISC->Bits.dpda_entry_dram_cmd = DynamicVars[Channel][PDA_ENTRY];
    break;
  case DYN_DUNIT_DPDA_DRAM_CMD_MISC:
    DYNSTRUCT_DUNIT_DPDA_DRAM_CMD_MISC = (DPDA_DRAM_CMD_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DPDA_DRAM_CMD_MISC->Bits.dpda_dram_cmd = DynamicVars[Channel][PDA_CMD];
    break;
  case DYN_DUNIT_DPDA_EXIT_DRAM_CMD_MISC:
    DYNSTRUCT_DUNIT_DPDA_EXIT_DRAM_CMD_MISC = (DPDA_EXIT_DRAM_CMD_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DPDA_EXIT_DRAM_CMD_MISC->Bits.dpda_exit_dram_cmd = DynamicVars[Channel][PDA_EXIT];
    break;
  case DYN_DUNIT_DPDA_MODE_CONTROL:
    DYNSTRUCT_DUNIT_DPDA_MODE_CONTROL = (DPDA_MODE_CONTROL_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DPDA_MODE_CONTROL->Bits.pdamask = DynamicVars[Channel][PDA_MASK];
    break;
  case DYN_DDRDQ_DQSFSM_B0N0:
    DYNSTRUCT_DDRDQ_DQSFSM_B0N0 = (DQSFSM_B0N0_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_DQSFSM_B0N0->Bits.b0n0_wrcmd2dqsstart = DynamicVars[Channel][WRCMD2DQSSTART_LATENCY];
    break;
  case DYN_DDRDQ_DQSFSM_B0N1:
    DYNSTRUCT_DDRDQ_DQSFSM_B0N1 = (DQSFSM_B0N1_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_DQSFSM_B0N1->Bits.b0n1_wrcmd2dqsstart = DynamicVars[Channel][WRCMD2DQSSTART_LATENCY];
    break;
  case DYN_DDRDQ_DQSFSM_B0N0_1:
    DYNSTRUCT_DDRDQ_DQSFSM_B0N0 = (DQSFSM_B0N0_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_DQSFSM_B0N0->Bits.b0n0_wrcmd2dqsstart = DynamicVars[Channel][WRCMD2DQSSTART_LATENCY]-1;
    break;
  case DYN_DDRDQ_DQSFSM_B0N1_1:
    DYNSTRUCT_DDRDQ_DQSFSM_B0N1 = (DQSFSM_B0N1_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_DQSFSM_B0N1->Bits.b0n1_wrcmd2dqsstart = DynamicVars[Channel][WRCMD2DQSSTART_LATENCY]-1;
    break;
  case DYN_DDRCC0_DIGCTL_CH0:
    DYNSTRUCT_DDRCC0_DIGCTL_CH0 = (DIGCTL_CH0_DDRCC0_STRUCT *) Value;
    DYNSTRUCT_DDRCC0_DIGCTL_CH0->Bits.ch0_wrlvl = DynamicVars[Channel][WRLVLMODEVAR];
    break;
  case DYN_DDRCC2_DIGCTL_CH0:
    DYNSTRUCT_DDRCC2_DIGCTL_CH0 = (DIGCTL_CH0_DDRCC2_STRUCT *) Value;
    DYNSTRUCT_DDRCC2_DIGCTL_CH0->Bits.ch0_wrlvl = DynamicVars[Channel][WRLVLMODEVAR];
    break;
  case DYN_DDRDQ_DIGCTL_BL0:
    DYNSTRUCT_DDRDQ_DIGCTL_BL0 = (DIGCTL_BL0_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_DIGCTL_BL0->Bits.b0_wrlvl = DynamicVars[Channel][WRLVLMODEVAR];
    break;
  case DYN_DUNIT_DCS_2:
    DYNSTRUCT_DUNIT_DCS = (DCS_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DCS->Bits.odtval = DynamicVars[Channel][ODTVAL_FORCE_ON];
    break;
  case DYN_DDRDQ_RDVLDCTL_BL0:
    DYNSTRUCT_DDRDQ_RDVLDCTL_BL0 = (RDVLDCTL_BL0_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_RDVLDCTL_BL0->Bits.b0_rdcmd2rdvld = (DynamicVars[Channel][TCL] + 6) / 2;
    break;
  case DYN_DUNIT_DTR3_3:
    DYNSTRUCT_DUNIT_DTR3 = (DTR3_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR3->Bits.tcmd = DynamicVars[Channel][TCMD_CMD];
    break;
  case DYN_DUNIT_DTR6_3:
    DYNSTRUCT_DUNIT_DTR6 = (DTR6_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DTR6->Bits.txp = DynamicVars[Channel][TXP_CMD];
    break;
  case DYN_DUNIT_COMMON_SSKPD4:
    DYNSTRUCT_DUNIT_COMMON_SSKPD4 = (SSKPD4_DUNIT_COMMON_STRUCT *) Value;
    DYNSTRUCT_DUNIT_COMMON_SSKPD4->Bits.val = DynamicVars[Channel][PATH_ENABLE];
    break;
  case DYN_PMC_PCI_MMR_PCH_PM_STS:
    DYNSTRUCT_PMC_PCI_MMR_PCH_PM_STS = (PCH_PM_STS_PMC_PCI_MMR_STRUCT *) Value;
    DYNSTRUCT_PMC_PCI_MMR_PCH_PM_STS->Bits.spd_ddr_speed = DynamicVars[Channel][SPD_DDR_SPEED];
    DYNSTRUCT_PMC_PCI_MMR_PCH_PM_STS->Bits.spd_bios_reset = 0x1;
    DYNSTRUCT_PMC_PCI_MMR_PCH_PM_STS->Bits.adr_rst_sts = 0x0;
    DYNSTRUCT_PMC_PCI_MMR_PCH_PM_STS->Bits.ie_ue_sts = 0x0;
    DYNSTRUCT_PMC_PCI_MMR_PCH_PM_STS->Bits.me_ue_sts = 0x0;
    break;
  case DYN_DUNIT_COMMON_MRC_FLOW_SSKPD0:
    DYNSTRUCT_DUNIT_COMMON_MRC_FLOW_SSKPD0 = (MRC_FLOW_SSKPD0_DUNIT_COMMON_STRUCT *) Value;
    DYNSTRUCT_DUNIT_COMMON_MRC_FLOW_SSKPD0->Bits.mrcspdfrequency = DynamicVars[Channel][MRC_SPD_FREQUENCY];
    break;
  case DYN_CPGC_CPGC_DPAT_CFG_2:
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG = (CPGC_DPAT_CFG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.uniseq2_mode = 0x1;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.uniseq1_mode = 0x1;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.uniseq0_mode = 0x1;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.reload_lfsr_seed_rate = 0x0;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.ecc_disable = DynamicVars[Channel][ECC_DISABLED];
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_FIX_2:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX = (CPGC_SUBSEQ0_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX->Bits.fix_segment = DynamicVars[Channel][FIX_SEGMENT_RANK_BOGUS];
    break;
  case DYN_CPGC_CPGC_SUBSEQ1_FIX_2:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_FIX = (CPGC_SUBSEQ1_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_FIX->Bits.fix_segment = DynamicVars[Channel][FIX_SEGMENT_RANK_SELECT_0];
    break;
  case DYN_CPGC_CPGC_SUBSEQ2_FIX_2:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_FIX = (CPGC_SUBSEQ2_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_FIX->Bits.fix_segment = DynamicVars[Channel][FIX_SEGMENT_RANK_BOGUS];
    break;
  case DYN_CPGC_CPGC_SUBSEQ3_FIX_2:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_FIX = (CPGC_SUBSEQ3_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_FIX->Bits.fix_segment = DynamicVars[Channel][FIX_SEGMENT_RANK_SELECT_1];
    break;
  case DYN_CPGC_CPGC_SEQ_CFG_A_3:
    DYNSTRUCT_CPGC_CPGC_SEQ_CFG_A = (CPGC_SEQ_CFG_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SEQ_CFG_A->Bits.subsequence_start_pointer = DynamicVars[Channel][SEQ_START];
    DYNSTRUCT_CPGC_CPGC_SEQ_CFG_A->Bits.subsequence_end_pointer = DynamicVars[Channel][SEQ_END];
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_CTL_A_2:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_A = (CPGC_SUBSEQ0_CTL_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_A->Bits.subsequence_type = DynamicVars[Channel][SEQ0_TYPE];
    break;
  case DYN_CPGC_CPGC_SUBSEQ1_CTL_A_2:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_A = (CPGC_SUBSEQ1_CTL_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_A->Bits.subsequence_type = DynamicVars[Channel][SEQ1_TYPE];
    break;
  case DYN_CPGC_CPGC_SUBSEQ2_CTL_A_1:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_A = (CPGC_SUBSEQ2_CTL_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_A->Bits.subsequence_type = DynamicVars[Channel][SEQ2_TYPE];
    break;
  case DYN_CPGC_CPGC_SUBSEQ3_CTL_A_1:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_CTL_A = (CPGC_SUBSEQ3_CTL_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_CTL_A->Bits.subsequence_type = DynamicVars[Channel][SEQ3_TYPE];
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_FIX_3:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX = (CPGC_SUBSEQ0_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX->Bits.fix_segment = DynamicVars[Channel][FIX_SEGMENT_RANK_SELECT_0];
    break;
  case DYN_CPGC_CPGC_SUBSEQ1_FIX_3:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_FIX = (CPGC_SUBSEQ1_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_FIX->Bits.fix_segment = DynamicVars[Channel][FIX_SEGMENT_RANK_SELECT_1];
    break;
  case DYN_CPGC_CPGC_SUBSEQ2_FIX_3:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_FIX = (CPGC_SUBSEQ2_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_FIX->Bits.fix_segment = DynamicVars[Channel][FIX_SEGMENT_RANK_SELECT_2];
    break;
  case DYN_CPGC_CPGC_SUBSEQ3_FIX_3:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_FIX = (CPGC_SUBSEQ3_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_FIX->Bits.fix_segment = DynamicVars[Channel][FIX_SEGMENT_RANK_SELECT_3];
    break;
  case DYN_CPGC_CPGC_ERR_ECC_MASK_1:
    DYNSTRUCT_CPGC_CPGC_ERR_ECC_MASK = (CPGC_ERR_ECC_MASK_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_ERR_ECC_MASK->Bits.ecc_errchk_mask = DynamicVars[Channel][ECC_MASK];
    break;
  case DYN_CPGC_CPGC_DPAT_CFG_3:
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG = (CPGC_DPAT_CFG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.ecc_disable = DynamicVars[Channel][ECC_DISABLED];
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_CTL_B_2:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B = (CPGC_SUBSEQ0_CTL_B_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.request_data_size = DynamicVars[Channel][BUS_WIDTH];
    break;
  case DYN_CPGC_CPGC_SUBSEQ1_CTL_B_2:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_B = (CPGC_SUBSEQ1_CTL_B_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_B->Bits.request_data_size = DynamicVars[Channel][BUS_WIDTH];
    break;
  case DYN_CPGC_CPGC_SUBSEQ2_CTL_B_1:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_B = (CPGC_SUBSEQ2_CTL_B_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_B->Bits.request_data_size = DynamicVars[Channel][BUS_WIDTH];
    break;
  case DYN_CPGC_CPGC_SUBSEQ3_CTL_B_1:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_CTL_B = (CPGC_SUBSEQ3_CTL_B_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ3_CTL_B->Bits.request_data_size = DynamicVars[Channel][BUS_WIDTH];
    break;
  case DYN_DUNIT_DRP_DATA:
    DYNSTRUCT_DUNIT_DRP_DATA = (DRP_DATA_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRP_DATA->Bits.data = DynamicVars[Channel][PG_DRP];
    break;
  case DYN_DUNIT_DMAP_MISC_1:
    DYNSTRUCT_DUNIT_DMAP_MISC = (DMAP_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP_MISC->Bits.data = DynamicVars[Channel][PG_DMAP];
    break;
  case DYN_DUNIT_DMAP1_MISC_1:
    DYNSTRUCT_DUNIT_DMAP1_MISC = (DMAP1_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP1_MISC->Bits.data = DynamicVars[Channel][PG_DMAP_1];
    break;
  case DYN_DUNIT_DMAP2_MISC_1:
    DYNSTRUCT_DUNIT_DMAP2_MISC = (DMAP2_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP2_MISC->Bits.data = DynamicVars[Channel][PG_DMAP_2];
    break;
  case DYN_DUNIT_DMAP3_MISC_1:
    DYNSTRUCT_DUNIT_DMAP3_MISC = (DMAP3_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP3_MISC->Bits.data = DynamicVars[Channel][PG_DMAP_3];
    break;
  case DYN_DUNIT_DMAP4_MISC_1:
    DYNSTRUCT_DUNIT_DMAP4_MISC = (DMAP4_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP4_MISC->Bits.data = DynamicVars[Channel][PG_DMAP_4];
    break;
  case DYN_DUNIT_DMAP5_MISC_1:
    DYNSTRUCT_DUNIT_DMAP5_MISC = (DMAP5_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP5_MISC->Bits.data = DynamicVars[Channel][PG_DMAP_5];
    break;
  case DYN_DUNIT_COMMON_DZQPARAM_DATA:
    DYNSTRUCT_DUNIT_COMMON_DZQPARAM_DATA = (DZQPARAM_DATA_DUNIT_COMMON_STRUCT *) Value;
    DYNSTRUCT_DUNIT_COMMON_DZQPARAM_DATA->Bits.data = DynamicVars[Channel][PG_DZQPARAM];
    break;
  case DYN_DUNIT_DPMC0_DATA:
    DYNSTRUCT_DUNIT_DPMC0_DATA = (DPMC0_DATA_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DPMC0_DATA->Bits.data = DynamicVars[Channel][PG_DPMC0];
    break;
  case DYN_DUNIT_COMMON_DPMC_DATA:
    DYNSTRUCT_DUNIT_COMMON_DPMC_DATA = (DPMC_DATA_DUNIT_COMMON_STRUCT *) Value;
    DYNSTRUCT_DUNIT_COMMON_DPMC_DATA->Bits.data = DynamicVars[Channel][PG_DPMC];
    break;
  case DYN_DUNIT_DECCCTRL_DATA:
    DYNSTRUCT_DUNIT_DECCCTRL_DATA = (DECCCTRL_DATA_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DECCCTRL_DATA->Bits.data = DynamicVars[Channel][PG_DECCCTRL];
    break;
  case DYN_DUNIT_DPATROL_SCRUB_CFG_DATA:
    DYNSTRUCT_DUNIT_DPATROL_SCRUB_CFG_DATA = (DPATROL_SCRUB_CFG_DATA_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DPATROL_SCRUB_CFG_DATA->Bits.data = DynamicVars[Channel][PG_DPATROL_SCRUB];
    break;
  case DYN_DUNIT_DCS_DATA:
    DYNSTRUCT_DUNIT_DCS_DATA = (DCS_DATA_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DCS_DATA->Bits.data = DynamicVars[Channel][PG_DCS];
    break;
  case DYN_DUNIT_COMMON_DRFC2_DATA:
    DYNSTRUCT_DUNIT_COMMON_DRFC2_DATA = (DRFC2_DATA_DUNIT_COMMON_STRUCT *) Value;
    DYNSTRUCT_DUNIT_COMMON_DRFC2_DATA->Bits.data = DynamicVars[Channel][PG_DRFC2];
    break;
  case DYN_DUNIT_COMMON_DRFC0_DATA:
    DYNSTRUCT_DUNIT_COMMON_DRFC0_DATA = (DRFC0_DATA_DUNIT_COMMON_STRUCT *) Value;
    DYNSTRUCT_DUNIT_COMMON_DRFC0_DATA->Bits.data = DynamicVars[Channel][PG_DRFC0];
    break;
  case DYN_DUNIT_DRAPLCTL_DATA:
    DYNSTRUCT_DUNIT_DRAPLCTL_DATA = (DRAPLCTL_DATA_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAPLCTL_DATA->Bits.data = DynamicVars[Channel][PG_DRAPLCTL];
    break;
  case DYN_DUNIT_DRAPLPWR0_DATA:
    DYNSTRUCT_DUNIT_DRAPLPWR0_DATA = (DRAPLPWR0_DATA_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAPLPWR0_DATA->Bits.data = DynamicVars[Channel][PG_DRAPLWR0];
    break;
  case DYN_DUNIT_DRAPLPWR1_DATA:
    DYNSTRUCT_DUNIT_DRAPLPWR1_DATA = (DRAPLPWR1_DATA_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRAPLPWR1_DATA->Bits.data = DynamicVars[Channel][PG_DRAPLWR1];
    break;
  case DYN_DUNIT_COMMON_DSCH_DATA:
    DYNSTRUCT_DUNIT_COMMON_DSCH_DATA = (DSCH_DATA_DUNIT_COMMON_STRUCT *) Value;
    DYNSTRUCT_DUNIT_COMMON_DSCH_DATA->Bits.data = DynamicVars[Channel][PG_DSCH];
    break;
  case DYN_DUNIT_DMAP:
    DYNSTRUCT_DUNIT_DMAP = (DMAP_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP->Bits.rs1 = DynamicVars[Channel][PG_DIMMSEL];
    DYNSTRUCT_DUNIT_DMAP->Bits.rs0 = DynamicVars[Channel][PG_RNKSEL];
    DYNSTRUCT_DUNIT_DMAP->Bits.bg1 = DynamicVars[Channel][PG_BG1_SEL];
    DYNSTRUCT_DUNIT_DMAP->Bits.bg0 = DynamicVars[Channel][PG_BNK_SEL] + 0;
    DYNSTRUCT_DUNIT_DMAP->Bits.ba1 = DynamicVars[Channel][PG_BNK_SEL] + 3;
    DYNSTRUCT_DUNIT_DMAP->Bits.ba0 = DynamicVars[Channel][PG_BNK_SEL] + 2;
    break;
  case DYN_DUNIT_DMAP1_1:
    DYNSTRUCT_DUNIT_DMAP1 = (DMAP1_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP1->Bits.bxor = 0x0;
    DYNSTRUCT_DUNIT_DMAP1->Bits.ca11 = DynamicVars[Channel][PG_COL11SEL];
    break;
  case DYN_DUNIT_DMAP2:
    DYNSTRUCT_DUNIT_DMAP2 = (DMAP2_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP2->Bits.row5 = DynamicVars[Channel][PG_ROW_SEL] + 5;
    DYNSTRUCT_DUNIT_DMAP2->Bits.row4 = DynamicVars[Channel][PG_ROW_SEL] + 4;
    DYNSTRUCT_DUNIT_DMAP2->Bits.row3 = DynamicVars[Channel][PG_ROW_SEL] + 3;
    DYNSTRUCT_DUNIT_DMAP2->Bits.row2 = DynamicVars[Channel][PG_ROW_SEL] + 2;
    DYNSTRUCT_DUNIT_DMAP2->Bits.row1 = DynamicVars[Channel][PG_ROW_SEL] + 1;
    DYNSTRUCT_DUNIT_DMAP2->Bits.row0 = DynamicVars[Channel][PG_ROW_SEL];
    break;
  case DYN_DUNIT_DMAP3:
    DYNSTRUCT_DUNIT_DMAP3 = (DMAP3_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP3->Bits.row11 = DynamicVars[Channel][PG_ROW_SEL] + 11;
    DYNSTRUCT_DUNIT_DMAP3->Bits.row10 = DynamicVars[Channel][PG_ROW_SEL] + 10;
    DYNSTRUCT_DUNIT_DMAP3->Bits.row9 = DynamicVars[Channel][PG_ROW_SEL] + 9;
    DYNSTRUCT_DUNIT_DMAP3->Bits.row8 = DynamicVars[Channel][PG_ROW_SEL] + 8;
    DYNSTRUCT_DUNIT_DMAP3->Bits.row7 = DynamicVars[Channel][PG_ROW_SEL] + 7;
    DYNSTRUCT_DUNIT_DMAP3->Bits.row6 = DynamicVars[Channel][PG_ROW_SEL] + 6;
    break;
  case DYN_DUNIT_DMAP4:
    DYNSTRUCT_DUNIT_DMAP4 = (DMAP4_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP4->Bits.row17 = DynamicVars[Channel][PG_ROW_17SEL];
    DYNSTRUCT_DUNIT_DMAP4->Bits.row16 = DynamicVars[Channel][PG_ROW_16SEL];
    DYNSTRUCT_DUNIT_DMAP4->Bits.row15 = DynamicVars[Channel][PG_ROW_15SEL];
    DYNSTRUCT_DUNIT_DMAP4->Bits.row14 = DynamicVars[Channel][PG_ROW_14SEL];
    DYNSTRUCT_DUNIT_DMAP4->Bits.row13 = DynamicVars[Channel][PG_ROW_SEL] + 13;
    DYNSTRUCT_DUNIT_DMAP4->Bits.row12 = DynamicVars[Channel][PG_ROW_SEL] + 12;
    break;
  case DYN_CPGC_CPGC_DPAT_CFG_4:
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG = (CPGC_DPAT_CFG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.reload_lfsr_seed_rate = 0x0;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.save_lfsr_seed_rate = 0x0;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.ecc_disable = DynamicVars[Channel][ECC_DISABLED];
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.uniseq2_mode = 0x1;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.uniseq1_mode = 0x1;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.uniseq0_mode = 0x1;
    break;
  case DYN_CPGC_CPGC_ERR_ECC_MASK_2:
    DYNSTRUCT_CPGC_CPGC_ERR_ECC_MASK = (CPGC_ERR_ECC_MASK_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_ERR_ECC_MASK->Bits.ecc_errchk_mask = DynamicVars[Channel][ECC_MASK];
    break;
  case DYN_CPGC_CPGC_DPAT_UNISEQ0_1:
    DYNSTRUCT_CPGC_CPGC_DPAT_UNISEQ0 = (CPGC_DPAT_UNISEQ0_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_UNISEQ0->Bits.pattern_buffer = DynamicVars[Channel][PG_AGGRESSOR_PATTERN];
    break;
  case DYN_CPGC_CPGC_DPAT_UNISEQ1_1:
    DYNSTRUCT_CPGC_CPGC_DPAT_UNISEQ1 = (CPGC_DPAT_UNISEQ1_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_UNISEQ1->Bits.pattern_buffer = DynamicVars[Channel][PG_VICTIM_PATTERN];
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_CTL_A_3:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_A = (CPGC_SUBSEQ0_CTL_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_A->Bits.stop_subsequence_on_base_wrap_trigger = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_A->Bits.reset_current_base_address_to_start = 0x1;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_A->Bits.subsequence_type = DynamicVars[Channel][PG_SUBSEQ_TYPE];
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_A->Bits.subsequence_wait = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_A->Bits.number_of_bursts_scale = 0x1;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_A->Bits.number_of_bursts = DynamicVars[Channel][PG_BURST];
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_VAR:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_VAR = (CPGC_SUBSEQ0_VAR_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_VAR->Bits.var_hi_shift = DynamicVars[Channel][PG_VAR_HI_SHIFT];
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_VAR->Bits.var_lo_shift = DynamicVars[Channel][PG_VAR_LO_SHIFT];
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_VAR->Bits.var_width = 0xA;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_VAR->Bits.var_segment = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_VAR->Bits.var_scramble = 0x0;
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_FIX_4:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX = (CPGC_SUBSEQ0_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX->Bits.fix_segment = DynamicVars[Channel][PG_VICTIM_ADDRESS_0];
    break;
  case DYN_CPGC_CPGC_SUBSEQ1_CTL_A_3:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_A = (CPGC_SUBSEQ1_CTL_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_A->Bits.stop_subsequence_on_base_wrap_trigger = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_A->Bits.reset_current_base_address_to_start = 0x1;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_A->Bits.subsequence_type = DynamicVars[Channel][PG_SUBSEQ_TYPE];
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_A->Bits.subsequence_wait = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_A->Bits.number_of_bursts_scale = 0x1;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_CTL_A->Bits.number_of_bursts = DynamicVars[Channel][PG_BURST];
    break;
  case DYN_CPGC_CPGC_SUBSEQ1_VAR:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_VAR = (CPGC_SUBSEQ1_VAR_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_VAR->Bits.var_hi_shift = DynamicVars[Channel][PG_VAR_HI_SHIFT];
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_VAR->Bits.var_lo_shift = DynamicVars[Channel][PG_VAR_LO_SHIFT];
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_VAR->Bits.var_width = 0xA;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_VAR->Bits.var_segment = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_VAR->Bits.var_scramble = 0x0;
    break;
  case DYN_CPGC_CPGC_SUBSEQ1_FIX_4:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_FIX = (CPGC_SUBSEQ1_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ1_FIX->Bits.fix_segment = DynamicVars[Channel][PG_VICTIM_ADDRESS_1];
    break;
  case DYN_CPGC_CPGC_SUBSEQ2_CTL_A_2:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_A = (CPGC_SUBSEQ2_CTL_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_A->Bits.number_of_bursts = DynamicVars[Channel][PG_BURST];
    break;
  case DYN_CPGC_CPGC_SUBSEQ2_VAR_1:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_VAR = (CPGC_SUBSEQ2_VAR_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_VAR->Bits.var_hi_shift = DynamicVars[Channel][PG_VAR_HI_SHIFT];
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_VAR->Bits.var_lo_shift = DynamicVars[Channel][PG_VAR_LO_SHIFT];
    break;
  case DYN_CPGC_CPGC_SUBSEQ2_CTL_A_3:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_A = (CPGC_SUBSEQ2_CTL_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_A->Bits.number_of_bursts = DynamicVars[Channel][PG_BURST_CHARACTERIZE];
    break;
  case DYN_CPGC_CPGC_SUBSEQ2_VAR_2:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_VAR = (CPGC_SUBSEQ2_VAR_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_VAR->Bits.var_hi_shift = DynamicVars[Channel][PG_VAR_HI_SHIFT_AGG_READS];
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_VAR->Bits.var_lo_shift = DynamicVars[Channel][PG_VAR_LO_SHIFT_AGG_READS];
    break;
  case DYN_CPGC_CPGC_SUBSEQ2_CTL_A_4:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_A = (CPGC_SUBSEQ2_CTL_A_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_A->Bits.stop_subsequence_on_base_wrap_trigger = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_A->Bits.reset_current_base_address_to_start = 0x1;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_A->Bits.subsequence_type = DynamicVars[Channel][PG_SUBSEQ_TYPE];
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_A->Bits.subsequence_wait = DynamicVars[Channel][PG_SUBSEQ_WAIT];
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_CTL_A->Bits.number_of_bursts_scale = 0x1;
    break;
  case DYN_CPGC_CPGC_SUBSEQ2_FIX_4:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_FIX = (CPGC_SUBSEQ2_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ2_FIX->Bits.fix_segment = DynamicVars[Channel][PG_AGGRESSOR_ADDRESS];
    break;
  case DYN_CLTT_CCR_C0D0CFGSTS:
    DYNSTRUCT_CLTT_CCR_C0D0CFGSTS = (C0D0CFGSTS_CLTT_CCR_STRUCT *) Value;
    DYNSTRUCT_CLTT_CCR_C0D0CFGSTS->Bits.valid = DynamicVars[Channel][VALID_C0_D0];
    DYNSTRUCT_CLTT_CCR_C0D0CFGSTS->Bits.slave_id = DynamicVars[Channel][SLAVE_ID_C0_D0];
    break;
  case DYN_CLTT_CCR_C0D1CFGSTS:
    DYNSTRUCT_CLTT_CCR_C0D1CFGSTS = (C0D1CFGSTS_CLTT_CCR_STRUCT *) Value;
    DYNSTRUCT_CLTT_CCR_C0D1CFGSTS->Bits.valid = DynamicVars[Channel][VALID_C0_D1];
    DYNSTRUCT_CLTT_CCR_C0D1CFGSTS->Bits.slave_id = DynamicVars[Channel][SLAVE_ID_C0_D1];
    break;
  case DYN_CLTT_CCR_C1D0CFGSTS:
    DYNSTRUCT_CLTT_CCR_C1D0CFGSTS = (C1D0CFGSTS_CLTT_CCR_STRUCT *) Value;
    DYNSTRUCT_CLTT_CCR_C1D0CFGSTS->Bits.valid = DynamicVars[Channel][VALID_C1_D0];
    DYNSTRUCT_CLTT_CCR_C1D0CFGSTS->Bits.slave_id = DynamicVars[Channel][SLAVE_ID_C1_D0];
    break;
  case DYN_CLTT_CCR_C1D1CFGSTS:
    DYNSTRUCT_CLTT_CCR_C1D1CFGSTS = (C1D1CFGSTS_CLTT_CCR_STRUCT *) Value;
    DYNSTRUCT_CLTT_CCR_C1D1CFGSTS->Bits.valid = DynamicVars[Channel][VALID_C1_D1];
    DYNSTRUCT_CLTT_CCR_C1D1CFGSTS->Bits.slave_id = DynamicVars[Channel][SLAVE_ID_C1_D1];
    break;
  case DYN_DUNIT_COMMON_DRFC2_DATA_1:
    DYNSTRUCT_DUNIT_COMMON_DRFC2_DATA = (DRFC2_DATA_DUNIT_COMMON_STRUCT *) Value;
    DYNSTRUCT_DUNIT_COMMON_DRFC2_DATA->Bits.data = DynamicVars[Channel][PG_DRFC2];
    break;
  case DYN_DUNIT_COMMON_DPMC_DATA_1:
    DYNSTRUCT_DUNIT_COMMON_DPMC_DATA = (DPMC_DATA_DUNIT_COMMON_STRUCT *) Value;
    DYNSTRUCT_DUNIT_COMMON_DPMC_DATA->Bits.data = DynamicVars[Channel][PG_DPMC0];
    break;
  case DYN_DUNIT_DCS_3:
    DYNSTRUCT_DUNIT_DCS = (DCS_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DCS->Bits.scramble_enable = DynamicVars[Channel][PG_DCS];
    break;
  case DYN_CPGC_CPGC_ERR_ECC_MASK_3:
    DYNSTRUCT_CPGC_CPGC_ERR_ECC_MASK = (CPGC_ERR_ECC_MASK_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_ERR_ECC_MASK->Bits.ecc_errchk_mask = DynamicVars[Channel][ECC_MASK];
    break;
  case DYN_CPGC_CPGC_DPAT_CFG_5:
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG = (CPGC_DPAT_CFG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.reload_lfsr_seed_rate = 0x0;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.save_lfsr_seed_rate = 0x0;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.ecc_disable = DynamicVars[Channel][ECC_DISABLED];
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.uniseq2_mode = 0x1;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.uniseq1_mode = 0x1;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.uniseq0_mode = 0x1;
    break;
  case DYN_CPGC_CPGC_ERR_ECC_MASK_4:
    DYNSTRUCT_CPGC_CPGC_ERR_ECC_MASK = (CPGC_ERR_ECC_MASK_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_ERR_ECC_MASK->Bits.ecc_errchk_mask = DynamicVars[Channel][ECC_MASK];
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_FIX_5:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX = (CPGC_SUBSEQ0_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX->Bits.fix_segment = DynamicVars[Channel][PPR_FAIL_ADDRESS];
    break;
  case DYN_CPGC_CPGC_DPAT_INVDC_MASK_LO:
    DYNSTRUCT_CPGC_CPGC_DPAT_INVDC_MASK_LO = (CPGC_DPAT_INVDC_MASK_LO_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_INVDC_MASK_LO->Bits.data_inv_dc_mask_lo = DynamicVars[Channel][PPR_INV_DC_MASK_LOW];
    break;
  case DYN_CPGC_CPGC_DPAT_INVDC_MASK_HI:
    DYNSTRUCT_CPGC_CPGC_DPAT_INVDC_MASK_HI = (CPGC_DPAT_INVDC_MASK_HI_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_INVDC_MASK_HI->Bits.data_inv_dc_mask_hi = DynamicVars[Channel][PPR_INV_DC_MASK_HIGH];
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_FIX_6:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX = (CPGC_SUBSEQ0_FIX_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX->Bits.fix_segment = DynamicVars[Channel][PPR_FAIL_ADDRESS];
    break;
  case DYN_DUNIT_COMMON_DPMC_DATA_2:
    DYNSTRUCT_DUNIT_COMMON_DPMC_DATA = (DPMC_DATA_DUNIT_COMMON_STRUCT *) Value;
    DYNSTRUCT_DUNIT_COMMON_DPMC_DATA->Bits.data = DynamicVars[Channel][PG_DPMC0];
    break;
  case DYN_DUNIT_DCS_4:
    DYNSTRUCT_DUNIT_DCS = (DCS_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DCS->Bits.scramble_enable = DynamicVars[Channel][PG_DCS];
    break;
  case DYN_DUNIT_DRP_DATA_1:
    DYNSTRUCT_DUNIT_DRP_DATA = (DRP_DATA_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRP_DATA->Bits.data = DynamicVars[Channel][PG_DRP];
    break;
  case DYN_DUNIT_DMAP_MISC_2:
    DYNSTRUCT_DUNIT_DMAP_MISC = (DMAP_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP_MISC->Bits.data = DynamicVars[Channel][PG_DMAP];
    break;
  case DYN_DUNIT_DMAP1_MISC_2:
    DYNSTRUCT_DUNIT_DMAP1_MISC = (DMAP1_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP1_MISC->Bits.data = DynamicVars[Channel][PG_DMAP_1];
    break;
  case DYN_DUNIT_DMAP2_MISC_2:
    DYNSTRUCT_DUNIT_DMAP2_MISC = (DMAP2_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP2_MISC->Bits.data = DynamicVars[Channel][PG_DMAP_2];
    break;
  case DYN_DUNIT_DMAP3_MISC_2:
    DYNSTRUCT_DUNIT_DMAP3_MISC = (DMAP3_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP3_MISC->Bits.data = DynamicVars[Channel][PG_DMAP_3];
    break;
  case DYN_DUNIT_DMAP4_MISC_2:
    DYNSTRUCT_DUNIT_DMAP4_MISC = (DMAP4_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP4_MISC->Bits.data = DynamicVars[Channel][PG_DMAP_4];
    break;
  case DYN_DUNIT_DMAP5_MISC_2:
    DYNSTRUCT_DUNIT_DMAP5_MISC = (DMAP5_MISC_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP5_MISC->Bits.data = DynamicVars[Channel][PG_DMAP_5];
    break;
  case DYN_DUNIT_DRP_2:
    DYNSTRUCT_DUNIT_DRP = (DRP_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DRP->Bits.dimmdden1 = DynamicVars[Channel][INIT_DIMMDDEN];
    DYNSTRUCT_DUNIT_DRP->Bits.dimmdwid1 = DynamicVars[Channel][INIT_DIMMDWID];
    DYNSTRUCT_DUNIT_DRP->Bits.dimmdden0 = DynamicVars[Channel][INIT_DIMMDDEN];
    DYNSTRUCT_DUNIT_DRP->Bits.dimmdwid0 = DynamicVars[Channel][INIT_DIMMDWID];
    DYNSTRUCT_DUNIT_DRP->Bits.rken3 = 0x1;
    DYNSTRUCT_DUNIT_DRP->Bits.rken2 = 0x1;
    DYNSTRUCT_DUNIT_DRP->Bits.rken1 = 0x1;
    DYNSTRUCT_DUNIT_DRP->Bits.rken0 = 0x1;
    break;
  case DYN_DUNIT_DMAP_1:
    DYNSTRUCT_DUNIT_DMAP = (DMAP_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP->Bits.rs1 = DynamicVars[Channel][PG_RNKSEL] + 1;
    DYNSTRUCT_DUNIT_DMAP->Bits.rs0 = DynamicVars[Channel][PG_RNKSEL];
    break;
  case DYN_DUNIT_DMAP4_1:
    DYNSTRUCT_DUNIT_DMAP4 = (DMAP4_DUNIT_STRUCT *) Value;
    DYNSTRUCT_DUNIT_DMAP4->Bits.row17 = DynamicVars[Channel][PG_ROW_17SEL];
    DYNSTRUCT_DUNIT_DMAP4->Bits.row16 = DynamicVars[Channel][PG_ROW_16SEL];
    DYNSTRUCT_DUNIT_DMAP4->Bits.row15 = DynamicVars[Channel][PG_ROW_15SEL];
    DYNSTRUCT_DUNIT_DMAP4->Bits.row14 = DynamicVars[Channel][PG_ROW_14SEL];
    DYNSTRUCT_DUNIT_DMAP4->Bits.row13 = 0x18;
    DYNSTRUCT_DUNIT_DMAP4->Bits.row12 = 0x17;
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_CTL_B_3:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B = (CPGC_SUBSEQ0_CTL_B_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.subsequence_cadb_seeds_save_en = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.subsequence_cadb_select_on = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.subsequence_cadb_deselect_on = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.power_mode_on = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.timer = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.subsequence_wait_refresh_block = 0x0;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_CTL_B->Bits.request_data_size = DynamicVars[Channel][BUS_WIDTH];
    break;
  case DYN_CPGC_CPGC_DPAT_CFG_6:
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG = (CPGC_DPAT_CFG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.reload_lfsr_seed_rate = 0x0;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.save_lfsr_seed_rate = 0x0;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.ecc_disable = DynamicVars[Channel][ECC_DISABLED];
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.uniseq2_mode = 0x1;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.uniseq1_mode = 0x1;
    DYNSTRUCT_CPGC_CPGC_DPAT_CFG->Bits.uniseq0_mode = 0x1;
    break;
  case DYN_CPGC_CPGC_ERR_ECC_MASK_5:
    DYNSTRUCT_CPGC_CPGC_ERR_ECC_MASK = (CPGC_ERR_ECC_MASK_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_ERR_ECC_MASK->Bits.ecc_errchk_mask = DynamicVars[Channel][ECC_MASK];
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_VAR_REG_1:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_VAR_REG = (CPGC_SUBSEQ0_VAR_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_VAR_REG->Bits.start_addr = DynamicVars[Channel][START_ADDRESS];
    break;
  case DYN_CPGC_CPGC_SUBSEQ0_FIX_REG_1:
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX_REG = (CPGC_SUBSEQ0_FIX_REG_CPGC_STRUCT *) Value;
    DYNSTRUCT_CPGC_CPGC_SUBSEQ0_FIX_REG->Bits.wrap_addr = DynamicVars[Channel][WRAP_ADDRESS];
    break;
  case DYN_DDRDQ_DQ_LRCOMP_OVR2:
    DYNSTRUCT_DDRDQ_DQ_LRCOMP_OVR2 = (DQ_LRCOMP_OVR2_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_DQ_LRCOMP_OVR2->Bits.lrcomp_pdgrp2_pu_override = DynamicVars[Channel][PU_CODE_GRP2];
    break;
  case DYN_DDRDQ_DQ_LRCOMP_OVR2_1:
    DYNSTRUCT_DDRDQ_DQ_LRCOMP_OVR2 = (DQ_LRCOMP_OVR2_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_DQ_LRCOMP_OVR2->Bits.lrcomp_pdgrp3_pd_override = DynamicVars[Channel][PD_CODE_GRP2];
    break;
  case DYN_DDRDQ_RXODTENCTL_BL0:
    DYNSTRUCT_DDRDQ_RXODTENCTL_BL0 = (RXODTENCTL_BL0_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_RXODTENCTL_BL0->Bits.b0_rxodtenb_val = DynamicVars[Channel][RESTORE_VAL_0];
    DYNSTRUCT_DDRDQ_RXODTENCTL_BL0->Bits.b0_rxodtenb_ovr = DynamicVars[Channel][RESTORE_VAL_1];
    break;
  case DYN_DDRDQ_DIFFAMPCTL_BL0:
    DYNSTRUCT_DDRDQ_DIFFAMPCTL_BL0 = (DIFFAMPCTL_BL0_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_DIFFAMPCTL_BL0->Bits.b0_dqdiffampenovr = DynamicVars[Channel][RESTORE_VAL_2];
    DYNSTRUCT_DDRDQ_DIFFAMPCTL_BL0->Bits.b0_dqdiffampenval = DynamicVars[Channel][RESTORE_VAL_3];
    break;
  case DYN_DDRDQ_DQ_LRCOMP_OVR0:
    DYNSTRUCT_DDRDQ_DQ_LRCOMP_OVR0 = (DQ_LRCOMP_OVR0_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_DQ_LRCOMP_OVR0->Bits.lrcomp_grp_pu_override_en = DynamicVars[Channel][RESTORE_VAL_4];
    DYNSTRUCT_DDRDQ_DQ_LRCOMP_OVR0->Bits.lrcomp_grp_pd_override_en = DynamicVars[Channel][RESTORE_VAL_5];
    break;
  case DYN_DDRCC1_DPIC_GRCOMP_VREF_0:
    DYNSTRUCT_DDRCC1_DPIC_GRCOMP_VREF_0 = (DPIC_GRCOMP_VREF_0_DDRCC1_STRUCT *) Value;
    DYNSTRUCT_DDRCC1_DPIC_GRCOMP_VREF_0->Bits.comp_vref_grp2 = DynamicVars[Channel][RESTORE_VAL_6];
    break;
  case DYN_DDRDQ_DQ_LRCOMP_OVR2_2:
    DYNSTRUCT_DDRDQ_DQ_LRCOMP_OVR2 = (DQ_LRCOMP_OVR2_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_DQ_LRCOMP_OVR2->Bits.lrcomp_pdgrp2_pu_override = DynamicVars[Channel][RESTORE_VAL_7];
    break;
  case DYN_DDRDQ_DQ_LRCOMP_OVR0_1:
    DYNSTRUCT_DDRDQ_DQ_LRCOMP_OVR0 = (DQ_LRCOMP_OVR0_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_DQ_LRCOMP_OVR0->Bits.lrcomp_grp_pu_override_en = DynamicVars[Channel][RESTORE_VAL_8];
    break;
  case DYN_DDRDQ_DQ_LRCOMP_CTL3:
    DYNSTRUCT_DDRDQ_DQ_LRCOMP_CTL3 = (DQ_LRCOMP_CTL3_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_DQ_LRCOMP_CTL3->Bits.lrcomp_pdn_vrefctrl_grp3 = DynamicVars[Channel][RESTORE_VAL_9];
    break;
  case DYN_DDRDQ_DQ_LRCOMP_OVR2_3:
    DYNSTRUCT_DDRDQ_DQ_LRCOMP_OVR2 = (DQ_LRCOMP_OVR2_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_DQ_LRCOMP_OVR2->Bits.lrcomp_pdgrp3_pd_override = DynamicVars[Channel][RESTORE_VAL_10];
    break;
  case DYN_DDRDQ_DQ_LRCOMP_OVR0_2:
    DYNSTRUCT_DDRDQ_DQ_LRCOMP_OVR0 = (DQ_LRCOMP_OVR0_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_DQ_LRCOMP_OVR0->Bits.lrcomp_grp_pd_override_en = DynamicVars[Channel][RESTORE_VAL_11];
    break;
  case DYN_DDRDQ_DATLVL_BL0:
    DYNSTRUCT_DDRDQ_DATLVL_BL0 = (DATLVL_BL0_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_DATLVL_BL0->Bits.datlvl_b0_eqcoeff = DynamicVars[Channel][TX_EQ_COEF];
    break;
  case DYN_DDRDQ_DIGCTL_BL0_1:
    DYNSTRUCT_DDRDQ_DIGCTL_BL0 = (DIGCTL_BL0_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_DIGCTL_BL0->Bits.b0_txdqequalizer_en = DynamicVars[Channel][TX_EQ_EN];
    break;
  case DYN_DDRDQ_DXTX_BL0:
    DYNSTRUCT_DDRDQ_DXTX_BL0 = (DXTX_BL0_DDRDQ_STRUCT *) Value;
    DYNSTRUCT_DDRDQ_DXTX_BL0->Bits.dqtx_b0_swingboostbiasctrl = DynamicVars[Channel][TX_SWING_BIAS_CTL];
    DYNSTRUCT_DDRDQ_DXTX_BL0->Bits.dxtx_b0_imodecoeff = DynamicVars[Channel][TX_IMODE_COEFF];
    break;
  default:
    *Value = 0xFFFFFFFF;
    break;
  }

  return MMRC_SUCCESS;
}

//
// Array of all MRS commands for a given channel.
//
#ifdef MR0_0
UINT16 MrsCommandIndex[MAX_RANKS][MR_COUNT] = {
{MR0_0, MR1_0, MR2_0, MR3_0, MR4_0, MR5_0, MR6_0, MR7_0, MR8_0, MR9_0, MR10_0, MR11_0, MR12_0, MR13_0, MR14_0, MR15_0, MR16_0, MR17_0, MR18_0, MR19_0, MR20_0, MR21_0, MR22_0, MR23_0, MR24_0, MR25_0, MR26_0, MR27_0, MR28_0, MR29_0, MR30_0, MR31_0, MR32_0, MR33_0, MR34_0},
{MR0_1, MR1_1, MR2_1, MR3_1, MR4_1, MR5_1, MR6_1, MR7_1, MR8_1, MR9_1, MR10_1, MR11_1, MR12_1, MR13_1, MR14_1, MR15_1, MR16_1, MR17_1, MR18_1, MR19_1, MR20_1, MR21_1, MR22_1, MR23_1, MR24_1, MR25_1, MR26_1, MR27_1, MR28_1, MR29_1, MR30_1, MR31_1, MR32_1, MR33_1, MR34_1},
{MR0_2, MR1_2, MR2_2, MR3_2, MR4_2, MR5_2, MR6_2, MR7_2, MR8_2, MR9_2, MR10_2, MR11_2, MR12_2, MR13_2, MR14_2, MR15_2, MR16_2, MR17_2, MR18_2, MR19_2, MR20_2, MR21_2, MR22_2, MR23_2, MR24_2, MR25_2, MR26_2, MR27_2, MR28_2, MR29_2, MR30_2, MR31_2, MR32_2, MR33_2, MR34_2},
{MR0_3, MR1_3, MR2_3, MR3_3, MR4_3, MR5_3, MR6_3, MR7_3, MR8_3, MR9_3, MR10_3, MR11_3, MR12_3, MR13_3, MR14_3, MR15_3, MR16_3, MR17_3, MR18_3, MR19_3, MR20_3, MR21_3, MR22_3, MR23_3, MR24_3, MR25_3, MR26_3, MR27_3, MR28_3, MR29_3, MR30_3, MR31_3, MR32_3, MR33_3, MR34_3},
};
#endif

//
// Table to convert a PFCT and IoLevel to a blueprint to access the correct IO GetSet tab.
//
CONST PFCT_AND_IO_LEVEL_TO_BLUEPRINT PfctAndIoLevelToBlueprint[MAX_IO_LEVELS + 1] = {
//                                                   Plat     Freq    Config     Tech      IoLevel      Blueprint
  {                                                 P_ALL,   F_ALL,    C_ALL,   T_ALL,    DdrLevel, BLUEPRINT_DNV},
};

INSTANCE_PORT_MAP InstancePortMapGenerated[MAX_BOXES] = {
  //TotalInst    Inst/Channel  StartIndex     R-Op     W-Op  Access Method  Access BAR   SimSupported     StrIndex
    {     1,            0,         0,         0xFF,    0xFF,    eBAR,           MCHBAR,       TRUE,      0x00000000}, // DUNIT_COMMON
    {     2,            1,         1,         0xFF,    0xFF,    eBAR,           MCHBAR,       TRUE,      0x0000004A}, // DUNIT
    {    18,            9,         3,         0xFF,    0xFF,    eBAR,          P2SBBAR,       TRUE,      0x000000B9}, // DDRDQ
    {     9,            0,        21,         0xFF,    0xFF,    eBAR,          P2SBBAR,       TRUE,      0x000001B8}, // DDRDQ_PHY
    {     2,            0,        30,         0xFF,    0xFF,    eBAR,          P2SBBAR,       TRUE,      0x000002B6}, // DDRCC2_PHY
    {     1,            0,        32,         0xFF,    0xFF,    eBAR,          P2SBBAR,       TRUE,      0x00000300}, // DDRCC1_PHY
    {     1,            0,        33,         0xFF,    0xFF,    eBAR,          P2SBBAR,       TRUE,      0x00000390}, // DDRPLL
    {     2,            1,        34,         0xFF,    0xFF,    eBAR,          P2SBBAR,       TRUE,      0x0000039F}, // DDRCC0
    {     2,            1,        36,         0xFF,    0xFF,    eBAR,          P2SBBAR,       TRUE,      0x000003E9}, // DDRCC1
    {     2,            1,        38,         0xFF,    0xFF,    eBAR,          P2SBBAR,       TRUE,      0x00000479}, // DDRCC2
    {     1,            0,        40,         0xFF,    0xFF,    eBAR,          P2SBBAR,       TRUE,      0x000004C3}, // DDRSAI
    {     1,            0,        41,         0xFF,    0xFF,    eBAR,          P2SBBAR,      FALSE,      0x000004C9}, // BUNIT
    {     1,            0,        42,         0xFF,    0xFF,    ePCI,           MSP_NA,      FALSE,      0xFFFFFFFF}, // RTF
    {     2,            1,        43,         0xFF,    0xFF,    eBAR,           MCHBAR,       TRUE,      0x000004F2}, // CPGC
    {     1,            0,        45,         0xFF,    0xFF,    eBAR,           MCHBAR,      FALSE,      0x000005BF}, // BUNIT_MCHBAR
    {     1,            0,        46,         0xFF,    0xFF,    eBAR,           MCHBAR,      FALSE,      0x00000696}, // AUNIT_MCHBAR
    {     1,            0,        47,         0xFF,    0xFF,    ePCI,           MSP_NA,      FALSE,      0x000006DB}, // BUNITMEM
    {     1,            0,        48,         0xFF,    0xFF,    eBAR,           MCHBAR,      FALSE,      0x000006E1}, // PUNITSA
    {     1,            0,        49,         0xFF,    0xFF,    eBAR,           PMCBAR,      FALSE,      0x00000738}, // PMC_PCI_MMR
    {     1,            0,        50,         0xFF,    0xFF,    ePCI,           MSP_NA,      FALSE,      0x000007D4}, // PMC_PCI_CFG
    {     1,            0,        51,         0xFF,    0xFF,    eBAR,          P2SBBAR,      FALSE,      0x000007E5}, // CLTT_CCR
    {     4,            1,        52,         0xFF,    0xFF,    eBAR,          P2SBBAR,      FALSE,      0x00000801}, // SUNIT
    {     1,            0,        56,         0xFF,    0xFF,    eBAR,          P2SBBAR,      FALSE,      0x00000812}, // AUNIT_MSG_MAP_1
    {     1,            0,        57,         0xFF,    0xFF,    eBAR,          P2SBBAR,      FALSE,      0x0000082A}, // BUNIT_MSG_MAP_0
};

INSTANCE_PORT_OFFSET InstancePortOffsetGenerated[MAX_INSTANCE_PORTS] = {
  {0x0000, 0x1400}, // DUNIT_COMMON0
  {0x0000, 0x1000}, // DUNIT0
  {0x0000, 0x1200}, // DUNIT1
  {0x0015, 0x0000}, // DDRDQ0
  {0x0015, 0x0800}, // DDRDQ1
  {0x0015, 0x1000}, // DDRDQ2
  {0x0015, 0x1800}, // DDRDQ3
  {0x0015, 0x2000}, // DDRDQ4
  {0x0015, 0x2800}, // DDRDQ5
  {0x0015, 0x3000}, // DDRDQ6
  {0x0015, 0x3800}, // DDRDQ7
  {0x0015, 0x4000}, // DDRDQ8
  {0x0015, 0x0230}, // DDRDQ9
  {0x0015, 0x0A30}, // DDRDQ10
  {0x0015, 0x1230}, // DDRDQ11
  {0x0015, 0x1A30}, // DDRDQ12
  {0x0015, 0x2230}, // DDRDQ13
  {0x0015, 0x2A30}, // DDRDQ14
  {0x0015, 0x3230}, // DDRDQ15
  {0x0015, 0x3A30}, // DDRDQ16
  {0x0015, 0x4230}, // DDRDQ17
  {0x0015, 0x0000}, // DDRDQ_PHY0
  {0x0015, 0x0800}, // DDRDQ_PHY1
  {0x0015, 0x1000}, // DDRDQ_PHY2
  {0x0015, 0x1800}, // DDRDQ_PHY3
  {0x0015, 0x2000}, // DDRDQ_PHY4
  {0x0015, 0x2800}, // DDRDQ_PHY5
  {0x0015, 0x3000}, // DDRDQ_PHY6
  {0x0015, 0x3800}, // DDRDQ_PHY7
  {0x0015, 0x4000}, // DDRDQ_PHY8
  {0x0015, 0x4800}, // DDRCC2_PHY0
  {0x0015, 0x5800}, // DDRCC2_PHY1
  {0x0015, 0x5000}, // DDRCC1_PHY0
  {0x0015, 0x6000}, // DDRPLL0
  {0x0015, 0x4800}, // DDRCC00
  {0x0015, 0x4A30}, // DDRCC01
  {0x0015, 0x5000}, // DDRCC10
  {0x0015, 0x5230}, // DDRCC11
  {0x0015, 0x5800}, // DDRCC20
  {0x0015, 0x5A30}, // DDRCC21
  {0x0015, 0xF800}, // DDRSAI0
  {0x004C, 0x0000}, // BUNIT0
  {0x0070, 0x0000}, // RTF0
  {0x0000, 0x3C00}, // CPGC0
  {0x0000, 0x4000}, // CPGC1
  {0x0000, 0x0000}, // BUNIT_MCHBAR0
  {0x0000, 0x0000}, // AUNIT_MCHBAR0
  {0x0000, 0x0000}, // BUNITMEM0
  {0x0000, 0x0000}, // PUNITSA0
  {0x0000, 0x0000}, // PMC_PCI_MMR0
  {0x00FA, 0x0000}, // PMC_PCI_CFG0
  {0x00CC, 0x0000}, // CLTT_CCR0
  {0x0054, 0x0000}, // SUNIT0
  {0x0055, 0x0000}, // SUNIT1
  {0x0056, 0x0000}, // SUNIT2
  {0x0057, 0x0000}, // SUNIT3
  {0x004F, 0x0000}, // AUNIT_MSG_MAP_10
  {0x004B, 0x0000}, // BUNIT_MSG_MAP_00
};

UINT8 ChannelToInstanceMapGenerated[MAX_BOXES][MAX_CHANNELS] = {
//CH00  CH01  
  {0x00, 0x00}, // DUNIT_COMMON
  {0x00, 0x01}, // DUNIT
  {0x00, 0x09}, // DDRDQ
  {0x00, 0x00}, // DDRDQ_PHY
  {0x00, 0x00}, // DDRCC2_PHY
  {0x00, 0x00}, // DDRCC1_PHY
  {0x00, 0xFF}, // DDRPLL
  {0x00, 0x01}, // DDRCC0
  {0x00, 0x01}, // DDRCC1
  {0x00, 0x01}, // DDRCC2
  {0x00, 0xFF}, // DDRSAI
  {0x00, 0x00}, // BUNIT
  {0x00, 0x00}, // RTF
  {0x00, 0x01}, // CPGC
  {0x00, 0x00}, // BUNIT_MCHBAR
  {0x00, 0x00}, // AUNIT_MCHBAR
  {0x00, 0xFF}, // BUNITMEM
  {0x00, 0x00}, // PUNITSA
  {0x00, 0x00}, // PMC_PCI_MMR
  {0x00, 0x00}, // PMC_PCI_CFG
  {0x00, 0xFF}, // CLTT_CCR
  {0x00, 0xFF}, // SUNIT
  {0x00, 0xFF}, // AUNIT_MSG_MAP_1
  {0x00, 0xFF}, // BUNIT_MSG_MAP_0
};

#if CAPSULESTRINGS
CONST UINT8 UnitStringsGenerated[MAX_BOXES][MAX_BOXNAME_LENGTH] = {
  {"DUNIT_COMMON   "}, // 000
  {"DUNIT          "}, // 001
  {"DDRDQ          "}, // 002
  {"DDRDQ_PHY      "}, // 003
  {"DDRCC2_PHY     "}, // 004
  {"DDRCC1_PHY     "}, // 005
  {"DDRPLL         "}, // 006
  {"DDRCC0         "}, // 007
  {"DDRCC1         "}, // 008
  {"DDRCC2         "}, // 009
  {"DDRSAI         "}, // 00A
  {"BUNIT          "}, // 00B
  {"RTF            "}, // 00C
  {"CPGC           "}, // 00D
  {"BUNIT_MCHBAR   "}, // 00E
  {"AUNIT_MCHBAR   "}, // 00F
  {"BUNITMEM       "}, // 010
  {"PUNITSA        "}, // 011
  {"PMC_PCI_MMR    "}, // 012
  {"PMC_PCI_CFG    "}, // 013
  {"CLTT_CCR       "}, // 014
  {"SUNIT          "}, // 015
  {"AUNIT_MSG_MAP_1"}, // 016
  {"BUNIT_MSG_MAP_0"}, // 017
};
#endif // CAPSULESTRINGS

//
// Floorplan layout to map logical channel and strobe to a physical channel and strobe.
//
CONST FLOORPLAN FloorPlanGenerated[MAX_CHANNELS][MAX_STROBES] = {
//     S0       S1       S2       S3       S4       S5       S6       S7       S8       S9      S10      S11      S12      S13      S14      S15      S16      S17  
  {  {0,0},   {0,1},   {0,2},   {0,3},  {0,13},  {0,14},  {0,15},  {0,16},   {0,8},   {0,9},  {0,10},  {0,11},  {0,12},   {0,4},   {0,5},   {0,6},   {0,7},  {0,17}}, // CH0
  {  {1,0},   {1,1},   {1,2},   {1,3},  {1,13},  {1,14},  {1,15},  {1,16},   {1,8},   {1,9},  {1,10},  {1,11},  {1,12},   {1,4},   {1,5},   {1,6},   {1,7},  {1,17}}, // CH1
};
//
// Given a base register (i.e. Strobe0/Rank0's copy of the register, these tables index to the correct register location for a given strobe/rank.
//
CONST INT16 StrobeToRegisterGenerated[MAX_STROBES][2] = {
//  Sub-box Offset  Register Offset
  {0,              0},             // S0
  {0,              0},             // S1
  {0,              0},             // S2
  {0,              0},             // S3
  {0,              0},             // S4
  {0,              0},             // S5
  {0,              0},             // S6
  {0,              0},             // S7
  {0,              0},             // S8
  {0,              0},             // S9
  {0,              0},             // S10
  {0,              0},             // S11
  {0,              0},             // S12
  {0,              0},             // S13
  {0,              0},             // S14
  {0,              0},             // S15
  {0,              0},             // S16
  {0,              0},             // S17
};

CONST INT16 RankToRegisterGenerated[MAX_RANKS][2] = {
//  Sub-box Offset  Register Offset
   {0,              0},             // R0
   {0,              0},             // R1
   {0,              0},             // R2
   {0,              0},             // R3
};
//
// Mapping of GSM_GT enumerated types to internal MMRC define.
//
UINT16 GsmGtToMmrcDefine[] = {
  MmrcRecEnDelay,
  MmrcRxDqsDelay,
  MMRC_NA,
  MmrcRxDqsPDelay,
  MmrcRxDqsNDelay,
  MmrcRxVref,
  MMRC_NA,
  MmrcRxDqBitDelay,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MmrcWrLvlDelay,
  MmrcTxDqsDelay,
  MmrcTxDqDelay,
  MmrcTxVref,
  MMRC_NA,
  MmrcTxDqBitDelay,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MmrcCmdAll,
  MmrcCmdGrp0,
  MmrcCmdGrp1,
  MmrcCmdGrp2,
  MmrcCtlAll,
  MmrcCtlGrp0,
  MmrcCtlGrp1,
  MmrcCtlGrp2,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MmrcCkAll,
  MmrcCmdVref,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
};
//
// Mapping of GSM_CSN enumerated types to internal MMRC define.
//
UINT16 GsmCsnToMmrcDefine[] = {
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
  MMRC_NA,
};
//
// External functions that need to be called for GetSet elements which require and external function to read/write the element.
//
EXTERNAL_GETSET_FUNCTION ExternalFunctions [] = {
{ GetSetCmdVref }, // CmdVref
{ GetSetCtle }, // Ctle_Wrap
{ GetSetRxDqsTether }, // RxDqsTether
{ GetSetRxVref }, // RxVref
{ GetSetTxDqDelayGExt }, // TxDqDelayGExt
{ GetSetTxEq }, // TxEqualization
{ GetSetTxSwingB }, // TxSwingBoost
{ GetSetDimmVref }, // TxVref
{ GetSetWrLvlDelay }, // WrLvlDelayExt
{ GetSetWrLvlSmp }, // WrLvlSmp
};
//
// DLL indexes into the HalfClk array for analog and digital DLLs.
//
UINT8 ADdllGenerated[2] = {0, MMRC_NA};
//
// The number of ticks in the 2X clock for analog and digital DLL. These can change depending on frequency.
//
UINT16 HalfClkGenerated[MAX_DLL_COUNT][NUM_FREQ] = {
  {  64,   64,   64,   64,   64  }, //  Analog DLL
};
//
// This array has all delays listed for analog DLL and digital DLL (depending on which are present), per frequency. Typically the first two delays on each line are the 1X clock and 2X clock.
//
UINT16 GranularityGenerated[MAX_DLL_COUNT][NUM_FREQ][MAX_NUM_DELAY_ELEMENTS] = {
  // Analog DLL
  {
    {  128,   64,    1}, //  1600
    {  128,   64,    1}, //  1866
    {  128,   64,    1}, //  2133
    {  128,   64,    1}, //  2400
    {  128,   64,    1}, //  2666
  },
};
//
// Clock crossings or deadbands. If the the delay value is between Min and Max, then InVal is used for the clock crossing.
// If Absolute is TRUE, InVal is programmed directly into the register. If FALSE, it is added to the current value of the register.
//
CLOCK_CROSSINGS ClockCrossingsGenerated[MAX_NUM_CC_RANGES]  = {
  // CcNum Min%  Max%  InVal Absolute
  {    0,    0,   25,    3,    TRUE}, // CC0
  {    0,   25,   50,    1,    TRUE}, // CC0
  {    0,   50,   75,    0,    TRUE}, // CC0
  {    0,   75,  100,    2,    TRUE}, // CC0
  {    1,    0,   25,    1,    TRUE}, // CC1
  {    1,   25,   50,    1,    TRUE}, // CC1
  {    1,   50,   75,    0,    TRUE}, // CC1
  {    1,   75,  100,    1,    TRUE}, // CC1
  {    2,    0,   25,   -1,   FALSE}, // CC2
  {    2,   25,   50,   -1,   FALSE}, // CC2
  {    2,   50,   75,    0,   FALSE}, // CC2
  {    2,   75,  100,   -1,   FALSE}, // CC2
};
//
// Digital DLL ranges. These are used to specify the min and max of the Digital DLL range per frequency. Also describes any holes in the range like ValleyView had.
//
const DIGITAL_DLL_LIST DigitalDllRangesGenerated[NUM_FREQ] = {
  0
};
//
// List out the number of signal groups and the strings for each signal group.
//
SIGNAL_INFO SignalInfoGenerated[MAX_SIGNAL_INFO_ELEMENTS] = {
// SigGrp NextFreq FreqIndex        VREF      Minus1           SigName
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,           "CkAll"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,      "RecEnDelay"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,    "RxDqBitDelay"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,    "TxDqBitDelay"},
  {     8,       1,        0,    CmdVref,    MMRC_NA,         "CmdGrp0"},
  {     8,       1,        0,    CmdVref,    MMRC_NA,         "CmdGrp1"},
  {     8,       1,        0,    CmdVref,    MMRC_NA,         "CmdGrp2"},
  {     8,       1,        0,    CmdVref,    MMRC_NA,         "CmdGrp3"},
  {     8,       1,        0,    CmdVref,    MMRC_NA,         "CmdGrp4"},
  {     8,       1,        0,    CmdVref,    MMRC_NA,         "CmdGrp5"},
  {     8,       1,        0,    CmdVref,    MMRC_NA,         "CmdGrp6"},
  {     8,       1,        0,    CmdVref,    MMRC_NA,         "CmdGrp7"},
  {     3,       1,        0,    MMRC_NA,    MMRC_NA,         "CtlGrp0"},
  {     3,       1,        0,    MMRC_NA,    MMRC_NA,         "CtlGrp1"},
  {     3,       1,        0,    MMRC_NA,    MMRC_NA,         "CtlGrp2"},
  {     2,       1,        0,     RxVref,    MMRC_NA,     "RxDqsNDelay"},
  {     2,       1,        0,     RxVref,    MMRC_NA,     "RxDqsPDelay"},
  {     2,       1,        0,     TxVref,    MMRC_NA,      "TxDqDelay2"},
  {     2,       1,        0,    MMRC_NA,    MMRC_NA,   "TxDqDrvDelay2"},
  {     3,       1,        0,     TxVref,    MMRC_NA,       "TxDqDelay"},
  {     3,       1,        0,    MMRC_NA,    MMRC_NA,    "TxDqDrvDelay"},
  {     3,       1,        0,    MMRC_NA,    MMRC_NA,      "TxDqsDelay"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,         "CmdVref"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,       "Ctle_bias"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,        "Ctle_cap"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,       "Ctle_caps"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,         "Ctle_en"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,       "Ctle_Wrap"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,      "DiffAmpLen"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,   "DqsdrvEnbIdle"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA, "IoDrvClkPushOut"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,        "OdtEnOff"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,     "OdtSegEnOff"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,  "rdcmd2rdvldsig"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,    "RdCmdLatency"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,  "RdEnClkPushOut"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA, "RecEnClkPushOut"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,        "RecEnSmp"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,  "RxDqClkPushOut"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA, "RxDqsClkPushOut"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,     "RxDqsTether"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,       "RxVocEnDq"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,        "RxVocSmp"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,       "RxVocVal0"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,       "RxVocVal1"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,       "RxVocVal2"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,       "RxVocVal3"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,       "RxVocVal4"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,       "RxVocVal5"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,       "RxVocVal6"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,       "RxVocVal7"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,          "RxVref"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,      "RxVrefCtrl"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,  "RxVrefRangeSel"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,  "TxDqClkPushout"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,   "TxDqDelayGExt"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA, "TxDqsClkPushout"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,  "TxEqualization"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,     "TxImodeDqEn"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,    "TxImodeDqsEn"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,    "TxSwingBoost"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,          "TxVref"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,    "WrCmdLatency"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,   "WrLvlDelayExt"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,        "WrLvlSmp"},
  {     1,       1,        0,    MMRC_NA,    MMRC_NA,     "WrLvlSmpReg"},
};
//
// Layer to get the right number of Algos
//
CONST UINT8 NumberAlgosGenerated =   NUM_ALGOS_BLUEPRINT_DNV;
//
// Layer to get the right number of CC Dependent Elements
//
CONST UINT8 NumberOfDependantElementsGenerated =   NUM_CC_DEPENDENT_ELEMENTS_BLUEPRINT_DNV;
//
// Layer to get the right number of Delay Elements per Algo
//
CONST UINT8 NumberOfDelayElementsPerAlgoGenerated =   NUM_DELAY_ELEMENTS_BLUEPRINT_DNV;
//
// Layer to get the right number of CC Elements
//
CONST UINT8 NumberOfCCElementsGenerated =   NUM_CC_ELEMENTS_BLUEPRINT_DNV;
//
// Layer to get the right number of CC Ranges
//
CONST UINT8 NumberOfCCRangesGenerated =   NUM_CC_RANGES_BLUEPRINT_DNV;
//
// Layer to get the right number of elementes (delay + CC) per Algo
//
CONST UINT8 NumberOfElementsPerAlgoGenerated =   NUM_ELEMENTS_PER_ALGO_BLUEPRINT_DNV;
//
// Layer to get the right number of DVFS frequencies supported
//
CONST UINT8 NumberOfFrequenciesGenerated =   NUM_DVFS_BLUEPRINT_DNV;
//
// Layer to get the right offset of a Delay
//
CONST INDEX_TO_OFFSET_LAYER DelayIndexToOffsetLayerGenerated[MAX_NUM_ALGOS] = {
  {CkAll_BLUEPRINT_DNV},
  {RecEnDelay_BLUEPRINT_DNV},
  {RxDqBitDelay_BLUEPRINT_DNV},
  {TxDqBitDelay_BLUEPRINT_DNV},
  {CmdGrp0_BLUEPRINT_DNV},
  {CmdGrp1_BLUEPRINT_DNV},
  {CmdGrp2_BLUEPRINT_DNV},
  {CmdGrp3_BLUEPRINT_DNV},
  {CmdGrp4_BLUEPRINT_DNV},
  {CmdGrp5_BLUEPRINT_DNV},
  {CmdGrp6_BLUEPRINT_DNV},
  {CmdGrp7_BLUEPRINT_DNV},
  {CtlGrp0_BLUEPRINT_DNV},
  {CtlGrp1_BLUEPRINT_DNV},
  {CtlGrp2_BLUEPRINT_DNV},
  {RxDqsNDelay_BLUEPRINT_DNV},
  {RxDqsPDelay_BLUEPRINT_DNV},
  {TxDqDelay2_BLUEPRINT_DNV},
  {TxDqDrvDelay2_BLUEPRINT_DNV},
  {TxDqDelay_BLUEPRINT_DNV},
  {TxDqDrvDelay_BLUEPRINT_DNV},
  {TxDqsDelay_BLUEPRINT_DNV},
};
//
// Layer to get the right offset of a Group
//
CONST INDEX_TO_OFFSET_LAYER GroupIndexToOffsetLayerGenerated[MAX_NUM_GROUP] = {
  {CmdAll_BLUEPRINT_DNV},
  {CtlAll_BLUEPRINT_DNV},
  {RxDqsDelay_BLUEPRINT_DNV},
  {TxDqDelayG_BLUEPRINT_DNV},
  {WrLvlDelay_BLUEPRINT_DNV},
};
//
// Layer to get the right offset of a Unique
//
CONST INDEX_TO_OFFSET_LAYER UniqueIndexToOffsetLayerGenerated[MAX_NUM_UNIQUE] = {
  {CmdVref_BLUEPRINT_DNV},
  {Ctle_bias_BLUEPRINT_DNV},
  {Ctle_cap_BLUEPRINT_DNV},
  {Ctle_caps_BLUEPRINT_DNV},
  {Ctle_en_BLUEPRINT_DNV},
  {Ctle_Wrap_BLUEPRINT_DNV},
  {DiffAmpLen_BLUEPRINT_DNV},
  {DqsdrvEnbIdle_BLUEPRINT_DNV},
  {IoDrvClkPushOut_BLUEPRINT_DNV},
  {OdtEnOff_BLUEPRINT_DNV},
  {OdtSegEnOff_BLUEPRINT_DNV},
  {rdcmd2rdvldsig_BLUEPRINT_DNV},
  {RdCmdLatency_BLUEPRINT_DNV},
  {RdEnClkPushOut_BLUEPRINT_DNV},
  {RecEnClkPushOut_BLUEPRINT_DNV},
  {RecEnSmp_BLUEPRINT_DNV},
  {RxDqClkPushOut_BLUEPRINT_DNV},
  {RxDqsClkPushOut_BLUEPRINT_DNV},
  {RxDqsTether_BLUEPRINT_DNV},
  {RxVocEnDq_BLUEPRINT_DNV},
  {RxVocSmp_BLUEPRINT_DNV},
  {RxVocVal0_BLUEPRINT_DNV},
  {RxVocVal1_BLUEPRINT_DNV},
  {RxVocVal2_BLUEPRINT_DNV},
  {RxVocVal3_BLUEPRINT_DNV},
  {RxVocVal4_BLUEPRINT_DNV},
  {RxVocVal5_BLUEPRINT_DNV},
  {RxVocVal6_BLUEPRINT_DNV},
  {RxVocVal7_BLUEPRINT_DNV},
  {RxVref_BLUEPRINT_DNV},
  {RxVrefCtrl_BLUEPRINT_DNV},
  {RxVrefRangeSel_BLUEPRINT_DNV},
  {TxDqClkPushout_BLUEPRINT_DNV},
  {TxDqDelayGExt_BLUEPRINT_DNV},
  {TxDqsClkPushout_BLUEPRINT_DNV},
  {TxEqualization_BLUEPRINT_DNV},
  {TxImodeDqEn_BLUEPRINT_DNV},
  {TxImodeDqsEn_BLUEPRINT_DNV},
  {TxSwingBoost_BLUEPRINT_DNV},
  {TxVref_BLUEPRINT_DNV},
  {WrCmdLatency_BLUEPRINT_DNV},
  {WrLvlDelayExt_BLUEPRINT_DNV},
  {WrLvlSmp_BLUEPRINT_DNV},
  {WrLvlSmpReg_BLUEPRINT_DNV},
};
//
// This array has all delays, VREFs, clock crossings, and other DDRIO elements that MRC needs to access on a per-strobe or per-bit level.
//
CONST GET_SET_ELEMENTS ElementsGenerated[MAX_NUM_ELEMENTS] = {
  // BoxType,    Location                                                                                                                                                            CacheIndex  Attribs Access       SB   Sb       NB   Nb       BB   Bb    MaxValue       Delay  
  //             RANK 0                                   RANK 1                                   RANK 2                                   RANK 3                                   
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0000, CkAll
  {DDRCC1    , {{CLKSIGCTL_CH0_DDRCC1_REG     ,  8, 12}, {CLKSIGCTL_CH0_DDRCC1_REG     , 13, 17}, {CLKSIGCTL_CH0_DDRCC1_REG     , 18, 22}, {CLKSIGCTL_CH0_DDRCC1_REG     , 23, 27}},       0x8D,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x0001, CkAll Granularity HC
  {DDRCC1    , {{TXDLLCFG3_CH0_DDRCC1_REG     ,  0,  5}, {TXDLLCFG3_CH0_DDRCC1_REG     ,  6, 11}, {TXDLLCFG3_CH0_DDRCC1_REG     , 12, 17}, {TXDLLCFG4_CH0_DDRCC1_REG     ,  0,  5}},       0x8E,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000003f,          0}, // Type 0x0002, CkAll Granularity 1
  {DDRCC1    , {{CLKSIGCTL_CH0_DDRCC1_REG     ,  0,  1}, {CLKSIGCTL_CH0_DDRCC1_REG     ,  2,  3}, {CLKSIGCTL_CH0_DDRCC1_REG     ,  4,  5}, {CLKSIGCTL_CH0_DDRCC1_REG     ,  6,  7}},       0x8D,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x00000003,          0}, // Type 0x0003, CkAll CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0004, CkAll CC1
  {DDRCC1    , {{CLKSIGCTL_CH0_DDRCC1_REG     ,  8, 12}, {CLKSIGCTL_CH0_DDRCC1_REG     , 13, 17}, {CLKSIGCTL_CH0_DDRCC1_REG     , 18, 22}, {CLKSIGCTL_CH0_DDRCC1_REG     , 23, 27}},       0x8D,    0x21,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x0005, CkAll CC2
  {DDRDQ     , {{RCVENCTL_B0N0_DDRDQ_REG      ,  0,  4}, {RCVENCTL_B0N0_DDRDQ_REG      ,  0,  4}, {RCVENCTL_B0N0_DDRDQ_REG      ,  0,  4}, {RCVENCTL_B0N0_DDRDQ_REG      ,  0,  4}},       0x00,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000001f,          0}, // Type 0x0006, RecEnDelay Granularity 2*HC
  {DDRDQ     , {{RCVENSIGCTL0_B0N0_DDRDQ_REG  ,  8, 11}, {RCVENSIGCTL0_B0N0_DDRDQ_REG  , 12, 15}, {RCVENSIGCTL0_B0N0_DDRDQ_REG  , 16, 19}, {RCVENSIGCTL0_B0N0_DDRDQ_REG  , 20, 23}},       0x80,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000000f,          0}, // Type 0x0007, RecEnDelay Granularity HC
  {DDRDQ     , {{RCVENSIGCTL1_B0N0_DDRDQ_REG  ,  0,  5}, {RCVENSIGCTL1_B0N0_DDRDQ_REG  ,  6, 11}, {RCVENSIGCTL1_B0N0_DDRDQ_REG  , 12, 17}, {RCVENSIGCTL1_B0N0_DDRDQ_REG  , 18, 23}},       0x81,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000003f,          0}, // Type 0x0008, RecEnDelay Granularity 1
  {DDRDQ     , {{RCVENSIGCTL0_B0N0_DDRDQ_REG  ,  0,  1}, {RCVENSIGCTL0_B0N0_DDRDQ_REG  ,  2,  3}, {RCVENSIGCTL0_B0N0_DDRDQ_REG  ,  4,  5}, {RCVENSIGCTL0_B0N0_DDRDQ_REG  ,  6,  7}},       0x80,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x00000003,          0}, // Type 0x0009, RecEnDelay CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x000A, RecEnDelay CC1
  {DDRDQ     , {{RCVENSIGCTL0_B0N0_DDRDQ_REG  ,  8, 11}, {RCVENSIGCTL0_B0N0_DDRDQ_REG  , 12, 15}, {RCVENSIGCTL0_B0N0_DDRDQ_REG  , 16, 19}, {RCVENSIGCTL0_B0N0_DDRDQ_REG  , 20, 23}},       0x80,    0x21,   0x00,       0,   0,       4,   0,       0,   0, 0x0000000f,          0}, // Type 0x000B, RecEnDelay CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x000C, RxDqBitDelay
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x000D, RxDqBitDelay
  {DDRDQ     , {{DQRXPBD0_B0N0_MISC_DDRDQ_REG ,  0,  9}, {DQRXPBD0_B0N0_MISC_DDRDQ_REG , 10, 19}, {DQRXPBD1_B0N0_MISC_DDRDQ_REG ,  0,  9}, {DQRXPBD1_B0N0_MISC_DDRDQ_REG , 10, 19}},       0x40,    0x10,   0x00,       0,   0,      32,   0,       8,   0, 0x000003ff,          0}, // Type 0x000E, RxDqBitDelay Granularity 1
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x000F, RxDqBitDelay CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0010, RxDqBitDelay CC1
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0011, RxDqBitDelay CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0012, TxDqBitDelay
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0013, TxDqBitDelay
  {DDRDQ     , {{DQTXPBD0_B0N0_MISC_DDRDQ_REG ,  0,  9}, {DQTXPBD0_B0N0_MISC_DDRDQ_REG , 10, 19}, {DQTXPBD1_B0N0_MISC_DDRDQ_REG ,  0,  9}, {DQTXPBD1_B0N0_MISC_DDRDQ_REG , 10, 19}},       0x41,    0x10,   0x00,       0,   0,      32,   0,       8,   0, 0x000003ff,          0}, // Type 0x0014, TxDqBitDelay Granularity 1
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0015, TxDqBitDelay CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0016, TxDqBitDelay CC1
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0017, TxDqBitDelay CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0018, CmdGrp0
  {DDRCC0    , {{CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  2,  6}, {CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  2,  6}, {CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  2,  6}, {CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  2,  6}},       0x94,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x0019, CmdGrp0 Granularity HC
  {DDRCC0    , {{TXDLLCFG3_CH0_DDRCC0_REG     , 12, 17}, {TXDLLCFG3_CH0_DDRCC0_REG     , 12, 17}, {TXDLLCFG3_CH0_DDRCC0_REG     , 12, 17}, {TXDLLCFG3_CH0_DDRCC0_REG     , 12, 17}},       0x93,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000003f,          0}, // Type 0x001A, CmdGrp0 Granularity 1
  {DDRCC0    , {{CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  0,  1}, {CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  0,  1}, {CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  0,  1}, {CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  0,  1}},       0x94,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x00000003,          0}, // Type 0x001B, CmdGrp0 CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x001C, CmdGrp0 CC1
  {DDRCC0    , {{CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  2,  6}, {CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  2,  6}, {CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  2,  6}, {CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  2,  6}},       0x94,    0x21,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x001D, CmdGrp0 CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x001E, CmdGrp1
  {DDRCC0    , {{CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  9, 13}, {CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  9, 13}, {CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  9, 13}, {CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  9, 13}},       0x94,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x001F, CmdGrp1 Granularity HC
  {DDRCC0    , {{TXDLLCFG4_CH0_DDRCC0_REG     ,  0,  5}, {TXDLLCFG4_CH0_DDRCC0_REG     ,  0,  5}, {TXDLLCFG4_CH0_DDRCC0_REG     ,  0,  5}, {TXDLLCFG4_CH0_DDRCC0_REG     ,  0,  5}},       0x95,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000003f,          0}, // Type 0x0020, CmdGrp1 Granularity 1
  {DDRCC0    , {{CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  7,  8}, {CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  7,  8}, {CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  7,  8}, {CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  7,  8}},       0x94,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x00000003,          0}, // Type 0x0021, CmdGrp1 CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0022, CmdGrp1 CC1
  {DDRCC0    , {{CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  9, 13}, {CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  9, 13}, {CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  9, 13}, {CTLCMDSIGCTL_CH0_DDRCC0_REG  ,  9, 13}},       0x94,    0x21,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x0023, CmdGrp1 CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0024, CmdGrp2
  {DDRCC0    , {{CMDSIGCTL_CH0_DDRCC0_REG     ,  2,  6}, {CMDSIGCTL_CH0_DDRCC0_REG     ,  2,  6}, {CMDSIGCTL_CH0_DDRCC0_REG     ,  2,  6}, {CMDSIGCTL_CH0_DDRCC0_REG     ,  2,  6}},       0x96,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x0025, CmdGrp2 Granularity HC
  {DDRCC0    , {{TXDLLCFG4_CH0_DDRCC0_REG     ,  6, 11}, {TXDLLCFG4_CH0_DDRCC0_REG     ,  6, 11}, {TXDLLCFG4_CH0_DDRCC0_REG     ,  6, 11}, {TXDLLCFG4_CH0_DDRCC0_REG     ,  6, 11}},       0x95,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000003f,          0}, // Type 0x0026, CmdGrp2 Granularity 1
  {DDRCC0    , {{CMDSIGCTL_CH0_DDRCC0_REG     ,  0,  1}, {CMDSIGCTL_CH0_DDRCC0_REG     ,  0,  1}, {CMDSIGCTL_CH0_DDRCC0_REG     ,  0,  1}, {CMDSIGCTL_CH0_DDRCC0_REG     ,  0,  1}},       0x96,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x00000003,          0}, // Type 0x0027, CmdGrp2 CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0028, CmdGrp2 CC1
  {DDRCC0    , {{CMDSIGCTL_CH0_DDRCC0_REG     ,  2,  6}, {CMDSIGCTL_CH0_DDRCC0_REG     ,  2,  6}, {CMDSIGCTL_CH0_DDRCC0_REG     ,  2,  6}, {CMDSIGCTL_CH0_DDRCC0_REG     ,  2,  6}},       0x96,    0x21,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x0029, CmdGrp2 CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x002A, CmdGrp3
  {DDRCC0    , {{CMDSIGCTL_CH0_DDRCC0_REG     ,  9, 13}, {CMDSIGCTL_CH0_DDRCC0_REG     ,  9, 13}, {CMDSIGCTL_CH0_DDRCC0_REG     ,  9, 13}, {CMDSIGCTL_CH0_DDRCC0_REG     ,  9, 13}},       0x96,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x002B, CmdGrp3 Granularity HC
  {DDRCC0    , {{TXDLLCFG4_CH0_DDRCC0_REG     , 12, 17}, {TXDLLCFG4_CH0_DDRCC0_REG     , 12, 17}, {TXDLLCFG4_CH0_DDRCC0_REG     , 12, 17}, {TXDLLCFG4_CH0_DDRCC0_REG     , 12, 17}},       0x95,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000003f,          0}, // Type 0x002C, CmdGrp3 Granularity 1
  {DDRCC0    , {{CMDSIGCTL_CH0_DDRCC0_REG     ,  7,  8}, {CMDSIGCTL_CH0_DDRCC0_REG     ,  7,  8}, {CMDSIGCTL_CH0_DDRCC0_REG     ,  7,  8}, {CMDSIGCTL_CH0_DDRCC0_REG     ,  7,  8}},       0x96,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x00000003,          0}, // Type 0x002D, CmdGrp3 CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x002E, CmdGrp3 CC1
  {DDRCC0    , {{CMDSIGCTL_CH0_DDRCC0_REG     ,  9, 13}, {CMDSIGCTL_CH0_DDRCC0_REG     ,  9, 13}, {CMDSIGCTL_CH0_DDRCC0_REG     ,  9, 13}, {CMDSIGCTL_CH0_DDRCC0_REG     ,  9, 13}},       0x96,    0x21,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x002F, CmdGrp3 CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0030, CmdGrp4
  {DDRCC1    , {{CMDSIGCTL_CH0_DDRCC1_REG     ,  9, 13}, {CMDSIGCTL_CH0_DDRCC1_REG     ,  9, 13}, {CMDSIGCTL_CH0_DDRCC1_REG     ,  9, 13}, {CMDSIGCTL_CH0_DDRCC1_REG     ,  9, 13}},       0x97,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x0031, CmdGrp4 Granularity HC
  {DDRCC1    , {{TXDLLCFG4_CH0_DDRCC1_REG     ,  6, 11}, {TXDLLCFG4_CH0_DDRCC1_REG     ,  6, 11}, {TXDLLCFG4_CH0_DDRCC1_REG     ,  6, 11}, {TXDLLCFG4_CH0_DDRCC1_REG     ,  6, 11}},       0x98,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000003f,          0}, // Type 0x0032, CmdGrp4 Granularity 1
  {DDRCC1    , {{CMDSIGCTL_CH0_DDRCC1_REG     ,  7,  8}, {CMDSIGCTL_CH0_DDRCC1_REG     ,  7,  8}, {CMDSIGCTL_CH0_DDRCC1_REG     ,  7,  8}, {CMDSIGCTL_CH0_DDRCC1_REG     ,  7,  8}},       0x97,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x00000003,          0}, // Type 0x0033, CmdGrp4 CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0034, CmdGrp4 CC1
  {DDRCC1    , {{CMDSIGCTL_CH0_DDRCC1_REG     ,  9, 13}, {CMDSIGCTL_CH0_DDRCC1_REG     ,  9, 13}, {CMDSIGCTL_CH0_DDRCC1_REG     ,  9, 13}, {CMDSIGCTL_CH0_DDRCC1_REG     ,  9, 13}},       0x97,    0x21,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x0035, CmdGrp4 CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0036, CmdGrp5
  {DDRCC1    , {{CMDSIGCTL_CH0_DDRCC1_REG     ,  2,  6}, {CMDSIGCTL_CH0_DDRCC1_REG     ,  2,  6}, {CMDSIGCTL_CH0_DDRCC1_REG     ,  2,  6}, {CMDSIGCTL_CH0_DDRCC1_REG     ,  2,  6}},       0x97,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x0037, CmdGrp5 Granularity HC
  {DDRCC1    , {{TXDLLCFG4_CH0_DDRCC1_REG     , 12, 17}, {TXDLLCFG4_CH0_DDRCC1_REG     , 12, 17}, {TXDLLCFG4_CH0_DDRCC1_REG     , 12, 17}, {TXDLLCFG4_CH0_DDRCC1_REG     , 12, 17}},       0x98,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000003f,          0}, // Type 0x0038, CmdGrp5 Granularity 1
  {DDRCC1    , {{CMDSIGCTL_CH0_DDRCC1_REG     ,  0,  1}, {CMDSIGCTL_CH0_DDRCC1_REG     ,  0,  1}, {CMDSIGCTL_CH0_DDRCC1_REG     ,  0,  1}, {CMDSIGCTL_CH0_DDRCC1_REG     ,  0,  1}},       0x97,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x00000003,          0}, // Type 0x0039, CmdGrp5 CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x003A, CmdGrp5 CC1
  {DDRCC1    , {{CMDSIGCTL_CH0_DDRCC1_REG     ,  2,  6}, {CMDSIGCTL_CH0_DDRCC1_REG     ,  2,  6}, {CMDSIGCTL_CH0_DDRCC1_REG     ,  2,  6}, {CMDSIGCTL_CH0_DDRCC1_REG     ,  2,  6}},       0x97,    0x21,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x003B, CmdGrp5 CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x003C, CmdGrp6
  {DDRCC2    , {{CMDSIGCTL_CH0_DDRCC2_REG     ,  2,  6}, {CMDSIGCTL_CH0_DDRCC2_REG     ,  2,  6}, {CMDSIGCTL_CH0_DDRCC2_REG     ,  2,  6}, {CMDSIGCTL_CH0_DDRCC2_REG     ,  2,  6}},       0x99,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x003D, CmdGrp6 Granularity HC
  {DDRCC2    , {{TXDLLCFG4_CH0_DDRCC2_REG     ,  6, 11}, {TXDLLCFG4_CH0_DDRCC2_REG     ,  6, 11}, {TXDLLCFG4_CH0_DDRCC2_REG     ,  6, 11}, {TXDLLCFG4_CH0_DDRCC2_REG     ,  6, 11}},       0x9A,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000003f,          0}, // Type 0x003E, CmdGrp6 Granularity 1
  {DDRCC2    , {{CMDSIGCTL_CH0_DDRCC2_REG     ,  0,  1}, {CMDSIGCTL_CH0_DDRCC2_REG     ,  0,  1}, {CMDSIGCTL_CH0_DDRCC2_REG     ,  0,  1}, {CMDSIGCTL_CH0_DDRCC2_REG     ,  0,  1}},       0x99,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x00000003,          0}, // Type 0x003F, CmdGrp6 CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0040, CmdGrp6 CC1
  {DDRCC2    , {{CMDSIGCTL_CH0_DDRCC2_REG     ,  2,  6}, {CMDSIGCTL_CH0_DDRCC2_REG     ,  2,  6}, {CMDSIGCTL_CH0_DDRCC2_REG     ,  2,  6}, {CMDSIGCTL_CH0_DDRCC2_REG     ,  2,  6}},       0x99,    0x21,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x0041, CmdGrp6 CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0042, CmdGrp7
  {DDRCC2    , {{CMDSIGCTL_CH0_DDRCC2_REG     ,  9, 13}, {CMDSIGCTL_CH0_DDRCC2_REG     ,  9, 13}, {CMDSIGCTL_CH0_DDRCC2_REG     ,  9, 13}, {CMDSIGCTL_CH0_DDRCC2_REG     ,  9, 13}},       0x99,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x0043, CmdGrp7 Granularity HC
  {DDRCC2    , {{TXDLLCFG4_CH0_DDRCC2_REG     , 12, 17}, {TXDLLCFG4_CH0_DDRCC2_REG     , 12, 17}, {TXDLLCFG4_CH0_DDRCC2_REG     , 12, 17}, {TXDLLCFG4_CH0_DDRCC2_REG     , 12, 17}},       0x9A,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000003f,          0}, // Type 0x0044, CmdGrp7 Granularity 1
  {DDRCC2    , {{CMDSIGCTL_CH0_DDRCC2_REG     ,  7,  8}, {CMDSIGCTL_CH0_DDRCC2_REG     ,  7,  8}, {CMDSIGCTL_CH0_DDRCC2_REG     ,  7,  8}, {CMDSIGCTL_CH0_DDRCC2_REG     ,  7,  8}},       0x99,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x00000003,          0}, // Type 0x0045, CmdGrp7 CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0046, CmdGrp7 CC1
  {DDRCC2    , {{CMDSIGCTL_CH0_DDRCC2_REG     ,  9, 13}, {CMDSIGCTL_CH0_DDRCC2_REG     ,  9, 13}, {CMDSIGCTL_CH0_DDRCC2_REG     ,  9, 13}, {CMDSIGCTL_CH0_DDRCC2_REG     ,  9, 13}},       0x99,    0x21,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x0047, CmdGrp7 CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0048, CtlGrp0
  {DDRCC2    , {{CTLSIGCTL_CH0_DDRCC2_REG     ,  2,  6}, {CTLSIGCTL_CH0_DDRCC2_REG     ,  2,  6}, {CTLSIGCTL_CH0_DDRCC2_REG     ,  9, 13}, {CTLSIGCTL_CH0_DDRCC2_REG     ,  9, 13}},       0x8F,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x0049, CtlGrp0 Granularity HC
  {DDRCC2    , {{TXDLLCFG3_CH0_DDRCC2_REG     ,  0,  5}, {TXDLLCFG3_CH0_DDRCC2_REG     ,  0,  5}, {TXDLLCFG3_CH0_DDRCC2_REG     ,  6, 11}, {TXDLLCFG3_CH0_DDRCC2_REG     ,  6, 11}},       0x90,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000003f,          0}, // Type 0x004A, CtlGrp0 Granularity 1
  {DDRCC2    , {{CTLSIGCTL_CH0_DDRCC2_REG     ,  0,  1}, {CTLSIGCTL_CH0_DDRCC2_REG     ,  0,  1}, {CTLSIGCTL_CH0_DDRCC2_REG     ,  7,  8}, {CTLSIGCTL_CH0_DDRCC2_REG     ,  7,  8}},       0x8F,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x00000003,          0}, // Type 0x004B, CtlGrp0 CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x004C, CtlGrp0 CC1
  {DDRCC2    , {{CTLSIGCTL_CH0_DDRCC2_REG     ,  2,  6}, {CTLSIGCTL_CH0_DDRCC2_REG     ,  2,  6}, {CTLSIGCTL_CH0_DDRCC2_REG     ,  9, 13}, {CTLSIGCTL_CH0_DDRCC2_REG     ,  9, 13}},       0x8F,    0x21,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x004D, CtlGrp0 CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x004E, CtlGrp1
  {DDRCC2    , {{CTLCMDSIGCTL_CH0_DDRCC2_REG  ,  2,  6}, {CTLCMDSIGCTL_CH0_DDRCC2_REG  ,  2,  6}, {CTLCMDSIGCTL_CH0_DDRCC2_REG  ,  9, 13}, {CTLCMDSIGCTL_CH0_DDRCC2_REG  ,  9, 13}},       0x91,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x004F, CtlGrp1 Granularity HC
  {DDRCC2    , {{TXDLLCFG3_CH0_DDRCC2_REG     , 12, 17}, {TXDLLCFG3_CH0_DDRCC2_REG     , 12, 17}, {TXDLLCFG4_CH0_DDRCC2_REG     ,  0,  5}, {TXDLLCFG4_CH0_DDRCC2_REG     ,  0,  5}},       0x90,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000003f,          0}, // Type 0x0050, CtlGrp1 Granularity 1
  {DDRCC2    , {{CTLCMDSIGCTL_CH0_DDRCC2_REG  ,  0,  1}, {CTLCMDSIGCTL_CH0_DDRCC2_REG  ,  0,  1}, {CTLCMDSIGCTL_CH0_DDRCC2_REG  ,  7,  8}, {CTLCMDSIGCTL_CH0_DDRCC2_REG  ,  7,  8}},       0x91,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x00000003,          0}, // Type 0x0051, CtlGrp1 CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0052, CtlGrp1 CC1
  {DDRCC2    , {{CTLCMDSIGCTL_CH0_DDRCC2_REG  ,  2,  6}, {CTLCMDSIGCTL_CH0_DDRCC2_REG  ,  2,  6}, {CTLCMDSIGCTL_CH0_DDRCC2_REG  ,  9, 13}, {CTLCMDSIGCTL_CH0_DDRCC2_REG  ,  9, 13}},       0x91,    0x21,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x0053, CtlGrp1 CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0054, CtlGrp2
  {DDRCC0    , {{CTLSIGCTL_CH0_DDRCC0_REG     ,  2,  6}, {CTLSIGCTL_CH0_DDRCC0_REG     ,  2,  6}, {CTLSIGCTL_CH0_DDRCC0_REG     ,  9, 13}, {CTLSIGCTL_CH0_DDRCC0_REG     ,  9, 13}},       0x92,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x0055, CtlGrp2 Granularity HC
  {DDRCC0    , {{TXDLLCFG3_CH0_DDRCC0_REG     ,  0,  5}, {TXDLLCFG3_CH0_DDRCC0_REG     ,  0,  5}, {TXDLLCFG3_CH0_DDRCC0_REG     ,  6, 11}, {TXDLLCFG3_CH0_DDRCC0_REG     ,  6, 11}},       0x93,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000003f,          0}, // Type 0x0056, CtlGrp2 Granularity 1
  {DDRCC0    , {{CTLSIGCTL_CH0_DDRCC0_REG     ,  0,  1}, {CTLSIGCTL_CH0_DDRCC0_REG     ,  0,  1}, {CTLSIGCTL_CH0_DDRCC0_REG     ,  7,  8}, {CTLSIGCTL_CH0_DDRCC0_REG     ,  7,  8}},       0x92,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x00000003,          0}, // Type 0x0057, CtlGrp2 CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0058, CtlGrp2 CC1
  {DDRCC0    , {{CTLSIGCTL_CH0_DDRCC0_REG     ,  2,  6}, {CTLSIGCTL_CH0_DDRCC0_REG     ,  2,  6}, {CTLSIGCTL_CH0_DDRCC0_REG     ,  9, 13}, {CTLSIGCTL_CH0_DDRCC0_REG     ,  9, 13}},       0x92,    0x21,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x0059, CtlGrp2 CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x005A, RxDqsNDelay
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x005B, RxDqsNDelay
  {DDRDQ     , {{DQSBRXDLL_B0N0_DDRDQ_REG     ,  0,  6}, {DQSBRXDLL_B0N0_DDRDQ_REG     ,  7, 13}, {DQSBRXDLL_B0N0_DDRDQ_REG     , 14, 20}, {DQSBRXDLL_B0N0_DDRDQ_REG     , 21, 27}},       0x8A,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000007f,          0}, // Type 0x005C, RxDqsNDelay Granularity 1
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x005D, RxDqsNDelay CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x005E, RxDqsNDelay CC1
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x005F, RxDqsNDelay CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0060, RxDqsPDelay
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0061, RxDqsPDelay
  {DDRDQ     , {{DQSRXDLL_B0N0_DDRDQ_REG      ,  0,  6}, {DQSRXDLL_B0N0_DDRDQ_REG      ,  7, 13}, {DQSRXDLL_B0N0_DDRDQ_REG      , 14, 20}, {DQSRXDLL_B0N0_DDRDQ_REG      , 21, 27}},       0x89,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000007f,          0}, // Type 0x0062, RxDqsPDelay Granularity 1
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0063, RxDqsPDelay CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0064, RxDqsPDelay CC1
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0065, RxDqsPDelay CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0066, TxDqDelay2
  {DDRDQ     , {{DQSIGCTL0_B0N0_DDRDQ_REG     ,  8, 12}, {DQSIGCTL0_B0N0_DDRDQ_REG     , 13, 17}, {DQSIGCTL0_B0N0_DDRDQ_REG     , 18, 22}, {DQSIGCTL0_B0N0_DDRDQ_REG     , 23, 27}},       0x82,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000001f,          0}, // Type 0x0067, TxDqDelay2 Granularity HC
  {DDRDQ     , {{DQSIGCTL2_B0N0_DDRDQ_REG     ,  0,  5}, {DQSIGCTL2_B0N0_DDRDQ_REG     ,  6, 11}, {DQSIGCTL2_B0N0_DDRDQ_REG     , 12, 17}, {DQSIGCTL2_B0N0_DDRDQ_REG     , 18, 23}},       0x83,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000003f,          0}, // Type 0x0068, TxDqDelay2 Granularity 1
  {DDRDQ     , {{DQSIGCTL0_B0N0_DDRDQ_REG     ,  0,  1}, {DQSIGCTL0_B0N0_DDRDQ_REG     ,  2,  3}, {DQSIGCTL0_B0N0_DDRDQ_REG     ,  4,  5}, {DQSIGCTL0_B0N0_DDRDQ_REG     ,  6,  7}},       0x82,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x00000003,          0}, // Type 0x0069, TxDqDelay2 CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x006A, TxDqDelay2 CC1
  {DDRDQ     , {{DQSIGCTL0_B0N0_DDRDQ_REG     ,  8, 12}, {DQSIGCTL0_B0N0_DDRDQ_REG     , 13, 17}, {DQSIGCTL0_B0N0_DDRDQ_REG     , 18, 22}, {DQSIGCTL0_B0N0_DDRDQ_REG     , 23, 27}},       0x82,    0x21,   0x00,       0,   0,       4,   0,       0,   0, 0x0000001f,          0}, // Type 0x006B, TxDqDelay2 CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x006C, TxDqDrvDelay2
  {DDRDQ     , {{DQSIGCTL1_B0N0_DDRDQ_REG     ,  8, 11}, {DQSIGCTL1_B0N0_DDRDQ_REG     , 12, 15}, {DQSIGCTL1_B0N0_DDRDQ_REG     , 16, 19}, {DQSIGCTL1_B0N0_DDRDQ_REG     , 20, 23}},       0x84,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000000f,          0}, // Type 0x006D, TxDqDrvDelay2 Granularity HC
  {DDRDQ     , {{DQSIGCTL2_B0N0_MISC_DDRDQ_REG,  0,  5}, {DQSIGCTL2_B0N0_MISC_DDRDQ_REG,  6, 11}, {DQSIGCTL2_B0N0_MISC_DDRDQ_REG, 12, 17}, {DQSIGCTL2_B0N0_MISC_DDRDQ_REG, 18, 23}},       0x85,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000003f,          0}, // Type 0x006E, TxDqDrvDelay2 Granularity 1
  {DDRDQ     , {{DQSIGCTL1_B0N0_DDRDQ_REG     ,  0,  1}, {DQSIGCTL1_B0N0_DDRDQ_REG     ,  2,  3}, {DQSIGCTL1_B0N0_DDRDQ_REG     ,  4,  5}, {DQSIGCTL1_B0N0_DDRDQ_REG     ,  6,  7}},       0x84,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x00000003,          0}, // Type 0x006F, TxDqDrvDelay2 CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0070, TxDqDrvDelay2 CC1
  {DDRDQ     , {{DQSIGCTL1_B0N0_DDRDQ_REG     ,  8, 11}, {DQSIGCTL1_B0N0_DDRDQ_REG     , 12, 15}, {DQSIGCTL1_B0N0_DDRDQ_REG     , 16, 19}, {DQSIGCTL1_B0N0_DDRDQ_REG     , 20, 23}},       0x84,    0x21,   0x00,       0,   0,       4,   0,       0,   0, 0x0000000f,          0}, // Type 0x0071, TxDqDrvDelay2 CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0072, TxDqDelay
  {DDRDQ     , {{DQSIGCTL0_B0N0_DDRDQ_REG     ,  8, 12}, {DQSIGCTL0_B0N0_DDRDQ_REG     , 13, 17}, {DQSIGCTL0_B0N0_DDRDQ_REG     , 18, 22}, {DQSIGCTL0_B0N0_DDRDQ_REG     , 23, 27}},       0x82,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000001f,          0}, // Type 0x0073, TxDqDelay Granularity HC
  {DDRDQ     , {{DQSIGCTL2_B0N0_DDRDQ_REG     ,  0,  5}, {DQSIGCTL2_B0N0_DDRDQ_REG     ,  6, 11}, {DQSIGCTL2_B0N0_DDRDQ_REG     , 12, 17}, {DQSIGCTL2_B0N0_DDRDQ_REG     , 18, 23}},       0x83,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000003f,          0}, // Type 0x0074, TxDqDelay Granularity 1
  {DDRDQ     , {{DQSIGCTL0_B0N0_DDRDQ_REG     ,  0,  1}, {DQSIGCTL0_B0N0_DDRDQ_REG     ,  2,  3}, {DQSIGCTL0_B0N0_DDRDQ_REG     ,  4,  5}, {DQSIGCTL0_B0N0_DDRDQ_REG     ,  6,  7}},       0x82,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x00000003,          0}, // Type 0x0075, TxDqDelay CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0076, TxDqDelay CC1
  {DDRDQ     , {{DQSIGCTL0_B0N0_DDRDQ_REG     ,  8, 12}, {DQSIGCTL0_B0N0_DDRDQ_REG     , 13, 17}, {DQSIGCTL0_B0N0_DDRDQ_REG     , 18, 22}, {DQSIGCTL0_B0N0_DDRDQ_REG     , 23, 27}},       0x82,    0x21,   0x00,       0,   0,       4,   0,       0,   0, 0x0000001f,          0}, // Type 0x0077, TxDqDelay CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0078, TxDqDrvDelay
  {DDRDQ     , {{DQSIGCTL1_B0N0_DDRDQ_REG     ,  8, 11}, {DQSIGCTL1_B0N0_DDRDQ_REG     , 12, 15}, {DQSIGCTL1_B0N0_DDRDQ_REG     , 16, 19}, {DQSIGCTL1_B0N0_DDRDQ_REG     , 20, 23}},       0x84,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000000f,          0}, // Type 0x0079, TxDqDrvDelay Granularity HC
  {DDRDQ     , {{DQSIGCTL2_B0N0_MISC_DDRDQ_REG,  0,  5}, {DQSIGCTL2_B0N0_MISC_DDRDQ_REG,  6, 11}, {DQSIGCTL2_B0N0_MISC_DDRDQ_REG, 12, 17}, {DQSIGCTL2_B0N0_MISC_DDRDQ_REG, 18, 23}},       0x85,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000003f,          0}, // Type 0x007A, TxDqDrvDelay Granularity 1
  {DDRDQ     , {{DQSIGCTL1_B0N0_DDRDQ_REG     ,  0,  1}, {DQSIGCTL1_B0N0_DDRDQ_REG     ,  2,  3}, {DQSIGCTL1_B0N0_DDRDQ_REG     ,  4,  5}, {DQSIGCTL1_B0N0_DDRDQ_REG     ,  6,  7}},       0x84,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x00000003,          0}, // Type 0x007B, TxDqDrvDelay CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x007C, TxDqDrvDelay CC1
  {DDRDQ     , {{DQSIGCTL1_B0N0_DDRDQ_REG     ,  8, 11}, {DQSIGCTL1_B0N0_DDRDQ_REG     , 12, 15}, {DQSIGCTL1_B0N0_DDRDQ_REG     , 16, 19}, {DQSIGCTL1_B0N0_DDRDQ_REG     , 20, 23}},       0x84,    0x21,   0x00,       0,   0,       4,   0,       0,   0, 0x0000000f,          0}, // Type 0x007D, TxDqDrvDelay CC2
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x007E, TxDqsDelay
  {DDRDQ     , {{DQSSIGCTL0_B0N0_DDRDQ_REG    ,  8, 11}, {DQSSIGCTL0_B0N0_DDRDQ_REG    , 12, 15}, {DQSSIGCTL0_B0N0_DDRDQ_REG    , 16, 19}, {DQSSIGCTL0_B0N0_DDRDQ_REG    , 20, 23}},       0x87,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000000f,          0}, // Type 0x007F, TxDqsDelay Granularity HC
  {DDRDQ     , {{DQSSIGCTL1_B0N0_DDRDQ_REG    ,  0,  5}, {DQSSIGCTL1_B0N0_DDRDQ_REG    ,  6, 11}, {DQSSIGCTL1_B0N0_DDRDQ_REG    , 12, 17}, {DQSSIGCTL1_B0N0_DDRDQ_REG    , 18, 23}},       0x88,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000003f,          0}, // Type 0x0080, TxDqsDelay Granularity 1
  {DDRDQ     , {{DQSSIGCTL0_B0N0_DDRDQ_REG    ,  0,  1}, {DQSSIGCTL0_B0N0_DDRDQ_REG    ,  2,  3}, {DQSSIGCTL0_B0N0_DDRDQ_REG    ,  4,  5}, {DQSSIGCTL0_B0N0_DDRDQ_REG    ,  6,  7}},       0x87,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x00000003,          0}, // Type 0x0081, TxDqsDelay CC0
  {0xFF      , {{0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}, {0xFF                         ,  0,  0}},       0xFF,    0x00,   0x00,  0xFFFF,   0,  0xFFFF,   0,  0xFFFF,   0, 0xFFFFFFFF,          0}, // Type 0x0082, TxDqsDelay CC1
  {DDRDQ     , {{DQSSIGCTL0_B0N0_DDRDQ_REG    ,  8, 11}, {DQSSIGCTL0_B0N0_DDRDQ_REG    , 12, 15}, {DQSSIGCTL0_B0N0_DDRDQ_REG    , 16, 19}, {DQSSIGCTL0_B0N0_DDRDQ_REG    , 20, 23}},       0x87,    0x21,   0x00,       0,   0,       4,   0,       0,   0, 0x0000000f,          0}, // Type 0x0083, TxDqsDelay CC2
  {EXTERNAL  , {{CmdVref_FUNC                 ,  0,  0}, {CmdVref_FUNC                 ,  0,  0}, {CmdVref_FUNC                 ,  0,  0}, {CmdVref_FUNC                 ,  0,  0}},       0x04,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000005f,          0}, // Type 0x0084, CmdVref
  {DDRDQ     , {{DQRX_BL0_DDRDQ_REG           ,  1,  3}, {DQRX_BL0_DDRDQ_REG           ,  1,  3}, {DQRX_BL0_DDRDQ_REG           ,  1,  3}, {DQRX_BL0_DDRDQ_REG           ,  1,  3}},       0x9B,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x00000007,          0}, // Type 0x0085, Ctle_bias
  {DDRDQ     , {{DQRX_BL0_DDRDQ_REG           ,  7,  8}, {DQRX_BL0_DDRDQ_REG           ,  7,  8}, {DQRX_BL0_DDRDQ_REG           ,  7,  8}, {DQRX_BL0_DDRDQ_REG           ,  7,  8}},       0x9B,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x00000003,          0}, // Type 0x0086, Ctle_cap
  {DDRDQ     , {{DQSRX_BL0_DDRDQ_REG          , 11, 12}, {DQSRX_BL0_DDRDQ_REG          , 11, 12}, {DQSRX_BL0_DDRDQ_REG          , 11, 12}, {DQSRX_BL0_DDRDQ_REG          , 11, 12}},       0x9C,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x00000003,          0}, // Type 0x0087, Ctle_caps
  {DDRDQ     , {{DQRX_BL0_DDRDQ_REG           ,  6,  6}, {DQRX_BL0_DDRDQ_REG           ,  6,  6}, {DQRX_BL0_DDRDQ_REG           ,  6,  6}, {DQRX_BL0_DDRDQ_REG           ,  6,  6}},       0x9B,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x00000001,          0}, // Type 0x0088, Ctle_en
  {EXTERNAL  , {{Ctle_Wrap_FUNC               ,  0,  0}, {Ctle_Wrap_FUNC               ,  0,  0}, {Ctle_Wrap_FUNC               ,  0,  0}, {Ctle_Wrap_FUNC               ,  0,  0}},       0x08,    0x00,   0x01,       0,   0,       0,   0,       0,   0, 0x00000027,          0}, // Type 0x0089, Ctle_Wrap
  {DDRDQ     , {{DIFFAMPCTL_BL0_DDRDQ_REG     , 19, 24}, {DIFFAMPCTL_BL0_DDRDQ_REG     , 19, 24}, {DIFFAMPCTL_BL0_DDRDQ_REG     , 19, 24}, {DIFFAMPCTL_BL0_DDRDQ_REG     , 19, 24}},       0x0B,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000003f,          0}, // Type 0x008A, DiffAmpLen
  {DDRDQ     , {{DRVENBCTL_B0N0_DDRDQ_REG     , 20, 21}, {DRVENBCTL_B0N0_DDRDQ_REG     , 20, 21}, {DRVENBCTL_B0N0_DDRDQ_REG     , 20, 21}, {DRVENBCTL_B0N0_DDRDQ_REG     , 20, 21}},       0x9F,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x00000003,          0}, // Type 0x008B, DqsdrvEnbIdle
  {DDRDQ     , {{RK2RKCTL1_B0N0_DDRDQ_REG     , 18, 18}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 18, 18}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 18, 18}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 18, 18}},       0x0F,    0x00,   0x00,       0,   0,       8,   0,       0,   0, 0x00000001,          0}, // Type 0x008C, IoDrvClkPushOut
  {DDRDQ     , {{RXODTENOFST_BL0_DDRDQ_REG    ,  0,  3}, {RXODTENOFST_BL0_DDRDQ_REG    ,  4,  7}, {RXODTENOFST_BL0_DDRDQ_REG    ,  8, 11}, {RXODTENOFST_BL0_DDRDQ_REG    , 12, 15}},       0x9D,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000000f,          0}, // Type 0x008D, OdtEnOff
  {DDRDQ     , {{RXODTSEGOFST_BL0_DDRDQ_REG   ,  0,  3}, {RXODTSEGOFST_BL0_DDRDQ_REG   ,  4,  7}, {RXODTSEGOFST_BL0_DDRDQ_REG   ,  8, 11}, {RXODTSEGOFST_BL0_DDRDQ_REG   , 12, 15}},       0x9E,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000000f,          0}, // Type 0x008E, OdtSegEnOff
  {DDRDQ     , {{RDVLDCTL_BL0_DDRDQ_REG       ,  0,  4}, {RDVLDCTL_BL0_DDRDQ_REG       ,  0,  4}, {RDVLDCTL_BL0_DDRDQ_REG       ,  0,  4}, {RDVLDCTL_BL0_DDRDQ_REG       ,  0,  4}},       0x0E,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000001f,          0}, // Type 0x008F, rdcmd2rdvldsig
  {DDRDQ     , {{RK2RKCTL2_B0N0_DDRDQ_REG     ,  5,  9}, {RK2RKCTL2_B0N0_DDRDQ_REG     ,  5,  9}, {RK2RKCTL2_B0N0_DDRDQ_REG     ,  5,  9}, {RK2RKCTL2_B0N0_DDRDQ_REG     ,  5,  9}},       0x10,    0x00,   0x00,       0,   0,       8,   0,       0,   0, 0x0000001f,          0}, // Type 0x0090, RdCmdLatency
  {DDRDQ     , {{RK2RKCTL1_B0N0_DDRDQ_REG     , 21, 21}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 21, 21}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 21, 21}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 21, 21}},       0x0F,    0x00,   0x00,       0,   0,       8,   0,       0,   0, 0x00000001,          0}, // Type 0x0091, RdEnClkPushOut
  {DDRDQ     , {{RK2RKCTL1_B0N0_DDRDQ_REG     , 20, 20}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 20, 20}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 20, 20}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 20, 20}},       0x0F,    0x00,   0x00,       0,   0,       8,   0,       0,   0, 0x00000001,          0}, // Type 0x0092, RecEnClkPushOut
  {DDRDQ     , {{RCVENMARG_BL0_DDRDQ_REG      ,  0,  0}, {RCVENMARG_BL0_DDRDQ_REG      ,  0,  0}, {RCVENMARG_BL0_DDRDQ_REG      ,  0,  0}, {RCVENMARG_BL0_DDRDQ_REG      ,  0,  0}},       0x86,    0x00,   0x00,       0,   0,       0,   1,       0,   0, 0x00000001,          0}, // Type 0x0093, RecEnSmp
  {DDRDQ     , {{RK2RKCTL1_B0N0_DDRDQ_REG     , 22, 22}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 22, 22}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 22, 22}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 22, 22}},       0x0F,    0x00,   0x00,       0,   0,       8,   0,       0,   0, 0x00000001,          0}, // Type 0x0094, RxDqClkPushOut
  {DDRDQ     , {{RK2RKCTL1_B0N0_DDRDQ_REG     , 19, 19}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 19, 19}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 19, 19}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 19, 19}},       0x0F,    0x00,   0x00,       0,   0,       8,   0,       0,   0, 0x00000001,          0}, // Type 0x0095, RxDqsClkPushOut
  {EXTERNAL  , {{RxDqsTether_FUNC             ,  0,  0}, {RxDqsTether_FUNC             ,  0,  0}, {RxDqsTether_FUNC             ,  0,  0}, {RxDqsTether_FUNC             ,  0,  0}},       0xA0,    0x00,   0x01,       0,   0,       0,   0,       0,   0, 0x00000127,          0}, // Type 0x0096, RxDqsTether
  {DDRDQ     , {{DQRX_BL0_DDRDQ_REG           ,  0,  0}, {DQRX_BL0_DDRDQ_REG           ,  0,  0}, {DQRX_BL0_DDRDQ_REG           ,  0,  0}, {DQRX_BL0_DDRDQ_REG           ,  0,  0}},       0x9B,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x00000001,          0}, // Type 0x0097, RxVocEnDq
  {DDRDQ     , {{WRLVL_BL0_DDRDQ_REG          ,  0,  3}, {WRLVL_BL0_DDRDQ_REG          ,  0,  3}, {WRLVL_BL0_DDRDQ_REG          ,  0,  3}, {WRLVL_BL0_DDRDQ_REG          ,  0,  3}},       0x8C,    0x00,   0x00,       0,   0,       0,   6,       0,   0, 0x0000000f,          0}, // Type 0x0098, RxVocSmp
  {DDRDQ     , {{DQRX_B0N0_DDRDQ_REG          ,  0,  3}, {DQRX_B0N0_DDRDQ_REG          ,  0,  3}, {DQRX_B0N0_DDRDQ_REG          ,  0,  3}, {DQRX_B0N0_DDRDQ_REG          ,  0,  3}},       0x05,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000000f,          0}, // Type 0x0099, RxVocVal0
  {DDRDQ     , {{DQRX_B0N0_DDRDQ_REG          ,  4,  7}, {DQRX_B0N0_DDRDQ_REG          ,  4,  7}, {DQRX_B0N0_DDRDQ_REG          ,  4,  7}, {DQRX_B0N0_DDRDQ_REG          ,  4,  7}},       0x05,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000000f,          0}, // Type 0x009A, RxVocVal1
  {DDRDQ     , {{DQRX_B0N0_DDRDQ_REG          ,  8, 11}, {DQRX_B0N0_DDRDQ_REG          ,  8, 11}, {DQRX_B0N0_DDRDQ_REG          ,  8, 11}, {DQRX_B0N0_DDRDQ_REG          ,  8, 11}},       0x05,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000000f,          0}, // Type 0x009B, RxVocVal2
  {DDRDQ     , {{DQRX_B0N0_DDRDQ_REG          , 12, 15}, {DQRX_B0N0_DDRDQ_REG          , 12, 15}, {DQRX_B0N0_DDRDQ_REG          , 12, 15}, {DQRX_B0N0_DDRDQ_REG          , 12, 15}},       0x05,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000000f,          0}, // Type 0x009C, RxVocVal3
  {DDRDQ     , {{DQRX_B0N1_DDRDQ_REG          ,  0,  3}, {DQRX_B0N1_DDRDQ_REG          ,  0,  3}, {DQRX_B0N1_DDRDQ_REG          ,  0,  3}, {DQRX_B0N1_DDRDQ_REG          ,  0,  3}},       0x06,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000000f,          0}, // Type 0x009D, RxVocVal4
  {DDRDQ     , {{DQRX_B0N1_DDRDQ_REG          ,  4,  7}, {DQRX_B0N1_DDRDQ_REG          ,  4,  7}, {DQRX_B0N1_DDRDQ_REG          ,  4,  7}, {DQRX_B0N1_DDRDQ_REG          ,  4,  7}},       0x06,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000000f,          0}, // Type 0x009E, RxVocVal5
  {DDRDQ     , {{DQRX_B0N1_DDRDQ_REG          ,  8, 11}, {DQRX_B0N1_DDRDQ_REG          ,  8, 11}, {DQRX_B0N1_DDRDQ_REG          ,  8, 11}, {DQRX_B0N1_DDRDQ_REG          ,  8, 11}},       0x06,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000000f,          0}, // Type 0x009F, RxVocVal6
  {DDRDQ     , {{DQRX_B0N1_DDRDQ_REG          , 12, 15}, {DQRX_B0N1_DDRDQ_REG          , 12, 15}, {DQRX_B0N1_DDRDQ_REG          , 12, 15}, {DQRX_B0N1_DDRDQ_REG          , 12, 15}},       0x06,    0x00,   0x00,       0,   0,       4,   0,       0,   0, 0x0000000f,          0}, // Type 0x00A0, RxVocVal7
  {EXTERNAL  , {{RxVref_FUNC                  ,  0,  0}, {RxVref_FUNC                  ,  0,  0}, {RxVref_FUNC                  ,  0,  0}, {RxVref_FUNC                  ,  0,  0}},       0x02,    0x00,   0x01,       0,   0,       0,   0,       0,   0, 0x00000071,          0}, // Type 0x00A1, RxVref
  {DDRDQ     , {{RXVREFCFG_BL0_DDRDQ_REG      ,  1,  6}, {RXVREFCFG_BL0_DDRDQ_REG      ,  1,  6}, {RXVREFCFG_BL0_DDRDQ_REG      ,  1,  6}, {RXVREFCFG_BL0_DDRDQ_REG      ,  1,  6}},       0x03,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000003f,          0}, // Type 0x00A2, RxVrefCtrl
  {DDRDQ     , {{RXVREFCFG_BL0_DDRDQ_REG      ,  7,  7}, {RXVREFCFG_BL0_DDRDQ_REG      ,  7,  7}, {RXVREFCFG_BL0_DDRDQ_REG      ,  7,  7}, {RXVREFCFG_BL0_DDRDQ_REG      ,  7,  7}},       0x03,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x00000001,          0}, // Type 0x00A3, RxVrefRangeSel
  {DDRDQ     , {{RK2RKCTL1_B0N0_DDRDQ_REG     , 16, 16}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 16, 16}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 16, 16}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 16, 16}},       0x0F,    0x00,   0x00,       0,   0,       8,   0,       0,   0, 0x00000001,          0}, // Type 0x00A4, TxDqClkPushout
  {EXTERNAL  , {{TxDqDelayGExt_FUNC           ,  0,  0}, {TxDqDelayGExt_FUNC           ,  0,  0}, {TxDqDelayGExt_FUNC           ,  0,  0}, {TxDqDelayGExt_FUNC           ,  0,  0}},       0x0D,    0x00,   0x01,       0,   0,       0,   0,       0,   0, 0x0000ffff,          0}, // Type 0x00A5, TxDqDelayGExt
  {DDRDQ     , {{RK2RKCTL1_B0N0_DDRDQ_REG     , 17, 17}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 17, 17}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 17, 17}, {RK2RKCTL1_B0N0_DDRDQ_REG     , 17, 17}},       0x0F,    0x00,   0x00,       0,   0,       8,   0,       0,   0, 0x00000001,          0}, // Type 0x00A6, TxDqsClkPushout
  {EXTERNAL  , {{TxEqualization_FUNC          ,  0,  0}, {TxEqualization_FUNC          ,  0,  0}, {TxEqualization_FUNC          ,  0,  0}, {TxEqualization_FUNC          ,  0,  0}},       0x07,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000000f,          0}, // Type 0x00A7, TxEqualization
  {DDRDQ     , {{DATLVL_BL0_DDRDQ_REG         ,  5,  8}, {DATLVL_BL0_DDRDQ_REG         ,  5,  8}, {DATLVL_BL0_DDRDQ_REG         ,  5,  8}, {DATLVL_BL0_DDRDQ_REG         ,  5,  8}},       0x0A,    0x00,   0x00,       0,   0,       0,   5,       0,   0, 0x0000000f,          0}, // Type 0x00A8, TxImodeDqEn
  {DDRDQ     , {{DATLVL_BL0_DDRDQ_REG         ,  9,  9}, {DATLVL_BL0_DDRDQ_REG         ,  9,  9}, {DATLVL_BL0_DDRDQ_REG         ,  9,  9}, {DATLVL_BL0_DDRDQ_REG         ,  9,  9}},       0x0A,    0x00,   0x00,       0,   0,       0,   5,       0,   0, 0x00000001,          0}, // Type 0x00A9, TxImodeDqsEn
  {EXTERNAL  , {{TxSwingBoost_FUNC            ,  0,  0}, {TxSwingBoost_FUNC            ,  0,  0}, {TxSwingBoost_FUNC            ,  0,  0}, {TxSwingBoost_FUNC            ,  0,  0}},       0x09,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000003f,          0}, // Type 0x00AA, TxSwingBoost
  {EXTERNAL  , {{TxVref_FUNC                  ,  0,  0}, {TxVref_FUNC                  ,  0,  0}, {TxVref_FUNC                  ,  0,  0}, {TxVref_FUNC                  ,  0,  0}},       0x01,    0x00,   0x00,       0,   0,       0,   0,       0,   0, 0x0000005f,          0}, // Type 0x00AB, TxVref
  {DDRDQ     , {{RK2RKCTL2_B0N0_DDRDQ_REG     ,  0,  4}, {RK2RKCTL2_B0N0_DDRDQ_REG     ,  0,  4}, {RK2RKCTL2_B0N0_DDRDQ_REG     ,  0,  4}, {RK2RKCTL2_B0N0_DDRDQ_REG     ,  0,  4}},       0x10,    0x00,   0x00,       0,   0,       8,   0,       0,   0, 0x0000001f,          0}, // Type 0x00AC, WrCmdLatency
  {EXTERNAL  , {{WrLvlDelayExt_FUNC           ,  0,  0}, {WrLvlDelayExt_FUNC           ,  0,  0}, {WrLvlDelayExt_FUNC           ,  0,  0}, {WrLvlDelayExt_FUNC           ,  0,  0}},       0x0C,    0x00,   0x01,       0,   0,       0,   0,       0,   0, 0x0000ffff,          0}, // Type 0x00AD, WrLvlDelayExt
  {EXTERNAL  , {{WrLvlSmp_FUNC                ,  0,  0}, {WrLvlSmp_FUNC                ,  0,  0}, {WrLvlSmp_FUNC                ,  0,  0}, {WrLvlSmp_FUNC                ,  0,  0}},       0x8B,    0x00,   0x01,       0,   0,       0,   0,       0,   0, 0x00000001,          0}, // Type 0x00AE, WrLvlSmp
  {DDRDQ     , {{WRLVL_BL0_DDRDQ_REG          ,  5,  5}, {WRLVL_BL0_DDRDQ_REG          ,  5,  5}, {WRLVL_BL0_DDRDQ_REG          ,  5,  5}, {WRLVL_BL0_DDRDQ_REG          ,  5,  5}},       0x8C,    0x00,   0x00,       0,   0,       0,   6,       0,   0, 0x00000001,          0}, // Type 0x00AF, WrLvlSmpReg
};

//
// Blueprint project defines
//
UINT32 DEF_0 = DEF_0_BLUEPRINT_DNV           ;
UINT32 DEF_1 = DEF_1_BLUEPRINT_DNV           ;
UINT32 DEF_4 = DEF_4_BLUEPRINT_DNV           ;
UINT32 DEF_5 = DEF_5_BLUEPRINT_DNV           ;
