
ministack.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  0000179a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000016e0  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000051  00800100  00800100  00001794  2**0
                  ALLOC
  3 .fuse         00000003  00820000  00820000  00001794  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .signature    00000003  00840000  00840000  00001797  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .comment      00000030  00000000  00000000  0000179a  2**0
                  CONTENTS, READONLY
  6 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000017cc  2**2
                  CONTENTS, READONLY
  7 .debug_aranges 000000f8  00000000  00000000  0000180c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00008659  00000000  00000000  00001904  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000146d  00000000  00000000  00009f5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00000fcb  00000000  00000000  0000b3ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00000298  00000000  00000000  0000c398  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002bee  00000000  00000000  0000c630  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000021b4  00000000  00000000  0000f21e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000200  00000000  00000000  000113d2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	e8 c0       	rjmp	.+464    	; 0x1d2 <__ctors_end>
       2:	00 00       	nop
       4:	03 c1       	rjmp	.+518    	; 0x20c <__bad_interrupt>
       6:	00 00       	nop
       8:	01 c1       	rjmp	.+514    	; 0x20c <__bad_interrupt>
       a:	00 00       	nop
       c:	ff c0       	rjmp	.+510    	; 0x20c <__bad_interrupt>
       e:	00 00       	nop
      10:	4f c6       	rjmp	.+3230   	; 0xcb0 <__vector_4>
      12:	00 00       	nop
      14:	fb c0       	rjmp	.+502    	; 0x20c <__bad_interrupt>
      16:	00 00       	nop
      18:	f9 c0       	rjmp	.+498    	; 0x20c <__bad_interrupt>
      1a:	00 00       	nop
      1c:	f7 c0       	rjmp	.+494    	; 0x20c <__bad_interrupt>
      1e:	00 00       	nop
      20:	f5 c0       	rjmp	.+490    	; 0x20c <__bad_interrupt>
      22:	00 00       	nop
      24:	f3 c0       	rjmp	.+486    	; 0x20c <__bad_interrupt>
      26:	00 00       	nop
      28:	f1 c0       	rjmp	.+482    	; 0x20c <__bad_interrupt>
      2a:	00 00       	nop
      2c:	ef c0       	rjmp	.+478    	; 0x20c <__bad_interrupt>
      2e:	00 00       	nop
      30:	ed c0       	rjmp	.+474    	; 0x20c <__bad_interrupt>
      32:	00 00       	nop
      34:	eb c0       	rjmp	.+470    	; 0x20c <__bad_interrupt>
      36:	00 00       	nop
      38:	e9 c0       	rjmp	.+466    	; 0x20c <__bad_interrupt>
      3a:	00 00       	nop
      3c:	2b c2       	rjmp	.+1110   	; 0x494 <__vector_15>
      3e:	00 00       	nop
      40:	e5 c0       	rjmp	.+458    	; 0x20c <__bad_interrupt>
      42:	00 00       	nop
      44:	e3 c0       	rjmp	.+454    	; 0x20c <__bad_interrupt>
      46:	00 00       	nop
      48:	e1 c0       	rjmp	.+450    	; 0x20c <__bad_interrupt>
      4a:	00 00       	nop
      4c:	df c0       	rjmp	.+446    	; 0x20c <__bad_interrupt>
      4e:	00 00       	nop
      50:	dd c0       	rjmp	.+442    	; 0x20c <__bad_interrupt>
      52:	00 00       	nop
      54:	db c0       	rjmp	.+438    	; 0x20c <__bad_interrupt>
      56:	00 00       	nop
      58:	d9 c0       	rjmp	.+434    	; 0x20c <__bad_interrupt>
      5a:	00 00       	nop
      5c:	d7 c0       	rjmp	.+430    	; 0x20c <__bad_interrupt>
      5e:	00 00       	nop
      60:	d5 c0       	rjmp	.+426    	; 0x20c <__bad_interrupt>
      62:	00 00       	nop
      64:	d3 c0       	rjmp	.+422    	; 0x20c <__bad_interrupt>
      66:	00 00       	nop
      68:	09 04       	cpc	r0, r9
      6a:	ea 02       	muls	r30, r26
      6c:	ea 02       	muls	r30, r26
      6e:	cc 02       	muls	r28, r28
      70:	ec 02       	muls	r30, r28
      72:	26 03       	mulsu	r18, r22
      74:	50 03       	mulsu	r21, r16
      76:	93 03       	fmuls	r17, r19
      78:	b9 03       	fmulsu	r19, r17
      7a:	b9 03       	fmulsu	r19, r17
      7c:	e4 03       	fmuls	r22, r20
      7e:	f3 03       	fmuls	r23, r19
      80:	2d 05       	cpc	r18, r13
      82:	3c 04       	cpc	r3, r12
      84:	3c 04       	cpc	r3, r12
      86:	1e 04       	cpc	r1, r14
      88:	3e 04       	cpc	r3, r14
      8a:	78 04       	cpc	r7, r8
      8c:	a2 04       	cpc	r10, r2
      8e:	e5 04       	cpc	r14, r5
      90:	07 05       	cpc	r16, r7
      92:	07 05       	cpc	r16, r7
      94:	07 05       	cpc	r16, r7
      96:	17 05       	cpc	r17, r7
      98:	53 06       	cpc	r5, r19
      9a:	60 05       	cpc	r22, r0
      9c:	60 05       	cpc	r22, r0
      9e:	42 05       	cpc	r20, r2
      a0:	62 05       	cpc	r22, r2
      a2:	9c 05       	cpc	r25, r12
      a4:	c6 05       	cpc	r28, r6
      a6:	09 06       	cpc	r0, r25
      a8:	2b 06       	cpc	r2, r27
      aa:	2b 06       	cpc	r2, r27
      ac:	2b 06       	cpc	r2, r27
      ae:	3b 06       	cpc	r3, r27

000000b0 <__trampolines_end>:
      b0:	2d 3c       	cpi	r18, 0xCD	; 205
      b2:	0c 1d       	adc	r16, r12
      b4:	3f 2e       	mov	r3, r31
      b6:	1e 0f       	add	r17, r30
      b8:	0f 1e       	adc	r0, r31
      ba:	2e 3f       	cpi	r18, 0xFE	; 254
      bc:	1d 0c       	add	r1, r13
      be:	3c 2d       	mov	r19, r12
      c0:	39 28       	or	r3, r9
      c2:	18 09       	sbc	r17, r8
      c4:	2b 3a       	cpi	r18, 0xAB	; 171
      c6:	0a 1b       	sub	r16, r26
      c8:	1b 0a       	sbc	r1, r27
      ca:	3a 2b       	or	r19, r26
      cc:	09 18       	sub	r0, r9
      ce:	28 39       	cpi	r18, 0x98	; 152
      d0:	09 18       	sub	r0, r9
      d2:	28 39       	cpi	r18, 0x98	; 152
      d4:	1b 0a       	sbc	r1, r27
      d6:	3a 2b       	or	r19, r26
      d8:	2b 3a       	cpi	r18, 0xAB	; 171
      da:	0a 1b       	sub	r16, r26
      dc:	39 28       	or	r3, r9
      de:	18 09       	sbc	r17, r8
      e0:	1d 0c       	add	r1, r13
      e2:	3c 2d       	mov	r19, r12
      e4:	0f 1e       	adc	r0, r31
      e6:	2e 3f       	cpi	r18, 0xFE	; 254
      e8:	3f 2e       	mov	r3, r31
      ea:	1e 0f       	add	r17, r30
      ec:	2d 3c       	cpi	r18, 0xCD	; 205
      ee:	0c 1d       	adc	r16, r12
      f0:	35 24       	eor	r3, r5
      f2:	14 05       	cpc	r17, r4
      f4:	27 36       	cpi	r18, 0x67	; 103
      f6:	06 17       	cp	r16, r22
      f8:	17 06       	cpc	r1, r23
      fa:	36 27       	eor	r19, r22
      fc:	05 14       	cp	r0, r5
      fe:	24 35       	cpi	r18, 0x54	; 84
     100:	21 30       	cpi	r18, 0x01	; 1
     102:	00 11       	cpse	r16, r0
     104:	33 22       	and	r3, r19
     106:	12 03       	mulsu	r17, r18
     108:	03 12       	cpse	r0, r19
     10a:	22 33       	cpi	r18, 0x32	; 50
     10c:	11 00       	.word	0x0011	; ????
     10e:	30 21       	and	r19, r0
     110:	11 00       	.word	0x0011	; ????
     112:	30 21       	and	r19, r0
     114:	03 12       	cpse	r0, r19
     116:	22 33       	cpi	r18, 0x32	; 50
     118:	33 22       	and	r3, r19
     11a:	12 03       	mulsu	r17, r18
     11c:	21 30       	cpi	r18, 0x01	; 1
     11e:	00 11       	cpse	r16, r0
     120:	05 14       	cp	r0, r5
     122:	24 35       	cpi	r18, 0x54	; 84
     124:	17 06       	cpc	r1, r23
     126:	36 27       	eor	r19, r22
     128:	27 36       	cpi	r18, 0x67	; 103
     12a:	06 17       	cp	r16, r22
     12c:	35 24       	eor	r3, r5
     12e:	14 05       	cpc	r17, r4
	...

000001b0 <_ZZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE18configureStackBaseEvE19directDefaultConfig>:
     1b0:	00 00 1e 08 11 c3 00 01 a6 12 34 56 00 00 00 00     ..........4V....
	...

000001d0 <__ctors_start>:
     1d0:	f5 06       	cpc	r15, r21

000001d2 <__ctors_end>:
     1d2:	11 24       	eor	r1, r1
     1d4:	1f be       	out	0x3f, r1	; 63
     1d6:	cf ef       	ldi	r28, 0xFF	; 255
     1d8:	d8 e0       	ldi	r29, 0x08	; 8
     1da:	de bf       	out	0x3e, r29	; 62
     1dc:	cd bf       	out	0x3d, r28	; 61

000001de <__do_clear_bss>:
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	a0 e0       	ldi	r26, 0x00	; 0
     1e2:	b1 e0       	ldi	r27, 0x01	; 1
     1e4:	01 c0       	rjmp	.+2      	; 0x1e8 <.do_clear_bss_start>

000001e6 <.do_clear_bss_loop>:
     1e6:	1d 92       	st	X+, r1

000001e8 <.do_clear_bss_start>:
     1e8:	a1 35       	cpi	r26, 0x51	; 81
     1ea:	b2 07       	cpc	r27, r18
     1ec:	e1 f7       	brne	.-8      	; 0x1e6 <.do_clear_bss_loop>

000001ee <__do_global_ctors>:
     1ee:	10 e0       	ldi	r17, 0x00	; 0
     1f0:	c9 ee       	ldi	r28, 0xE9	; 233
     1f2:	d0 e0       	ldi	r29, 0x00	; 0
     1f4:	04 c0       	rjmp	.+8      	; 0x1fe <__do_global_ctors+0x10>
     1f6:	21 97       	sbiw	r28, 0x01	; 1
     1f8:	fe 01       	movw	r30, r28
     1fa:	0e 94 5f 0b 	call	0x16be	; 0x16be <__tablejump2__>
     1fe:	c8 3e       	cpi	r28, 0xE8	; 232
     200:	d1 07       	cpc	r29, r17
     202:	c9 f7       	brne	.-14     	; 0x1f6 <__do_global_ctors+0x8>
     204:	0e 94 03 0a 	call	0x1406	; 0x1406 <main>
     208:	0c 94 6e 0b 	jmp	0x16dc	; 0x16dc <_exit>

0000020c <__bad_interrupt>:
     20c:	f9 ce       	rjmp	.-526    	; 0x0 <__vectors>

0000020e <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE6odReadEhh.isra.3>:
template <class T, int PDI, int PDO, class SpiSsHndlr>
uint8_t StackBase<T, PDI, PDO, SpiSsHndlr>::odRead(uint8_t channel, uint8_t address)
{
    uint8_t data;

    switch (channel)
     20e:	80 32       	cpi	r24, 0x20	; 32
     210:	19 f0       	breq	.+6      	; 0x218 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE6odReadEhh.isra.3+0xa>
     212:	80 34       	cpi	r24, 0x40	; 64
     214:	31 f0       	breq	.+12     	; 0x222 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE6odReadEhh.isra.3+0x14>
     216:	0d c0       	rjmp	.+26     	; 0x232 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE6odReadEhh.isra.3+0x24>
    {
    case IoLink::MC_CHNL_PAGE:  // Direct parameter page channel
        data = directParameter[address];
     218:	e6 2f       	mov	r30, r22
     21a:	f0 e0       	ldi	r31, 0x00	; 0
     21c:	e9 5d       	subi	r30, 0xD9	; 217
     21e:	fe 4f       	sbci	r31, 0xFE	; 254
     220:	06 c0       	rjmp	.+12     	; 0x22e <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE6odReadEhh.isra.3+0x20>
        break;

    case IoLink::MC_CHNL_DIAG:  // Diagnosis channel
        if (address > 6)
     222:	67 30       	cpi	r22, 0x07	; 7
     224:	38 f4       	brcc	.+14     	; 0x234 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE6odReadEhh.isra.3+0x26>
            break;

        data = eventPage[address];
     226:	e6 2f       	mov	r30, r22
     228:	f0 e0       	ldi	r31, 0x00	; 0
     22a:	e1 5e       	subi	r30, 0xE1	; 225
     22c:	fe 4f       	sbci	r31, 0xFE	; 254
     22e:	90 81       	ld	r25, Z
     230:	01 c0       	rjmp	.+2      	; 0x234 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE6odReadEhh.isra.3+0x26>
        break;

    default:            // SPDU and process data not handled
//        ASSERT(address == IoLink::MC_ADDR_ISDU_IDLE1 || address == IoLink::MC_ADDR_ISDU_IDLE2);
        data = 0;
     232:	90 e0       	ldi	r25, 0x00	; 0
    }

    return data;
}
     234:	89 2f       	mov	r24, r25
     236:	08 95       	ret

00000238 <_ZN15StackSingleByte12restartTimerEv.isra.1.constprop.8>:
     * Restarts a stopped timer
     * 
     */
    void inline restartTimer()
    {
        if (TCCR0B == 0)
     238:	85 b5       	in	r24, 0x25	; 37
     23a:	81 11       	cpse	r24, r1
     23c:	03 c0       	rjmp	.+6      	; 0x244 <_ZN15StackSingleByte12restartTimerEv.isra.1.constprop.8+0xc>
           TCCR0B = _tccr0bRecord;          
     23e:	80 91 1d 01 	lds	r24, 0x011D
     242:	85 bd       	out	0x25, r24	; 37
     244:	08 95       	ret

00000246 <_ZN6IoLink17calculateChecksumEhh>:
            0x11, 0x00, 0x30, 0x21, 0x03, 0x12, 0x22, 0x33, 0x33, 0x22, 0x12, 0x03, 0x21, 0x30, 0x00, 0x11,
            0x05, 0x14, 0x24, 0x35, 0x17, 0x06, 0x36, 0x27, 0x27, 0x36, 0x06, 0x17, 0x35, 0x24, 0x14, 0x05
        };

        // include CKT octet with Checksum bits (0..6) set to "0" (see A.1.6)
        ckt &= CKT_TYPE_MASK;
     246:	60 7c       	andi	r22, 0xC0	; 192
        checksum8 ^= ckt;
     248:	86 27       	eor	r24, r22

        // fold checksum8 at 0x80
        if (checksum8 >= 0x80)
     24a:	87 fd       	sbrc	r24, 7
        {
            checksum8 = ~checksum8;
     24c:	80 95       	com	r24
            checksum8 = ((checksum8 >> 1) & 0xf8) | (checksum8 & 0x07);
        }
#endif

        // calculate result checksum and combine with type bits (7..8) in original CKT
        ckt |=  pgm_read_byte(&checksum6[checksum8]);
     24e:	e8 2f       	mov	r30, r24
     250:	f0 e0       	ldi	r31, 0x00	; 0
     252:	e0 55       	subi	r30, 0x50	; 80
     254:	ff 4f       	sbci	r31, 0xFF	; 255
     256:	84 91       	lpm	r24, Z

        return ckt;
    }
     258:	86 2b       	or	r24, r22
     25a:	08 95       	ret

0000025c <_ZN15StackSingleByte25handleFirstOperatingModesEv>:
uint8_t   eventPage[8];          //!< event buffer

StackSingleByte StackSingleByte::instance;
//------------------------------------------------------------------------------
StackSingleByte::HandlerResult StackSingleByte::handleFirstOperatingModes()
{
     25c:	0f 93       	push	r16
     25e:	1f 93       	push	r17
     260:	cf 93       	push	r28
     262:	fc 01       	movw	r30, r24
    // 
    uint8_t status;

    //  state machine
    switch (_frameState)
     264:	84 89       	ldd	r24, Z+20	; 0x14
     266:	81 30       	cpi	r24, 0x01	; 1
     268:	39 f0       	breq	.+14     	; 0x278 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x1c>
     26a:	08 f4       	brcc	.+2      	; 0x26e <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x12>
     26c:	81 c0       	rjmp	.+258    	; 0x370 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x114>
     26e:	82 30       	cpi	r24, 0x02	; 2
     270:	09 f4       	brne	.+2      	; 0x274 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x18>
     272:	47 c0       	rjmp	.+142    	; 0x302 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0xa6>
            }
        }
        break;
        
    default:
        return ResultIllegalMessageType;
     274:	83 e0       	ldi	r24, 0x03	; 3
     276:	82 c0       	rjmp	.+260    	; 0x37c <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x120>
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     278:	2a 98       	cbi	0x05, 2	; 5
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     27a:	80 e1       	ldi	r24, 0x10	; 16
     27c:	8e bd       	out	0x2e, r24	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     27e:	0d b4       	in	r0, 0x2d	; 45
     280:	07 fe       	sbrs	r0, 7
     282:	fd cf       	rjmp	.-6      	; 0x27e <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x22>
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     284:	ce b5       	in	r28, 0x2e	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     286:	ce bd       	out	0x2e, r28	; 46
        
    case FRAME_RCV_MC:      // expecting MC octet
        {
            // request MC octet
            status = registerReadBegin(REG_FR0);
            if ((status & (STATUS_DAT | STATUS_CHK)) != STATUS_DAT)
     288:	8c 2f       	mov	r24, r28
     28a:	8c 70       	andi	r24, 0x0C	; 12
     28c:	84 30       	cpi	r24, 0x04	; 4
     28e:	11 f0       	breq	.+4      	; 0x294 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x38>
                return ResultChecksumError;
     290:	82 e0       	ldi	r24, 0x02	; 2
     292:	74 c0       	rjmp	.+232    	; 0x37c <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x120>
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     294:	0d b4       	in	r0, 0x2d	; 45
     296:	07 fe       	sbrs	r0, 7
     298:	fd cf       	rjmp	.-6      	; 0x294 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x38>
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     29a:	8e b5       	in	r24, 0x2e	; 46
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     29c:	2a 9a       	sbi	0x05, 2	; 5

            // get master sequence control (MC) octet
            _mc = registerReadLast();
     29e:	86 8b       	std	Z+22, r24	; 0x16

            // ensure that we are in IoLinkListen from here on
            if (_ddlMode < IoLink::DDL_MODE_STARTUP)
     2a0:	80 81       	ld	r24, Z
     2a2:	82 30       	cpi	r24, 0x02	; 2
     2a4:	68 f4       	brcc	.+26     	; 0x2c0 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x64>
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     2a6:	2a 98       	cbi	0x05, 2	; 5
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     2a8:	82 e8       	ldi	r24, 0x82	; 130
     2aa:	8e bd       	out	0x2e, r24	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     2ac:	0d b4       	in	r0, 0x2d	; 45
     2ae:	07 fe       	sbrs	r0, 7
     2b0:	fd cf       	rjmp	.-6      	; 0x2ac <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x50>
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     2b2:	8e b5       	in	r24, 0x2e	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     2b4:	88 e0       	ldi	r24, 0x08	; 8
     2b6:	8e bd       	out	0x2e, r24	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     2b8:	0d b4       	in	r0, 0x2d	; 45
     2ba:	07 fe       	sbrs	r0, 7
     2bc:	fd cf       	rjmp	.-6      	; 0x2b8 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x5c>
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     2be:	2a 9a       	sbi	0x05, 2	; 5
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     2c0:	2a 98       	cbi	0x05, 2	; 5
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     2c2:	83 e8       	ldi	r24, 0x83	; 131
     2c4:	8e bd       	out	0x2e, r24	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     2c6:	0d b4       	in	r0, 0x2d	; 45
     2c8:	07 fe       	sbrs	r0, 7
     2ca:	fd cf       	rjmp	.-6      	; 0x2c6 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x6a>
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     2cc:	8e b5       	in	r24, 0x2e	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     2ce:	82 e0       	ldi	r24, 0x02	; 2
     2d0:	8e bd       	out	0x2e, r24	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     2d2:	0d b4       	in	r0, 0x2d	; 45
     2d4:	07 fe       	sbrs	r0, 7
     2d6:	fd cf       	rjmp	.-6      	; 0x2d2 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x76>
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     2d8:	2a 9a       	sbi	0x05, 2	; 5
            // signal ready to receive next byte
            registerWrite(REG_LINK, LINK_END);

            // precalculate the checksum, assuming no returned PD or OD frames
            _cks = IoLink::calculateChecksum(0, (_processDataIn.isValid ? 
                                                 IoLink::CKS_PD_VALID : IoLink::CKS_PD_INVALID));
     2da:	85 81       	ldd	r24, Z+5	; 0x05
     2dc:	81 11       	cpse	r24, r1
     2de:	02 c0       	rjmp	.+4      	; 0x2e4 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x88>
     2e0:	60 e4       	ldi	r22, 0x40	; 64
     2e2:	01 c0       	rjmp	.+2      	; 0x2e6 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x8a>
     2e4:	60 e0       	ldi	r22, 0x00	; 0
     2e6:	8f 01       	movw	r16, r30
     2e8:	80 e0       	ldi	r24, 0x00	; 0
     2ea:	ad df       	rcall	.-166    	; 0x246 <_ZN6IoLink17calculateChecksumEhh>
     2ec:	f8 01       	movw	r30, r16
     2ee:	80 8f       	std	Z+24, r24	; 0x18
     2f0:	85 b5       	in	r24, 0x25	; 37

            // disable the cycle timer (Timer0): it will be restarted after this frame...
            _tccr0bRecord = TCCR0B;
     2f2:	84 8f       	std	Z+28, r24	; 0x1c
     2f4:	15 bc       	out	0x25, r1	; 37
            TCCR0B = 0;
     2f6:	85 b3       	in	r24, 0x15	; 21

            // ...and clear any outstanding timer interrupt requests
            TIFR0 |= _BV(OCF0B) | _BV(OCF0A) | _BV(TOV0);
     2f8:	87 60       	ori	r24, 0x07	; 7
     2fa:	85 bb       	out	0x15, r24	; 21
     2fc:	82 e0       	ldi	r24, 0x02	; 2

            // enter next state
            _frameState = FRAME_RCV_CKT;
     2fe:	84 8b       	std	Z+20, r24	; 0x14
     300:	2f c0       	rjmp	.+94     	; 0x360 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x104>
        }
        break;
     302:	2a 98       	cbi	0x05, 2	; 5
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     304:	80 e1       	ldi	r24, 0x10	; 16
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     306:	8e bd       	out	0x2e, r24	; 46
     308:	0d b4       	in	r0, 0x2d	; 45
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     30a:	07 fe       	sbrs	r0, 7
     30c:	fd cf       	rjmp	.-6      	; 0x308 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0xac>
     30e:	ce b5       	in	r28, 0x2e	; 46
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     310:	ce bd       	out	0x2e, r28	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     312:	8c 2f       	mov	r24, r28

    case FRAME_RCV_CKT: // expecting CKT octet in read access
        {
            // request CKT octet
            status = registerReadBegin(REG_FR0);
            if ((status & (STATUS_DAT | STATUS_CHK)) != STATUS_DAT)
     314:	8c 70       	andi	r24, 0x0C	; 12
     316:	84 30       	cpi	r24, 0x04	; 4
     318:	09 f0       	breq	.+2      	; 0x31c <_ZN15StackSingleByte25handleFirstOperatingModesEv+0xc0>
     31a:	ba cf       	rjmp	.-140    	; 0x290 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x34>
     31c:	0d b4       	in	r0, 0x2d	; 45
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     31e:	07 fe       	sbrs	r0, 7
     320:	fd cf       	rjmp	.-6      	; 0x31c <_ZN15StackSingleByte25handleFirstOperatingModesEv+0xc0>
     322:	8e b5       	in	r24, 0x2e	; 46
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     324:	2a 9a       	sbi	0x05, 2	; 5
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     326:	87 8b       	std	Z+23, r24	; 0x17
                return ResultChecksumError;

            // get CKT octet
            _ckt = registerReadLast();
     328:	96 89       	ldd	r25, Z+22	; 0x16

            // prepare checksum-8
            _checksum8 = _mc;
     32a:	91 8f       	std	Z+25, r25	; 0x19
     32c:	13 8e       	std	Z+27, r1	; 0x1b
            _i = 0;
     32e:	93 e0       	ldi	r25, 0x03	; 3

            // indicate continuation required
            _frameState     = FRAME_RCV_CKT_CONT;
     330:	94 8b       	std	Z+20, r25	; 0x14
     332:	91 e0       	ldi	r25, 0x01	; 1
            _frameTypeOk    = true;
     334:	95 8f       	std	Z+29, r25	; 0x1d
     336:	90 81       	ld	r25, Z
            _receiveDdlMode = _ddlMode; 
     338:	95 8b       	std	Z+21, r25	; 0x15
     33a:	80 7c       	andi	r24, 0xC0	; 192
     33c:	93 30       	cpi	r25, 0x03	; 3
            
            switch (_ddlMode)
     33e:	29 f0       	breq	.+10     	; 0x34a <_ZN15StackSingleByte25handleFirstOperatingModesEv+0xee>
     340:	94 30       	cpi	r25, 0x04	; 4
     342:	19 f4       	brne	.+6      	; 0x34a <_ZN15StackSingleByte25handleFirstOperatingModesEv+0xee>
     344:	80 38       	cpi	r24, 0x80	; 128
            break;

        case IoLink::MSEQCAP_OP_CODE_4:
            if ((StackT::REVISION_ID == IoLink::REVISION_ID_1_1) && (PD_OUT_SIZE >= 3 || PD_IN_SIZE >= 3))
            {
                if (frameType == IoLink::CKT_TYPE_2)
     346:	19 f4       	brne	.+6      	; 0x34e <_ZN15StackSingleByte25handleFirstOperatingModesEv+0xf2>
     348:	15 c0       	rjmp	.+42     	; 0x374 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x118>
     34a:	88 23       	and	r24, r24
    switch (DDL_MODE)
    {
        // see table A.7
    case IoLink::DDL_MODE_IDLE:
    case IoLink::DDL_MODE_STARTUP:
        if (frameType == IoLink::CKT_TYPE_0) 
     34c:	99 f0       	breq	.+38     	; 0x374 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x118>
     34e:	15 8e       	std	Z+29, r1	; 0x1d
                 if (validateFrameType<IoLink::DDL_MODE_STARTUP>(_ckt))
                    return ResultSuccess;
                break;
            }
            
            _frameTypeOk    = false;
     350:	81 11       	cpse	r24, r1
     352:	02 c0       	rjmp	.+4      	; 0x358 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0xfc>
     354:	82 e0       	ldi	r24, 0x02	; 2
            
            // look for a viable alternative
            if (validateFrameType<IoLink::DDL_MODE_STARTUP>(_ckt))
            {
                _receiveDdlMode = IoLink::DDL_MODE_STARTUP;
     356:	03 c0       	rjmp	.+6      	; 0x35e <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x102>
     358:	80 38       	cpi	r24, 0x80	; 128
            break;

        case IoLink::MSEQCAP_OP_CODE_4:
            if ((StackT::REVISION_ID == IoLink::REVISION_ID_1_1) && (PD_OUT_SIZE >= 3 || PD_IN_SIZE >= 3))
            {
                if (frameType == IoLink::CKT_TYPE_2)
     35a:	71 f4       	brne	.+28     	; 0x378 <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x11c>
     35c:	84 e0       	ldi	r24, 0x04	; 4
            {
                _receiveDdlMode = IoLink::DDL_MODE_OPERATE;    
            }
            else if (validateFrameType<IoLink::DDL_MODE_OPERATE>(_ckt))
            {
                _receiveDdlMode = IoLink::DDL_MODE_OPERATE;    
     35e:	85 8b       	std	Z+21, r24	; 0x15
     360:	8c 2f       	mov	r24, r28
    }

    if (!(status & STATUS_RST))
        return ResultPhyReset;
    else
        return ResultSuccess;
     362:	80 95       	com	r24
     364:	88 1f       	adc	r24, r24
     366:	88 27       	eor	r24, r24
     368:	88 1f       	adc	r24, r24
     36a:	88 0f       	add	r24, r24
     36c:	88 0f       	add	r24, r24
     36e:	06 c0       	rjmp	.+12     	; 0x37c <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x120>
     370:	84 e0       	ldi	r24, 0x04	; 4

    //  state machine
    switch (_frameState)
    {
    case FRAME_RESET:
        return ResultPhyReset;
     372:	04 c0       	rjmp	.+8      	; 0x37c <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x120>
     374:	80 e0       	ldi	r24, 0x00	; 0
            
            switch (_ddlMode)
            {
            case IoLink::DDL_MODE_PREOPERATE:
                if (validateFrameType<IoLink::DDL_MODE_PREOPERATE>(_ckt))
                    return ResultSuccess;
     376:	02 c0       	rjmp	.+4      	; 0x37c <_ZN15StackSingleByte25handleFirstOperatingModesEv+0x120>
     378:	82 e0       	ldi	r24, 0x02	; 2
            {
                _receiveDdlMode = IoLink::DDL_MODE_OPERATE;    
            }
            else
            {
                _frameState     = FRAME_RCV_CKT;
     37a:	84 8b       	std	Z+20, r24	; 0x14
     37c:	cf 91       	pop	r28

    if (!(status & STATUS_RST))
        return ResultPhyReset;
    else
        return ResultSuccess;
}
     37e:	1f 91       	pop	r17
     380:	0f 91       	pop	r16
     382:	08 95       	ret

00000384 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE12configurePhyEv>:
     384:	fc 01       	movw	r30, r24
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     386:	2a 98       	cbi	0x05, 2	; 5
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     388:	80 e8       	ldi	r24, 0x80	; 128
     38a:	8e bd       	out	0x2e, r24	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     38c:	0d b4       	in	r0, 0x2d	; 45
     38e:	07 fe       	sbrs	r0, 7
     390:	fd cf       	rjmp	.-6      	; 0x38c <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE12configurePhyEv+0x8>
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     392:	88 e0       	ldi	r24, 0x08	; 8
     394:	8e bd       	out	0x2e, r24	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     396:	0d b4       	in	r0, 0x2d	; 45
     398:	07 fe       	sbrs	r0, 7
     39a:	fd cf       	rjmp	.-6      	; 0x396 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE12configurePhyEv+0x12>
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     39c:	82 e3       	ldi	r24, 0x32	; 50
     39e:	8e bd       	out	0x2e, r24	; 46
uint8_t StackBase<T, PDI, PDO, SpiSsHndlr>::driveModeBits() const
{
    switch (StackT::SIO_DRIVE_MODE)
    {
    case DRIVE_MODE_PUSH_PULL:
        return _sioLevel ? Phy::CTL_HS : Phy::CTL_LS;
     3a0:	81 85       	ldd	r24, Z+9	; 0x09
     3a2:	80 fd       	sbrc	r24, 0
     3a4:	02 c0       	rjmp	.+4      	; 0x3aa <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE12configurePhyEv+0x26>
     3a6:	91 e0       	ldi	r25, 0x01	; 1
     3a8:	01 c0       	rjmp	.+2      	; 0x3ac <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE12configurePhyEv+0x28>
     3aa:	92 e0       	ldi	r25, 0x02	; 2
    
    // REG_CTL
    StackBase::registerWriteNext(StackT::PHY_CTL_SCT | 
                                 StackT::PHY_CTL_MODE | 
                                 Phy::CTL_SIO_MODE | 
                                 driveModeBits());
     3ac:	9c 60       	ori	r25, 0x0C	; 12
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     3ae:	0d b4       	in	r0, 0x2d	; 45
     3b0:	07 fe       	sbrs	r0, 7
     3b2:	fd cf       	rjmp	.-6      	; 0x3ae <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE12configurePhyEv+0x2a>
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     3b4:	9e bd       	out	0x2e, r25	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     3b6:	0d b4       	in	r0, 0x2d	; 45
     3b8:	07 fe       	sbrs	r0, 7
     3ba:	fd cf       	rjmp	.-6      	; 0x3b6 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE12configurePhyEv+0x32>
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     3bc:	1e bc       	out	0x2e, r1	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     3be:	0d b4       	in	r0, 0x2d	; 45
     3c0:	07 fe       	sbrs	r0, 7
     3c2:	fd cf       	rjmp	.-6      	; 0x3be <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE12configurePhyEv+0x3a>
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     3c4:	83 e0       	ldi	r24, 0x03	; 3
     3c6:	8e bd       	out	0x2e, r24	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     3c8:	0d b4       	in	r0, 0x2d	; 45
     3ca:	07 fe       	sbrs	r0, 7
     3cc:	fd cf       	rjmp	.-6      	; 0x3c8 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE12configurePhyEv+0x44>
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     3ce:	1e bc       	out	0x2e, r1	; 46
    
    // REG_STATUS (HMT7742) / REG_TEMP (HMT7748) - (dummy write)
    Phy::registerWriteNext(0);        
    
    // LEDs
    StackBase::registerWriteNext(this->_ledRegister);        
     3d0:	81 89       	ldd	r24, Z+17	; 0x11
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     3d2:	0d b4       	in	r0, 0x2d	; 45
     3d4:	07 fe       	sbrs	r0, 7
     3d6:	fd cf       	rjmp	.-6      	; 0x3d2 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE12configurePhyEv+0x4e>
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     3d8:	8e bd       	out	0x2e, r24	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     3da:	0d b4       	in	r0, 0x2d	; 45
     3dc:	07 fe       	sbrs	r0, 7
     3de:	fd cf       	rjmp	.-6      	; 0x3da <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE12configurePhyEv+0x56>
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     3e0:	2a 9a       	sbi	0x05, 2	; 5
#endif

    registerWriteDone();

    // set the stack to SIO mode to be in sync with the PHY.
    _ddlMode = IoLink::DDL_MODE_IDLE;
     3e2:	10 82       	st	Z, r1
     3e4:	08 95       	ret

000003e6 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv>:
      };
}

//------------------------------------------------------------------------------
template <class T, int PDI, int PDO, class SpiSsHndlr>
void StackBase<T, PDI, PDO, SpiSsHndlr>::onTimer0CompBInterrupt()
     3e6:	fc 01       	movw	r30, r24
{
    // decrement hiZ timer
    if (_hiZCounter >= 0 && --_hiZCounter < 0)
     3e8:	80 85       	ldd	r24, Z+8	; 0x08
     3ea:	87 fd       	sbrc	r24, 7
     3ec:	1a c0       	rjmp	.+52     	; 0x422 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv+0x3c>
     3ee:	81 50       	subi	r24, 0x01	; 1
     3f0:	80 87       	std	Z+8, r24	; 0x08
     3f2:	8f 3f       	cpi	r24, 0xFF	; 255
     3f4:	b1 f4       	brne	.+44     	; 0x422 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv+0x3c>
uint8_t StackBase<T, PDI, PDO, SpiSsHndlr>::driveModeBits() const
{
    switch (StackT::SIO_DRIVE_MODE)
    {
    case DRIVE_MODE_PUSH_PULL:
        return _sioLevel ? Phy::CTL_HS : Phy::CTL_LS;
     3f6:	81 85       	ldd	r24, Z+9	; 0x09
     3f8:	80 fd       	sbrc	r24, 0
     3fa:	20 c0       	rjmp	.+64     	; 0x43c <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv+0x56>
     3fc:	81 e0       	ldi	r24, 0x01	; 1
    bool driven = (hslsBits != 0);

    // we need to switch to IO-Link mode after 1ms to detect a wake-up
    if (driven)
    {
        _hiZCounter = -1;
     3fe:	9f ef       	ldi	r25, 0xFF	; 255
     400:	90 87       	std	Z+8, r25	; 0x08
    else if (wasDriven)  
    {
        _hiZCounter = 10;
    }

    wasDriven = driven;
     402:	91 e0       	ldi	r25, 0x01	; 1
     404:	90 93 00 01 	sts	0x0100, r25
    uint8_t sioBit = (!driven && (_hiZCounter < 0)) 
        ? Phy::CTL_IOLINK_MODE 
        : Phy::CTL_SIO_MODE;

    return StackBase::registerWrite(Phy::REG_CTL, 
        StackT::PHY_CTL_SCT | StackT::PHY_CTL_MODE | sioBit | hslsBits);
     408:	8c 60       	ori	r24, 0x0C	; 12
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     40a:	2a 98       	cbi	0x05, 2	; 5
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     40c:	92 e8       	ldi	r25, 0x82	; 130
     40e:	9e bd       	out	0x2e, r25	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     410:	0d b4       	in	r0, 0x2d	; 45
     412:	07 fe       	sbrs	r0, 7
     414:	fd cf       	rjmp	.-6      	; 0x410 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv+0x2a>
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     416:	9e b5       	in	r25, 0x2e	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     418:	8e bd       	out	0x2e, r24	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     41a:	0d b4       	in	r0, 0x2d	; 45
     41c:	07 fe       	sbrs	r0, 7
     41e:	fd cf       	rjmp	.-6      	; 0x41a <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv+0x34>
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     420:	2a 9a       	sbi	0x05, 2	; 5
    {
        stack().setSioActive();
    }

    // check if cycle timer elapsed
    if (_cycleTimer > 0 && --_cycleTimer == 0)
     422:	26 85       	ldd	r18, Z+14	; 0x0e
     424:	37 85       	ldd	r19, Z+15	; 0x0f
     426:	83 89       	ldd	r24, Z+19	; 0x13
     428:	21 15       	cp	r18, r1
     42a:	31 05       	cpc	r19, r1
     42c:	49 f0       	breq	.+18     	; 0x440 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv+0x5a>
     42e:	21 50       	subi	r18, 0x01	; 1
     430:	31 09       	sbc	r19, r1
     432:	37 87       	std	Z+15, r19	; 0x0f
     434:	26 87       	std	Z+14, r18	; 0x0e
     436:	23 2b       	or	r18, r19
     438:	31 f0       	breq	.+12     	; 0x446 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv+0x60>
     43a:	02 c0       	rjmp	.+4      	; 0x440 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv+0x5a>
uint8_t StackBase<T, PDI, PDO, SpiSsHndlr>::driveModeBits() const
{
    switch (StackT::SIO_DRIVE_MODE)
    {
    case DRIVE_MODE_PUSH_PULL:
        return _sioLevel ? Phy::CTL_HS : Phy::CTL_LS;
     43c:	82 e0       	ldi	r24, 0x02	; 2
     43e:	df cf       	rjmp	.-66     	; 0x3fe <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv+0x18>
        }
    }
    else
    {
        // too late for user code
        _runUserCode = false;
     440:	8e 7f       	andi	r24, 0xFE	; 254
     442:	83 8b       	std	Z+19, r24	; 0x13
     444:	08 95       	ret

    // check if cycle timer elapsed
    if (_cycleTimer > 0 && --_cycleTimer == 0)
    {
        // user code may run
        _runUserCode = true;
     446:	81 60       	ori	r24, 0x01	; 1
     448:	83 8b       	std	Z+19, r24	; 0x13

        // restart cycle timer
        _cycleTimer = _cyclePeriod;
     44a:	84 85       	ldd	r24, Z+12	; 0x0c
     44c:	95 85       	ldd	r25, Z+13	; 0x0d
     44e:	97 87       	std	Z+15, r25	; 0x0f
     450:	86 87       	std	Z+14, r24	; 0x0e

        // advance the count of dead cycles
        if (_deadCycleCtr != 0xff)
     452:	87 81       	ldd	r24, Z+7	; 0x07
     454:	8f 3f       	cpi	r24, 0xFF	; 255
     456:	11 f0       	breq	.+4      	; 0x45c <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv+0x76>
        {
            ++_deadCycleCtr;
     458:	8f 5f       	subi	r24, 0xFF	; 255
     45a:	87 83       	std	Z+7, r24	; 0x07
        }

        // check if we need to switch to SIO mode
        if (_fallbackCounter > 0 && --_fallbackCounter == 0)
     45c:	82 89       	ldd	r24, Z+18	; 0x12
     45e:	88 23       	and	r24, r24
     460:	21 f0       	breq	.+8      	; 0x46a <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv+0x84>
     462:	81 50       	subi	r24, 0x01	; 1
     464:	82 8b       	std	Z+18, r24	; 0x12
     466:	88 23       	and	r24, r24
     468:	91 f0       	breq	.+36     	; 0x48e <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv+0xa8>
        {
            _ddlMode = IoLink::DDL_MODE_IDLE;
        }

        // update LED register if necessary
        if (_savedLedRegister != _ledRegister)
     46a:	81 89       	ldd	r24, Z+17	; 0x11
     46c:	90 89       	ldd	r25, Z+16	; 0x10
     46e:	98 17       	cp	r25, r24
     470:	81 f0       	breq	.+32     	; 0x492 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv+0xac>
        {
            _savedLedRegister = _ledRegister;
     472:	80 8b       	std	Z+16, r24	; 0x10
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     474:	2a 98       	cbi	0x05, 2	; 5
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     476:	96 e8       	ldi	r25, 0x86	; 134
     478:	9e bd       	out	0x2e, r25	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     47a:	0d b4       	in	r0, 0x2d	; 45
     47c:	07 fe       	sbrs	r0, 7
     47e:	fd cf       	rjmp	.-6      	; 0x47a <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv+0x94>
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     480:	9e b5       	in	r25, 0x2e	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     482:	8e bd       	out	0x2e, r24	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     484:	0d b4       	in	r0, 0x2d	; 45
     486:	07 fe       	sbrs	r0, 7
     488:	fd cf       	rjmp	.-6      	; 0x484 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv+0x9e>
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     48a:	2a 9a       	sbi	0x05, 2	; 5
     48c:	08 95       	ret
        }

        // check if we need to switch to SIO mode
        if (_fallbackCounter > 0 && --_fallbackCounter == 0)
        {
            _ddlMode = IoLink::DDL_MODE_IDLE;
     48e:	10 82       	st	Z, r1
     490:	ec cf       	rjmp	.-40     	; 0x46a <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv+0x84>
     492:	08 95       	ret

00000494 <__vector_15>:
    }
}

// Interrupt on Timer0 compare match B
ISR(TIMER0_COMPB_vect)
{
     494:	1f 92       	push	r1
     496:	0f 92       	push	r0
     498:	0f b6       	in	r0, 0x3f	; 63
     49a:	0f 92       	push	r0
     49c:	11 24       	eor	r1, r1
     49e:	2f 93       	push	r18
     4a0:	3f 93       	push	r19
     4a2:	4f 93       	push	r20
     4a4:	5f 93       	push	r21
     4a6:	6f 93       	push	r22
     4a8:	7f 93       	push	r23
     4aa:	8f 93       	push	r24
     4ac:	9f 93       	push	r25
     4ae:	af 93       	push	r26
     4b0:	bf 93       	push	r27
     4b2:	ef 93       	push	r30
     4b4:	ff 93       	push	r31
    StackSingleByte::instance.onTimer0CompBInterrupt();
     4b6:	81 e0       	ldi	r24, 0x01	; 1
     4b8:	91 e0       	ldi	r25, 0x01	; 1
     4ba:	95 df       	rcall	.-214    	; 0x3e6 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv>
     4bc:	ff 91       	pop	r31
}
     4be:	ef 91       	pop	r30
     4c0:	bf 91       	pop	r27
     4c2:	af 91       	pop	r26
     4c4:	9f 91       	pop	r25
     4c6:	8f 91       	pop	r24
     4c8:	7f 91       	pop	r23
     4ca:	6f 91       	pop	r22
     4cc:	5f 91       	pop	r21
     4ce:	4f 91       	pop	r20
     4d0:	3f 91       	pop	r19
     4d2:	2f 91       	pop	r18
     4d4:	0f 90       	pop	r0
     4d6:	0f be       	out	0x3f, r0	; 63
     4d8:	0f 90       	pop	r0
     4da:	1f 90       	pop	r1
     4dc:	18 95       	reti

000004de <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE18startCallbackTimerEh>:
     4de:	cf 93       	push	r28
}


//------------------------------------------------------------------------------
template <class T, int PDI, int PDO, class SpiSsHndlr>
void StackBase<T, PDI, PDO, SpiSsHndlr>::startCallbackTimer(uint8_t delay)
     4e0:	fc 01       	movw	r30, r24
{
    // reset dead cycle timer
    _deadCycleCtr = 0;
     4e2:	17 82       	std	Z+7, r1	; 0x07

    // disable timer
    TCCR0B = 0;
     4e4:	15 bc       	out	0x25, r1	; 37
    TCNT0 = 0;
     4e6:	16 bc       	out	0x26, r1	; 38

    // clear any outstanding interrupt requests
    TIFR0 |= _BV(OCF0B) | _BV(OCF0A) | _BV(TOV0);
     4e8:	85 b3       	in	r24, 0x15	; 21
     4ea:	87 60       	ori	r24, 0x07	; 7
     4ec:	85 bb       	out	0x15, r24	; 21
    
    // check if we need to force recalculation of cycle period
    if (_cyclePeriod == 0)
     4ee:	84 85       	ldd	r24, Z+12	; 0x0c
     4f0:	95 85       	ldd	r25, Z+13	; 0x0d
     4f2:	00 97       	sbiw	r24, 0x00	; 0
     4f4:	49 f5       	brne	.+82     	; 0x548 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE18startCallbackTimerEh+0x6a>
template <class T, int PDI, int PDO, class SpiSsHndlr>
void StackBase<T, PDI, PDO, SpiSsHndlr>::updateCyclePeriod()
{
    // get period
    uint8_t cycleParam = 0;
    if (_ddlMode == IoLink::DDL_MODE_OPERATE)
     4f6:	20 81       	ld	r18, Z
     4f8:	24 30       	cpi	r18, 0x04	; 4
     4fa:	21 f4       	brne	.+8      	; 0x504 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE18startCallbackTimerEh+0x26>
     * 
     * \param address   Parameter index
     * \return          Read value
     * 
     */
    uint8_t             parameterRead(uint8_t address) const { return directParameter[address]; }
     4fc:	20 91 28 01 	lds	r18, 0x0128
    if (_ddlMode == IoLink::DDL_MODE_OPERATE)
    {
        cycleParam = parameterRead(IoLink::PAGE_MASTER_CYCLE_TIME);
    }

    if (cycleParam == 0)
     500:	21 11       	cpse	r18, r1
     502:	02 c0       	rjmp	.+4      	; 0x508 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE18startCallbackTimerEh+0x2a>
     * 
     * \param address   Parameter index
     * \return          Read value
     * 
     */
    uint8_t             parameterRead(uint8_t address) const { return directParameter[address]; }
     504:	20 91 29 01 	lds	r18, 0x0129
        // MasterCycleTime hasn't been set yet => use MinCycleTime
        cycleParam = parameterRead(IoLink::PAGE_MIN_CYCLE_TIME);
    }

    // decode parameter into 1/10ms
    _cyclePeriod = DECODE_CYCLE_TIME(cycleParam);
     508:	24 30       	cpi	r18, 0x04	; 4
     50a:	e0 f0       	brcs	.+56     	; 0x544 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE18startCallbackTimerEh+0x66>
     50c:	20 34       	cpi	r18, 0x40	; 64
     50e:	18 f4       	brcc	.+6      	; 0x516 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE18startCallbackTimerEh+0x38>
     510:	82 2f       	mov	r24, r18
     512:	90 e0       	ldi	r25, 0x00	; 0
     514:	17 c0       	rjmp	.+46     	; 0x544 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE18startCallbackTimerEh+0x66>
     516:	32 2f       	mov	r19, r18
     518:	30 7c       	andi	r19, 0xC0	; 192
     51a:	30 34       	cpi	r19, 0x40	; 64
     51c:	49 f4       	brne	.+18     	; 0x530 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE18startCallbackTimerEh+0x52>
     51e:	84 e0       	ldi	r24, 0x04	; 4
     520:	28 9f       	mul	r18, r24
     522:	90 01       	movw	r18, r0
     524:	11 24       	eor	r1, r1
     526:	33 27       	eor	r19, r19
     528:	c9 01       	movw	r24, r18
     52a:	80 5c       	subi	r24, 0xC0	; 192
     52c:	9f 4f       	sbci	r25, 0xFF	; 255
     52e:	0a c0       	rjmp	.+20     	; 0x544 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE18startCallbackTimerEh+0x66>
     530:	30 38       	cpi	r19, 0x80	; 128
     532:	41 f4       	brne	.+16     	; 0x544 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE18startCallbackTimerEh+0x66>
     534:	2f 73       	andi	r18, 0x3F	; 63
     536:	80 e1       	ldi	r24, 0x10	; 16
     538:	28 9f       	mul	r18, r24
     53a:	90 01       	movw	r18, r0
     53c:	11 24       	eor	r1, r1
     53e:	c9 01       	movw	r24, r18
     540:	80 5c       	subi	r24, 0xC0	; 192
     542:	9e 4f       	sbci	r25, 0xFE	; 254
     544:	95 87       	std	Z+13, r25	; 0x0d
     546:	84 87       	std	Z+12, r24	; 0x0c
    {
        updateCyclePeriod();
    }

    // initialize cycle timer
    _cycleTimer = delay + 1;
     548:	86 2f       	mov	r24, r22
     54a:	90 e0       	ldi	r25, 0x00	; 0
     54c:	01 96       	adiw	r24, 0x01	; 1
     54e:	97 87       	std	Z+15, r25	; 0x0f
     550:	86 87       	std	Z+14, r24	; 0x0e

    if (_cycleTimer > 0)
    {      
        // Timer/Counter0 Output Compare Match B Interrupt Enable
        TIMSK0 = _BV(OCIE0B);
     552:	84 e0       	ldi	r24, 0x04	; 4
     554:	80 93 6e 00 	sts	0x006E, r24

        // clear Timer on Compare Match A
        TCCR0A = _BV(WGM01);
     558:	82 e0       	ldi	r24, 0x02	; 2
     55a:	84 bd       	out	0x24, r24	; 36

        // generate 0.1ms cycles
#if F_CPU < 20000000
        OCR0B = OCR0A = F_CPU / 80000;
     55c:	94 e6       	ldi	r25, 0x64	; 100
     55e:	97 bd       	out	0x27, r25	; 39
     560:	98 bd       	out	0x28, r25	; 40
        TCCR0B = _BV(CS01);             // pre-scaler clkIO/8
     562:	85 bd       	out	0x25, r24	; 37
#else
# error Unsupported CPU frequency
#endif
    }

    if (delay == 0)
     564:	61 11       	cpse	r22, r1
     566:	05 c0       	rjmp	.+10     	; 0x572 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE18startCallbackTimerEh+0x94>
     568:	cf 01       	movw	r24, r30
      ATOMIC_BLOCK( ATOMIC_RESTORESTATE)
     56a:	cf b7       	in	r28, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     56c:	f8 94       	cli
      {
        onTimer0CompBInterrupt();
     56e:	3b df       	rcall	.-394    	; 0x3e6 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE22onTimer0CompBInterruptEv>
     570:	cf bf       	out	0x3f, r28	; 63
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     572:	cf 91       	pop	r28
      };
}
     574:	08 95       	ret

00000576 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv>:
     576:	1f 93       	push	r17
        return ResultSuccess;
}

//------------------------------------------------------------------------------
template <IoLink::DeviceDLMode DDL_MODE>
StackSingleByte::HandlerResult StackSingleByte::handleOperatingMode()
     578:	cf 93       	push	r28
     57a:	df 93       	push	r29
    const int8_t odCount = getOdOctetCount<DDL_MODE>();
    const uint8_t pdInSize = DDL_MODE == IoLink::DDL_MODE_OPERATE ? PD_IN_SIZE : 0;
    const uint8_t pdOutSize = DDL_MODE == IoLink::DDL_MODE_OPERATE ? PD_OUT_SIZE : 0;

    //  state machine
    switch (_frameState)
     57c:	dc 01       	movw	r26, r24
     57e:	54 96       	adiw	r26, 0x14	; 20
     580:	ec 91       	ld	r30, X
     582:	4e 2f       	mov	r20, r30
     584:	50 e0       	ldi	r21, 0x00	; 0
     586:	4c 30       	cpi	r20, 0x0C	; 12
     588:	51 05       	cpc	r21, r1
     58a:	20 f5       	brcc	.+72     	; 0x5d4 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x5e>
     58c:	ec 01       	movw	r28, r24
     58e:	fa 01       	movw	r30, r20
     590:	ec 5c       	subi	r30, 0xCC	; 204
     592:	ff 4f       	sbci	r31, 0xFF	; 255
     594:	0c 94 5f 0b 	jmp	0x16be	; 0x16be <__tablejump2__>
                registerWrite(REG_LINK, LINK_END);

                // expecting PDout data
                _frameState = FRAME_RCV_PD;               
            }
            else if (odCount > 0 && (_mc & IoLink::MC_RW_MASK) == IoLink::MC_WRITE)
     598:	8e 89       	ldd	r24, Y+22	; 0x16
     59a:	87 fd       	sbrc	r24, 7
     59c:	10 c0       	rjmp	.+32     	; 0x5be <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x48>
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     59e:	2a 98       	cbi	0x05, 2	; 5
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     5a0:	83 e8       	ldi	r24, 0x83	; 131
     5a2:	8e bd       	out	0x2e, r24	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     5a4:	0d b4       	in	r0, 0x2d	; 45
     5a6:	07 fe       	sbrs	r0, 7
     5a8:	fd cf       	rjmp	.-6      	; 0x5a4 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x2e>
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     5aa:	8e b5       	in	r24, 0x2e	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     5ac:	82 e0       	ldi	r24, 0x02	; 2
     5ae:	8e bd       	out	0x2e, r24	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     5b0:	0d b4       	in	r0, 0x2d	; 45
     5b2:	07 fe       	sbrs	r0, 7
     5b4:	fd cf       	rjmp	.-6      	; 0x5b0 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x3a>
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     5b6:	2a 9a       	sbi	0x05, 2	; 5
            {
                // signal ready to receive next byte
                registerWrite(REG_LINK, LINK_END);

                // expecting OD data
                _frameState = FRAME_RCV_OD0;
     5b8:	85 e0       	ldi	r24, 0x05	; 5
     5ba:	8c 8b       	std	Y+20, r24	; 0x14
                // immediately enter next state
                // _frameState = FRAME_SND_OD;
                goto frame_snd_od;
            }
        }
        break;
     5bc:	28 c1       	rjmp	.+592    	; 0x80e <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x298>
                _frameState = FRAME_RCV_OD0;
            }
            else
            {
                // verify message checksum
                if (IoLink::calculateChecksum(_checksum8, _ckt) != _ckt)
     5be:	6f 89       	ldd	r22, Y+23	; 0x17
     5c0:	89 8d       	ldd	r24, Y+25	; 0x19
     5c2:	41 de       	rcall	.-894    	; 0x246 <_ZN6IoLink17calculateChecksumEhh>
     5c4:	9f 89       	ldd	r25, Y+23	; 0x17
     5c6:	89 17       	cp	r24, r25
     5c8:	11 f0       	breq	.+4      	; 0x5ce <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x58>
     5ca:	82 e0       	ldi	r24, 0x02	; 2
                    return ResultChecksumError;
     5cc:	23 c1       	rjmp	.+582    	; 0x814 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x29e>
     5ce:	8d 8d       	ldd	r24, Y+29	; 0x1d

                if (!_frameTypeOk)
     5d0:	81 11       	cpse	r24, r1
     5d2:	a9 c0       	rjmp	.+338    	; 0x726 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x1b0>
     5d4:	83 e0       	ldi	r24, 0x03	; 3
                    return ResultIllegalMessageType;
     5d6:	1e c1       	rjmp	.+572    	; 0x814 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x29e>
     5d8:	2a 98       	cbi	0x05, 2	; 5
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     5da:	80 e1       	ldi	r24, 0x10	; 16
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     5dc:	8e bd       	out	0x2e, r24	; 46
     5de:	0d b4       	in	r0, 0x2d	; 45
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     5e0:	07 fe       	sbrs	r0, 7
     5e2:	fd cf       	rjmp	.-6      	; 0x5de <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x68>
     5e4:	1e b5       	in	r17, 0x2e	; 46
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     5e6:	1e bd       	out	0x2e, r17	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     5e8:	81 2f       	mov	r24, r17
        
    case FRAME_RCV_PD:
        {
            // request PD octet
            status = registerReadBegin(REG_FR0);
            if ((status & (STATUS_DAT | STATUS_CHK)) != STATUS_DAT)
     5ea:	8c 70       	andi	r24, 0x0C	; 12
     5ec:	84 30       	cpi	r24, 0x04	; 4
     5ee:	69 f7       	brne	.-38     	; 0x5ca <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x54>
     5f0:	eb 8d       	ldd	r30, Y+27	; 0x1b
                return ResultChecksumError;

            // get PD octet
            _checksum8 ^= _pdOut[_i] = registerReadLast();            
     5f2:	f0 e0       	ldi	r31, 0x00	; 0
     5f4:	0d b4       	in	r0, 0x2d	; 45
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     5f6:	07 fe       	sbrs	r0, 7
     5f8:	fd cf       	rjmp	.-6      	; 0x5f4 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x7e>
     5fa:	9e b5       	in	r25, 0x2e	; 46
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     5fc:	2a 9a       	sbi	0x05, 2	; 5
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     5fe:	ec 0f       	add	r30, r28
     600:	fd 1f       	adc	r31, r29
     602:	93 8f       	std	Z+27, r25	; 0x1b
     604:	89 8d       	ldd	r24, Y+25	; 0x19
     606:	89 27       	eor	r24, r25
     608:	89 8f       	std	Y+25, r24	; 0x19
     60a:	9b 8d       	ldd	r25, Y+27	; 0x1b
            
            if (++_i < pdOutSize) // get next PD octet
     60c:	9f 5f       	subi	r25, 0xFF	; 255
     60e:	9b 8f       	std	Y+27, r25	; 0x1b
     610:	9e 89       	ldd	r25, Y+22	; 0x16
            {
                // signal ready to receive next byte
                registerWrite(REG_LINK, LINK_END);
            }
            else if (odCount > 0 // check for OD data
     612:	97 fd       	sbrc	r25, 7
     614:	11 c0       	rjmp	.+34     	; 0x638 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0xc2>
     616:	2a 98       	cbi	0x05, 2	; 5
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     618:	83 e8       	ldi	r24, 0x83	; 131
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     61a:	8e bd       	out	0x2e, r24	; 46
     61c:	0d b4       	in	r0, 0x2d	; 45
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     61e:	07 fe       	sbrs	r0, 7
     620:	fd cf       	rjmp	.-6      	; 0x61c <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0xa6>
     622:	8e b5       	in	r24, 0x2e	; 46
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     624:	82 e0       	ldi	r24, 0x02	; 2
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     626:	8e bd       	out	0x2e, r24	; 46
     628:	0d b4       	in	r0, 0x2d	; 45
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     62a:	07 fe       	sbrs	r0, 7
     62c:	fd cf       	rjmp	.-6      	; 0x628 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0xb2>
     62e:	2a 9a       	sbi	0x05, 2	; 5
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     630:	85 e0       	ldi	r24, 0x05	; 5
            {
                // signal ready to receive next byte
                registerWrite(REG_LINK, LINK_END);

                // expecting OD data
                _frameState = FRAME_RCV_OD0;
     632:	8c 8b       	std	Y+20, r24	; 0x14
     634:	1b 8e       	std	Y+27, r1	; 0x1b
                _i = 0;
     636:	e9 c0       	rjmp	.+466    	; 0x80a <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x294>
     638:	6f 89       	ldd	r22, Y+23	; 0x17
            }
            else // done receiving
            {
                // verify message checksum
                if (IoLink::calculateChecksum(_checksum8, _ckt) != _ckt)
     63a:	05 de       	rcall	.-1014   	; 0x246 <_ZN6IoLink17calculateChecksumEhh>
     63c:	9f 89       	ldd	r25, Y+23	; 0x17
     63e:	89 13       	cpse	r24, r25
     640:	c4 cf       	rjmp	.-120    	; 0x5ca <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x54>
     642:	8d 8d       	ldd	r24, Y+29	; 0x1d
     644:	88 23       	and	r24, r24
                    return ResultChecksumError;

                if (!_frameTypeOk)
     646:	31 f2       	breq	.-116    	; 0x5d4 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x5e>
     648:	1b 8e       	std	Y+27, r1	; 0x1b
     64a:	6d c0       	rjmp	.+218    	; 0x726 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x1b0>
                // commit process output data (use double-buffer and swap instead?)
                memcpy(_processDataOut.buffer, _pdOut, PD_OUT_SIZE);

                // immediately enter next state
                // _frameState = FRAME_SND_OD;
                _i = 0;
     64c:	2a 98       	cbi	0x05, 2	; 5
                goto frame_snd_od;
     64e:	80 e1       	ldi	r24, 0x10	; 16
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     650:	8e bd       	out	0x2e, r24	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     652:	0d b4       	in	r0, 0x2d	; 45
     654:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     656:	fd cf       	rjmp	.-6      	; 0x652 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0xdc>
     658:	1e b5       	in	r17, 0x2e	; 46
     65a:	1e bd       	out	0x2e, r17	; 46
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     65c:	81 2f       	mov	r24, r17
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     65e:	8c 70       	andi	r24, 0x0C	; 12
        
    case FRAME_RCV_OD0:  // expecting on-demand data in write access
        {
            // request OD octet
            status = registerReadBegin(REG_FR0);
            if ((status & (STATUS_DAT | STATUS_CHK)) != STATUS_DAT)
     660:	84 30       	cpi	r24, 0x04	; 4
     662:	09 f0       	breq	.+2      	; 0x666 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0xf0>
     664:	b2 cf       	rjmp	.-156    	; 0x5ca <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x54>
     666:	0d b4       	in	r0, 0x2d	; 45
     668:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     66a:	fd cf       	rjmp	.-6      	; 0x666 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0xf0>
     66c:	9e b5       	in	r25, 0x2e	; 46
     66e:	2a 9a       	sbi	0x05, 2	; 5
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     670:	9a 8f       	std	Y+26, r25	; 0x1a
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     672:	89 8d       	ldd	r24, Y+25	; 0x19
                return ResultChecksumError;

            // read OD octet
            _checksum8 ^= _odOut = registerReadLast();
     674:	89 27       	eor	r24, r25
     676:	89 8f       	std	Y+25, r24	; 0x19
     678:	9b 8d       	ldd	r25, Y+27	; 0x1b
     67a:	9f 5f       	subi	r25, 0xFF	; 255

            if (++_i < odCount) // get next OD octet
     67c:	9b 8f       	std	Y+27, r25	; 0x1b
     67e:	91 11       	cpse	r25, r1
     680:	37 c0       	rjmp	.+110    	; 0x6f0 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x17a>
     682:	2a 98       	cbi	0x05, 2	; 5
     684:	83 e8       	ldi	r24, 0x83	; 131
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     686:	8e bd       	out	0x2e, r24	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     688:	0d b4       	in	r0, 0x2d	; 45
     68a:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     68c:	fd cf       	rjmp	.-6      	; 0x688 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x112>
     68e:	8e b5       	in	r24, 0x2e	; 46
     690:	82 e0       	ldi	r24, 0x02	; 2
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     692:	8e bd       	out	0x2e, r24	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     694:	0d b4       	in	r0, 0x2d	; 45
     696:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     698:	fd cf       	rjmp	.-6      	; 0x694 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x11e>
     69a:	2a 9a       	sbi	0x05, 2	; 5
     69c:	86 e0       	ldi	r24, 0x06	; 6
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     69e:	90 c0       	rjmp	.+288    	; 0x7c0 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x24a>
            {
                // signal ready to receive next byte
                registerWrite(REG_LINK, LINK_END);

                _frameState = FRAME_RCV_ODX;
     6a0:	2a 98       	cbi	0x05, 2	; 5
     6a2:	80 e1       	ldi	r24, 0x10	; 16
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     6a4:	8e bd       	out	0x2e, r24	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     6a6:	0d b4       	in	r0, 0x2d	; 45
     6a8:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     6aa:	fd cf       	rjmp	.-6      	; 0x6a6 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x130>
     6ac:	1e b5       	in	r17, 0x2e	; 46
     6ae:	1e bd       	out	0x2e, r17	; 46
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     6b0:	81 2f       	mov	r24, r17
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     6b2:	8c 70       	andi	r24, 0x0C	; 12

    case FRAME_RCV_ODX:  // expecting on-demand data in write access
        {
            // request OD octet
            status = registerReadBegin(REG_FR0);
            if ((status & (STATUS_DAT | STATUS_CHK)) != STATUS_DAT)
     6b4:	84 30       	cpi	r24, 0x04	; 4
     6b6:	09 f0       	breq	.+2      	; 0x6ba <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x144>
     6b8:	88 cf       	rjmp	.-240    	; 0x5ca <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x54>
     6ba:	0d b4       	in	r0, 0x2d	; 45
     6bc:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     6be:	fd cf       	rjmp	.-6      	; 0x6ba <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x144>
     6c0:	9e b5       	in	r25, 0x2e	; 46
     6c2:	2a 9a       	sbi	0x05, 2	; 5
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     6c4:	89 8d       	ldd	r24, Y+25	; 0x19
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     6c6:	89 27       	eor	r24, r25
                return ResultChecksumError;

            // read OD octet
            _checksum8 ^= registerReadLast();
     6c8:	89 8f       	std	Y+25, r24	; 0x19
     6ca:	9b 8d       	ldd	r25, Y+27	; 0x1b
     6cc:	9f 5f       	subi	r25, 0xFF	; 255

            if (++_i < odCount) // get next PD octet
     6ce:	9b 8f       	std	Y+27, r25	; 0x1b
     6d0:	91 11       	cpse	r25, r1
     6d2:	0e c0       	rjmp	.+28     	; 0x6f0 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x17a>
     6d4:	2a 98       	cbi	0x05, 2	; 5
     6d6:	83 e8       	ldi	r24, 0x83	; 131
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     6d8:	8e bd       	out	0x2e, r24	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     6da:	0d b4       	in	r0, 0x2d	; 45
     6dc:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     6de:	fd cf       	rjmp	.-6      	; 0x6da <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x164>
     6e0:	8e b5       	in	r24, 0x2e	; 46
     6e2:	82 e0       	ldi	r24, 0x02	; 2
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     6e4:	8e bd       	out	0x2e, r24	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     6e6:	0d b4       	in	r0, 0x2d	; 45
     6e8:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     6ea:	fd cf       	rjmp	.-6      	; 0x6e6 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x170>
     6ec:	2a 9a       	sbi	0x05, 2	; 5
     6ee:	8d c0       	rjmp	.+282    	; 0x80a <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x294>
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     6f0:	6f 89       	ldd	r22, Y+23	; 0x17
     6f2:	a9 dd       	rcall	.-1198   	; 0x246 <_ZN6IoLink17calculateChecksumEhh>
                registerWrite(REG_LINK, LINK_END);
            }
            else
            {
                // verify message checksum
                if (IoLink::calculateChecksum(_checksum8, _ckt) != _ckt)
     6f4:	9f 89       	ldd	r25, Y+23	; 0x17
     6f6:	89 13       	cpse	r24, r25
     6f8:	68 cf       	rjmp	.-304    	; 0x5ca <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x54>
     6fa:	8d 8d       	ldd	r24, Y+29	; 0x1d
     6fc:	88 23       	and	r24, r24
     6fe:	09 f4       	brne	.+2      	; 0x702 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x18c>
                    return ResultChecksumError;

                if (!_frameTypeOk)
     700:	69 cf       	rjmp	.-302    	; 0x5d4 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x5e>
     702:	8e 89       	ldd	r24, Y+22	; 0x16
     704:	9a 8d       	ldd	r25, Y+26	; 0x1a
     706:	28 2f       	mov	r18, r24
                    return ResultIllegalMessageType;                    
                 
                // commit on-demand data
                const uint8_t channel = _mc & IoLink::MC_CHANNEL_MASK;
     708:	20 76       	andi	r18, 0x60	; 96
                const uint8_t address = _mc & IoLink::MC_ADDRESS_MASK;
                odWrite(channel, address, _odOut);
     70a:	20 32       	cpi	r18, 0x20	; 32

                if (!_frameTypeOk)
                    return ResultIllegalMessageType;                    
                 
                // commit on-demand data
                const uint8_t channel = _mc & IoLink::MC_CHANNEL_MASK;
     70c:	31 f0       	breq	.+12     	; 0x71a <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x1a4>
     70e:	8b 89       	ldd	r24, Y+19	; 0x13

//------------------------------------------------------------------------------
template <class T, int PDI, int PDO, class SpiSsHndlr>
void StackBase<T, PDI, PDO, SpiSsHndlr>::odWrite(uint8_t channel, uint8_t address, uint8_t data)
{
    if (channel == IoLink::MC_CHNL_PAGE)
     710:	8d 7f       	andi	r24, 0xFD	; 253
     712:	8b 8b       	std	Y+19, r24	; 0x13
        _parameterWrite.value = data;
        _prmWriteAvailable = true;
    }
    else
    {
        _prmWriteAvailable = false;
     714:	1b 8e       	std	Y+27, r1	; 0x1b
     716:	19 8e       	std	Y+25, r1	; 0x19
     718:	2c c0       	rjmp	.+88     	; 0x772 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x1fc>
                // commit process output data (use double-buffer and swap instead?)
                memcpy(_processDataOut.buffer, _pdOut, PD_OUT_SIZE);

                // immediately enter next state
                // _frameState = FRAME_SND_OD;
                _i = 0;
     71a:	8f 71       	andi	r24, 0x1F	; 31
                _checksum8 = 0;
     71c:	8a 87       	std	Y+10, r24	; 0x0a
                goto frame_snd_pd;
     71e:	9b 87       	std	Y+11, r25	; 0x0b
                if (!_frameTypeOk)
                    return ResultIllegalMessageType;                    
                 
                // commit on-demand data
                const uint8_t channel = _mc & IoLink::MC_CHANNEL_MASK;
                const uint8_t address = _mc & IoLink::MC_ADDRESS_MASK;
     720:	8b 89       	ldd	r24, Y+19	; 0x13
void StackBase<T, PDI, PDO, SpiSsHndlr>::odWrite(uint8_t channel, uint8_t address, uint8_t data)
{
    if (channel == IoLink::MC_CHNL_PAGE)
    {
        // store data for use in application
        _parameterWrite.address = address;
     722:	82 60       	ori	r24, 0x02	; 2
        _parameterWrite.value = data;
     724:	f6 cf       	rjmp	.-20     	; 0x712 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x19c>
        _prmWriteAvailable = true;
     726:	19 8e       	std	Y+25, r1	; 0x19
     728:	8e 89       	ldd	r24, Y+22	; 0x16
     72a:	68 2f       	mov	r22, r24
        break;

    case FRAME_SND_OD0:  // sending on-demand octet
frame_snd_od:
        // prepare checksum
        _checksum8 = 0;
     72c:	6f 71       	andi	r22, 0x1F	; 31

        if (odCount > 0)
        {
            // get access mode, channel and address from MC octet
            const uint8_t channel = _mc & IoLink::MC_CHANNEL_MASK;
     72e:	80 76       	andi	r24, 0x60	; 96
            const uint8_t address = _mc & IoLink::MC_ADDRESS_MASK;
     730:	6e dd       	rcall	.-1316   	; 0x20e <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE6odReadEhh.isra.3>
     732:	2a 98       	cbi	0x05, 2	; 5

            // get the data
            uint8_t odIn = odRead(channel, address);
     734:	90 e9       	ldi	r25, 0x90	; 144
     736:	9e bd       	out	0x2e, r25	; 46
     738:	0d b4       	in	r0, 0x2d	; 45
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     73a:	07 fe       	sbrs	r0, 7
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     73c:	fd cf       	rjmp	.-6      	; 0x738 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x1c2>
     73e:	1e b5       	in	r17, 0x2e	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     740:	8e bd       	out	0x2e, r24	; 46
     742:	0d b4       	in	r0, 0x2d	; 45
     744:	07 fe       	sbrs	r0, 7
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     746:	fd cf       	rjmp	.-6      	; 0x742 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x1cc>
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     748:	2a 9a       	sbi	0x05, 2	; 5
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     74a:	99 8d       	ldd	r25, Y+25	; 0x19
     74c:	89 27       	eor	r24, r25
     74e:	89 8f       	std	Y+25, r24	; 0x19
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     750:	9d 81       	ldd	r25, Y+5	; 0x05

            // send output on-demand data
            status = registerWrite(REG_FR0, odIn);

            // update checksum-8
            _checksum8 ^= odIn;
     752:	91 11       	cpse	r25, r1
     754:	02 c0       	rjmp	.+4      	; 0x75a <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x1e4>
     756:	60 e4       	ldi	r22, 0x40	; 64

            // pre-calculate CKS
            _cks = IoLink::calculateChecksum(_checksum8, ((pdInSize > 0 && _processDataIn.isValid) ? 
                                                 IoLink::CKS_PD_VALID : IoLink::CKS_PD_INVALID));
     758:	01 c0       	rjmp	.+2      	; 0x75c <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x1e6>
     75a:	60 e0       	ldi	r22, 0x00	; 0
     75c:	74 dd       	rcall	.-1304   	; 0x246 <_ZN6IoLink17calculateChecksumEhh>
     75e:	88 8f       	std	Y+24, r24	; 0x18
     760:	8b 8d       	ldd	r24, Y+27	; 0x1b
     762:	8f 5f       	subi	r24, 0xFF	; 255
     764:	8b 8f       	std	Y+27, r24	; 0x1b
     766:	81 11       	cpse	r24, r1

            // update checksum-8
            _checksum8 ^= odIn;

            // pre-calculate CKS
            _cks = IoLink::calculateChecksum(_checksum8, ((pdInSize > 0 && _processDataIn.isValid) ? 
     768:	02 c0       	rjmp	.+4      	; 0x76e <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x1f8>
                                                 IoLink::CKS_PD_VALID : IoLink::CKS_PD_INVALID));

            // enter next state
            if (++_i < odCount)
     76a:	88 e0       	ldi	r24, 0x08	; 8
     76c:	29 c0       	rjmp	.+82     	; 0x7c0 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x24a>
     76e:	1b 8e       	std	Y+27, r1	; 0x1b
     770:	29 c0       	rjmp	.+82     	; 0x7c4 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x24e>
     772:	8d 81       	ldd	r24, Y+5	; 0x05
            {
                _frameState = FRAME_SND_ODX;
     774:	88 23       	and	r24, r24
     776:	31 f0       	breq	.+12     	; 0x784 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x20e>
            }
            else
            {
                _i = 0;
     778:	8b 8d       	ldd	r24, Y+27	; 0x1b
     77a:	fe 01       	movw	r30, r28
frame_snd_pd:
        // with frame type 2, send the process data
        if (pdInSize > 0)
        {
            // get process data
            const uint8_t pd = _processDataIn.isValid ? _processDataIn.buffer[_i] : 0;
     77c:	e8 0f       	add	r30, r24
     77e:	f1 1d       	adc	r31, r1
     780:	91 81       	ldd	r25, Z+1	; 0x01
     782:	01 c0       	rjmp	.+2      	; 0x786 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x210>
     784:	90 e0       	ldi	r25, 0x00	; 0
     786:	2a 98       	cbi	0x05, 2	; 5
     788:	80 e9       	ldi	r24, 0x90	; 144
     78a:	8e bd       	out	0x2e, r24	; 46
     78c:	0d b4       	in	r0, 0x2d	; 45
     78e:	07 fe       	sbrs	r0, 7
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     790:	fd cf       	rjmp	.-6      	; 0x78c <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x216>
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     792:	1e b5       	in	r17, 0x2e	; 46
     794:	9e bd       	out	0x2e, r25	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     796:	0d b4       	in	r0, 0x2d	; 45
     798:	07 fe       	sbrs	r0, 7
     79a:	fd cf       	rjmp	.-6      	; 0x796 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x220>
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     79c:	2a 9a       	sbi	0x05, 2	; 5
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     79e:	89 8d       	ldd	r24, Y+25	; 0x19
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     7a0:	89 27       	eor	r24, r25
     7a2:	89 8f       	std	Y+25, r24	; 0x19
     7a4:	9d 81       	ldd	r25, Y+5	; 0x05
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     7a6:	91 11       	cpse	r25, r1

            // send process data
            status = registerWrite(REG_FR0, pd);

            // update checksum-8
            _checksum8 ^= pd;
     7a8:	02 c0       	rjmp	.+4      	; 0x7ae <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x238>
     7aa:	60 e4       	ldi	r22, 0x40	; 64
     7ac:	01 c0       	rjmp	.+2      	; 0x7b0 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x23a>

            // pre-calculate CKS
            _cks = IoLink::calculateChecksum(_checksum8, ((pdInSize > 0 && _processDataIn.isValid) ? 
                                                 IoLink::CKS_PD_VALID : IoLink::CKS_PD_INVALID));
     7ae:	60 e0       	ldi	r22, 0x00	; 0
     7b0:	4a dd       	rcall	.-1388   	; 0x246 <_ZN6IoLink17calculateChecksumEhh>
     7b2:	88 8f       	std	Y+24, r24	; 0x18
     7b4:	8b 8d       	ldd	r24, Y+27	; 0x1b
     7b6:	8f 5f       	subi	r24, 0xFF	; 255
     7b8:	8b 8f       	std	Y+27, r24	; 0x1b
     7ba:	84 30       	cpi	r24, 0x04	; 4
     7bc:	19 f4       	brne	.+6      	; 0x7c4 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x24e>

            // update checksum-8
            _checksum8 ^= pd;

            // pre-calculate CKS
            _cks = IoLink::calculateChecksum(_checksum8, ((pdInSize > 0 && _processDataIn.isValid) ? 
     7be:	8a e0       	ldi	r24, 0x0A	; 10
                                                 IoLink::CKS_PD_VALID : IoLink::CKS_PD_INVALID));

            if (++_i == pdInSize)
     7c0:	8c 8b       	std	Y+20, r24	; 0x14
     7c2:	23 c0       	rjmp	.+70     	; 0x80a <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x294>
     7c4:	89 e0       	ldi	r24, 0x09	; 9
     7c6:	fc cf       	rjmp	.-8      	; 0x7c0 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x24a>
     7c8:	88 8d       	ldd	r24, Y+24	; 0x18
            {
                // enter next state
                _frameState = FRAME_SND_CKS;
     7ca:	2a 98       	cbi	0x05, 2	; 5
     7cc:	90 e9       	ldi	r25, 0x90	; 144
     7ce:	9e bd       	out	0x2e, r25	; 46
            }
            else
            {
                _frameState = FRAME_SND_PD;
     7d0:	0d b4       	in	r0, 0x2d	; 45
     7d2:	07 fe       	sbrs	r0, 7
        //lint -fallthrough

    case FRAME_SND_CKS:     // CKS octet
        {
            // calculate and send CKS octet
            status = registerWrite(REG_FR0, _cks);
     7d4:	fd cf       	rjmp	.-6      	; 0x7d0 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x25a>
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     7d6:	1e b5       	in	r17, 0x2e	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     7d8:	8e bd       	out	0x2e, r24	; 46
     7da:	0d b4       	in	r0, 0x2d	; 45
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     7dc:	07 fe       	sbrs	r0, 7
     7de:	fd cf       	rjmp	.-6      	; 0x7da <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x264>
     7e0:	2a 9a       	sbi	0x05, 2	; 5
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     7e2:	8b e0       	ldi	r24, 0x0B	; 11
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     7e4:	ed cf       	rjmp	.-38     	; 0x7c0 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x24a>
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     7e6:	2a 98       	cbi	0x05, 2	; 5
     7e8:	83 e8       	ldi	r24, 0x83	; 131
     7ea:	8e bd       	out	0x2e, r24	; 46
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     7ec:	0d b4       	in	r0, 0x2d	; 45

            // wait for completion
            _frameState = FRAME_SND_DONE;
     7ee:	07 fe       	sbrs	r0, 7
     7f0:	fd cf       	rjmp	.-6      	; 0x7ec <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x276>
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     7f2:	1e b5       	in	r17, 0x2e	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     7f4:	82 e0       	ldi	r24, 0x02	; 2
     7f6:	8e bd       	out	0x2e, r24	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     7f8:	0d b4       	in	r0, 0x2d	; 45
     7fa:	07 fe       	sbrs	r0, 7
     7fc:	fd cf       	rjmp	.-6      	; 0x7f8 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x282>
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     7fe:	2a 9a       	sbi	0x05, 2	; 5
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     800:	81 e0       	ldi	r24, 0x01	; 1
     802:	8c 8b       	std	Y+20, r24	; 0x14
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     804:	60 e0       	ldi	r22, 0x00	; 0
     806:	ce 01       	movw	r24, r28
     808:	6a de       	rcall	.-812    	; 0x4de <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE18startCallbackTimerEh>
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     80a:	17 ff       	sbrs	r17, 7
        {
            // signal ready to receive next byte
            status = registerWrite(REG_LINK, LINK_END);

            // reset state machine
            _frameState = FRAME_RCV_MC;
     80c:	02 c0       	rjmp	.+4      	; 0x812 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x29c>
     80e:	80 e0       	ldi	r24, 0x00	; 0
            // if we have successfully completed an exchange, ensure we are in startup
            if (DDL_MODE == IoLink::DDL_MODE_STARTUP) 
                _ddlMode = IoLink::DDL_MODE_STARTUP;
              
            // start user call-back timer
            startCallbackTimer();
     810:	01 c0       	rjmp	.+2      	; 0x814 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x29e>
     812:	84 e0       	ldi	r24, 0x04	; 4
     814:	df 91       	pop	r29
     816:	cf 91       	pop	r28

    default:
        return ResultIllegalMessageType;
    }

    if (!(status & STATUS_RST))
     818:	1f 91       	pop	r17
     81a:	08 95       	ret

0000081c <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv>:
        return ResultPhyReset;
    else
        return ResultSuccess;
     81c:	1f 93       	push	r17
     81e:	cf 93       	push	r28
    default:
        return ResultIllegalMessageType;
    }

    if (!(status & STATUS_RST))
        return ResultPhyReset;
     820:	df 93       	push	r29
    else
        return ResultSuccess;
}
     822:	dc 01       	movw	r26, r24
     824:	54 96       	adiw	r26, 0x14	; 20
     826:	ec 91       	ld	r30, X
     828:	4e 2f       	mov	r20, r30
    const int8_t odCount = getOdOctetCount<DDL_MODE>();
    const uint8_t pdInSize = DDL_MODE == IoLink::DDL_MODE_OPERATE ? PD_IN_SIZE : 0;
    const uint8_t pdOutSize = DDL_MODE == IoLink::DDL_MODE_OPERATE ? PD_OUT_SIZE : 0;

    //  state machine
    switch (_frameState)
     82a:	50 e0       	ldi	r21, 0x00	; 0
     82c:	4c 30       	cpi	r20, 0x0C	; 12
     82e:	51 05       	cpc	r21, r1
     830:	18 f5       	brcc	.+70     	; 0x878 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x5c>
     832:	ec 01       	movw	r28, r24
     834:	fa 01       	movw	r30, r20
     836:	e0 5c       	subi	r30, 0xC0	; 192
     838:	ff 4f       	sbci	r31, 0xFF	; 255
     83a:	41 c7       	rjmp	.+3714   	; 0x16be <__tablejump2__>
     83c:	8e 89       	ldd	r24, Y+22	; 0x16
                registerWrite(REG_LINK, LINK_END);

                // expecting PDout data
                _frameState = FRAME_RCV_PD;               
            }
            else if (odCount > 0 && (_mc & IoLink::MC_RW_MASK) == IoLink::MC_WRITE)
     83e:	87 fd       	sbrc	r24, 7
     840:	10 c0       	rjmp	.+32     	; 0x862 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x46>
     842:	2a 98       	cbi	0x05, 2	; 5
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     844:	83 e8       	ldi	r24, 0x83	; 131
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     846:	8e bd       	out	0x2e, r24	; 46
     848:	0d b4       	in	r0, 0x2d	; 45
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     84a:	07 fe       	sbrs	r0, 7
     84c:	fd cf       	rjmp	.-6      	; 0x848 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x2c>
     84e:	8e b5       	in	r24, 0x2e	; 46
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     850:	82 e0       	ldi	r24, 0x02	; 2
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     852:	8e bd       	out	0x2e, r24	; 46
     854:	0d b4       	in	r0, 0x2d	; 45
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     856:	07 fe       	sbrs	r0, 7
     858:	fd cf       	rjmp	.-6      	; 0x854 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x38>
     85a:	2a 9a       	sbi	0x05, 2	; 5
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     85c:	85 e0       	ldi	r24, 0x05	; 5
            {
                // signal ready to receive next byte
                registerWrite(REG_LINK, LINK_END);

                // expecting OD data
                _frameState = FRAME_RCV_OD0;
     85e:	8c 8b       	std	Y+20, r24	; 0x14
     860:	fa c0       	rjmp	.+500    	; 0xa56 <__stack+0x157>
                // immediately enter next state
                // _frameState = FRAME_SND_OD;
                goto frame_snd_od;
            }
        }
        break;
     862:	6f 89       	ldd	r22, Y+23	; 0x17
                _frameState = FRAME_RCV_OD0;
            }
            else
            {
                // verify message checksum
                if (IoLink::calculateChecksum(_checksum8, _ckt) != _ckt)
     864:	89 8d       	ldd	r24, Y+25	; 0x19
     866:	ef dc       	rcall	.-1570   	; 0x246 <_ZN6IoLink17calculateChecksumEhh>
     868:	9f 89       	ldd	r25, Y+23	; 0x17
     86a:	89 17       	cp	r24, r25
     86c:	11 f0       	breq	.+4      	; 0x872 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x56>
     86e:	82 e0       	ldi	r24, 0x02	; 2
     870:	f5 c0       	rjmp	.+490    	; 0xa5c <__stack+0x15d>
                    return ResultChecksumError;
     872:	8d 8d       	ldd	r24, Y+29	; 0x1d
     874:	81 11       	cpse	r24, r1

                if (!_frameTypeOk)
     876:	a9 c0       	rjmp	.+338    	; 0x9ca <__stack+0xcb>
     878:	83 e0       	ldi	r24, 0x03	; 3
     87a:	f0 c0       	rjmp	.+480    	; 0xa5c <__stack+0x15d>
                    return ResultIllegalMessageType;
     87c:	2a 98       	cbi	0x05, 2	; 5
     87e:	80 e1       	ldi	r24, 0x10	; 16
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     880:	8e bd       	out	0x2e, r24	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     882:	0d b4       	in	r0, 0x2d	; 45
     884:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     886:	fd cf       	rjmp	.-6      	; 0x882 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x66>
     888:	1e b5       	in	r17, 0x2e	; 46
     88a:	1e bd       	out	0x2e, r17	; 46
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     88c:	81 2f       	mov	r24, r17
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     88e:	8c 70       	andi	r24, 0x0C	; 12
        
    case FRAME_RCV_PD:
        {
            // request PD octet
            status = registerReadBegin(REG_FR0);
            if ((status & (STATUS_DAT | STATUS_CHK)) != STATUS_DAT)
     890:	84 30       	cpi	r24, 0x04	; 4
     892:	69 f7       	brne	.-38     	; 0x86e <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x52>
     894:	eb 8d       	ldd	r30, Y+27	; 0x1b
     896:	f0 e0       	ldi	r31, 0x00	; 0
                return ResultChecksumError;

            // get PD octet
            _checksum8 ^= _pdOut[_i] = registerReadLast();            
     898:	0d b4       	in	r0, 0x2d	; 45
     89a:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     89c:	fd cf       	rjmp	.-6      	; 0x898 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x7c>
     89e:	9e b5       	in	r25, 0x2e	; 46
     8a0:	2a 9a       	sbi	0x05, 2	; 5
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     8a2:	ec 0f       	add	r30, r28
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     8a4:	fd 1f       	adc	r31, r29
     8a6:	93 8f       	std	Z+27, r25	; 0x1b
     8a8:	89 8d       	ldd	r24, Y+25	; 0x19
     8aa:	89 27       	eor	r24, r25
     8ac:	89 8f       	std	Y+25, r24	; 0x19
     8ae:	9b 8d       	ldd	r25, Y+27	; 0x1b
     8b0:	9f 5f       	subi	r25, 0xFF	; 255
            
            if (++_i < pdOutSize) // get next PD octet
     8b2:	9b 8f       	std	Y+27, r25	; 0x1b
     8b4:	9e 89       	ldd	r25, Y+22	; 0x16
     8b6:	97 fd       	sbrc	r25, 7
            {
                // signal ready to receive next byte
                registerWrite(REG_LINK, LINK_END);
            }
            else if (odCount > 0 // check for OD data
     8b8:	11 c0       	rjmp	.+34     	; 0x8dc <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0xc0>
     8ba:	2a 98       	cbi	0x05, 2	; 5
     8bc:	83 e8       	ldi	r24, 0x83	; 131
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     8be:	8e bd       	out	0x2e, r24	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     8c0:	0d b4       	in	r0, 0x2d	; 45
     8c2:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     8c4:	fd cf       	rjmp	.-6      	; 0x8c0 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0xa4>
     8c6:	8e b5       	in	r24, 0x2e	; 46
     8c8:	82 e0       	ldi	r24, 0x02	; 2
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     8ca:	8e bd       	out	0x2e, r24	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     8cc:	0d b4       	in	r0, 0x2d	; 45
     8ce:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     8d0:	fd cf       	rjmp	.-6      	; 0x8cc <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0xb0>
     8d2:	2a 9a       	sbi	0x05, 2	; 5
     8d4:	85 e0       	ldi	r24, 0x05	; 5
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     8d6:	8c 8b       	std	Y+20, r24	; 0x14
            {
                // signal ready to receive next byte
                registerWrite(REG_LINK, LINK_END);

                // expecting OD data
                _frameState = FRAME_RCV_OD0;
     8d8:	1b 8e       	std	Y+27, r1	; 0x1b
     8da:	bb c0       	rjmp	.+374    	; 0xa52 <__stack+0x153>
                _i = 0;
     8dc:	6f 89       	ldd	r22, Y+23	; 0x17
     8de:	b3 dc       	rcall	.-1690   	; 0x246 <_ZN6IoLink17calculateChecksumEhh>
            }
            else // done receiving
            {
                // verify message checksum
                if (IoLink::calculateChecksum(_checksum8, _ckt) != _ckt)
     8e0:	9f 89       	ldd	r25, Y+23	; 0x17
     8e2:	89 13       	cpse	r24, r25
     8e4:	c4 cf       	rjmp	.-120    	; 0x86e <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x52>
     8e6:	8d 8d       	ldd	r24, Y+29	; 0x1d
     8e8:	88 23       	and	r24, r24
     8ea:	31 f2       	breq	.-116    	; 0x878 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x5c>
                    return ResultChecksumError;

                if (!_frameTypeOk)
     8ec:	1b 8e       	std	Y+27, r1	; 0x1b
     8ee:	6d c0       	rjmp	.+218    	; 0x9ca <__stack+0xcb>
     8f0:	2a 98       	cbi	0x05, 2	; 5
                // commit process output data (use double-buffer and swap instead?)
                memcpy(_processDataOut.buffer, _pdOut, PD_OUT_SIZE);

                // immediately enter next state
                // _frameState = FRAME_SND_OD;
                _i = 0;
     8f2:	80 e1       	ldi	r24, 0x10	; 16
                goto frame_snd_od;
     8f4:	8e bd       	out	0x2e, r24	; 46
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     8f6:	0d b4       	in	r0, 0x2d	; 45
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     8f8:	07 fe       	sbrs	r0, 7
     8fa:	fd cf       	rjmp	.-6      	; 0x8f6 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0xda>
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     8fc:	1e b5       	in	r17, 0x2e	; 46
     8fe:	1e bd       	out	0x2e, r17	; 46
     900:	81 2f       	mov	r24, r17
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     902:	8c 70       	andi	r24, 0x0C	; 12
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     904:	84 30       	cpi	r24, 0x04	; 4
        
    case FRAME_RCV_OD0:  // expecting on-demand data in write access
        {
            // request OD octet
            status = registerReadBegin(REG_FR0);
            if ((status & (STATUS_DAT | STATUS_CHK)) != STATUS_DAT)
     906:	09 f0       	breq	.+2      	; 0x90a <__stack+0xb>
     908:	b2 cf       	rjmp	.-156    	; 0x86e <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x52>
     90a:	0d b4       	in	r0, 0x2d	; 45
     90c:	07 fe       	sbrs	r0, 7
     90e:	fd cf       	rjmp	.-6      	; 0x90a <__stack+0xb>
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     910:	9e b5       	in	r25, 0x2e	; 46
     912:	2a 9a       	sbi	0x05, 2	; 5
     914:	9a 8f       	std	Y+26, r25	; 0x1a
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     916:	89 8d       	ldd	r24, Y+25	; 0x19
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     918:	89 27       	eor	r24, r25
                return ResultChecksumError;

            // read OD octet
            _checksum8 ^= _odOut = registerReadLast();
     91a:	89 8f       	std	Y+25, r24	; 0x19
     91c:	9b 8d       	ldd	r25, Y+27	; 0x1b
     91e:	9f 5f       	subi	r25, 0xFF	; 255
     920:	9b 8f       	std	Y+27, r25	; 0x1b

            if (++_i < odCount) // get next OD octet
     922:	91 11       	cpse	r25, r1
     924:	37 c0       	rjmp	.+110    	; 0x994 <__stack+0x95>
     926:	2a 98       	cbi	0x05, 2	; 5
     928:	83 e8       	ldi	r24, 0x83	; 131
     92a:	8e bd       	out	0x2e, r24	; 46
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     92c:	0d b4       	in	r0, 0x2d	; 45
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     92e:	07 fe       	sbrs	r0, 7
     930:	fd cf       	rjmp	.-6      	; 0x92c <__stack+0x2d>
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     932:	8e b5       	in	r24, 0x2e	; 46
     934:	82 e0       	ldi	r24, 0x02	; 2
     936:	8e bd       	out	0x2e, r24	; 46
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     938:	0d b4       	in	r0, 0x2d	; 45
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     93a:	07 fe       	sbrs	r0, 7
     93c:	fd cf       	rjmp	.-6      	; 0x938 <__stack+0x39>
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     93e:	2a 9a       	sbi	0x05, 2	; 5
     940:	86 e0       	ldi	r24, 0x06	; 6
     942:	73 c0       	rjmp	.+230    	; 0xa2a <__stack+0x12b>
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     944:	2a 98       	cbi	0x05, 2	; 5
            {
                // signal ready to receive next byte
                registerWrite(REG_LINK, LINK_END);

                _frameState = FRAME_RCV_ODX;
     946:	80 e1       	ldi	r24, 0x10	; 16
     948:	8e bd       	out	0x2e, r24	; 46
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     94a:	0d b4       	in	r0, 0x2d	; 45
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     94c:	07 fe       	sbrs	r0, 7
     94e:	fd cf       	rjmp	.-6      	; 0x94a <__stack+0x4b>
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     950:	1e b5       	in	r17, 0x2e	; 46
     952:	1e bd       	out	0x2e, r17	; 46
     954:	81 2f       	mov	r24, r17
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     956:	8c 70       	andi	r24, 0x0C	; 12
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     958:	84 30       	cpi	r24, 0x04	; 4

    case FRAME_RCV_ODX:  // expecting on-demand data in write access
        {
            // request OD octet
            status = registerReadBegin(REG_FR0);
            if ((status & (STATUS_DAT | STATUS_CHK)) != STATUS_DAT)
     95a:	09 f0       	breq	.+2      	; 0x95e <__stack+0x5f>
     95c:	88 cf       	rjmp	.-240    	; 0x86e <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x52>
     95e:	0d b4       	in	r0, 0x2d	; 45
     960:	07 fe       	sbrs	r0, 7
     962:	fd cf       	rjmp	.-6      	; 0x95e <__stack+0x5f>
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     964:	9e b5       	in	r25, 0x2e	; 46
     966:	2a 9a       	sbi	0x05, 2	; 5
     968:	89 8d       	ldd	r24, Y+25	; 0x19
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     96a:	89 27       	eor	r24, r25
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     96c:	89 8f       	std	Y+25, r24	; 0x19
                return ResultChecksumError;

            // read OD octet
            _checksum8 ^= registerReadLast();
     96e:	9b 8d       	ldd	r25, Y+27	; 0x1b
     970:	9f 5f       	subi	r25, 0xFF	; 255
     972:	9b 8f       	std	Y+27, r25	; 0x1b

            if (++_i < odCount) // get next PD octet
     974:	91 11       	cpse	r25, r1
     976:	0e c0       	rjmp	.+28     	; 0x994 <__stack+0x95>
     978:	2a 98       	cbi	0x05, 2	; 5
     97a:	83 e8       	ldi	r24, 0x83	; 131
     97c:	8e bd       	out	0x2e, r24	; 46
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     97e:	0d b4       	in	r0, 0x2d	; 45
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     980:	07 fe       	sbrs	r0, 7
     982:	fd cf       	rjmp	.-6      	; 0x97e <__stack+0x7f>
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     984:	8e b5       	in	r24, 0x2e	; 46
     986:	82 e0       	ldi	r24, 0x02	; 2
     988:	8e bd       	out	0x2e, r24	; 46
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     98a:	0d b4       	in	r0, 0x2d	; 45
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     98c:	07 fe       	sbrs	r0, 7
     98e:	fd cf       	rjmp	.-6      	; 0x98a <__stack+0x8b>
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     990:	2a 9a       	sbi	0x05, 2	; 5
     992:	5f c0       	rjmp	.+190    	; 0xa52 <__stack+0x153>
     994:	6f 89       	ldd	r22, Y+23	; 0x17
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     996:	57 dc       	rcall	.-1874   	; 0x246 <_ZN6IoLink17calculateChecksumEhh>
     998:	9f 89       	ldd	r25, Y+23	; 0x17
                registerWrite(REG_LINK, LINK_END);
            }
            else
            {
                // verify message checksum
                if (IoLink::calculateChecksum(_checksum8, _ckt) != _ckt)
     99a:	89 13       	cpse	r24, r25
     99c:	68 cf       	rjmp	.-304    	; 0x86e <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x52>
     99e:	8d 8d       	ldd	r24, Y+29	; 0x1d
     9a0:	88 23       	and	r24, r24
     9a2:	09 f4       	brne	.+2      	; 0x9a6 <__stack+0xa7>
     9a4:	69 cf       	rjmp	.-302    	; 0x878 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x5c>
                    return ResultChecksumError;

                if (!_frameTypeOk)
     9a6:	8e 89       	ldd	r24, Y+22	; 0x16
     9a8:	9a 8d       	ldd	r25, Y+26	; 0x1a
     9aa:	28 2f       	mov	r18, r24
     9ac:	20 76       	andi	r18, 0x60	; 96
                    return ResultIllegalMessageType;                    
                 
                // commit on-demand data
                const uint8_t channel = _mc & IoLink::MC_CHANNEL_MASK;
     9ae:	20 32       	cpi	r18, 0x20	; 32
                const uint8_t address = _mc & IoLink::MC_ADDRESS_MASK;
                odWrite(channel, address, _odOut);
     9b0:	31 f0       	breq	.+12     	; 0x9be <__stack+0xbf>

                if (!_frameTypeOk)
                    return ResultIllegalMessageType;                    
                 
                // commit on-demand data
                const uint8_t channel = _mc & IoLink::MC_CHANNEL_MASK;
     9b2:	8b 89       	ldd	r24, Y+19	; 0x13
     9b4:	8d 7f       	andi	r24, 0xFD	; 253

//------------------------------------------------------------------------------
template <class T, int PDI, int PDO, class SpiSsHndlr>
void StackBase<T, PDI, PDO, SpiSsHndlr>::odWrite(uint8_t channel, uint8_t address, uint8_t data)
{
    if (channel == IoLink::MC_CHNL_PAGE)
     9b6:	8b 8b       	std	Y+19, r24	; 0x13
     9b8:	1b 8e       	std	Y+27, r1	; 0x1b
        _parameterWrite.value = data;
        _prmWriteAvailable = true;
    }
    else
    {
        _prmWriteAvailable = false;
     9ba:	19 8e       	std	Y+25, r1	; 0x19
     9bc:	28 c0       	rjmp	.+80     	; 0xa0e <__stack+0x10f>
     9be:	8f 71       	andi	r24, 0x1F	; 31
                // commit process output data (use double-buffer and swap instead?)
                memcpy(_processDataOut.buffer, _pdOut, PD_OUT_SIZE);

                // immediately enter next state
                // _frameState = FRAME_SND_OD;
                _i = 0;
     9c0:	8a 87       	std	Y+10, r24	; 0x0a
                _checksum8 = 0;
     9c2:	9b 87       	std	Y+11, r25	; 0x0b
                goto frame_snd_pd;
     9c4:	8b 89       	ldd	r24, Y+19	; 0x13
                if (!_frameTypeOk)
                    return ResultIllegalMessageType;                    
                 
                // commit on-demand data
                const uint8_t channel = _mc & IoLink::MC_CHANNEL_MASK;
                const uint8_t address = _mc & IoLink::MC_ADDRESS_MASK;
     9c6:	82 60       	ori	r24, 0x02	; 2
void StackBase<T, PDI, PDO, SpiSsHndlr>::odWrite(uint8_t channel, uint8_t address, uint8_t data)
{
    if (channel == IoLink::MC_CHNL_PAGE)
    {
        // store data for use in application
        _parameterWrite.address = address;
     9c8:	f6 cf       	rjmp	.-20     	; 0x9b6 <__stack+0xb7>
        _parameterWrite.value = data;
     9ca:	19 8e       	std	Y+25, r1	; 0x19
        _prmWriteAvailable = true;
     9cc:	8e 89       	ldd	r24, Y+22	; 0x16
     9ce:	68 2f       	mov	r22, r24
     9d0:	6f 71       	andi	r22, 0x1F	; 31
        break;

    case FRAME_SND_OD0:  // sending on-demand octet
frame_snd_od:
        // prepare checksum
        _checksum8 = 0;
     9d2:	80 76       	andi	r24, 0x60	; 96

        if (odCount > 0)
        {
            // get access mode, channel and address from MC octet
            const uint8_t channel = _mc & IoLink::MC_CHANNEL_MASK;
     9d4:	1c dc       	rcall	.-1992   	; 0x20e <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE6odReadEhh.isra.3>
            const uint8_t address = _mc & IoLink::MC_ADDRESS_MASK;
     9d6:	2a 98       	cbi	0x05, 2	; 5
     9d8:	90 e9       	ldi	r25, 0x90	; 144

            // get the data
            uint8_t odIn = odRead(channel, address);
     9da:	9e bd       	out	0x2e, r25	; 46
     9dc:	0d b4       	in	r0, 0x2d	; 45
     9de:	07 fe       	sbrs	r0, 7
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     9e0:	fd cf       	rjmp	.-6      	; 0x9dc <__stack+0xdd>
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     9e2:	1e b5       	in	r17, 0x2e	; 46
     9e4:	8e bd       	out	0x2e, r24	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     9e6:	0d b4       	in	r0, 0x2d	; 45
     9e8:	07 fe       	sbrs	r0, 7
     9ea:	fd cf       	rjmp	.-6      	; 0x9e6 <__stack+0xe7>
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     9ec:	2a 9a       	sbi	0x05, 2	; 5
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     9ee:	99 8d       	ldd	r25, Y+25	; 0x19
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     9f0:	89 27       	eor	r24, r25
     9f2:	89 8f       	std	Y+25, r24	; 0x19
     9f4:	60 e4       	ldi	r22, 0x40	; 64
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     9f6:	27 dc       	rcall	.-1970   	; 0x246 <_ZN6IoLink17calculateChecksumEhh>

            // send output on-demand data
            status = registerWrite(REG_FR0, odIn);

            // update checksum-8
            _checksum8 ^= odIn;
     9f8:	88 8f       	std	Y+24, r24	; 0x18
     9fa:	8b 8d       	ldd	r24, Y+27	; 0x1b
     9fc:	8f 5f       	subi	r24, 0xFF	; 255

            // pre-calculate CKS
            _cks = IoLink::calculateChecksum(_checksum8, ((pdInSize > 0 && _processDataIn.isValid) ? 
                                                 IoLink::CKS_PD_VALID : IoLink::CKS_PD_INVALID));
     9fe:	8b 8f       	std	Y+27, r24	; 0x1b
     a00:	81 11       	cpse	r24, r1
     a02:	02 c0       	rjmp	.+4      	; 0xa08 <__stack+0x109>

            // update checksum-8
            _checksum8 ^= odIn;

            // pre-calculate CKS
            _cks = IoLink::calculateChecksum(_checksum8, ((pdInSize > 0 && _processDataIn.isValid) ? 
     a04:	88 e0       	ldi	r24, 0x08	; 8
                                                 IoLink::CKS_PD_VALID : IoLink::CKS_PD_INVALID));

            // enter next state
            if (++_i < odCount)
     a06:	11 c0       	rjmp	.+34     	; 0xa2a <__stack+0x12b>
     a08:	1b 8e       	std	Y+27, r1	; 0x1b
     a0a:	89 e0       	ldi	r24, 0x09	; 9
     a0c:	0e c0       	rjmp	.+28     	; 0xa2a <__stack+0x12b>
     a0e:	88 8d       	ldd	r24, Y+24	; 0x18
            {
                _frameState = FRAME_SND_ODX;
     a10:	2a 98       	cbi	0x05, 2	; 5
     a12:	90 e9       	ldi	r25, 0x90	; 144
            }
            else
            {
                _i = 0;
     a14:	9e bd       	out	0x2e, r25	; 46
                _frameState = FRAME_SND_PD;
     a16:	0d b4       	in	r0, 0x2d	; 45
     a18:	07 fe       	sbrs	r0, 7
        //lint -fallthrough

    case FRAME_SND_CKS:     // CKS octet
        {
            // calculate and send CKS octet
            status = registerWrite(REG_FR0, _cks);
     a1a:	fd cf       	rjmp	.-6      	; 0xa16 <__stack+0x117>
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     a1c:	1e b5       	in	r17, 0x2e	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     a1e:	8e bd       	out	0x2e, r24	; 46
     a20:	0d b4       	in	r0, 0x2d	; 45
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     a22:	07 fe       	sbrs	r0, 7
     a24:	fd cf       	rjmp	.-6      	; 0xa20 <__stack+0x121>
     a26:	2a 9a       	sbi	0x05, 2	; 5
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     a28:	8b e0       	ldi	r24, 0x0B	; 11
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     a2a:	8c 8b       	std	Y+20, r24	; 0x14
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     a2c:	12 c0       	rjmp	.+36     	; 0xa52 <__stack+0x153>
     a2e:	2a 98       	cbi	0x05, 2	; 5
     a30:	83 e8       	ldi	r24, 0x83	; 131
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     a32:	8e bd       	out	0x2e, r24	; 46

            // wait for completion
            _frameState = FRAME_SND_DONE;
     a34:	0d b4       	in	r0, 0x2d	; 45
     a36:	07 fe       	sbrs	r0, 7
        }
        break;
     a38:	fd cf       	rjmp	.-6      	; 0xa34 <__stack+0x135>
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     a3a:	1e b5       	in	r17, 0x2e	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     a3c:	82 e0       	ldi	r24, 0x02	; 2
     a3e:	8e bd       	out	0x2e, r24	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     a40:	0d b4       	in	r0, 0x2d	; 45
     a42:	07 fe       	sbrs	r0, 7
     a44:	fd cf       	rjmp	.-6      	; 0xa40 <__stack+0x141>
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     a46:	2a 9a       	sbi	0x05, 2	; 5
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     a48:	81 e0       	ldi	r24, 0x01	; 1
     a4a:	8c 8b       	std	Y+20, r24	; 0x14
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     a4c:	60 e0       	ldi	r22, 0x00	; 0
     a4e:	ce 01       	movw	r24, r28
     a50:	46 dd       	rcall	.-1396   	; 0x4de <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE18startCallbackTimerEh>
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     a52:	17 ff       	sbrs	r17, 7
        {
            // signal ready to receive next byte
            status = registerWrite(REG_LINK, LINK_END);

            // reset state machine
            _frameState = FRAME_RCV_MC;
     a54:	02 c0       	rjmp	.+4      	; 0xa5a <__stack+0x15b>
     a56:	80 e0       	ldi	r24, 0x00	; 0
            // if we have successfully completed an exchange, ensure we are in startup
            if (DDL_MODE == IoLink::DDL_MODE_STARTUP) 
                _ddlMode = IoLink::DDL_MODE_STARTUP;
              
            // start user call-back timer
            startCallbackTimer();
     a58:	01 c0       	rjmp	.+2      	; 0xa5c <__stack+0x15d>
     a5a:	84 e0       	ldi	r24, 0x04	; 4
     a5c:	df 91       	pop	r29
     a5e:	cf 91       	pop	r28

    default:
        return ResultIllegalMessageType;
    }

    if (!(status & STATUS_RST))
     a60:	1f 91       	pop	r17
     a62:	08 95       	ret

00000a64 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv>:
        return ResultPhyReset;
    else
        return ResultSuccess;
     a64:	1f 93       	push	r17
     a66:	cf 93       	push	r28
    default:
        return ResultIllegalMessageType;
    }

    if (!(status & STATUS_RST))
        return ResultPhyReset;
     a68:	df 93       	push	r29
    else
        return ResultSuccess;
}
     a6a:	dc 01       	movw	r26, r24
     a6c:	54 96       	adiw	r26, 0x14	; 20
     a6e:	ec 91       	ld	r30, X
     a70:	4e 2f       	mov	r20, r30
    const int8_t odCount = getOdOctetCount<DDL_MODE>();
    const uint8_t pdInSize = DDL_MODE == IoLink::DDL_MODE_OPERATE ? PD_IN_SIZE : 0;
    const uint8_t pdOutSize = DDL_MODE == IoLink::DDL_MODE_OPERATE ? PD_OUT_SIZE : 0;

    //  state machine
    switch (_frameState)
     a72:	50 e0       	ldi	r21, 0x00	; 0
     a74:	4c 30       	cpi	r20, 0x0C	; 12
     a76:	51 05       	cpc	r21, r1
     a78:	18 f5       	brcc	.+70     	; 0xac0 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x5c>
     a7a:	ec 01       	movw	r28, r24
     a7c:	fa 01       	movw	r30, r20
     a7e:	e4 5b       	subi	r30, 0xB4	; 180
     a80:	ff 4f       	sbci	r31, 0xFF	; 255
     a82:	1d c6       	rjmp	.+3130   	; 0x16be <__tablejump2__>
     a84:	8e 89       	ldd	r24, Y+22	; 0x16
                registerWrite(REG_LINK, LINK_END);

                // expecting PDout data
                _frameState = FRAME_RCV_PD;               
            }
            else if (odCount > 0 && (_mc & IoLink::MC_RW_MASK) == IoLink::MC_WRITE)
     a86:	87 fd       	sbrc	r24, 7
     a88:	10 c0       	rjmp	.+32     	; 0xaaa <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x46>
     a8a:	2a 98       	cbi	0x05, 2	; 5
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     a8c:	83 e8       	ldi	r24, 0x83	; 131
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     a8e:	8e bd       	out	0x2e, r24	; 46
     a90:	0d b4       	in	r0, 0x2d	; 45
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     a92:	07 fe       	sbrs	r0, 7
     a94:	fd cf       	rjmp	.-6      	; 0xa90 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x2c>
     a96:	8e b5       	in	r24, 0x2e	; 46
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     a98:	82 e0       	ldi	r24, 0x02	; 2
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     a9a:	8e bd       	out	0x2e, r24	; 46
     a9c:	0d b4       	in	r0, 0x2d	; 45
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     a9e:	07 fe       	sbrs	r0, 7
     aa0:	fd cf       	rjmp	.-6      	; 0xa9c <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x38>
     aa2:	2a 9a       	sbi	0x05, 2	; 5
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     aa4:	85 e0       	ldi	r24, 0x05	; 5
            {
                // signal ready to receive next byte
                registerWrite(REG_LINK, LINK_END);

                // expecting OD data
                _frameState = FRAME_RCV_OD0;
     aa6:	8c 8b       	std	Y+20, r24	; 0x14
     aa8:	fc c0       	rjmp	.+504    	; 0xca2 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x23e>
                // immediately enter next state
                // _frameState = FRAME_SND_OD;
                goto frame_snd_od;
            }
        }
        break;
     aaa:	6f 89       	ldd	r22, Y+23	; 0x17
                _frameState = FRAME_RCV_OD0;
            }
            else
            {
                // verify message checksum
                if (IoLink::calculateChecksum(_checksum8, _ckt) != _ckt)
     aac:	89 8d       	ldd	r24, Y+25	; 0x19
     aae:	cb db       	rcall	.-2154   	; 0x246 <_ZN6IoLink17calculateChecksumEhh>
     ab0:	9f 89       	ldd	r25, Y+23	; 0x17
     ab2:	89 17       	cp	r24, r25
     ab4:	11 f0       	breq	.+4      	; 0xaba <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x56>
     ab6:	82 e0       	ldi	r24, 0x02	; 2
     ab8:	f7 c0       	rjmp	.+494    	; 0xca8 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x244>
                    return ResultChecksumError;
     aba:	8d 8d       	ldd	r24, Y+29	; 0x1d
     abc:	81 11       	cpse	r24, r1

                if (!_frameTypeOk)
     abe:	a9 c0       	rjmp	.+338    	; 0xc12 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x1ae>
     ac0:	83 e0       	ldi	r24, 0x03	; 3
     ac2:	f2 c0       	rjmp	.+484    	; 0xca8 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x244>
                    return ResultIllegalMessageType;
     ac4:	2a 98       	cbi	0x05, 2	; 5
     ac6:	80 e1       	ldi	r24, 0x10	; 16
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     ac8:	8e bd       	out	0x2e, r24	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     aca:	0d b4       	in	r0, 0x2d	; 45
     acc:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     ace:	fd cf       	rjmp	.-6      	; 0xaca <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x66>
     ad0:	1e b5       	in	r17, 0x2e	; 46
     ad2:	1e bd       	out	0x2e, r17	; 46
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     ad4:	81 2f       	mov	r24, r17
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     ad6:	8c 70       	andi	r24, 0x0C	; 12
        
    case FRAME_RCV_PD:
        {
            // request PD octet
            status = registerReadBegin(REG_FR0);
            if ((status & (STATUS_DAT | STATUS_CHK)) != STATUS_DAT)
     ad8:	84 30       	cpi	r24, 0x04	; 4
     ada:	69 f7       	brne	.-38     	; 0xab6 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x52>
     adc:	eb 8d       	ldd	r30, Y+27	; 0x1b
     ade:	f0 e0       	ldi	r31, 0x00	; 0
                return ResultChecksumError;

            // get PD octet
            _checksum8 ^= _pdOut[_i] = registerReadLast();            
     ae0:	0d b4       	in	r0, 0x2d	; 45
     ae2:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     ae4:	fd cf       	rjmp	.-6      	; 0xae0 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x7c>
     ae6:	9e b5       	in	r25, 0x2e	; 46
     ae8:	2a 9a       	sbi	0x05, 2	; 5
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     aea:	ec 0f       	add	r30, r28
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     aec:	fd 1f       	adc	r31, r29
     aee:	93 8f       	std	Z+27, r25	; 0x1b
     af0:	89 8d       	ldd	r24, Y+25	; 0x19
     af2:	89 27       	eor	r24, r25
     af4:	89 8f       	std	Y+25, r24	; 0x19
     af6:	9b 8d       	ldd	r25, Y+27	; 0x1b
     af8:	9f 5f       	subi	r25, 0xFF	; 255
            
            if (++_i < pdOutSize) // get next PD octet
     afa:	9b 8f       	std	Y+27, r25	; 0x1b
     afc:	9e 89       	ldd	r25, Y+22	; 0x16
     afe:	97 fd       	sbrc	r25, 7
            {
                // signal ready to receive next byte
                registerWrite(REG_LINK, LINK_END);
            }
            else if (odCount > 0 // check for OD data
     b00:	11 c0       	rjmp	.+34     	; 0xb24 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0xc0>
     b02:	2a 98       	cbi	0x05, 2	; 5
     b04:	83 e8       	ldi	r24, 0x83	; 131
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     b06:	8e bd       	out	0x2e, r24	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     b08:	0d b4       	in	r0, 0x2d	; 45
     b0a:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     b0c:	fd cf       	rjmp	.-6      	; 0xb08 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0xa4>
     b0e:	8e b5       	in	r24, 0x2e	; 46
     b10:	82 e0       	ldi	r24, 0x02	; 2
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     b12:	8e bd       	out	0x2e, r24	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     b14:	0d b4       	in	r0, 0x2d	; 45
     b16:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     b18:	fd cf       	rjmp	.-6      	; 0xb14 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0xb0>
     b1a:	2a 9a       	sbi	0x05, 2	; 5
     b1c:	85 e0       	ldi	r24, 0x05	; 5
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     b1e:	8c 8b       	std	Y+20, r24	; 0x14
            {
                // signal ready to receive next byte
                registerWrite(REG_LINK, LINK_END);

                // expecting OD data
                _frameState = FRAME_RCV_OD0;
     b20:	1b 8e       	std	Y+27, r1	; 0x1b
     b22:	bd c0       	rjmp	.+378    	; 0xc9e <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x23a>
                _i = 0;
     b24:	6f 89       	ldd	r22, Y+23	; 0x17
     b26:	8f db       	rcall	.-2274   	; 0x246 <_ZN6IoLink17calculateChecksumEhh>
            }
            else // done receiving
            {
                // verify message checksum
                if (IoLink::calculateChecksum(_checksum8, _ckt) != _ckt)
     b28:	9f 89       	ldd	r25, Y+23	; 0x17
     b2a:	89 13       	cpse	r24, r25
     b2c:	c4 cf       	rjmp	.-120    	; 0xab6 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x52>
     b2e:	8d 8d       	ldd	r24, Y+29	; 0x1d
     b30:	88 23       	and	r24, r24
     b32:	31 f2       	breq	.-116    	; 0xac0 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x5c>
                    return ResultChecksumError;

                if (!_frameTypeOk)
     b34:	1b 8e       	std	Y+27, r1	; 0x1b
     b36:	6d c0       	rjmp	.+218    	; 0xc12 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x1ae>
     b38:	2a 98       	cbi	0x05, 2	; 5
                // commit process output data (use double-buffer and swap instead?)
                memcpy(_processDataOut.buffer, _pdOut, PD_OUT_SIZE);

                // immediately enter next state
                // _frameState = FRAME_SND_OD;
                _i = 0;
     b3a:	80 e1       	ldi	r24, 0x10	; 16
                goto frame_snd_od;
     b3c:	8e bd       	out	0x2e, r24	; 46
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     b3e:	0d b4       	in	r0, 0x2d	; 45
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     b40:	07 fe       	sbrs	r0, 7
     b42:	fd cf       	rjmp	.-6      	; 0xb3e <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0xda>
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     b44:	1e b5       	in	r17, 0x2e	; 46
     b46:	1e bd       	out	0x2e, r17	; 46
     b48:	81 2f       	mov	r24, r17
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     b4a:	8c 70       	andi	r24, 0x0C	; 12
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     b4c:	84 30       	cpi	r24, 0x04	; 4
        
    case FRAME_RCV_OD0:  // expecting on-demand data in write access
        {
            // request OD octet
            status = registerReadBegin(REG_FR0);
            if ((status & (STATUS_DAT | STATUS_CHK)) != STATUS_DAT)
     b4e:	09 f0       	breq	.+2      	; 0xb52 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0xee>
     b50:	b2 cf       	rjmp	.-156    	; 0xab6 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x52>
     b52:	0d b4       	in	r0, 0x2d	; 45
     b54:	07 fe       	sbrs	r0, 7
     b56:	fd cf       	rjmp	.-6      	; 0xb52 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0xee>
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     b58:	9e b5       	in	r25, 0x2e	; 46
     b5a:	2a 9a       	sbi	0x05, 2	; 5
     b5c:	9a 8f       	std	Y+26, r25	; 0x1a
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     b5e:	89 8d       	ldd	r24, Y+25	; 0x19
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     b60:	89 27       	eor	r24, r25
                return ResultChecksumError;

            // read OD octet
            _checksum8 ^= _odOut = registerReadLast();
     b62:	89 8f       	std	Y+25, r24	; 0x19
     b64:	9b 8d       	ldd	r25, Y+27	; 0x1b
     b66:	9f 5f       	subi	r25, 0xFF	; 255
     b68:	9b 8f       	std	Y+27, r25	; 0x1b

            if (++_i < odCount) // get next OD octet
     b6a:	91 11       	cpse	r25, r1
     b6c:	37 c0       	rjmp	.+110    	; 0xbdc <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x178>
     b6e:	2a 98       	cbi	0x05, 2	; 5
     b70:	83 e8       	ldi	r24, 0x83	; 131
     b72:	8e bd       	out	0x2e, r24	; 46
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     b74:	0d b4       	in	r0, 0x2d	; 45
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     b76:	07 fe       	sbrs	r0, 7
     b78:	fd cf       	rjmp	.-6      	; 0xb74 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x110>
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     b7a:	8e b5       	in	r24, 0x2e	; 46
     b7c:	82 e0       	ldi	r24, 0x02	; 2
     b7e:	8e bd       	out	0x2e, r24	; 46
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     b80:	0d b4       	in	r0, 0x2d	; 45
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     b82:	07 fe       	sbrs	r0, 7
     b84:	fd cf       	rjmp	.-6      	; 0xb80 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x11c>
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     b86:	2a 9a       	sbi	0x05, 2	; 5
     b88:	86 e0       	ldi	r24, 0x06	; 6
     b8a:	73 c0       	rjmp	.+230    	; 0xc72 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x20e>
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     b8c:	2a 98       	cbi	0x05, 2	; 5
            {
                // signal ready to receive next byte
                registerWrite(REG_LINK, LINK_END);

                _frameState = FRAME_RCV_ODX;
     b8e:	80 e1       	ldi	r24, 0x10	; 16
     b90:	8e bd       	out	0x2e, r24	; 46
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     b92:	0d b4       	in	r0, 0x2d	; 45
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     b94:	07 fe       	sbrs	r0, 7
     b96:	fd cf       	rjmp	.-6      	; 0xb92 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x12e>
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     b98:	1e b5       	in	r17, 0x2e	; 46
     b9a:	1e bd       	out	0x2e, r17	; 46
     b9c:	81 2f       	mov	r24, r17
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     b9e:	8c 70       	andi	r24, 0x0C	; 12
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     ba0:	84 30       	cpi	r24, 0x04	; 4

    case FRAME_RCV_ODX:  // expecting on-demand data in write access
        {
            // request OD octet
            status = registerReadBegin(REG_FR0);
            if ((status & (STATUS_DAT | STATUS_CHK)) != STATUS_DAT)
     ba2:	09 f0       	breq	.+2      	; 0xba6 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x142>
     ba4:	88 cf       	rjmp	.-240    	; 0xab6 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x52>
     ba6:	0d b4       	in	r0, 0x2d	; 45
     ba8:	07 fe       	sbrs	r0, 7
     baa:	fd cf       	rjmp	.-6      	; 0xba6 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x142>
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     bac:	9e b5       	in	r25, 0x2e	; 46
     bae:	2a 9a       	sbi	0x05, 2	; 5
     bb0:	89 8d       	ldd	r24, Y+25	; 0x19
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     bb2:	89 27       	eor	r24, r25
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     bb4:	89 8f       	std	Y+25, r24	; 0x19
                return ResultChecksumError;

            // read OD octet
            _checksum8 ^= registerReadLast();
     bb6:	9b 8d       	ldd	r25, Y+27	; 0x1b
     bb8:	9f 5f       	subi	r25, 0xFF	; 255
     bba:	9b 8f       	std	Y+27, r25	; 0x1b

            if (++_i < odCount) // get next PD octet
     bbc:	91 11       	cpse	r25, r1
     bbe:	0e c0       	rjmp	.+28     	; 0xbdc <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x178>
     bc0:	2a 98       	cbi	0x05, 2	; 5
     bc2:	83 e8       	ldi	r24, 0x83	; 131
     bc4:	8e bd       	out	0x2e, r24	; 46
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     bc6:	0d b4       	in	r0, 0x2d	; 45
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     bc8:	07 fe       	sbrs	r0, 7
     bca:	fd cf       	rjmp	.-6      	; 0xbc6 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x162>
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     bcc:	8e b5       	in	r24, 0x2e	; 46
     bce:	82 e0       	ldi	r24, 0x02	; 2
     bd0:	8e bd       	out	0x2e, r24	; 46
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     bd2:	0d b4       	in	r0, 0x2d	; 45
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     bd4:	07 fe       	sbrs	r0, 7
     bd6:	fd cf       	rjmp	.-6      	; 0xbd2 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x16e>
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     bd8:	2a 9a       	sbi	0x05, 2	; 5
     bda:	61 c0       	rjmp	.+194    	; 0xc9e <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x23a>
     bdc:	6f 89       	ldd	r22, Y+23	; 0x17
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     bde:	33 db       	rcall	.-2458   	; 0x246 <_ZN6IoLink17calculateChecksumEhh>
     be0:	9f 89       	ldd	r25, Y+23	; 0x17
                registerWrite(REG_LINK, LINK_END);
            }
            else
            {
                // verify message checksum
                if (IoLink::calculateChecksum(_checksum8, _ckt) != _ckt)
     be2:	89 13       	cpse	r24, r25
     be4:	68 cf       	rjmp	.-304    	; 0xab6 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x52>
     be6:	8d 8d       	ldd	r24, Y+29	; 0x1d
     be8:	88 23       	and	r24, r24
     bea:	09 f4       	brne	.+2      	; 0xbee <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x18a>
     bec:	69 cf       	rjmp	.-302    	; 0xac0 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x5c>
                    return ResultChecksumError;

                if (!_frameTypeOk)
     bee:	8e 89       	ldd	r24, Y+22	; 0x16
     bf0:	9a 8d       	ldd	r25, Y+26	; 0x1a
     bf2:	28 2f       	mov	r18, r24
     bf4:	20 76       	andi	r18, 0x60	; 96
                    return ResultIllegalMessageType;                    
                 
                // commit on-demand data
                const uint8_t channel = _mc & IoLink::MC_CHANNEL_MASK;
     bf6:	20 32       	cpi	r18, 0x20	; 32
                const uint8_t address = _mc & IoLink::MC_ADDRESS_MASK;
                odWrite(channel, address, _odOut);
     bf8:	31 f0       	breq	.+12     	; 0xc06 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x1a2>

                if (!_frameTypeOk)
                    return ResultIllegalMessageType;                    
                 
                // commit on-demand data
                const uint8_t channel = _mc & IoLink::MC_CHANNEL_MASK;
     bfa:	8b 89       	ldd	r24, Y+19	; 0x13
     bfc:	8d 7f       	andi	r24, 0xFD	; 253

//------------------------------------------------------------------------------
template <class T, int PDI, int PDO, class SpiSsHndlr>
void StackBase<T, PDI, PDO, SpiSsHndlr>::odWrite(uint8_t channel, uint8_t address, uint8_t data)
{
    if (channel == IoLink::MC_CHNL_PAGE)
     bfe:	8b 8b       	std	Y+19, r24	; 0x13
     c00:	1b 8e       	std	Y+27, r1	; 0x1b
        _parameterWrite.value = data;
        _prmWriteAvailable = true;
    }
    else
    {
        _prmWriteAvailable = false;
     c02:	19 8e       	std	Y+25, r1	; 0x19
     c04:	28 c0       	rjmp	.+80     	; 0xc56 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x1f2>
     c06:	8f 71       	andi	r24, 0x1F	; 31
                // commit process output data (use double-buffer and swap instead?)
                memcpy(_processDataOut.buffer, _pdOut, PD_OUT_SIZE);

                // immediately enter next state
                // _frameState = FRAME_SND_OD;
                _i = 0;
     c08:	8a 87       	std	Y+10, r24	; 0x0a
                _checksum8 = 0;
     c0a:	9b 87       	std	Y+11, r25	; 0x0b
                goto frame_snd_pd;
     c0c:	8b 89       	ldd	r24, Y+19	; 0x13
                if (!_frameTypeOk)
                    return ResultIllegalMessageType;                    
                 
                // commit on-demand data
                const uint8_t channel = _mc & IoLink::MC_CHANNEL_MASK;
                const uint8_t address = _mc & IoLink::MC_ADDRESS_MASK;
     c0e:	82 60       	ori	r24, 0x02	; 2
void StackBase<T, PDI, PDO, SpiSsHndlr>::odWrite(uint8_t channel, uint8_t address, uint8_t data)
{
    if (channel == IoLink::MC_CHNL_PAGE)
    {
        // store data for use in application
        _parameterWrite.address = address;
     c10:	f6 cf       	rjmp	.-20     	; 0xbfe <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x19a>
        _parameterWrite.value = data;
     c12:	19 8e       	std	Y+25, r1	; 0x19
        _prmWriteAvailable = true;
     c14:	8e 89       	ldd	r24, Y+22	; 0x16
     c16:	68 2f       	mov	r22, r24
     c18:	6f 71       	andi	r22, 0x1F	; 31
        break;

    case FRAME_SND_OD0:  // sending on-demand octet
frame_snd_od:
        // prepare checksum
        _checksum8 = 0;
     c1a:	80 76       	andi	r24, 0x60	; 96

        if (odCount > 0)
        {
            // get access mode, channel and address from MC octet
            const uint8_t channel = _mc & IoLink::MC_CHANNEL_MASK;
     c1c:	f8 da       	rcall	.-2576   	; 0x20e <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE6odReadEhh.isra.3>
            const uint8_t address = _mc & IoLink::MC_ADDRESS_MASK;
     c1e:	2a 98       	cbi	0x05, 2	; 5
     c20:	90 e9       	ldi	r25, 0x90	; 144

            // get the data
            uint8_t odIn = odRead(channel, address);
     c22:	9e bd       	out	0x2e, r25	; 46
     c24:	0d b4       	in	r0, 0x2d	; 45
     c26:	07 fe       	sbrs	r0, 7
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     c28:	fd cf       	rjmp	.-6      	; 0xc24 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x1c0>
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     c2a:	1e b5       	in	r17, 0x2e	; 46
     c2c:	8e bd       	out	0x2e, r24	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     c2e:	0d b4       	in	r0, 0x2d	; 45
     c30:	07 fe       	sbrs	r0, 7
     c32:	fd cf       	rjmp	.-6      	; 0xc2e <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x1ca>
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     c34:	2a 9a       	sbi	0x05, 2	; 5
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     c36:	99 8d       	ldd	r25, Y+25	; 0x19
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     c38:	89 27       	eor	r24, r25
     c3a:	89 8f       	std	Y+25, r24	; 0x19
     c3c:	60 e4       	ldi	r22, 0x40	; 64
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     c3e:	03 db       	rcall	.-2554   	; 0x246 <_ZN6IoLink17calculateChecksumEhh>

            // send output on-demand data
            status = registerWrite(REG_FR0, odIn);

            // update checksum-8
            _checksum8 ^= odIn;
     c40:	88 8f       	std	Y+24, r24	; 0x18
     c42:	8b 8d       	ldd	r24, Y+27	; 0x1b
     c44:	8f 5f       	subi	r24, 0xFF	; 255

            // pre-calculate CKS
            _cks = IoLink::calculateChecksum(_checksum8, ((pdInSize > 0 && _processDataIn.isValid) ? 
                                                 IoLink::CKS_PD_VALID : IoLink::CKS_PD_INVALID));
     c46:	8b 8f       	std	Y+27, r24	; 0x1b
     c48:	81 11       	cpse	r24, r1
     c4a:	02 c0       	rjmp	.+4      	; 0xc50 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x1ec>

            // update checksum-8
            _checksum8 ^= odIn;

            // pre-calculate CKS
            _cks = IoLink::calculateChecksum(_checksum8, ((pdInSize > 0 && _processDataIn.isValid) ? 
     c4c:	88 e0       	ldi	r24, 0x08	; 8
                                                 IoLink::CKS_PD_VALID : IoLink::CKS_PD_INVALID));

            // enter next state
            if (++_i < odCount)
     c4e:	11 c0       	rjmp	.+34     	; 0xc72 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x20e>
     c50:	1b 8e       	std	Y+27, r1	; 0x1b
     c52:	89 e0       	ldi	r24, 0x09	; 9
     c54:	0e c0       	rjmp	.+28     	; 0xc72 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x20e>
     c56:	88 8d       	ldd	r24, Y+24	; 0x18
            {
                _frameState = FRAME_SND_ODX;
     c58:	2a 98       	cbi	0x05, 2	; 5
     c5a:	90 e9       	ldi	r25, 0x90	; 144
            }
            else
            {
                _i = 0;
     c5c:	9e bd       	out	0x2e, r25	; 46
                _frameState = FRAME_SND_PD;
     c5e:	0d b4       	in	r0, 0x2d	; 45
     c60:	07 fe       	sbrs	r0, 7
        //lint -fallthrough

    case FRAME_SND_CKS:     // CKS octet
        {
            // calculate and send CKS octet
            status = registerWrite(REG_FR0, _cks);
     c62:	fd cf       	rjmp	.-6      	; 0xc5e <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x1fa>
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     c64:	1e b5       	in	r17, 0x2e	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     c66:	8e bd       	out	0x2e, r24	; 46
     c68:	0d b4       	in	r0, 0x2d	; 45
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     c6a:	07 fe       	sbrs	r0, 7
     c6c:	fd cf       	rjmp	.-6      	; 0xc68 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x204>
     c6e:	2a 9a       	sbi	0x05, 2	; 5
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     c70:	8b e0       	ldi	r24, 0x0B	; 11
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     c72:	8c 8b       	std	Y+20, r24	; 0x14
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     c74:	14 c0       	rjmp	.+40     	; 0xc9e <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x23a>
     c76:	2a 98       	cbi	0x05, 2	; 5
     c78:	83 e8       	ldi	r24, 0x83	; 131
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     c7a:	8e bd       	out	0x2e, r24	; 46

            // wait for completion
            _frameState = FRAME_SND_DONE;
     c7c:	0d b4       	in	r0, 0x2d	; 45
     c7e:	07 fe       	sbrs	r0, 7
        }
        break;
     c80:	fd cf       	rjmp	.-6      	; 0xc7c <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x218>
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     c82:	1e b5       	in	r17, 0x2e	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     c84:	82 e0       	ldi	r24, 0x02	; 2
     c86:	8e bd       	out	0x2e, r24	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     c88:	0d b4       	in	r0, 0x2d	; 45
     c8a:	07 fe       	sbrs	r0, 7
     c8c:	fd cf       	rjmp	.-6      	; 0xc88 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x224>
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     c8e:	2a 9a       	sbi	0x05, 2	; 5
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     c90:	81 e0       	ldi	r24, 0x01	; 1
     c92:	8c 8b       	std	Y+20, r24	; 0x14
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     c94:	82 e0       	ldi	r24, 0x02	; 2
     c96:	88 83       	st	Y, r24
     c98:	60 e0       	ldi	r22, 0x00	; 0
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     c9a:	ce 01       	movw	r24, r28
        {
            // signal ready to receive next byte
            status = registerWrite(REG_LINK, LINK_END);

            // reset state machine
            _frameState = FRAME_RCV_MC;
     c9c:	20 dc       	rcall	.-1984   	; 0x4de <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE18startCallbackTimerEh>
     c9e:	17 ff       	sbrs	r17, 7

            // if we have successfully completed an exchange, ensure we are in startup
            if (DDL_MODE == IoLink::DDL_MODE_STARTUP) 
                _ddlMode = IoLink::DDL_MODE_STARTUP;
     ca0:	02 c0       	rjmp	.+4      	; 0xca6 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x242>
     ca2:	80 e0       	ldi	r24, 0x00	; 0
              
            // start user call-back timer
            startCallbackTimer();
     ca4:	01 c0       	rjmp	.+2      	; 0xca8 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv+0x244>
     ca6:	84 e0       	ldi	r24, 0x04	; 4
     ca8:	df 91       	pop	r29
     caa:	cf 91       	pop	r28

    default:
        return ResultIllegalMessageType;
    }

    if (!(status & STATUS_RST))
     cac:	1f 91       	pop	r17
     cae:	08 95       	ret

00000cb0 <__vector_4>:
        return ResultPhyReset;
    else
        return ResultSuccess;
     cb0:	1f 92       	push	r1
     cb2:	0f 92       	push	r0
    default:
        return ResultIllegalMessageType;
    }

    if (!(status & STATUS_RST))
        return ResultPhyReset;
     cb4:	0f b6       	in	r0, 0x3f	; 63
    else
        return ResultSuccess;
}
     cb6:	0f 92       	push	r0
     cb8:	11 24       	eor	r1, r1
     cba:	2f 93       	push	r18
     cbc:	3f 93       	push	r19
Interrupt service routine for the PHY interrupt.

We immediately forward the call to onPhyInterrupt().
*/
ISR(PCINT1_vect)
{
     cbe:	4f 93       	push	r20
     cc0:	5f 93       	push	r21
     cc2:	6f 93       	push	r22
     cc4:	7f 93       	push	r23
     cc6:	8f 93       	push	r24
     cc8:	9f 93       	push	r25
     cca:	af 93       	push	r26
     ccc:	bf 93       	push	r27
     cce:	ef 93       	push	r30
     cd0:	ff 93       	push	r31
    // 
    // (If INT isn't cleared after the handler, then the PHY state is probably
    //  out of sync with the one expected by the firmware. In that case, this
    //  ISR will never be called again. Looping the handler ensures we eventually
    //  resync before exiting the ISR)
    while (bit_is_set(PINC, PINC0))
     cd2:	30 9b       	sbis	0x06, 0	; 6
     cd4:	79 c0       	rjmp	.+242    	; 0xdc8 <__vector_4+0x118>

//------------------------------------------------------------------------------
void StackSingleByte::onPhyInterrupt()
{
    HandlerResult result;
    if (_frameState <= FRAME_RCV_CKT)
     cd6:	80 91 15 01 	lds	r24, 0x0115
     cda:	83 30       	cpi	r24, 0x03	; 3
     cdc:	20 f4       	brcc	.+8      	; 0xce6 <__vector_4+0x36>
    {
        result = handleFirstOperatingModes();
     cde:	81 e0       	ldi	r24, 0x01	; 1
     ce0:	91 e0       	ldi	r25, 0x01	; 1
     ce2:	bc da       	rcall	.-2696   	; 0x25c <_ZN15StackSingleByte25handleFirstOperatingModesEv>
     ce4:	01 c0       	rjmp	.+2      	; 0xce8 <__vector_4+0x38>
     ce6:	80 e0       	ldi	r24, 0x00	; 0

//------------------------------------------------------------------------------
void StackSingleByte::onPhyInterrupt()
{
    HandlerResult result;
    if (_frameState <= FRAME_RCV_CKT)
     ce8:	90 91 15 01 	lds	r25, 0x0115
    {
        result = handleFirstOperatingModes();
    }
    
    if (_frameState > FRAME_RCV_CKT)
     cec:	93 30       	cpi	r25, 0x03	; 3
     cee:	88 f0       	brcs	.+34     	; 0xd12 <__vector_4+0x62>
     cf0:	80 91 16 01 	lds	r24, 0x0116
    {
        // call appropriate state handler
        switch (_receiveDdlMode)
     cf4:	83 30       	cpi	r24, 0x03	; 3
     cf6:	31 f0       	breq	.+12     	; 0xd04 <__vector_4+0x54>
     cf8:	84 30       	cpi	r24, 0x04	; 4
     cfa:	41 f4       	brne	.+16     	; 0xd0c <__vector_4+0x5c>
     cfc:	81 e0       	ldi	r24, 0x01	; 1
        {
        case IoLink::DDL_MODE_OPERATE:    
            result = handleOperatingMode<IoLink::DDL_MODE_OPERATE>(); 
     cfe:	91 e0       	ldi	r25, 0x01	; 1
     d00:	3a dc       	rcall	.-1932   	; 0x576 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE4EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv>
     d02:	07 c0       	rjmp	.+14     	; 0xd12 <__vector_4+0x62>
     d04:	81 e0       	ldi	r24, 0x01	; 1
     d06:	91 e0       	ldi	r25, 0x01	; 1
            break;
        case IoLink::DDL_MODE_PREOPERATE:
            result = handleOperatingMode<IoLink::DDL_MODE_PREOPERATE>();
     d08:	89 dd       	rcall	.-1262   	; 0x81c <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE3EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv>
     d0a:	03 c0       	rjmp	.+6      	; 0xd12 <__vector_4+0x62>
     d0c:	81 e0       	ldi	r24, 0x01	; 1
     d0e:	91 e0       	ldi	r25, 0x01	; 1
     d10:	a9 de       	rcall	.-686    	; 0xa64 <_ZN15StackSingleByte19handleOperatingModeILN6IoLink12DeviceDLModeE2EEEN9StackBaseIS_Li4ELi0E16DefaultSsHandlerE13HandlerResultEv>
            break;
        default:                  
            result = handleOperatingMode<IoLink::DDL_MODE_STARTUP>(); 
     d12:	83 30       	cpi	r24, 0x03	; 3
     d14:	19 f1       	breq	.+70     	; 0xd5c <__vector_4+0xac>
     d16:	84 30       	cpi	r24, 0x04	; 4
     d18:	c9 f1       	breq	.+114    	; 0xd8c <__vector_4+0xdc>
            break;
        }
    }

    // handle result codes
    switch (result)
     d1a:	82 30       	cpi	r24, 0x02	; 2
     d1c:	09 f0       	breq	.+2      	; 0xd20 <__vector_4+0x70>
     d1e:	4a c0       	rjmp	.+148    	; 0xdb4 <__vector_4+0x104>
     d20:	2a 99       	sbic	0x05, 2	; 5
     d22:	04 c0       	rjmp	.+8      	; 0xd2c <__vector_4+0x7c>
     d24:	0d b4       	in	r0, 0x2d	; 45
     d26:	07 fe       	sbrs	r0, 7

//------------------------------------------------------------------------------
template <class SpiSsHndlr> 
void PhyDriver<SpiSsHndlr>::registerAbortAccess()
{
    if (_ssHndlr.asserted())
     d28:	fd cf       	rjmp	.-6      	; 0xd24 <__vector_4+0x74>
     d2a:	2a 9a       	sbi	0x05, 2	; 5
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     d2c:	2a 98       	cbi	0x05, 2	; 5
     d2e:	83 e8       	ldi	r24, 0x83	; 131
     d30:	8e bd       	out	0x2e, r24	; 46
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     d32:	0d b4       	in	r0, 0x2d	; 45
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     d34:	07 fe       	sbrs	r0, 7
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     d36:	fd cf       	rjmp	.-6      	; 0xd32 <__vector_4+0x82>
     d38:	8e b5       	in	r24, 0x2e	; 46
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     d3a:	92 e0       	ldi	r25, 0x02	; 2
     d3c:	9e bd       	out	0x2e, r25	; 46
     d3e:	0d b4       	in	r0, 0x2d	; 45
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     d40:	07 fe       	sbrs	r0, 7
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     d42:	fd cf       	rjmp	.-6      	; 0xd3e <__vector_4+0x8e>
     d44:	2a 9a       	sbi	0x05, 2	; 5
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     d46:	81 ff       	sbrs	r24, 1
     d48:	31 c0       	rjmp	.+98     	; 0xdac <__vector_4+0xfc>
     d4a:	80 91 01 01 	lds	r24, 0x0101
            registerAbortAccess();

            // bad data has been received, so decline to respond
            uint8_t status = registerWrite(REG_LINK, LINK_END);
        
            if ((status & STATUS_SSC) && (_ddlMode == IoLink::DDL_MODE_IDLE))
     d4e:	81 11       	cpse	r24, r1
     d50:	2d c0       	rjmp	.+90     	; 0xdac <__vector_4+0xfc>
     d52:	6f e7       	ldi	r22, 0x7F	; 127
     d54:	81 e0       	ldi	r24, 0x01	; 1
     d56:	91 e0       	ldi	r25, 0x01	; 1
     d58:	c2 db       	rcall	.-2172   	; 0x4de <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE18startCallbackTimerEh>
            {
                // setIoLinkListen();
                
                // a possible WURQ has been received, go quiet
                startCallbackTimer(127);
     d5a:	28 c0       	rjmp	.+80     	; 0xdac <__vector_4+0xfc>
     d5c:	2a 98       	cbi	0x05, 2	; 5
     d5e:	83 e8       	ldi	r24, 0x83	; 131
     d60:	8e bd       	out	0x2e, r24	; 46
     d62:	0d b4       	in	r0, 0x2d	; 45
     d64:	07 fe       	sbrs	r0, 7
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     d66:	fd cf       	rjmp	.-6      	; 0xd62 <__vector_4+0xb2>
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     d68:	8e b5       	in	r24, 0x2e	; 46
     d6a:	82 e0       	ldi	r24, 0x02	; 2
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     d6c:	8e bd       	out	0x2e, r24	; 46
     d6e:	0d b4       	in	r0, 0x2d	; 45
     d70:	07 fe       	sbrs	r0, 7
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     d72:	fd cf       	rjmp	.-6      	; 0xd6e <__vector_4+0xbe>
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     d74:	2a 9a       	sbi	0x05, 2	; 5
     d76:	81 e0       	ldi	r24, 0x01	; 1
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     d78:	80 93 15 01 	sts	0x0115, r24
     d7c:	80 91 01 01 	lds	r24, 0x0101
    case ResultIllegalMessageType:
        // bad data has been received, so decline to respond
        registerWrite(REG_LINK, LINK_END);

        // reset state
        _frameState = FRAME_RCV_MC;
     d80:	83 30       	cpi	r24, 0x03	; 3
     d82:	b8 f0       	brcs	.+46     	; 0xdb2 <__vector_4+0x102>
     d84:	82 e0       	ldi	r24, 0x02	; 2

        // revert to startup mode
        if (_ddlMode>IoLink::DDL_MODE_STARTUP)
     d86:	80 93 01 01 	sts	0x0101, r24
     d8a:	13 c0       	rjmp	.+38     	; 0xdb2 <__vector_4+0x102>
     d8c:	2a 98       	cbi	0x05, 2	; 5
            _ddlMode = IoLink::DDL_MODE_STARTUP;
     d8e:	85 e8       	ldi	r24, 0x85	; 133
     d90:	8e bd       	out	0x2e, r24	; 46
     d92:	0d b4       	in	r0, 0x2d	; 45
     d94:	07 fe       	sbrs	r0, 7
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
     d96:	fd cf       	rjmp	.-6      	; 0xd92 <__vector_4+0xe2>
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     d98:	8e b5       	in	r24, 0x2e	; 46
     d9a:	80 e8       	ldi	r24, 0x80	; 128
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     d9c:	8e bd       	out	0x2e, r24	; 46
     d9e:	0d b4       	in	r0, 0x2d	; 45
     da0:	07 fe       	sbrs	r0, 7
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
     da2:	fd cf       	rjmp	.-6      	; 0xd9e <__vector_4+0xee>
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
     da4:	2a 9a       	sbi	0x05, 2	; 5
     da6:	81 e0       	ldi	r24, 0x01	; 1
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
     da8:	91 e0       	ldi	r25, 0x01	; 1
     daa:	ec da       	rcall	.-2600   	; 0x384 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE12configurePhyEv>
     dac:	81 e0       	ldi	r24, 0x01	; 1
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
     dae:	80 93 15 01 	sts	0x0115, r24
        break;

    case ResultPhyReset:
        // reset the reset bit
        registerWrite(REG_STATUS, STATUS_RST);
        configurePhy();
     db2:	42 da       	rcall	.-2940   	; 0x238 <_ZN15StackSingleByte12restartTimerEv.isra.1.constprop.8>
     db4:	80 91 15 01 	lds	r24, 0x0115

        // reset state
        _frameState = FRAME_RCV_MC;
     db8:	88 50       	subi	r24, 0x08	; 8
     dba:	83 30       	cpi	r24, 0x03	; 3
     dbc:	10 f4       	brcc	.+4      	; 0xdc2 <__vector_4+0x112>
        
        // restart the timer
        restartTimer();
     dbe:	30 9b       	sbis	0x06, 0	; 6
     dc0:	fe cf       	rjmp	.-4      	; 0xdbe <__vector_4+0x10e>

    // When sending, the UART transmission delay t2 (see A.3.4) must be less
    // than 3*Tbit (= 13us @ 230'400baud). We can't meet this timing constraint
    // if we wait for the next interrupt, so we loop until the last octet has
    // been sent, and immediately re-enter the ISR.
    switch (_frameState)
     dc2:	82 e0       	ldi	r24, 0x02	; 2
     dc4:	8b bb       	out	0x1b, r24	; 27
     dc6:	85 cf       	rjmp	.-246    	; 0xcd2 <__vector_4+0x22>
     dc8:	ff 91       	pop	r31
     dca:	ef 91       	pop	r30
    {
    case FRAME_SND_ODX:
    case FRAME_SND_PD:
    case FRAME_SND_CKS:
        // wait until byte sent (can be removed if MPU frequency 20Mhz)
        loop_until_bit_is_set(PINC, PINC0);
     dcc:	bf 91       	pop	r27
     dce:	af 91       	pop	r26
    while (bit_is_set(PINC, PINC0))
    {
        StackSingleByte::instance.onPhyInterrupt();

        // clear interrupt flag
        PCIFR = _BV(PCIF1);
     dd0:	9f 91       	pop	r25
     dd2:	8f 91       	pop	r24
     dd4:	7f 91       	pop	r23
    }
}
     dd6:	6f 91       	pop	r22
     dd8:	5f 91       	pop	r21
     dda:	4f 91       	pop	r20
     ddc:	3f 91       	pop	r19
     dde:	2f 91       	pop	r18
     de0:	0f 90       	pop	r0
     de2:	0f be       	out	0x3f, r0	; 63
     de4:	0f 90       	pop	r0
     de6:	1f 90       	pop	r1
     de8:	18 95       	reti

00000dea <_GLOBAL__sub_I_directParameter>:
     dea:	e1 e0       	ldi	r30, 0x01	; 1
     dec:	f1 e0       	ldi	r31, 0x01	; 1
     dee:	10 82       	st	Z, r1
     df0:	9f ef       	ldi	r25, 0xFF	; 255
     df2:	97 83       	std	Z+7, r25	; 0x07
     df4:	aa e0       	ldi	r26, 0x0A	; 10
     df6:	b1 e0       	ldi	r27, 0x01	; 1
    , _ledRegister(0)
    , _fallbackCounter(0)
    , _runUserCode(false)
    , _sioLevel(true)
    , _prmWriteAvailable(false)
    , _flag(false)
     df8:	8c 91       	ld	r24, X
     dfa:	81 60       	ori	r24, 0x01	; 1
     dfc:	8c 93       	st	X, r24
     dfe:	15 86       	std	Z+13, r1	; 0x0d
     e00:	14 86       	std	Z+12, r1	; 0x0c
     e02:	17 86       	std	Z+15, r1	; 0x0f
     e04:	16 86       	std	Z+14, r1	; 0x0e
     e06:	90 8b       	std	Z+16, r25	; 0x10
     e08:	11 8a       	std	Z+17, r1	; 0x11
     e0a:	12 8a       	std	Z+18, r1	; 0x12
     e0c:	a4 e1       	ldi	r26, 0x14	; 20
     e0e:	b1 e0       	ldi	r27, 0x01	; 1
     e10:	8c 91       	ld	r24, X
     e12:	8c 7f       	andi	r24, 0xFC	; 252
     e14:	8b 7f       	andi	r24, 0xFB	; 251
     e16:	8c 93       	st	X, r24
{
    _parameterWrite.address = IoLink::PAGE_NO_PARAMETER;
     e18:	92 87       	std	Z+10, r25	; 0x0a
     * 
     * \note Use \c Stack::instance to access the stack instance
     */
    StackSingleByte() : _frameState(FRAME_RESET),
                        _tccr0bRecord(0),
                        _receiveDdlMode(IoLink::DDL_MODE_IDLE) {}
     e1a:	14 8a       	std	Z+20, r1	; 0x14
     e1c:	15 8a       	std	Z+21, r1	; 0x15
     e1e:	14 8e       	std	Z+28, r1	; 0x1c
     e20:	08 95       	ret

00000e22 <_ZN7DemoApp9configureEv>:

//------------------------------------------------------------------------------
void DemoApp::configure()
{
    // Configure a timer with 10ms cycle
    OCR2A   = F_CPU / 1024 / 100;
     e22:	8e e4       	ldi	r24, 0x4E	; 78
     e24:	80 93 b3 00 	sts	0x00B3, r24

    /* Start the timer
       WGM    = 3'b010  - clear timer on match
       COMxx  = 2'b0    - pins not used
       CS     = 3'b111   - divide by 1024 */
    TCCR2A = _BV(WGM21);
     e28:	82 e0       	ldi	r24, 0x02	; 2
     e2a:	80 93 b0 00 	sts	0x00B0, r24
    TCCR2B = _BV(CS22) | _BV(CS21) | _BV(CS20);
     e2e:	87 e0       	ldi	r24, 0x07	; 7
     e30:	80 93 b1 00 	sts	0x00B1, r24

    // configure digital input
    DDRB &= ~_BV(DDB7);
     e34:	27 98       	cbi	0x04, 7	; 4
     e36:	08 95       	ret

00000e38 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE>:
    updateProcessInputData();
}

//------------------------------------------------------------------------------
void DemoApp::handleParameterWrite(const Stack::Parameter* param)
{
     e38:	fb 01       	movw	r30, r22
    // (this is the location to intercept the write access if desired)
    bool commit = true;

    switch (param->address)
     e3a:	80 81       	ld	r24, Z
     e3c:	81 31       	cpi	r24, 0x11	; 17
     e3e:	09 f4       	brne	.+2      	; 0xe42 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xa>
     e40:	7a c0       	rjmp	.+244    	; 0xf36 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xfe>
     e42:	91 81       	ldd	r25, Z+1	; 0x01
     e44:	82 31       	cpi	r24, 0x12	; 18
     e46:	29 f0       	breq	.+10     	; 0xe52 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x1a>
     e48:	80 31       	cpi	r24, 0x10	; 16
     e4a:	59 f4       	brne	.+22     	; 0xe62 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x2a>
    case IoLink::PAGE_DEVICE_SPECIFIC_1B:
    case IoLink::PAGE_DEVICE_SPECIFIC_1C:
    case IoLink::PAGE_DEVICE_SPECIFIC_1D:
    case IoLink::PAGE_DEVICE_SPECIFIC_1E:
    case IoLink::PAGE_DEVICE_SPECIFIC_1F:
        directParameter[address] = value;
     e4c:	90 93 38 01 	sts	0x0138, r25
     e50:	08 c0       	rjmp	.+16     	; 0xe62 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x2a>
        // read-only access => ignore
        commit = false;
        break;

    case VendorParamPidMode:  // process input data selection
        switch (param->value)
     e52:	92 30       	cpi	r25, 0x02	; 2
     e54:	31 f4       	brne	.+12     	; 0xe62 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x2a>
        {
        case PidAnalogInput:
            // configure ADC
            ADMUX = _BV(REFS0) | 7; 
     e56:	87 e4       	ldi	r24, 0x47	; 71
     e58:	80 93 7c 00 	sts	0x007C, r24
            ADCSRA = _BV(ADPS0) | _BV(ADPS1) | _BV(ADPS2) | _BV(ADEN) | _BV(ADSC);
     e5c:	87 ec       	ldi	r24, 0xC7	; 199
     e5e:	80 93 7a 00 	sts	0x007A, r24
    }

    if (commit)
    {
        // commit to stack
        Stack::instance.parameterWrite(param->address, param->value);
     e62:	21 81       	ldd	r18, Z+1	; 0x01
     e64:	e0 81       	ld	r30, Z
//------------------------------------------------------------------------------
template <class T, int PDI, int PDO, class SpiSsHndlr>
void StackBase<T, PDI, PDO, SpiSsHndlr>::parameterWrite(uint8_t address, uint8_t value)
{
    // write to direct parameter page channel
    switch (address)
     e66:	ec 30       	cpi	r30, 0x0C	; 12
     e68:	08 f0       	brcs	.+2      	; 0xe6c <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x34>
     e6a:	60 c0       	rjmp	.+192    	; 0xf2c <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xf4>
     e6c:	e9 30       	cpi	r30, 0x09	; 9
     e6e:	50 f0       	brcs	.+20     	; 0xe84 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x4c>

    case IoLink::PAGE_REVISION_ID:
    case IoLink::PAGE_DEVICE_ID_1:
    case IoLink::PAGE_DEVICE_ID_2:
    case IoLink::PAGE_DEVICE_ID_3:
        if (_ddlMode == IoLink::DDL_MODE_STARTUP)
     e70:	80 91 01 01 	lds	r24, 0x0101
     e74:	82 30       	cpi	r24, 0x02	; 2
     e76:	09 f0       	breq	.+2      	; 0xe7a <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x42>
     e78:	5e c0       	rjmp	.+188    	; 0xf36 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xfe>
        {
            directParameter[address] = value;
     e7a:	f0 e0       	ldi	r31, 0x00	; 0
     e7c:	e9 5d       	subi	r30, 0xD9	; 217
     e7e:	fe 4f       	sbci	r31, 0xFE	; 254
     e80:	20 83       	st	Z, r18
     e82:	08 95       	ret
//------------------------------------------------------------------------------
template <class T, int PDI, int PDO, class SpiSsHndlr>
void StackBase<T, PDI, PDO, SpiSsHndlr>::parameterWrite(uint8_t address, uint8_t value)
{
    // write to direct parameter page channel
    switch (address)
     e84:	e1 30       	cpi	r30, 0x01	; 1
     e86:	69 f5       	brne	.+90     	; 0xee2 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xaa>
template <class T, int PDI, int PDO, class SpiSsHndlr>
void StackBase<T, PDI, PDO, SpiSsHndlr>::updateCyclePeriod()
{
    // get period
    uint8_t cycleParam = 0;
    if (_ddlMode == IoLink::DDL_MODE_OPERATE)
     e88:	80 91 01 01 	lds	r24, 0x0101
     e8c:	84 30       	cpi	r24, 0x04	; 4
     e8e:	21 f4       	brne	.+8      	; 0xe98 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x60>
     * 
     * \param address   Parameter index
     * \return          Read value
     * 
     */
    uint8_t             parameterRead(uint8_t address) const { return directParameter[address]; }
     e90:	80 91 28 01 	lds	r24, 0x0128
    if (_ddlMode == IoLink::DDL_MODE_OPERATE)
    {
        cycleParam = parameterRead(IoLink::PAGE_MASTER_CYCLE_TIME);
    }

    if (cycleParam == 0)
     e94:	81 11       	cpse	r24, r1
     e96:	02 c0       	rjmp	.+4      	; 0xe9c <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x64>
     * 
     * \param address   Parameter index
     * \return          Read value
     * 
     */
    uint8_t             parameterRead(uint8_t address) const { return directParameter[address]; }
     e98:	80 91 29 01 	lds	r24, 0x0129
        // MasterCycleTime hasn't been set yet => use MinCycleTime
        cycleParam = parameterRead(IoLink::PAGE_MIN_CYCLE_TIME);
    }

    // decode parameter into 1/10ms
    _cyclePeriod = DECODE_CYCLE_TIME(cycleParam);
     e9c:	84 30       	cpi	r24, 0x04	; 4
     e9e:	d0 f0       	brcs	.+52     	; 0xed4 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x9c>
     ea0:	80 34       	cpi	r24, 0x40	; 64
     ea2:	10 f4       	brcc	.+4      	; 0xea8 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x70>
     ea4:	90 e0       	ldi	r25, 0x00	; 0
     ea6:	18 c0       	rjmp	.+48     	; 0xed8 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xa0>
     ea8:	98 2f       	mov	r25, r24
     eaa:	90 7c       	andi	r25, 0xC0	; 192
     eac:	90 34       	cpi	r25, 0x40	; 64
     eae:	41 f4       	brne	.+16     	; 0xec0 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x88>
     eb0:	34 e0       	ldi	r19, 0x04	; 4
     eb2:	83 9f       	mul	r24, r19
     eb4:	c0 01       	movw	r24, r0
     eb6:	11 24       	eor	r1, r1
     eb8:	99 27       	eor	r25, r25
     eba:	80 5c       	subi	r24, 0xC0	; 192
     ebc:	9f 4f       	sbci	r25, 0xFF	; 255
     ebe:	0c c0       	rjmp	.+24     	; 0xed8 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xa0>
     ec0:	90 38       	cpi	r25, 0x80	; 128
     ec2:	41 f4       	brne	.+16     	; 0xed4 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x9c>
     ec4:	8f 73       	andi	r24, 0x3F	; 63
     ec6:	30 e1       	ldi	r19, 0x10	; 16
     ec8:	83 9f       	mul	r24, r19
     eca:	c0 01       	movw	r24, r0
     ecc:	11 24       	eor	r1, r1
     ece:	80 5c       	subi	r24, 0xC0	; 192
     ed0:	9e 4f       	sbci	r25, 0xFE	; 254
     ed2:	02 c0       	rjmp	.+4      	; 0xed8 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xa0>
     ed4:	80 e0       	ldi	r24, 0x00	; 0
     ed6:	90 e0       	ldi	r25, 0x00	; 0
     ed8:	90 93 0e 01 	sts	0x010E, r25
     edc:	80 93 0d 01 	sts	0x010D, r24
     ee0:	cc cf       	rjmp	.-104    	; 0xe7a <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x42>
//------------------------------------------------------------------------------
template <class T, int PDI, int PDO, class SpiSsHndlr>
void StackBase<T, PDI, PDO, SpiSsHndlr>::parameterWrite(uint8_t address, uint8_t value)
{
    // write to direct parameter page channel
    switch (address)
     ee2:	e1 30       	cpi	r30, 0x01	; 1
     ee4:	f8 f4       	brcc	.+62     	; 0xf24 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xec>
    {
    case IoLink::PAGE_MASTER_CMD:
        switch (value)
     ee6:	28 39       	cpi	r18, 0x98	; 152
     ee8:	a1 f0       	breq	.+40     	; 0xf12 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xda>
     eea:	28 f4       	brcc	.+10     	; 0xef6 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xbe>
     eec:	2a 35       	cpi	r18, 0x5A	; 90
     eee:	b1 f0       	breq	.+44     	; 0xf1c <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xe4>
     ef0:	27 39       	cpi	r18, 0x97	; 151
     ef2:	31 f0       	breq	.+12     	; 0xf00 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xc8>
     ef4:	08 95       	ret
     ef6:	29 39       	cpi	r18, 0x99	; 153
     ef8:	49 f0       	breq	.+18     	; 0xf0c <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xd4>
     efa:	2a 39       	cpi	r18, 0x9A	; 154
     efc:	19 f0       	breq	.+6      	; 0xf04 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xcc>
     efe:	08 95       	ret
        {
        case IoLink::MCMD_DEVICE_STARTUP:   
            _ddlMode = IoLink::DDL_MODE_STARTUP;  
     f00:	82 e0       	ldi	r24, 0x02	; 2
     f02:	01 c0       	rjmp	.+2      	; 0xf06 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xce>
            break;
        case IoLink::MCMD_DEVICE_PREOPERATE:
            _ddlMode = IoLink::DDL_MODE_PREOPERATE; 
     f04:	83 e0       	ldi	r24, 0x03	; 3
     f06:	80 93 01 01 	sts	0x0101, r24
     f0a:	08 95       	ret
            break;
        case IoLink::MCMD_DEVICE_OPERATE:   
            _processDataOut.isValid = false;
     f0c:	10 92 07 01 	sts	0x0107, r1
     f10:	03 c0       	rjmp	.+6      	; 0xf18 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xe0>
            _ddlMode = IoLink::DDL_MODE_OPERATE; 
            break;
        case IoLink::MCMD_PD_OUT_OPERATE:   // Process output data valid
            _processDataOut.isValid = true;
     f12:	81 e0       	ldi	r24, 0x01	; 1
     f14:	80 93 07 01 	sts	0x0107, r24
            _ddlMode = IoLink::DDL_MODE_OPERATE; 
     f18:	84 e0       	ldi	r24, 0x04	; 4
     f1a:	f5 cf       	rjmp	.-22     	; 0xf06 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xce>
            break;
        case IoLink::MCMD_FALLBACK:
            // switch to SIO mode after 3 cycles
            _fallbackCounter = 3;
     f1c:	83 e0       	ldi	r24, 0x03	; 3
     f1e:	80 93 13 01 	sts	0x0113, r24
     f22:	08 95       	ret
//------------------------------------------------------------------------------
template <class T, int PDI, int PDO, class SpiSsHndlr>
void StackBase<T, PDI, PDO, SpiSsHndlr>::parameterWrite(uint8_t address, uint8_t value)
{
    // write to direct parameter page channel
    switch (address)
     f24:	e4 30       	cpi	r30, 0x04	; 4
     f26:	09 f4       	brne	.+2      	; 0xf2a <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xf2>
     f28:	a3 cf       	rjmp	.-186    	; 0xe70 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x38>
     f2a:	08 95       	ret
     f2c:	81 ef       	ldi	r24, 0xF1	; 241
     f2e:	8e 0f       	add	r24, r30
     f30:	81 31       	cpi	r24, 0x11	; 17
     f32:	08 f4       	brcc	.+2      	; 0xf36 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0xfe>
     f34:	a2 cf       	rjmp	.-188    	; 0xe7a <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x42>
     f36:	08 95       	ret

00000f38 <_ZN7DemoApp11elapsed10msEv>:
}

//------------------------------------------------------------------------------
bool DemoApp::elapsed10ms()
{
    if (!(TIFR2 & _BV(OCF2A)))
     f38:	b9 9b       	sbis	0x17, 1	; 23
     f3a:	04 c0       	rjmp	.+8      	; 0xf44 <_ZN7DemoApp11elapsed10msEv+0xc>
        return false;

    TIFR2 = _BV(OCF2A);
     f3c:	82 e0       	ldi	r24, 0x02	; 2
     f3e:	87 bb       	out	0x17, r24	; 23
    return true;
     f40:	81 e0       	ldi	r24, 0x01	; 1
     f42:	08 95       	ret

//------------------------------------------------------------------------------
bool DemoApp::elapsed10ms()
{
    if (!(TIFR2 & _BV(OCF2A)))
        return false;
     f44:	80 e0       	ldi	r24, 0x00	; 0

    TIFR2 = _BV(OCF2A);
    return true;
}
     f46:	08 95       	ret

00000f48 <_ZN7DemoApp22updateProcessInputDataEv>:
    }
}

//------------------------------------------------------------------------------
void DemoApp::updateProcessInputData()
{
     f48:	cf 93       	push	r28
     f4a:	df 93       	push	r29
     f4c:	ec 01       	movw	r28, r24
    if (elapsed10ms())
     f4e:	f4 df       	rcall	.-24     	; 0xf38 <_ZN7DemoApp11elapsed10msEv>
     f50:	88 23       	and	r24, r24
     f52:	61 f1       	breq	.+88     	; 0xfac <_ZN7DemoApp22updateProcessInputDataEv+0x64>
     f54:	88 81       	ld	r24, Y
    {
        // the green LED cycles if IO-Link comms are up, red if not
        ++_ctr;
     f56:	8f 5f       	subi	r24, 0xFF	; 255
     f58:	88 83       	st	Y, r24
     f5a:	90 e0       	ldi	r25, 0x00	; 0
        uint8_t level = ((_ctr >> 3) & 0x0f);
     f5c:	33 e0       	ldi	r19, 0x03	; 3
     f5e:	95 95       	asr	r25
     f60:	87 95       	ror	r24
     f62:	3a 95       	dec	r19
     f64:	e1 f7       	brne	.-8      	; 0xf5e <_ZN7DemoApp22updateProcessInputDataEv+0x16>
     f66:	98 2f       	mov	r25, r24
     f68:	9f 70       	andi	r25, 0x0F	; 15
     f6a:	83 ff       	sbrs	r24, 3
        if (level & 0x8) level = ((~level) & 0x7);
     f6c:	02 c0       	rjmp	.+4      	; 0xf72 <_ZN7DemoApp22updateProcessInputDataEv+0x2a>
     f6e:	90 95       	com	r25
     f70:	97 70       	andi	r25, 0x07	; 7
     f72:	80 91 08 01 	lds	r24, 0x0108

        if (Stack::instance.masterLost())
     f76:	85 30       	cpi	r24, 0x05	; 5
     f78:	18 f0       	brcs	.+6      	; 0xf80 <_ZN7DemoApp22updateProcessInputDataEv+0x38>
     f7a:	19 82       	std	Y+1, r1	; 0x01
            {
                // flash the red LED
                _ledLevel1 = Stack::LED_LEVEL_OFF;
     f7c:	9a 83       	std	Y+2, r25	; 0x02
                _ledLevel2 = (Stack::LedLevel)(level);
     f7e:	02 c0       	rjmp	.+4      	; 0xf84 <_ZN7DemoApp22updateProcessInputDataEv+0x3c>
     f80:	99 83       	std	Y+1, r25	; 0x01
            }
            else
            {
                // flash the green LED
                _ledLevel1 = (Stack::LedLevel)(level);
     f82:	1a 82       	std	Y+2, r1	; 0x02
                _ledLevel2 = Stack::LED_LEVEL_OFF;
     f84:	1f 99       	sbic	0x03, 7	; 3
            };

        // the red LED is over-ridden if the push-button is pressed
        if (isDigitalButtonPressed())
     f86:	02 c0       	rjmp	.+4      	; 0xf8c <_ZN7DemoApp22updateProcessInputDataEv+0x44>
     f88:	8f e0       	ldi	r24, 0x0F	; 15
        {
            _ledLevel2 = (Stack::LedLevel)(0xf);
     f8a:	8a 83       	std	Y+2, r24	; 0x02
     f8c:	89 81       	ldd	r24, Y+1	; 0x01
{
    switch (led)
    {
    case LED_1:
        _ledRegister &= 0x0f;
        _ledRegister |= (level << 4);
     f8e:	20 e1       	ldi	r18, 0x10	; 16
     f90:	82 9f       	mul	r24, r18
     f92:	c0 01       	movw	r24, r0
     f94:	11 24       	eor	r1, r1
     f96:	90 91 12 01 	lds	r25, 0x0112
void StackBase<T, PDI, PDO, SpiSsHndlr>::setLedLevel(Led led, typename Phy::LedLevel level)
{
    switch (led)
    {
    case LED_1:
        _ledRegister &= 0x0f;
     f9a:	9f 70       	andi	r25, 0x0F	; 15
     f9c:	89 2b       	or	r24, r25
        _ledRegister |= (level << 4);
     f9e:	80 93 12 01 	sts	0x0112, r24
     fa2:	80 7f       	andi	r24, 0xF0	; 240
        break;

    case LED_2:
        _ledRegister &= 0xf0;
     fa4:	9a 81       	ldd	r25, Y+2	; 0x02
        _ledRegister |= level;
     fa6:	89 2b       	or	r24, r25
     fa8:	80 93 12 01 	sts	0x0112, r24
     fac:	82 e1       	ldi	r24, 0x12	; 18
        Stack::instance.setLedLevel(Stack::LED_1, _ledLevel1);
        Stack::instance.setLedLevel(Stack::LED_2, _ledLevel2);
    }

	// set default values for testing on oscilloscope
	Stack::instance.processInputData().buffer[1] = 0x12;
     fae:	80 93 03 01 	sts	0x0103, r24
     fb2:	84 e3       	ldi	r24, 0x34	; 52
	Stack::instance.processInputData().buffer[2] = 0x34;
     fb4:	80 93 04 01 	sts	0x0104, r24
     fb8:	86 e5       	ldi	r24, 0x56	; 86
	Stack::instance.processInputData().buffer[3] = 0x56;
     fba:	80 93 05 01 	sts	0x0105, r24
     fbe:	80 91 39 01 	lds	r24, 0x0139
	
    switch (Stack::instance.parameterRead(VendorParamPidMode))
     fc2:	81 30       	cpi	r24, 0x01	; 1
     fc4:	49 f0       	breq	.+18     	; 0xfd8 <_ZN7DemoApp22updateProcessInputDataEv+0x90>
     fc6:	38 f1       	brcs	.+78     	; 0x1016 <_ZN7DemoApp22updateProcessInputDataEv+0xce>
     fc8:	82 30       	cpi	r24, 0x02	; 2
     fca:	71 f0       	breq	.+28     	; 0xfe8 <_ZN7DemoApp22updateProcessInputDataEv+0xa0>
     fcc:	83 30       	cpi	r24, 0x03	; 3
     fce:	b9 f5       	brne	.+110    	; 0x103e <_ZN7DemoApp22updateProcessInputDataEv+0xf6>
     fd0:	88 81       	ld	r24, Y
        }
        break;

    case PidSawtooth:
        // copy counter to process input data
        Stack::instance.processInputData().buffer[0] = _ctr;
     fd2:	80 93 02 01 	sts	0x0102, r24
     fd6:	2f c0       	rjmp	.+94     	; 0x1036 <_ZN7DemoApp22updateProcessInputDataEv+0xee>
     fd8:	93 b1       	in	r25, 0x03	; 3
}

//------------------------------------------------------------------------------
bool DemoApp::isDigitalButtonPressed()
{
    return !(PINB & _BV(PINB7));
     fda:	90 95       	com	r25
	
    switch (Stack::instance.parameterRead(VendorParamPidMode))
    {
    case PidDigitalInput:
        // check digital sensor 
        Stack::instance.processInputData().buffer[0] = isDigitalButtonPressed() ? 0x01 : 0x00;
     fdc:	99 1f       	adc	r25, r25
     fde:	99 27       	eor	r25, r25
     fe0:	99 1f       	adc	r25, r25
     fe2:	90 93 02 01 	sts	0x0102, r25
     fe6:	28 c0       	rjmp	.+80     	; 0x1038 <_ZN7DemoApp22updateProcessInputDataEv+0xf0>
     fe8:	80 91 7a 00 	lds	r24, 0x007A
        Stack::instance.processInputData().isValid = true;
        break;

    case PidAnalogInput:
        // check analog sensor
        if (!(ADCSRA & _BV(ADSC)))
     fec:	86 fd       	sbrc	r24, 6
     fee:	29 c0       	rjmp	.+82     	; 0x1042 <_ZN7DemoApp22updateProcessInputDataEv+0xfa>
     ff0:	80 91 78 00 	lds	r24, 0x0078
        {
            uint16_t sensorValue = ADC;
     ff4:	90 91 79 00 	lds	r25, 0x0079
     ff8:	96 95       	lsr	r25

            Stack::instance.processInputData().buffer[0] = sensorValue >> 2;
     ffa:	87 95       	ror	r24
     ffc:	96 95       	lsr	r25
     ffe:	87 95       	ror	r24
    1000:	80 93 02 01 	sts	0x0102, r24
    1004:	81 e0       	ldi	r24, 0x01	; 1
            Stack::instance.processInputData().isValid = true;
    1006:	80 93 06 01 	sts	0x0106, r24
    100a:	80 91 7a 00 	lds	r24, 0x007A

            // restart sampling
            ADCSRA |= _BV(ADSC);
    100e:	80 64       	ori	r24, 0x40	; 64
    1010:	80 93 7a 00 	sts	0x007A, r24
    1014:	16 c0       	rjmp	.+44     	; 0x1042 <_ZN7DemoApp22updateProcessInputDataEv+0xfa>
    1016:	80 91 50 01 	lds	r24, 0x0150
        Stack::instance.processInputData().buffer[0] = _ctr;
        Stack::instance.processInputData().isValid = true;
        break;
	
	case PidSensors:
		Stack::instance.processInputData().buffer[0] = i2cData[1];
    101a:	80 93 02 01 	sts	0x0102, r24
    101e:	80 91 4f 01 	lds	r24, 0x014F
		Stack::instance.processInputData().buffer[1] = i2cData[0];
    1022:	80 93 03 01 	sts	0x0103, r24
    1026:	80 91 4e 01 	lds	r24, 0x014E
		Stack::instance.processInputData().buffer[2] = spiData[3];
    102a:	80 93 04 01 	sts	0x0104, r24
    102e:	80 91 4d 01 	lds	r24, 0x014D
		Stack::instance.processInputData().buffer[3] = spiData[2];
    1032:	80 93 05 01 	sts	0x0105, r24
    1036:	81 e0       	ldi	r24, 0x01	; 1
		Stack::instance.processInputData().isValid = true;
    1038:	80 93 06 01 	sts	0x0106, r24
    103c:	02 c0       	rjmp	.+4      	; 0x1042 <_ZN7DemoApp22updateProcessInputDataEv+0xfa>
		break;
    103e:	10 92 06 01 	sts	0x0106, r1

    default:
        Stack::instance.processInputData().isValid = false;
    1042:	df 91       	pop	r29
        break;
    }
}
    1044:	cf 91       	pop	r28
    1046:	08 95       	ret

00001048 <_ZN7DemoApp3runEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE>:
    1048:	cf 93       	push	r28
    DDRB &= ~_BV(DDB7);
}

//------------------------------------------------------------------------------
void DemoApp::run(const Stack::Parameter* param)
{
    104a:	df 93       	push	r29
    104c:	ec 01       	movw	r28, r24
    // check for write access to direct parameter page
    if (param)
    104e:	61 15       	cp	r22, r1
    1050:	71 05       	cpc	r23, r1
    1052:	11 f0       	breq	.+4      	; 0x1058 <_ZN7DemoApp3runEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x10>
    {
        handleParameterWrite(param);
    1054:	f1 de       	rcall	.-542    	; 0xe38 <_ZN7DemoApp20handleParameterWriteEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE>
    1056:	27 c0       	rjmp	.+78     	; 0x10a6 <_ZN7DemoApp3runEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x5e>
    1058:	80 91 01 01 	lds	r24, 0x0101
    }
    else if (Stack::instance.stackMode() == Stack::STACK_MODE_SIO)
    105c:	81 11       	cpse	r24, r1
    105e:	23 c0       	rjmp	.+70     	; 0x10a6 <_ZN7DemoApp3runEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x5e>
    1060:	93 b1       	in	r25, 0x03	; 3
}

//------------------------------------------------------------------------------
bool DemoApp::isDigitalButtonPressed()
{
    return !(PINB & _BV(PINB7));
    1062:	90 95       	com	r25
    1064:	99 1f       	adc	r25, r25
    1066:	99 27       	eor	r25, r25
    1068:	99 1f       	adc	r25, r25
    106a:	80 91 0a 01 	lds	r24, 0x010A

//------------------------------------------------------------------------------
template <class T, int PDI, int PDO, class SpiSsHndlr>
void StackBase<T, PDI, PDO, SpiSsHndlr>::setSioLevel(bool active)
{
    _sioLevel = active;
    106e:	90 fb       	bst	r25, 0
    1070:	80 f9       	bld	r24, 0
    1072:	80 93 0a 01 	sts	0x010A, r24
    1076:	91 11       	cpse	r25, r1
uint8_t StackBase<T, PDI, PDO, SpiSsHndlr>::driveModeBits() const
{
    switch (StackT::SIO_DRIVE_MODE)
    {
    case DRIVE_MODE_PUSH_PULL:
        return _sioLevel ? Phy::CTL_HS : Phy::CTL_LS;
    1078:	02 c0       	rjmp	.+4      	; 0x107e <_ZN7DemoApp3runEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x36>
    107a:	91 e0       	ldi	r25, 0x01	; 1
    107c:	01 c0       	rjmp	.+2      	; 0x1080 <_ZN7DemoApp3runEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x38>
    107e:	92 e0       	ldi	r25, 0x02	; 2
    1080:	8f ef       	ldi	r24, 0xFF	; 255
    bool driven = (hslsBits != 0);

    // we need to switch to IO-Link mode after 1ms to detect a wake-up
    if (driven)
    {
        _hiZCounter = -1;
    1082:	80 93 09 01 	sts	0x0109, r24
    1086:	81 e0       	ldi	r24, 0x01	; 1
    else if (wasDriven)  
    {
        _hiZCounter = 10;
    }

    wasDriven = driven;
    1088:	80 93 00 01 	sts	0x0100, r24
    108c:	9c 60       	ori	r25, 0x0C	; 12
    uint8_t sioBit = (!driven && (_hiZCounter < 0)) 
        ? Phy::CTL_IOLINK_MODE 
        : Phy::CTL_SIO_MODE;

    return StackBase::registerWrite(Phy::REG_CTL, 
        StackT::PHY_CTL_SCT | StackT::PHY_CTL_MODE | sioBit | hslsBits);
    108e:	2a 98       	cbi	0x05, 2	; 5
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
    1090:	82 e8       	ldi	r24, 0x82	; 130
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
    1092:	8e bd       	out	0x2e, r24	; 46
    1094:	0d b4       	in	r0, 0x2d	; 45
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
    1096:	07 fe       	sbrs	r0, 7
    1098:	fd cf       	rjmp	.-6      	; 0x1094 <_ZN7DemoApp3runEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x4c>
    109a:	8e b5       	in	r24, 0x2e	; 46
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
    109c:	9e bd       	out	0x2e, r25	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
    109e:	0d b4       	in	r0, 0x2d	; 45
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
    10a0:	07 fe       	sbrs	r0, 7
    10a2:	fd cf       	rjmp	.-6      	; 0x109e <_ZN7DemoApp3runEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE+0x56>
    10a4:	2a 9a       	sbi	0x05, 2	; 5
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
    10a6:	ce 01       	movw	r24, r28
        // when in SIOActive mode, use digital input to control CQ line
    	Stack::instance.setSioLevel(isDigitalButtonPressed());
    }

    // update process data
    updateProcessInputData();
    10a8:	df 91       	pop	r29
}
    10aa:	cf 91       	pop	r28
    10ac:	4d cf       	rjmp	.-358    	; 0xf48 <_ZN7DemoApp22updateProcessInputDataEv>

000010ae <i2c_init>:
        // when in SIOActive mode, use digital input to control CQ line
    	Stack::instance.setSioLevel(isDigitalButtonPressed());
    }

    // update process data
    updateProcessInputData();
    10ae:	cf 93       	push	r28
    10b0:	df 93       	push	r29
    10b2:	cd b7       	in	r28, 0x3d	; 61
    10b4:	de b7       	in	r29, 0x3e	; 62
    10b6:	88 eb       	ldi	r24, 0xB8	; 184
    10b8:	90 e0       	ldi	r25, 0x00	; 0
    10ba:	29 ef       	ldi	r18, 0xF9	; 249
    10bc:	fc 01       	movw	r30, r24
    10be:	20 83       	st	Z, r18
    10c0:	86 e6       	ldi	r24, 0x66	; 102
    10c2:	90 e0       	ldi	r25, 0x00	; 0
    10c4:	2f ef       	ldi	r18, 0xFF	; 255
    10c6:	fc 01       	movw	r30, r24
    10c8:	20 83       	st	Z, r18
    10ca:	81 e6       	ldi	r24, 0x61	; 97
    10cc:	90 e0       	ldi	r25, 0x00	; 0
    10ce:	20 e8       	ldi	r18, 0x80	; 128
    10d0:	fc 01       	movw	r30, r24
    10d2:	20 83       	st	Z, r18
    10d4:	81 e6       	ldi	r24, 0x61	; 97
    10d6:	90 e0       	ldi	r25, 0x00	; 0
    10d8:	20 e8       	ldi	r18, 0x80	; 128
    10da:	fc 01       	movw	r30, r24
    10dc:	20 83       	st	Z, r18
    10de:	88 eb       	ldi	r24, 0xB8	; 184
    10e0:	90 e0       	ldi	r25, 0x00	; 0
    10e2:	2c e0       	ldi	r18, 0x0C	; 12
    10e4:	fc 01       	movw	r30, r24
    10e6:	20 83       	st	Z, r18
    10e8:	df 91       	pop	r29
    10ea:	cf 91       	pop	r28
    10ec:	08 95       	ret

000010ee <i2c_start>:
    10ee:	cf 93       	push	r28
    10f0:	df 93       	push	r29
    10f2:	00 d0       	rcall	.+0      	; 0x10f4 <i2c_start+0x6>
    10f4:	cd b7       	in	r28, 0x3d	; 61
    10f6:	de b7       	in	r29, 0x3e	; 62
    10f8:	8a 83       	std	Y+2, r24	; 0x02
    10fa:	8c eb       	ldi	r24, 0xBC	; 188
    10fc:	90 e0       	ldi	r25, 0x00	; 0
    10fe:	fc 01       	movw	r30, r24
    1100:	10 82       	st	Z, r1
    1102:	8c eb       	ldi	r24, 0xBC	; 188
    1104:	90 e0       	ldi	r25, 0x00	; 0
    1106:	24 ea       	ldi	r18, 0xA4	; 164
    1108:	fc 01       	movw	r30, r24
    110a:	20 83       	st	Z, r18
    110c:	00 00       	nop
    110e:	8c eb       	ldi	r24, 0xBC	; 188
    1110:	90 e0       	ldi	r25, 0x00	; 0
    1112:	fc 01       	movw	r30, r24
    1114:	80 81       	ld	r24, Z
    1116:	88 23       	and	r24, r24
    1118:	d4 f7       	brge	.-12     	; 0x110e <i2c_start+0x20>
    111a:	89 eb       	ldi	r24, 0xB9	; 185
    111c:	90 e0       	ldi	r25, 0x00	; 0
    111e:	fc 01       	movw	r30, r24
    1120:	80 81       	ld	r24, Z
    1122:	88 2f       	mov	r24, r24
    1124:	90 e0       	ldi	r25, 0x00	; 0
    1126:	88 7f       	andi	r24, 0xF8	; 248
    1128:	99 27       	eor	r25, r25
    112a:	08 97       	sbiw	r24, 0x08	; 8
    112c:	11 f0       	breq	.+4      	; 0x1132 <i2c_start+0x44>
    112e:	81 e0       	ldi	r24, 0x01	; 1
    1130:	20 c0       	rjmp	.+64     	; 0x1172 <i2c_start+0x84>
    1132:	8b eb       	ldi	r24, 0xBB	; 187
    1134:	90 e0       	ldi	r25, 0x00	; 0
    1136:	2a 81       	ldd	r18, Y+2	; 0x02
    1138:	fc 01       	movw	r30, r24
    113a:	20 83       	st	Z, r18
    113c:	8c eb       	ldi	r24, 0xBC	; 188
    113e:	90 e0       	ldi	r25, 0x00	; 0
    1140:	24 e8       	ldi	r18, 0x84	; 132
    1142:	fc 01       	movw	r30, r24
    1144:	20 83       	st	Z, r18
    1146:	00 00       	nop
    1148:	8c eb       	ldi	r24, 0xBC	; 188
    114a:	90 e0       	ldi	r25, 0x00	; 0
    114c:	fc 01       	movw	r30, r24
    114e:	80 81       	ld	r24, Z
    1150:	88 23       	and	r24, r24
    1152:	d4 f7       	brge	.-12     	; 0x1148 <i2c_start+0x5a>
    1154:	89 eb       	ldi	r24, 0xB9	; 185
    1156:	90 e0       	ldi	r25, 0x00	; 0
    1158:	fc 01       	movw	r30, r24
    115a:	80 81       	ld	r24, Z
    115c:	88 7f       	andi	r24, 0xF8	; 248
    115e:	89 83       	std	Y+1, r24	; 0x01
    1160:	89 81       	ldd	r24, Y+1	; 0x01
    1162:	88 31       	cpi	r24, 0x18	; 24
    1164:	29 f0       	breq	.+10     	; 0x1170 <i2c_start+0x82>
    1166:	89 81       	ldd	r24, Y+1	; 0x01
    1168:	80 34       	cpi	r24, 0x40	; 64
    116a:	11 f0       	breq	.+4      	; 0x1170 <i2c_start+0x82>
    116c:	81 e0       	ldi	r24, 0x01	; 1
    116e:	01 c0       	rjmp	.+2      	; 0x1172 <i2c_start+0x84>
    1170:	80 e0       	ldi	r24, 0x00	; 0
    1172:	0f 90       	pop	r0
    1174:	0f 90       	pop	r0
    1176:	df 91       	pop	r29
    1178:	cf 91       	pop	r28
    117a:	08 95       	ret

0000117c <i2c_read_ack>:
    117c:	cf 93       	push	r28
    117e:	df 93       	push	r29
    1180:	cd b7       	in	r28, 0x3d	; 61
    1182:	de b7       	in	r29, 0x3e	; 62
    1184:	8c eb       	ldi	r24, 0xBC	; 188
    1186:	90 e0       	ldi	r25, 0x00	; 0
    1188:	24 ec       	ldi	r18, 0xC4	; 196
    118a:	fc 01       	movw	r30, r24
    118c:	20 83       	st	Z, r18
    118e:	00 00       	nop
    1190:	8c eb       	ldi	r24, 0xBC	; 188
    1192:	90 e0       	ldi	r25, 0x00	; 0
    1194:	fc 01       	movw	r30, r24
    1196:	80 81       	ld	r24, Z
    1198:	88 23       	and	r24, r24
    119a:	d4 f7       	brge	.-12     	; 0x1190 <i2c_read_ack+0x14>
    119c:	8b eb       	ldi	r24, 0xBB	; 187
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	fc 01       	movw	r30, r24
    11a2:	80 81       	ld	r24, Z
    11a4:	df 91       	pop	r29
    11a6:	cf 91       	pop	r28
    11a8:	08 95       	ret

000011aa <i2c_read_nack>:
    11aa:	cf 93       	push	r28
    11ac:	df 93       	push	r29
    11ae:	cd b7       	in	r28, 0x3d	; 61
    11b0:	de b7       	in	r29, 0x3e	; 62
    11b2:	8c eb       	ldi	r24, 0xBC	; 188
    11b4:	90 e0       	ldi	r25, 0x00	; 0
    11b6:	24 e8       	ldi	r18, 0x84	; 132
    11b8:	fc 01       	movw	r30, r24
    11ba:	20 83       	st	Z, r18
    11bc:	00 00       	nop
    11be:	8c eb       	ldi	r24, 0xBC	; 188
    11c0:	90 e0       	ldi	r25, 0x00	; 0
    11c2:	fc 01       	movw	r30, r24
    11c4:	80 81       	ld	r24, Z
    11c6:	88 23       	and	r24, r24
    11c8:	d4 f7       	brge	.-12     	; 0x11be <i2c_read_nack+0x14>
    11ca:	8b eb       	ldi	r24, 0xBB	; 187
    11cc:	90 e0       	ldi	r25, 0x00	; 0
    11ce:	fc 01       	movw	r30, r24
    11d0:	80 81       	ld	r24, Z
    11d2:	df 91       	pop	r29
    11d4:	cf 91       	pop	r28
    11d6:	08 95       	ret

000011d8 <i2c_receive>:
    11d8:	0f 93       	push	r16
    11da:	1f 93       	push	r17
    11dc:	cf 93       	push	r28
    11de:	df 93       	push	r29
    11e0:	cd b7       	in	r28, 0x3d	; 61
    11e2:	de b7       	in	r29, 0x3e	; 62
    11e4:	27 97       	sbiw	r28, 0x07	; 7
    11e6:	0f b6       	in	r0, 0x3f	; 63
    11e8:	f8 94       	cli
    11ea:	de bf       	out	0x3e, r29	; 62
    11ec:	0f be       	out	0x3f, r0	; 63
    11ee:	cd bf       	out	0x3d, r28	; 61
    11f0:	8b 83       	std	Y+3, r24	; 0x03
    11f2:	7d 83       	std	Y+5, r23	; 0x05
    11f4:	6c 83       	std	Y+4, r22	; 0x04
    11f6:	5f 83       	std	Y+7, r21	; 0x07
    11f8:	4e 83       	std	Y+6, r20	; 0x06
    11fa:	8b 81       	ldd	r24, Y+3	; 0x03
    11fc:	81 60       	ori	r24, 0x01	; 1
    11fe:	77 df       	rcall	.-274    	; 0x10ee <i2c_start>
    1200:	88 23       	and	r24, r24
    1202:	11 f0       	breq	.+4      	; 0x1208 <i2c_receive+0x30>
    1204:	81 e0       	ldi	r24, 0x01	; 1
    1206:	29 c0       	rjmp	.+82     	; 0x125a <i2c_receive+0x82>
    1208:	1a 82       	std	Y+2, r1	; 0x02
    120a:	19 82       	std	Y+1, r1	; 0x01
    120c:	0f c0       	rjmp	.+30     	; 0x122c <i2c_receive+0x54>
    120e:	2c 81       	ldd	r18, Y+4	; 0x04
    1210:	3d 81       	ldd	r19, Y+5	; 0x05
    1212:	89 81       	ldd	r24, Y+1	; 0x01
    1214:	9a 81       	ldd	r25, Y+2	; 0x02
    1216:	89 01       	movw	r16, r18
    1218:	08 0f       	add	r16, r24
    121a:	19 1f       	adc	r17, r25
    121c:	af df       	rcall	.-162    	; 0x117c <i2c_read_ack>
    121e:	f8 01       	movw	r30, r16
    1220:	80 83       	st	Z, r24
    1222:	89 81       	ldd	r24, Y+1	; 0x01
    1224:	9a 81       	ldd	r25, Y+2	; 0x02
    1226:	01 96       	adiw	r24, 0x01	; 1
    1228:	9a 83       	std	Y+2, r25	; 0x02
    122a:	89 83       	std	Y+1, r24	; 0x01
    122c:	8e 81       	ldd	r24, Y+6	; 0x06
    122e:	9f 81       	ldd	r25, Y+7	; 0x07
    1230:	9c 01       	movw	r18, r24
    1232:	21 50       	subi	r18, 0x01	; 1
    1234:	31 09       	sbc	r19, r1
    1236:	89 81       	ldd	r24, Y+1	; 0x01
    1238:	9a 81       	ldd	r25, Y+2	; 0x02
    123a:	82 17       	cp	r24, r18
    123c:	93 07       	cpc	r25, r19
    123e:	38 f3       	brcs	.-50     	; 0x120e <i2c_receive+0x36>
    1240:	8e 81       	ldd	r24, Y+6	; 0x06
    1242:	9f 81       	ldd	r25, Y+7	; 0x07
    1244:	01 97       	sbiw	r24, 0x01	; 1
    1246:	2c 81       	ldd	r18, Y+4	; 0x04
    1248:	3d 81       	ldd	r19, Y+5	; 0x05
    124a:	89 01       	movw	r16, r18
    124c:	08 0f       	add	r16, r24
    124e:	19 1f       	adc	r17, r25
    1250:	ac df       	rcall	.-168    	; 0x11aa <i2c_read_nack>
    1252:	f8 01       	movw	r30, r16
    1254:	80 83       	st	Z, r24
    1256:	0c d0       	rcall	.+24     	; 0x1270 <i2c_stop>
    1258:	80 e0       	ldi	r24, 0x00	; 0
    125a:	27 96       	adiw	r28, 0x07	; 7
    125c:	0f b6       	in	r0, 0x3f	; 63
    125e:	f8 94       	cli
    1260:	de bf       	out	0x3e, r29	; 62
    1262:	0f be       	out	0x3f, r0	; 63
    1264:	cd bf       	out	0x3d, r28	; 61
    1266:	df 91       	pop	r29
    1268:	cf 91       	pop	r28
    126a:	1f 91       	pop	r17
    126c:	0f 91       	pop	r16
    126e:	08 95       	ret

00001270 <i2c_stop>:
    1270:	cf 93       	push	r28
    1272:	df 93       	push	r29
    1274:	cd b7       	in	r28, 0x3d	; 61
    1276:	de b7       	in	r29, 0x3e	; 62
    1278:	8c eb       	ldi	r24, 0xBC	; 188
    127a:	90 e0       	ldi	r25, 0x00	; 0
    127c:	24 e9       	ldi	r18, 0x94	; 148
    127e:	fc 01       	movw	r30, r24
    1280:	20 83       	st	Z, r18
    1282:	df 91       	pop	r29
    1284:	cf 91       	pop	r28
    1286:	08 95       	ret

00001288 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv>:
    return StackBase::registerRead(Phy::REG_TEMP);
}

//------------------------------------------------------------------------------
template <class T, int PDI, int PDO, class SpiSsHndlr>
void StackBase<T, PDI, PDO, SpiSsHndlr>::configure()
    1288:	cf 93       	push	r28
    128a:	df 93       	push	r29
    128c:	ec 01       	movw	r28, r24
    
    inline static void configure()
    {
      /* Data direction in the SPI bits, PB2/SS, PB5/SCK
      and PB3/MOSI are outputs.  Drive SS high in advance */
      PORTB |= _BV(PORTB2) | _BV(PORTB5);
    128e:	85 b1       	in	r24, 0x05	; 5
    1290:	84 62       	ori	r24, 0x24	; 36
    1292:	85 b9       	out	0x05, r24	; 5
      PORTB &= ~(_BV(PORTB3)); 
    1294:	2b 98       	cbi	0x05, 3	; 5
      DDRB  |= _BV(DDB5) | _BV(DDB3) | _BV(DDB2);
    1296:	84 b1       	in	r24, 0x04	; 4
    1298:	8c 62       	ori	r24, 0x2C	; 44
    129a:	84 b9       	out	0x04, r24	; 4
      DDRB  &= ~(_BV(DDB4));
    129c:	24 98       	cbi	0x04, 4	; 4
      DORD   = 1'b0   - MSB first
      MSTR   = 1'b1   - Master
      CPOL   = 1'b1   - clock idles high
      CPHA   = 1'b1   - sample on trailing edge
      SPR    = 2'b00  - fosc/2 */
      SPCR = _BV(SPE) | _BV(MSTR) | _BV(CPOL) | _BV(CPHA);
    129e:	8c e5       	ldi	r24, 0x5C	; 92
    12a0:	8c bd       	out	0x2c, r24	; 44

      /* and the SPI2X bit to speed it up */
      SPSR = _BV(SPI2X);
    12a2:	81 e0       	ldi	r24, 0x01	; 1
    12a4:	8d bd       	out	0x2d, r24	; 45
        HIBYTE(StackT::DEVICE_ID),                      // PAGE_DEVICE_ID_2
        LOBYTE(StackT::DEVICE_ID)                       // PAGE_DEVICE_ID_3
    };

    // copy the default parameters from flash to RAM
    (void)memcpy_P(directParameter, directDefaultConfig, sizeof(directDefaultConfig));
    12a6:	40 e2       	ldi	r20, 0x20	; 32
    12a8:	50 e0       	ldi	r21, 0x00	; 0
    12aa:	60 eb       	ldi	r22, 0xB0	; 176
    12ac:	71 e0       	ldi	r23, 0x01	; 1
    12ae:	87 e2       	ldi	r24, 0x27	; 39
    12b0:	91 e0       	ldi	r25, 0x01	; 1
    12b2:	0b d2       	rcall	.+1046   	; 0x16ca <memcpy_P>
    12b4:	18 82       	st	Y, r1

    // stack initial state is STACK_MODE_SIO operation
    _ddlMode = IoLink::DDL_MODE_IDLE;
    12b6:	1d 82       	std	Y+5, r1	; 0x05

    // set up the process data buffers and default process data
    _processDataIn.isValid = false;
    12b8:	1e 82       	std	Y+6, r1	; 0x06
    _processDataOut.isValid = false;
    12ba:	80 91 68 00 	lds	r24, 0x0068
{
    // Configure and enable interrupt
    // 
    // Only pin change interrupts are available, so the routine must check
    // the level before returning
    PCICR  |= _BV(PCIE1);
    12be:	82 60       	ori	r24, 0x02	; 2
    12c0:	80 93 68 00 	sts	0x0068, r24
    12c4:	80 91 6c 00 	lds	r24, 0x006C
    PCMSK1 |= _BV(PCINT8);
    12c8:	81 60       	ori	r24, 0x01	; 1
    12ca:	80 93 6c 00 	sts	0x006C, r24
    12ce:	f0 dc       	rcall	.-1568   	; 0xcb0 <__vector_4>

    // call ISR handler
    PCINT1_vect();
    12d0:	1f 82       	std	Y+7, r1	; 0x07
    12d2:	15 bc       	out	0x25, r1	; 37
//------------------------------------------------------------------------------
template <class T, int PDI, int PDO, class SpiSsHndlr>
void StackBase<T, PDI, PDO, SpiSsHndlr>::startCallbackTimer(uint8_t delay)
{
    // reset dead cycle timer
    _deadCycleCtr = 0;
    12d4:	16 bc       	out	0x26, r1	; 38

    // disable timer
    TCCR0B = 0;
    12d6:	85 b3       	in	r24, 0x15	; 21
    TCNT0 = 0;
    12d8:	87 60       	ori	r24, 0x07	; 7

    // clear any outstanding interrupt requests
    TIFR0 |= _BV(OCF0B) | _BV(OCF0A) | _BV(TOV0);
    12da:	85 bb       	out	0x15, r24	; 21
    12dc:	2c 85       	ldd	r18, Y+12	; 0x0c
    12de:	3d 85       	ldd	r19, Y+13	; 0x0d
    
    // check if we need to force recalculation of cycle period
    if (_cyclePeriod == 0)
    12e0:	21 15       	cp	r18, r1
    12e2:	31 05       	cpc	r19, r1
    12e4:	49 f5       	brne	.+82     	; 0x1338 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0xb0>
    12e6:	88 81       	ld	r24, Y
    12e8:	84 30       	cpi	r24, 0x04	; 4
template <class T, int PDI, int PDO, class SpiSsHndlr>
void StackBase<T, PDI, PDO, SpiSsHndlr>::updateCyclePeriod()
{
    // get period
    uint8_t cycleParam = 0;
    if (_ddlMode == IoLink::DDL_MODE_OPERATE)
    12ea:	21 f4       	brne	.+8      	; 0x12f4 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x6c>
    12ec:	80 91 28 01 	lds	r24, 0x0128
     * 
     * \param address   Parameter index
     * \return          Read value
     * 
     */
    uint8_t             parameterRead(uint8_t address) const { return directParameter[address]; }
    12f0:	81 11       	cpse	r24, r1
    12f2:	02 c0       	rjmp	.+4      	; 0x12f8 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x70>
    if (_ddlMode == IoLink::DDL_MODE_OPERATE)
    {
        cycleParam = parameterRead(IoLink::PAGE_MASTER_CYCLE_TIME);
    }

    if (cycleParam == 0)
    12f4:	80 91 29 01 	lds	r24, 0x0129
     * 
     * \param address   Parameter index
     * \return          Read value
     * 
     */
    uint8_t             parameterRead(uint8_t address) const { return directParameter[address]; }
    12f8:	84 30       	cpi	r24, 0x04	; 4
    12fa:	e0 f0       	brcs	.+56     	; 0x1334 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0xac>
        // MasterCycleTime hasn't been set yet => use MinCycleTime
        cycleParam = parameterRead(IoLink::PAGE_MIN_CYCLE_TIME);
    }

    // decode parameter into 1/10ms
    _cyclePeriod = DECODE_CYCLE_TIME(cycleParam);
    12fc:	80 34       	cpi	r24, 0x40	; 64
    12fe:	18 f4       	brcc	.+6      	; 0x1306 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x7e>
    1300:	28 2f       	mov	r18, r24
    1302:	30 e0       	ldi	r19, 0x00	; 0
    1304:	17 c0       	rjmp	.+46     	; 0x1334 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0xac>
    1306:	98 2f       	mov	r25, r24
    1308:	90 7c       	andi	r25, 0xC0	; 192
    130a:	90 34       	cpi	r25, 0x40	; 64
    130c:	49 f4       	brne	.+18     	; 0x1320 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x98>
    130e:	24 e0       	ldi	r18, 0x04	; 4
    1310:	82 9f       	mul	r24, r18
    1312:	c0 01       	movw	r24, r0
    1314:	11 24       	eor	r1, r1
    1316:	99 27       	eor	r25, r25
    1318:	9c 01       	movw	r18, r24
    131a:	20 5c       	subi	r18, 0xC0	; 192
    131c:	3f 4f       	sbci	r19, 0xFF	; 255
    131e:	0a c0       	rjmp	.+20     	; 0x1334 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0xac>
    1320:	90 38       	cpi	r25, 0x80	; 128
    1322:	41 f4       	brne	.+16     	; 0x1334 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0xac>
    1324:	8f 73       	andi	r24, 0x3F	; 63
    1326:	20 e1       	ldi	r18, 0x10	; 16
    1328:	82 9f       	mul	r24, r18
    132a:	c0 01       	movw	r24, r0
    132c:	11 24       	eor	r1, r1
    132e:	9c 01       	movw	r18, r24
    1330:	20 5c       	subi	r18, 0xC0	; 192
    1332:	3e 4f       	sbci	r19, 0xFE	; 254
    1334:	3d 87       	std	Y+13, r19	; 0x0d
    1336:	2c 87       	std	Y+12, r18	; 0x0c
    1338:	81 e0       	ldi	r24, 0x01	; 1
    133a:	90 e0       	ldi	r25, 0x00	; 0
    {
        updateCyclePeriod();
    }

    // initialize cycle timer
    _cycleTimer = delay + 1;
    133c:	9f 87       	std	Y+15, r25	; 0x0f
    133e:	8e 87       	std	Y+14, r24	; 0x0e
    1340:	84 e0       	ldi	r24, 0x04	; 4
    1342:	80 93 6e 00 	sts	0x006E, r24

    if (_cycleTimer > 0)
    {      
        // Timer/Counter0 Output Compare Match B Interrupt Enable
        TIMSK0 = _BV(OCIE0B);
    1346:	82 e0       	ldi	r24, 0x02	; 2
    1348:	84 bd       	out	0x24, r24	; 36

        // clear Timer on Compare Match A
        TCCR0A = _BV(WGM01);
    134a:	94 e6       	ldi	r25, 0x64	; 100
    134c:	97 bd       	out	0x27, r25	; 39

        // generate 0.1ms cycles
#if F_CPU < 20000000
        OCR0B = OCR0A = F_CPU / 80000;
    134e:	98 bd       	out	0x28, r25	; 40
    1350:	85 bd       	out	0x25, r24	; 37
    1352:	9f b7       	in	r25, 0x3f	; 63
        TCCR0B = _BV(CS01);             // pre-scaler clkIO/8
    1354:	f8 94       	cli
# error Unsupported CPU frequency
#endif
    }

    if (delay == 0)
      ATOMIC_BLOCK( ATOMIC_RESTORESTATE)
    1356:	88 85       	ldd	r24, Y+8	; 0x08
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1358:	87 fd       	sbrc	r24, 7
//------------------------------------------------------------------------------
template <class T, int PDI, int PDO, class SpiSsHndlr>
void StackBase<T, PDI, PDO, SpiSsHndlr>::onTimer0CompBInterrupt()
{
    // decrement hiZ timer
    if (_hiZCounter >= 0 && --_hiZCounter < 0)
    135a:	1a c0       	rjmp	.+52     	; 0x1390 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x108>
    135c:	81 50       	subi	r24, 0x01	; 1
    135e:	88 87       	std	Y+8, r24	; 0x08
    1360:	8f 3f       	cpi	r24, 0xFF	; 255
    1362:	b1 f4       	brne	.+44     	; 0x1390 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x108>
    1364:	89 85       	ldd	r24, Y+9	; 0x09
    1366:	80 fd       	sbrc	r24, 0
uint8_t StackBase<T, PDI, PDO, SpiSsHndlr>::driveModeBits() const
{
    switch (StackT::SIO_DRIVE_MODE)
    {
    case DRIVE_MODE_PUSH_PULL:
        return _sioLevel ? Phy::CTL_HS : Phy::CTL_LS;
    1368:	20 c0       	rjmp	.+64     	; 0x13aa <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x122>
    136a:	81 e0       	ldi	r24, 0x01	; 1
    136c:	2f ef       	ldi	r18, 0xFF	; 255
    136e:	28 87       	std	Y+8, r18	; 0x08
    bool driven = (hslsBits != 0);

    // we need to switch to IO-Link mode after 1ms to detect a wake-up
    if (driven)
    {
        _hiZCounter = -1;
    1370:	21 e0       	ldi	r18, 0x01	; 1
    1372:	20 93 00 01 	sts	0x0100, r18
    else if (wasDriven)  
    {
        _hiZCounter = 10;
    }

    wasDriven = driven;
    1376:	8c 60       	ori	r24, 0x0C	; 12
    1378:	2a 98       	cbi	0x05, 2	; 5
    uint8_t sioBit = (!driven && (_hiZCounter < 0)) 
        ? Phy::CTL_IOLINK_MODE 
        : Phy::CTL_SIO_MODE;

    return StackBase::registerWrite(Phy::REG_CTL, 
        StackT::PHY_CTL_SCT | StackT::PHY_CTL_MODE | sioBit | hslsBits);
    137a:	22 e8       	ldi	r18, 0x82	; 130
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
    137c:	2e bd       	out	0x2e, r18	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
    137e:	0d b4       	in	r0, 0x2d	; 45
    1380:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
    1382:	fd cf       	rjmp	.-6      	; 0x137e <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0xf6>
    1384:	2e b5       	in	r18, 0x2e	; 46
    1386:	8e bd       	out	0x2e, r24	; 46
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
    1388:	0d b4       	in	r0, 0x2d	; 45
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
    138a:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
    138c:	fd cf       	rjmp	.-6      	; 0x1388 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x100>
    138e:	2a 9a       	sbi	0x05, 2	; 5
    1390:	2e 85       	ldd	r18, Y+14	; 0x0e
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
    1392:	3f 85       	ldd	r19, Y+15	; 0x0f
    {
        stack().setSioActive();
    }

    // check if cycle timer elapsed
    if (_cycleTimer > 0 && --_cycleTimer == 0)
    1394:	8b 89       	ldd	r24, Y+19	; 0x13
    1396:	21 15       	cp	r18, r1
    1398:	31 05       	cpc	r19, r1
    139a:	49 f0       	breq	.+18     	; 0x13ae <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x126>
    139c:	21 50       	subi	r18, 0x01	; 1
    139e:	31 09       	sbc	r19, r1
    13a0:	3f 87       	std	Y+15, r19	; 0x0f
    13a2:	2e 87       	std	Y+14, r18	; 0x0e
    13a4:	23 2b       	or	r18, r19
    13a6:	49 f0       	breq	.+18     	; 0x13ba <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x132>
    13a8:	02 c0       	rjmp	.+4      	; 0x13ae <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x126>
    13aa:	82 e0       	ldi	r24, 0x02	; 2
    13ac:	df cf       	rjmp	.-66     	; 0x136c <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0xe4>
uint8_t StackBase<T, PDI, PDO, SpiSsHndlr>::driveModeBits() const
{
    switch (StackT::SIO_DRIVE_MODE)
    {
    case DRIVE_MODE_PUSH_PULL:
        return _sioLevel ? Phy::CTL_HS : Phy::CTL_LS;
    13ae:	8e 7f       	andi	r24, 0xFE	; 254
    13b0:	8b 8b       	std	Y+19, r24	; 0x13
        }
    }
    else
    {
        // too late for user code
        _runUserCode = false;
    13b2:	9f bf       	out	0x3f, r25	; 63
    13b4:	df 91       	pop	r29
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    13b6:	cf 91       	pop	r28

    Phy::configure();

    // start timer responsible for calling the application "main loop"
    startCallbackTimer();
};
    13b8:	08 95       	ret
    13ba:	81 60       	ori	r24, 0x01	; 1
    13bc:	8b 8b       	std	Y+19, r24	; 0x13

    // check if cycle timer elapsed
    if (_cycleTimer > 0 && --_cycleTimer == 0)
    {
        // user code may run
        _runUserCode = true;
    13be:	2c 85       	ldd	r18, Y+12	; 0x0c
    13c0:	3d 85       	ldd	r19, Y+13	; 0x0d

        // restart cycle timer
        _cycleTimer = _cyclePeriod;
    13c2:	3f 87       	std	Y+15, r19	; 0x0f
    13c4:	2e 87       	std	Y+14, r18	; 0x0e
    13c6:	8f 81       	ldd	r24, Y+7	; 0x07
    13c8:	8f 3f       	cpi	r24, 0xFF	; 255

        // advance the count of dead cycles
        if (_deadCycleCtr != 0xff)
    13ca:	11 f0       	breq	.+4      	; 0x13d0 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x148>
    13cc:	8f 5f       	subi	r24, 0xFF	; 255
    13ce:	8f 83       	std	Y+7, r24	; 0x07
        {
            ++_deadCycleCtr;
    13d0:	8a 89       	ldd	r24, Y+18	; 0x12
    13d2:	88 23       	and	r24, r24
        }

        // check if we need to switch to SIO mode
        if (_fallbackCounter > 0 && --_fallbackCounter == 0)
    13d4:	21 f0       	breq	.+8      	; 0x13de <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x156>
    13d6:	81 50       	subi	r24, 0x01	; 1
    13d8:	8a 8b       	std	Y+18, r24	; 0x12
    13da:	88 23       	and	r24, r24
    13dc:	91 f0       	breq	.+36     	; 0x1402 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x17a>
    13de:	89 89       	ldd	r24, Y+17	; 0x11
    13e0:	28 89       	ldd	r18, Y+16	; 0x10
        {
            _ddlMode = IoLink::DDL_MODE_IDLE;
        }

        // update LED register if necessary
        if (_savedLedRegister != _ledRegister)
    13e2:	28 17       	cp	r18, r24
    13e4:	31 f3       	breq	.-52     	; 0x13b2 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x12a>
    13e6:	88 8b       	std	Y+16, r24	; 0x10
    13e8:	2a 98       	cbi	0x05, 2	; 5
        {
            _savedLedRegister = _ledRegister;
    13ea:	26 e8       	ldi	r18, 0x86	; 134
    /**
     * Assert SS/ to begin SPI communication
     */
    static void         assert() __attribute__((always_inline))
    {
        PORTB &= ~ _BV(PORTB2);
    13ec:	2e bd       	out	0x2e, r18	; 46
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
    13ee:	0d b4       	in	r0, 0x2d	; 45
    13f0:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
    13f2:	fd cf       	rjmp	.-6      	; 0x13ee <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x166>
    13f4:	2e b5       	in	r18, 0x2e	; 46
    13f6:	8e bd       	out	0x2e, r24	; 46
    static uint8_t      rx() __attribute__((always_inline))
    {
        wait();

        // get received data from buffer
        return SPDR;
    13f8:	0d b4       	in	r0, 0x2d	; 45
     * \param data  Byte to send
     */
    static void         tx(uint8_t data)  __attribute__((always_inline))
    {
        // put data into buffer, sends the data
        SPDR = data;
    13fa:	07 fe       	sbrs	r0, 7
    /**
     * Waits until SPI transmission / reception complete
     */
    static void         wait()  __attribute__((always_inline))
    {        
        loop_until_bit_is_set(SPSR, SPIF);
    13fc:	fd cf       	rjmp	.-6      	; 0x13f8 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x170>
    13fe:	2a 9a       	sbi	0x05, 2	; 5
    1400:	d8 cf       	rjmp	.-80     	; 0x13b2 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x12a>
    /**
     * Deassert SS/ to terminate SPI communication
     */
    static void         deassert() __attribute__((always_inline))
    {
        PORTB |= _BV(PORTB2);
    1402:	18 82       	st	Y, r1
    1404:	ec cf       	rjmp	.-40     	; 0x13de <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv+0x156>

00001406 <main>:
        }

        // check if we need to switch to SIO mode
        if (_fallbackCounter > 0 && --_fallbackCounter == 0)
        {
            _ddlMode = IoLink::DDL_MODE_IDLE;
    1406:	2f ef       	ldi	r18, 0xFF	; 255
    1408:	81 ee       	ldi	r24, 0xE1	; 225
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    140a:	94 e0       	ldi	r25, 0x04	; 4
    140c:	21 50       	subi	r18, 0x01	; 1
    140e:	80 40       	sbci	r24, 0x00	; 0
    1410:	90 40       	sbci	r25, 0x00	; 0
    1412:	e1 f7       	brne	.-8      	; 0x140c <main+0x6>
    1414:	00 c0       	rjmp	.+0      	; 0x1416 <main+0x10>
    1416:	00 00       	nop
public:
    //! setup the HW configuration
    static void configure()
    {
        // Port PD4 and PD5 as output
        DDRD  |= _BV(DDD4) | _BV(DDD5);
    1418:	8a b1       	in	r24, 0x0a	; 10
    141a:	80 63       	ori	r24, 0x30	; 48
    141c:	8a b9       	out	0x0a, r24	; 10
        {
            PORTD |= _BV(PORTD4);
        }
        else
        {
            PORTD &= ~(_BV(PORTD4));
    141e:	5c 98       	cbi	0x0b, 4	; 11
    // instantiate DemoApp
    DemoApp& theApp = DemoApp::instance;

    // configure all software modules
    DebugPin::configure();
    DemoApp::configure();   
    1420:	00 dd       	rcall	.-1536   	; 0xe22 <_ZN7DemoApp9configureEv>
    1422:	81 e0       	ldi	r24, 0x01	; 1
    Stack::instance.configure();
    1424:	91 e0       	ldi	r25, 0x01	; 1
    1426:	30 df       	rcall	.-416    	; 0x1288 <_ZN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9configureEv>
    1428:	42 de       	rcall	.-892    	; 0x10ae <i2c_init>
    142a:	59 d0       	rcall	.+178    	; 0x14de <spi_init_bitbanging>

	i2c_init();	// setup TWI
    142c:	10 92 4f 01 	sts	0x014F, r1
	spi_init_bitbanging();
    1430:	3a 9a       	sbi	0x07, 2	; 7
    1432:	78 94       	sei
	i2cData[0]=0;
    1434:	83 b7       	in	r24, 0x33	; 51
    1436:	81 7f       	andi	r24, 0xF1	; 241
	DDRC |= (1 << INDICATOR_BIT);		// set pins to output
    1438:	83 bf       	out	0x33, r24	; 51
    // enable interrupts
    sei();
    143a:	83 b7       	in	r24, 0x33	; 51
	

    // select sleep mode
    set_sleep_mode(SLEEP_MODE_IDLE);
    143c:	81 60       	ori	r24, 0x01	; 1
    143e:	83 bf       	out	0x33, r24	; 51
    1440:	88 95       	sleep

    // enter infinite loop: processing is interrupt controlled from now on
    for (;;)
    {
        // enter sleep until interrupt wakes us up
        sleep_mode();
    1442:	83 b7       	in	r24, 0x33	; 51
    1444:	8e 7f       	andi	r24, 0xFE	; 254
    1446:	83 bf       	out	0x33, r24	; 51
    1448:	80 91 14 01 	lds	r24, 0x0114
    144c:	80 ff       	sbrs	r24, 0
    144e:	f5 cf       	rjmp	.-22     	; 0x143a <main+0x34>
//------------------------------------------------------------------------------
template <class T, int PDI, int PDO, class SpiSsHndlr>
bool StackBase<T, PDI, PDO, SpiSsHndlr>::canRunUserCode(const Parameter*& lastWrittenParameter)
{
    // allow execution of user code?
    if (!_runUserCode)
    1450:	8e 7f       	andi	r24, 0xFE	; 254
    1452:	80 93 14 01 	sts	0x0114, r24
    1456:	81 ff       	sbrs	r24, 1
        return false;

    // reset flag
    _runUserCode = false;
    1458:	06 c0       	rjmp	.+12     	; 0x1466 <main+0x60>
    145a:	8d 7f       	andi	r24, 0xFD	; 253
    145c:	80 93 14 01 	sts	0x0114, r24

    // test for parameter write access
    if (_prmWriteAvailable)
    1460:	cb e0       	ldi	r28, 0x0B	; 11
    {
        lastWrittenParameter = &_parameterWrite;

        // reset write access
        _prmWriteAvailable = false;
    1462:	d1 e0       	ldi	r29, 0x01	; 1
    1464:	02 c0       	rjmp	.+4      	; 0x146a <main+0x64>
    1466:	c0 e0       	ldi	r28, 0x00	; 0
    _runUserCode = false;

    // test for parameter write access
    if (_prmWriteAvailable)
    {
        lastWrittenParameter = &_parameterWrite;
    1468:	d0 e0       	ldi	r29, 0x00	; 0
    146a:	10 92 4f 01 	sts	0x014F, r1
        // reset write access
        _prmWriteAvailable = false;
    }
    else
    {
        lastWrittenParameter = NULL;
    146e:	10 92 50 01 	sts	0x0150, r1

        // check if it's time to run user code
        const Stack::Parameter* paramWrite;
        if (Stack::instance.canRunUserCode(paramWrite))
        {
			i2cData[0]=0;
    1472:	42 e0       	ldi	r20, 0x02	; 2
    1474:	50 e0       	ldi	r21, 0x00	; 0
			i2cData[1]=0;
    1476:	6f e4       	ldi	r22, 0x4F	; 79
    1478:	71 e0       	ldi	r23, 0x01	; 1
			// update sensordata
			i2c_receive(0b10011010, i2cData, 2);
    147a:	8a e9       	ldi	r24, 0x9A	; 154
    147c:	ad de       	rcall	.-678    	; 0x11d8 <i2c_receive>
    147e:	90 91 4f 01 	lds	r25, 0x014F
    1482:	29 2f       	mov	r18, r25
    1484:	22 95       	swap	r18
    1486:	22 0f       	add	r18, r18
			// bring i2c data in right format
			uint8_t i2cDataTemp[2];
			i2cDataTemp[0]=i2cData[1];
			i2cDataTemp[1]=i2cData[0];
    1488:	22 0f       	add	r18, r18
    148a:	20 7c       	andi	r18, 0xC0	; 192
			i2cData[0]=(0x3F & (i2cDataTemp[0]/4))|((uint8_t)(0xC0 & (i2cDataTemp[1]*64)));	// store data in right format
    148c:	80 91 50 01 	lds	r24, 0x0150
    1490:	86 95       	lsr	r24
    1492:	86 95       	lsr	r24
    1494:	82 2b       	or	r24, r18
    1496:	80 93 4f 01 	sts	0x014F, r24
    149a:	96 95       	lsr	r25
    149c:	96 95       	lsr	r25
    149e:	90 93 50 01 	sts	0x0150, r25
    14a2:	81 e3       	ldi	r24, 0x31	; 49
			i2cData[1]=i2cDataTemp[1]/4;
    14a4:	80 93 4b 01 	sts	0x014B, r24
    14a8:	10 92 4c 01 	sts	0x014C, r1
			spiData[0]=0x31;
    14ac:	10 92 4d 01 	sts	0x014D, r1
    14b0:	10 92 4e 01 	sts	0x014E, r1
			spiData[1]=0;
    14b4:	64 e0       	ldi	r22, 0x04	; 4
			spiData[2]=0;
    14b6:	70 e0       	ldi	r23, 0x00	; 0
    14b8:	8b e4       	ldi	r24, 0x4B	; 75
			spiData[3]=0;
    14ba:	91 e0       	ldi	r25, 0x01	; 1
    14bc:	44 d0       	rcall	.+136    	; 0x1546 <spi_sendBytes_bitbanging>
			spi_sendBytes_bitbanging(spiData, 4);
    14be:	80 91 6c 00 	lds	r24, 0x006C
    14c2:	8e 7f       	andi	r24, 0xFE	; 254
    14c4:	80 93 6c 00 	sts	0x006C, r24
    14c8:	be 01       	movw	r22, r28

//------------------------------------------------------------------------------
template <class SpiSsHndlr>
void PhyDriver<SpiSsHndlr>::stopInterrupt()
{
    PCMSK1 &= ~(_BV(PCINT8));
    14ca:	87 e4       	ldi	r24, 0x47	; 71
    14cc:	91 e0       	ldi	r25, 0x01	; 1
    14ce:	bc dd       	rcall	.-1160   	; 0x1048 <_ZN7DemoApp3runEPKN9StackBaseI15StackSingleByteLi4ELi0E16DefaultSsHandlerE9ParameterE>
    14d0:	80 91 6c 00 	lds	r24, 0x006C
			//PORTC = PORTC ^ 0x04;	// toggle indicator bit
			
            Stack::instance.stopInterrupt();
            theApp.run(paramWrite);	// update processdata
    14d4:	81 60       	ori	r24, 0x01	; 1
    14d6:	80 93 6c 00 	sts	0x006C, r24
    14da:	ea db       	rcall	.-2092   	; 0xcb0 <__vector_4>
    14dc:	ae cf       	rjmp	.-164    	; 0x143a <main+0x34>

000014de <spi_init_bitbanging>:

//------------------------------------------------------------------------------
template <class SpiSsHndlr>
void PhyDriver<SpiSsHndlr>::restartInterrupt()
{
    PCMSK1 |= _BV(PCINT8);
    14de:	cf 93       	push	r28
    14e0:	df 93       	push	r29
    14e2:	cd b7       	in	r28, 0x3d	; 61
    14e4:	de b7       	in	r29, 0x3e	; 62
    14e6:	8a e2       	ldi	r24, 0x2A	; 42

    // call ISR handler
    PCINT1_vect();
    14e8:	90 e0       	ldi	r25, 0x00	; 0
    14ea:	2a e2       	ldi	r18, 0x2A	; 42
    14ec:	30 e0       	ldi	r19, 0x00	; 0
    14ee:	f9 01       	movw	r30, r18
    14f0:	20 81       	ld	r18, Z
    14f2:	23 60       	ori	r18, 0x03	; 3
    14f4:	fc 01       	movw	r30, r24
    14f6:	20 83       	st	Z, r18
    14f8:	84 e2       	ldi	r24, 0x24	; 36
    14fa:	90 e0       	ldi	r25, 0x00	; 0
    14fc:	24 e2       	ldi	r18, 0x24	; 36
    14fe:	30 e0       	ldi	r19, 0x00	; 0
    1500:	f9 01       	movw	r30, r18
    1502:	20 81       	ld	r18, Z
    1504:	20 64       	ori	r18, 0x40	; 64
    1506:	fc 01       	movw	r30, r24
    1508:	20 83       	st	Z, r18
    150a:	8a e2       	ldi	r24, 0x2A	; 42
    150c:	90 e0       	ldi	r25, 0x00	; 0
    150e:	2a e2       	ldi	r18, 0x2A	; 42
    1510:	30 e0       	ldi	r19, 0x00	; 0
    1512:	f9 01       	movw	r30, r18
    1514:	20 81       	ld	r18, Z
    1516:	27 7f       	andi	r18, 0xF7	; 247
    1518:	fc 01       	movw	r30, r24
    151a:	20 83       	st	Z, r18
    151c:	8b e2       	ldi	r24, 0x2B	; 43
    151e:	90 e0       	ldi	r25, 0x00	; 0
    1520:	2b e2       	ldi	r18, 0x2B	; 43
    1522:	30 e0       	ldi	r19, 0x00	; 0
    1524:	f9 01       	movw	r30, r18
    1526:	20 81       	ld	r18, Z
    1528:	2c 7f       	andi	r18, 0xFC	; 252
    152a:	fc 01       	movw	r30, r24
    152c:	20 83       	st	Z, r18
    152e:	84 e2       	ldi	r24, 0x24	; 36
    1530:	90 e0       	ldi	r25, 0x00	; 0
    1532:	24 e2       	ldi	r18, 0x24	; 36
    1534:	30 e0       	ldi	r19, 0x00	; 0
    1536:	f9 01       	movw	r30, r18
    1538:	20 81       	ld	r18, Z
    153a:	20 64       	ori	r18, 0x40	; 64
    153c:	fc 01       	movw	r30, r24
    153e:	20 83       	st	Z, r18
    1540:	df 91       	pop	r29
    1542:	cf 91       	pop	r28
    1544:	08 95       	ret

00001546 <spi_sendBytes_bitbanging>:
    1546:	0f 93       	push	r16
    1548:	1f 93       	push	r17
    154a:	cf 93       	push	r28
    154c:	df 93       	push	r29
    154e:	00 d0       	rcall	.+0      	; 0x1550 <spi_sendBytes_bitbanging+0xa>
    1550:	00 d0       	rcall	.+0      	; 0x1552 <spi_sendBytes_bitbanging+0xc>
    1552:	00 d0       	rcall	.+0      	; 0x1554 <spi_sendBytes_bitbanging+0xe>
    1554:	cd b7       	in	r28, 0x3d	; 61
    1556:	de b7       	in	r29, 0x3e	; 62
    1558:	9c 83       	std	Y+4, r25	; 0x04
    155a:	8b 83       	std	Y+3, r24	; 0x03
    155c:	7e 83       	std	Y+6, r23	; 0x06
    155e:	6d 83       	std	Y+5, r22	; 0x05
    1560:	8e d0       	rcall	.+284    	; 0x167e <spi_selectSlave>
    1562:	1a 82       	std	Y+2, r1	; 0x02
    1564:	19 82       	std	Y+1, r1	; 0x01
    1566:	17 c0       	rjmp	.+46     	; 0x1596 <spi_sendBytes_bitbanging+0x50>
    1568:	89 81       	ldd	r24, Y+1	; 0x01
    156a:	9a 81       	ldd	r25, Y+2	; 0x02
    156c:	2b 81       	ldd	r18, Y+3	; 0x03
    156e:	3c 81       	ldd	r19, Y+4	; 0x04
    1570:	89 01       	movw	r16, r18
    1572:	08 0f       	add	r16, r24
    1574:	19 1f       	adc	r17, r25
    1576:	89 81       	ldd	r24, Y+1	; 0x01
    1578:	9a 81       	ldd	r25, Y+2	; 0x02
    157a:	2b 81       	ldd	r18, Y+3	; 0x03
    157c:	3c 81       	ldd	r19, Y+4	; 0x04
    157e:	82 0f       	add	r24, r18
    1580:	93 1f       	adc	r25, r19
    1582:	fc 01       	movw	r30, r24
    1584:	80 81       	ld	r24, Z
    1586:	1a d0       	rcall	.+52     	; 0x15bc <spi_sendSingleByte>
    1588:	f8 01       	movw	r30, r16
    158a:	80 83       	st	Z, r24
    158c:	89 81       	ldd	r24, Y+1	; 0x01
    158e:	9a 81       	ldd	r25, Y+2	; 0x02
    1590:	01 96       	adiw	r24, 0x01	; 1
    1592:	9a 83       	std	Y+2, r25	; 0x02
    1594:	89 83       	std	Y+1, r24	; 0x01
    1596:	29 81       	ldd	r18, Y+1	; 0x01
    1598:	3a 81       	ldd	r19, Y+2	; 0x02
    159a:	8d 81       	ldd	r24, Y+5	; 0x05
    159c:	9e 81       	ldd	r25, Y+6	; 0x06
    159e:	28 17       	cp	r18, r24
    15a0:	39 07       	cpc	r19, r25
    15a2:	14 f3       	brlt	.-60     	; 0x1568 <spi_sendBytes_bitbanging+0x22>
    15a4:	7c d0       	rcall	.+248    	; 0x169e <spi_unselectSlave>
    15a6:	26 96       	adiw	r28, 0x06	; 6
    15a8:	0f b6       	in	r0, 0x3f	; 63
    15aa:	f8 94       	cli
    15ac:	de bf       	out	0x3e, r29	; 62
    15ae:	0f be       	out	0x3f, r0	; 63
    15b0:	cd bf       	out	0x3d, r28	; 61
    15b2:	df 91       	pop	r29
    15b4:	cf 91       	pop	r28
    15b6:	1f 91       	pop	r17
    15b8:	0f 91       	pop	r16
    15ba:	08 95       	ret

000015bc <spi_sendSingleByte>:
    15bc:	cf 93       	push	r28
    15be:	df 93       	push	r29
    15c0:	00 d0       	rcall	.+0      	; 0x15c2 <spi_sendSingleByte+0x6>
    15c2:	00 d0       	rcall	.+0      	; 0x15c4 <spi_sendSingleByte+0x8>
    15c4:	cd b7       	in	r28, 0x3d	; 61
    15c6:	de b7       	in	r29, 0x3e	; 62
    15c8:	8c 83       	std	Y+4, r24	; 0x04
    15ca:	19 82       	std	Y+1, r1	; 0x01
    15cc:	1b 82       	std	Y+3, r1	; 0x03
    15ce:	1a 82       	std	Y+2, r1	; 0x02
    15d0:	40 c0       	rjmp	.+128    	; 0x1652 <spi_sendSingleByte+0x96>
    15d2:	8b e2       	ldi	r24, 0x2B	; 43
    15d4:	90 e0       	ldi	r25, 0x00	; 0
    15d6:	2b e2       	ldi	r18, 0x2B	; 43
    15d8:	30 e0       	ldi	r19, 0x00	; 0
    15da:	f9 01       	movw	r30, r18
    15dc:	20 81       	ld	r18, Z
    15de:	21 60       	ori	r18, 0x01	; 1
    15e0:	fc 01       	movw	r30, r24
    15e2:	20 83       	st	Z, r18
    15e4:	8c 81       	ldd	r24, Y+4	; 0x04
    15e6:	88 23       	and	r24, r24
    15e8:	54 f4       	brge	.+20     	; 0x15fe <spi_sendSingleByte+0x42>
    15ea:	8b e2       	ldi	r24, 0x2B	; 43
    15ec:	90 e0       	ldi	r25, 0x00	; 0
    15ee:	2b e2       	ldi	r18, 0x2B	; 43
    15f0:	30 e0       	ldi	r19, 0x00	; 0
    15f2:	f9 01       	movw	r30, r18
    15f4:	20 81       	ld	r18, Z
    15f6:	22 60       	ori	r18, 0x02	; 2
    15f8:	fc 01       	movw	r30, r24
    15fa:	20 83       	st	Z, r18
    15fc:	09 c0       	rjmp	.+18     	; 0x1610 <spi_sendSingleByte+0x54>
    15fe:	8b e2       	ldi	r24, 0x2B	; 43
    1600:	90 e0       	ldi	r25, 0x00	; 0
    1602:	2b e2       	ldi	r18, 0x2B	; 43
    1604:	30 e0       	ldi	r19, 0x00	; 0
    1606:	f9 01       	movw	r30, r18
    1608:	20 81       	ld	r18, Z
    160a:	2d 7f       	andi	r18, 0xFD	; 253
    160c:	fc 01       	movw	r30, r24
    160e:	20 83       	st	Z, r18
    1610:	8c 81       	ldd	r24, Y+4	; 0x04
    1612:	88 0f       	add	r24, r24
    1614:	8c 83       	std	Y+4, r24	; 0x04
    1616:	8b e2       	ldi	r24, 0x2B	; 43
    1618:	90 e0       	ldi	r25, 0x00	; 0
    161a:	2b e2       	ldi	r18, 0x2B	; 43
    161c:	30 e0       	ldi	r19, 0x00	; 0
    161e:	f9 01       	movw	r30, r18
    1620:	20 81       	ld	r18, Z
    1622:	2e 7f       	andi	r18, 0xFE	; 254
    1624:	fc 01       	movw	r30, r24
    1626:	20 83       	st	Z, r18
    1628:	89 81       	ldd	r24, Y+1	; 0x01
    162a:	88 0f       	add	r24, r24
    162c:	89 83       	std	Y+1, r24	; 0x01
    162e:	89 e2       	ldi	r24, 0x29	; 41
    1630:	90 e0       	ldi	r25, 0x00	; 0
    1632:	fc 01       	movw	r30, r24
    1634:	80 81       	ld	r24, Z
    1636:	88 2f       	mov	r24, r24
    1638:	90 e0       	ldi	r25, 0x00	; 0
    163a:	88 70       	andi	r24, 0x08	; 8
    163c:	99 27       	eor	r25, r25
    163e:	89 2b       	or	r24, r25
    1640:	19 f0       	breq	.+6      	; 0x1648 <spi_sendSingleByte+0x8c>
    1642:	89 81       	ldd	r24, Y+1	; 0x01
    1644:	8f 5f       	subi	r24, 0xFF	; 255
    1646:	89 83       	std	Y+1, r24	; 0x01
    1648:	8a 81       	ldd	r24, Y+2	; 0x02
    164a:	9b 81       	ldd	r25, Y+3	; 0x03
    164c:	01 96       	adiw	r24, 0x01	; 1
    164e:	9b 83       	std	Y+3, r25	; 0x03
    1650:	8a 83       	std	Y+2, r24	; 0x02
    1652:	8a 81       	ldd	r24, Y+2	; 0x02
    1654:	9b 81       	ldd	r25, Y+3	; 0x03
    1656:	08 97       	sbiw	r24, 0x08	; 8
    1658:	0c f4       	brge	.+2      	; 0x165c <spi_sendSingleByte+0xa0>
    165a:	bb cf       	rjmp	.-138    	; 0x15d2 <spi_sendSingleByte+0x16>
    165c:	8b e2       	ldi	r24, 0x2B	; 43
    165e:	90 e0       	ldi	r25, 0x00	; 0
    1660:	2b e2       	ldi	r18, 0x2B	; 43
    1662:	30 e0       	ldi	r19, 0x00	; 0
    1664:	f9 01       	movw	r30, r18
    1666:	20 81       	ld	r18, Z
    1668:	2d 7f       	andi	r18, 0xFD	; 253
    166a:	fc 01       	movw	r30, r24
    166c:	20 83       	st	Z, r18
    166e:	89 81       	ldd	r24, Y+1	; 0x01
    1670:	0f 90       	pop	r0
    1672:	0f 90       	pop	r0
    1674:	0f 90       	pop	r0
    1676:	0f 90       	pop	r0
    1678:	df 91       	pop	r29
    167a:	cf 91       	pop	r28
    167c:	08 95       	ret

0000167e <spi_selectSlave>:
    167e:	cf 93       	push	r28
    1680:	df 93       	push	r29
    1682:	cd b7       	in	r28, 0x3d	; 61
    1684:	de b7       	in	r29, 0x3e	; 62
    1686:	85 e2       	ldi	r24, 0x25	; 37
    1688:	90 e0       	ldi	r25, 0x00	; 0
    168a:	25 e2       	ldi	r18, 0x25	; 37
    168c:	30 e0       	ldi	r19, 0x00	; 0
    168e:	f9 01       	movw	r30, r18
    1690:	20 81       	ld	r18, Z
    1692:	2f 7b       	andi	r18, 0xBF	; 191
    1694:	fc 01       	movw	r30, r24
    1696:	20 83       	st	Z, r18
    1698:	df 91       	pop	r29
    169a:	cf 91       	pop	r28
    169c:	08 95       	ret

0000169e <spi_unselectSlave>:
    169e:	cf 93       	push	r28
    16a0:	df 93       	push	r29
    16a2:	cd b7       	in	r28, 0x3d	; 61
    16a4:	de b7       	in	r29, 0x3e	; 62
    16a6:	85 e2       	ldi	r24, 0x25	; 37
    16a8:	90 e0       	ldi	r25, 0x00	; 0
    16aa:	25 e2       	ldi	r18, 0x25	; 37
    16ac:	30 e0       	ldi	r19, 0x00	; 0
    16ae:	f9 01       	movw	r30, r18
    16b0:	20 81       	ld	r18, Z
    16b2:	20 64       	ori	r18, 0x40	; 64
    16b4:	fc 01       	movw	r30, r24
    16b6:	20 83       	st	Z, r18
    16b8:	df 91       	pop	r29
    16ba:	cf 91       	pop	r28
    16bc:	08 95       	ret

000016be <__tablejump2__>:
    16be:	ee 0f       	add	r30, r30
    16c0:	ff 1f       	adc	r31, r31
    16c2:	05 90       	lpm	r0, Z+
    16c4:	f4 91       	lpm	r31, Z
    16c6:	e0 2d       	mov	r30, r0
    16c8:	09 94       	ijmp

000016ca <memcpy_P>:
    16ca:	fb 01       	movw	r30, r22
    16cc:	dc 01       	movw	r26, r24
    16ce:	02 c0       	rjmp	.+4      	; 0x16d4 <memcpy_P+0xa>
    16d0:	05 90       	lpm	r0, Z+
    16d2:	0d 92       	st	X+, r0
    16d4:	41 50       	subi	r20, 0x01	; 1
    16d6:	50 40       	sbci	r21, 0x00	; 0
    16d8:	d8 f7       	brcc	.-10     	; 0x16d0 <memcpy_P+0x6>
    16da:	08 95       	ret

000016dc <_exit>:
    16dc:	f8 94       	cli

000016de <__stop_program>:
    16de:	ff cf       	rjmp	.-2      	; 0x16de <__stop_program>
