{
  "design": {
    "design_info": {
      "boundary_crc": "0x3CA6F3118D0807DA",
      "device": "xc7z020clg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "test_ram_0": "",
      "logic_in_0": ""
    },
    "ports": {
      "clkmode": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "depth": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "rst_n": {
        "type": "rst",
        "direction": "I"
      },
      "clk_sel": {
        "direction": "I"
      },
      "en": {
        "direction": "I"
      },
      "ext_clk": {
        "type": "clk",
        "direction": "I"
      },
      "sys_clk": {
        "type": "clk",
        "direction": "I"
      },
      "doutb_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "enr": {
        "direction": "I"
      },
      "trig_state_0": {
        "direction": "O"
      },
      "trig_mode": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "trig_valid": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "trig_word": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "edge_trig_sel": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "data": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "finish_0": {
        "direction": "O"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "test_ram_0": {
        "vlnv": "xilinx.com:module_ref:test_ram:1.0",
        "xci_name": "design_1_test_ram_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "test_ram",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "enw": {
            "direction": "I"
          },
          "enr": {
            "direction": "I"
          },
          "depth": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "address": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "enb": {
            "direction": "O"
          },
          "web": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "logic_in_0": {
        "vlnv": "xilinx.com:module_ref:logic_in:1.0",
        "xci_name": "design_1_logic_in_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "logic_in",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ext_clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "clk_sel": {
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "finish": {
            "direction": "O"
          },
          "data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "bramdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "address": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bramen": {
            "direction": "O"
          },
          "bramwea": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "bramrst": {
            "direction": "O"
          },
          "bramclk": {
            "direction": "O"
          },
          "depth": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "clkmode": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "trig_mode": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "trig_valid": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "trig_word": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "edge_trig_sel": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "trig_state": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "logic_in_0_address": {
        "ports": [
          "logic_in_0/address",
          "blk_mem_gen_0/addra"
        ]
      },
      "logic_in_0_bramdata": {
        "ports": [
          "logic_in_0/bramdata",
          "blk_mem_gen_0/dina"
        ]
      },
      "logic_in_0_bramen": {
        "ports": [
          "logic_in_0/bramen",
          "blk_mem_gen_0/ena",
          "test_ram_0/enw"
        ]
      },
      "logic_in_0_bramwea": {
        "ports": [
          "logic_in_0/bramwea",
          "blk_mem_gen_0/wea"
        ]
      },
      "logic_in_0_bramrst": {
        "ports": [
          "logic_in_0/bramrst",
          "blk_mem_gen_0/rsta",
          "blk_mem_gen_0/rstb"
        ]
      },
      "logic_in_0_bramclk": {
        "ports": [
          "logic_in_0/bramclk",
          "blk_mem_gen_0/clka",
          "blk_mem_gen_0/clkb"
        ]
      },
      "clkmode_0_1": {
        "ports": [
          "clkmode",
          "logic_in_0/clkmode"
        ]
      },
      "depth_0_1": {
        "ports": [
          "depth",
          "test_ram_0/depth",
          "logic_in_0/depth"
        ]
      },
      "rst_n": {
        "ports": [
          "rst_n",
          "test_ram_0/rst_n",
          "logic_in_0/rst_n"
        ]
      },
      "clk_sel_0_1": {
        "ports": [
          "clk_sel",
          "logic_in_0/clk_sel"
        ]
      },
      "en_0_1": {
        "ports": [
          "en",
          "logic_in_0/en"
        ]
      },
      "ext_clk_0_1": {
        "ports": [
          "ext_clk",
          "logic_in_0/ext_clk"
        ]
      },
      "sys_clk_0_1": {
        "ports": [
          "sys_clk",
          "test_ram_0/clk",
          "logic_in_0/sys_clk"
        ]
      },
      "test_ram_0_address": {
        "ports": [
          "test_ram_0/address",
          "blk_mem_gen_0/addrb"
        ]
      },
      "test_ram_0_enb": {
        "ports": [
          "test_ram_0/enb",
          "blk_mem_gen_0/enb"
        ]
      },
      "test_ram_0_web": {
        "ports": [
          "test_ram_0/web",
          "blk_mem_gen_0/web"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "doutb_0"
        ]
      },
      "enr_0_1": {
        "ports": [
          "enr",
          "test_ram_0/enr"
        ]
      },
      "logic_in_0_trig_state": {
        "ports": [
          "logic_in_0/trig_state",
          "trig_state_0"
        ]
      },
      "trig_mode_0_1": {
        "ports": [
          "trig_mode",
          "logic_in_0/trig_mode"
        ]
      },
      "trig_valid_0_1": {
        "ports": [
          "trig_valid",
          "logic_in_0/trig_valid"
        ]
      },
      "trig_word_0_1": {
        "ports": [
          "trig_word",
          "logic_in_0/trig_word"
        ]
      },
      "edge_trig_sel_0_1": {
        "ports": [
          "edge_trig_sel",
          "logic_in_0/edge_trig_sel"
        ]
      },
      "data_0_1": {
        "ports": [
          "data",
          "logic_in_0/data"
        ]
      },
      "logic_in_0_finish": {
        "ports": [
          "logic_in_0/finish",
          "finish_0"
        ]
      }
    }
  }
}