# âž– Half Subtractor (Verilog HDL)

This repository contains a Verilog HDL implementation and testbench for a **Half Subtractor** â€” a basic combinational circuit used for binary subtraction of two single-bit inputs.

## ðŸ“˜ Description

A **Half Subtractor** performs binary subtraction of two bits:
- **Inputs**: A (minuend), B (subtrahend)
- **Outputs**:
  - **Difference (D)** = A âŠ• B
  - **Borrow (Br)** = ~A â‹… B

### ðŸ’¡ Truth Table

| A | B | Difference (D) | Borrow (Br) |
|---|---|----------------|-------------|
| 0 | 0 |       0        |      0      |
| 0 | 1 |       1        |      1      |
| 1 | 0 |       1        |      0      |
| 1 | 1 |       0        |      0      |

