<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='159' u='w' c='_ZN4llvm3rdf12RegisterAggrC1ERKNS0_20PhysicalRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='162' u='m' c='_ZNK4llvm3rdf12RegisterAggr5emptyEv'/>
<dec f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='225' type='llvm::BitVector'/>
<offset>0</offset>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='242' u='m' c='_ZNK4llvm3rdf12RegisterAggr10hasAliasOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='247' u='m' c='_ZNK4llvm3rdf12RegisterAggr10hasAliasOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='256' u='r' c='_ZNK4llvm3rdf12RegisterAggr10hasCoverOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='262' u='m' c='_ZNK4llvm3rdf12RegisterAggr10hasCoverOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='270' u='w' c='_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='277' u='m' c='_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='283' u='w' c='_ZN4llvm3rdf12RegisterAggr6insertERKS1_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='283' u='r' c='_ZN4llvm3rdf12RegisterAggr6insertERKS1_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='292' u='w' c='_ZN4llvm3rdf12RegisterAggr9intersectERKS1_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='292' u='r' c='_ZN4llvm3rdf12RegisterAggr9intersectERKS1_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='301' u='m' c='_ZN4llvm3rdf12RegisterAggr5clearERKS1_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='301' u='r' c='_ZN4llvm3rdf12RegisterAggr5clearERKS1_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='320' u='m' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='336' u='m' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='344' u='m' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='358' u='m' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='366' u='m' c='_ZNK4llvm3rdf12RegisterAggr5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='366' u='m' c='_ZNK4llvm3rdf12RegisterAggr5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='374' u='m' c='_ZN4llvm3rdf12RegisterAggr11rr_iteratorC1ERKS1_b'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='374' u='m' c='_ZN4llvm3rdf12RegisterAggr11rr_iteratorC1ERKS1_b'/>
