vendor_name = ModelSim
source_file = 1, F:/git/CQUPT_FPGA_Experiments/E2/basicTask/m100_38.bdf
source_file = 1, F:/git/CQUPT_FPGA_Experiments/E2/basicTask/fre_div38.sdc
source_file = 1, F:/git/CQUPT_FPGA_Experiments/E2/basicTask/Waveform38.vwf
source_file = 1, F:/git/CQUPT_FPGA_Experiments/E2/basicTask/fre_div38.bdf
source_file = 1, F:/git/CQUPT_FPGA_Experiments/E2/basicTask/Waveform38_2.vwf
source_file = 1, F:/git/CQUPT_FPGA_Experiments/E2/basicTask/m100_38.sdc
source_file = 1, F:/git/CQUPT_FPGA_Experiments/E2/basicTask/mux3_38.bdf
source_file = 1, F:/git/CQUPT_FPGA_Experiments/E2/basicTask/Waveform3.vwf
source_file = 1, F:/git/CQUPT_FPGA_Experiments/E2/basicTask/db/fre_div38.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/74151.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal.inc
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/f74151.bdf
design_name = mux3_38
instance = comp, \bell38~output , bell38~output, mux3_38, 1
instance = comp, \set38[1]~input , set38[1]~input, mux3_38, 1
instance = comp, \clkclk__1khz_38~input , clkclk__1khz_38~input, mux3_38, 1
instance = comp, \set38[0]~input , set38[0]~input, mux3_38, 1
instance = comp, \clkclk__1hz_38~input , clkclk__1hz_38~input, mux3_38, 1
instance = comp, \clkclk__500hz_38~input , clkclk__500hz_38~input, mux3_38, 1
instance = comp, \inst|sub|78~0 , inst|sub|78~0, mux3_38, 1
instance = comp, \inst|sub|78~1 , inst|sub|78~1, mux3_38, 1
