

================================================================
== Vivado HLS Report for 'copy_w1'
================================================================
* Date:           Wed Nov  7 23:47:50 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet
* Solution:       lenet_accelerator
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  583|  583|  583|  583|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  582|  582|        97|          -|          -|     6|    no    |
        | + Loop 1.1      |   95|   95|        19|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1  |   10|   10|         2|          -|          -|     5|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (!exitcond)
	3  / (exitcond)
12 --> 
	11  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: c1_w_i3_read (4)  [1/1] 0.00ns
:0  %c1_w_i3_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %c1_w_i3)

ST_1: c1_w_i3_cast (5)  [1/1] 0.00ns
:1  %c1_w_i3_cast = zext i30 %c1_w_i3_read to i32

ST_1: StgValue_15 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(float* %in_r, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 150, [12 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_16 (7)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:39
:3  br label %.loopexit


 <State 2>: 2.33ns
ST_2: i (9)  [1/1] 0.00ns
.loopexit:0  %i = phi i3 [ 0, %0 ], [ %i_11, %.loopexit.loopexit ]

ST_2: i_cast3_cast (10)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:39
.loopexit:1  %i_cast3_cast = zext i3 %i to i6

ST_2: tmp (11)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:39
.loopexit:2  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)

ST_2: p_shl_cast (12)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:42
.loopexit:3  %p_shl_cast = zext i5 %tmp to i6

ST_2: tmp_s (13)  [1/1] 2.33ns  loc: lenet/lenet_hls.c:42
.loopexit:4  %tmp_s = add i6 %i_cast3_cast, %p_shl_cast

ST_2: exitcond2 (14)  [1/1] 2.07ns  loc: lenet/lenet_hls.c:39
.loopexit:5  %exitcond2 = icmp eq i3 %i, -2

ST_2: empty (15)  [1/1] 0.00ns
.loopexit:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_2: i_11 (16)  [1/1] 2.26ns  loc: lenet/lenet_hls.c:39
.loopexit:7  %i_11 = add i3 %i, 1

ST_2: StgValue_25 (17)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:39
.loopexit:8  br i1 %exitcond2, label %2, label %.preheader3.preheader

ST_2: StgValue_26 (19)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:42
.preheader3.preheader:0  br label %.preheader3

ST_2: StgValue_27 (55)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:46
:0  ret void


 <State 3>: 7.45ns
ST_3: j (21)  [1/1] 0.00ns
.preheader3:0  %j = phi i3 [ %j_9, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]

ST_3: j_cast2_cast (22)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:42
.preheader3:1  %j_cast2_cast = zext i3 %j to i6

ST_3: tmp_138 (23)  [1/1] 2.31ns  loc: lenet/lenet_hls.c:42
.preheader3:2  %tmp_138 = add i6 %tmp_s, %j_cast2_cast

ST_3: tmp_143_cast (24)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:42
.preheader3:3  %tmp_143_cast = zext i6 %tmp_138 to i32

ST_3: tmp_137 (25)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:42
.preheader3:4  %tmp_137 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_138, i2 0)

ST_3: p_shl1 (26)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:42
.preheader3:5  %p_shl1 = zext i8 %tmp_137 to i32

ST_3: tmp_139 (27)  [1/1] 2.32ns  loc: lenet/lenet_hls.c:42
.preheader3:6  %tmp_139 = add i32 %tmp_143_cast, %p_shl1

ST_3: exitcond1 (28)  [1/1] 2.07ns  loc: lenet/lenet_hls.c:40
.preheader3:7  %exitcond1 = icmp eq i3 %j, -3

ST_3: empty_73 (29)  [1/1] 0.00ns
.preheader3:8  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_3: j_9 (30)  [1/1] 2.26ns  loc: lenet/lenet_hls.c:40
.preheader3:9  %j_9 = add i3 %j, 1

ST_3: StgValue_38 (31)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:40
.preheader3:10  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_140 (33)  [1/1] 2.82ns  loc: lenet/lenet_hls.c:42
.preheader.preheader:0  %tmp_140 = add i32 %tmp_139, %c1_w_i3_cast

ST_3: StgValue_40 (53)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 8.75ns
ST_4: in_addr (34)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:42
.preheader.preheader:1  %in_addr = getelementptr float* %in_r, i32 %tmp_140

ST_4: p_rd_req (35)  [7/7] 8.75ns  loc: lenet/lenet_hls.c:42
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 5)


 <State 5>: 8.75ns
ST_5: p_rd_req (35)  [6/7] 8.75ns  loc: lenet/lenet_hls.c:42
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 5)


 <State 6>: 8.75ns
ST_6: p_rd_req (35)  [5/7] 8.75ns  loc: lenet/lenet_hls.c:42
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 5)


 <State 7>: 8.75ns
ST_7: p_rd_req (35)  [4/7] 8.75ns  loc: lenet/lenet_hls.c:42
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 5)


 <State 8>: 8.75ns
ST_8: p_rd_req (35)  [3/7] 8.75ns  loc: lenet/lenet_hls.c:42
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 5)


 <State 9>: 8.75ns
ST_9: p_rd_req (35)  [2/7] 8.75ns  loc: lenet/lenet_hls.c:42
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 5)


 <State 10>: 8.75ns
ST_10: p_rd_req (35)  [1/7] 8.75ns  loc: lenet/lenet_hls.c:42
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 5)

ST_10: StgValue_49 (36)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:41
.preheader.preheader:3  br label %.preheader


 <State 11>: 8.75ns
ST_11: k (38)  [1/1] 0.00ns
.preheader:0  %k = phi i3 [ %k_6, %1 ], [ 0, %.preheader.preheader ]

ST_11: k_cast1 (39)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:41
.preheader:1  %k_cast1 = zext i3 %k to i32

ST_11: tmp_141 (40)  [1/1] 2.32ns  loc: lenet/lenet_hls.c:42
.preheader:2  %tmp_141 = add i32 %k_cast1, %tmp_139

ST_11: out_0_addr (41)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:42
.preheader:3  %out_0_addr = getelementptr [150 x float]* %out_0, i32 0, i32 %tmp_141

ST_11: exitcond (42)  [1/1] 2.07ns  loc: lenet/lenet_hls.c:41
.preheader:4  %exitcond = icmp eq i3 %k, -3

ST_11: empty_74 (43)  [1/1] 0.00ns
.preheader:5  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_11: k_6 (44)  [1/1] 2.26ns  loc: lenet/lenet_hls.c:41
.preheader:6  %k_6 = add i3 %k, 1

ST_11: StgValue_57 (45)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:41
.preheader:7  br i1 %exitcond, label %.preheader3.loopexit, label %1

ST_11: in_addr_read (47)  [1/1] 8.75ns  loc: lenet/lenet_hls.c:42
:0  %in_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %in_addr)

ST_11: StgValue_59 (51)  [1/1] 0.00ns
.preheader3.loopexit:0  br label %.preheader3


 <State 12>: 3.25ns
ST_12: StgValue_60 (48)  [1/1] 3.25ns  loc: lenet/lenet_hls.c:42
:1  store float %in_addr_read, float* %out_0_addr, align 4

ST_12: StgValue_61 (49)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:41
:2  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', lenet/lenet_hls.c:39) [9]  (1.59 ns)

 <State 2>: 2.33ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet/lenet_hls.c:39) [9]  (0 ns)
	'add' operation ('tmp_s', lenet/lenet_hls.c:42) [13]  (2.33 ns)

 <State 3>: 7.45ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', lenet/lenet_hls.c:40) [21]  (0 ns)
	'add' operation ('tmp_138', lenet/lenet_hls.c:42) [23]  (2.31 ns)
	'add' operation ('tmp_139', lenet/lenet_hls.c:42) [27]  (2.32 ns)
	'add' operation ('tmp_140', lenet/lenet_hls.c:42) [33]  (2.82 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('in_addr', lenet/lenet_hls.c:42) [34]  (0 ns)
	bus request on port 'in_r' (lenet/lenet_hls.c:42) [35]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_r' (lenet/lenet_hls.c:42) [35]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_r' (lenet/lenet_hls.c:42) [35]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_r' (lenet/lenet_hls.c:42) [35]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_r' (lenet/lenet_hls.c:42) [35]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_r' (lenet/lenet_hls.c:42) [35]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_r' (lenet/lenet_hls.c:42) [35]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus read on port 'in_r' (lenet/lenet_hls.c:42) [47]  (8.75 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'store' operation (lenet/lenet_hls.c:42) of variable 'in_addr_read', lenet/lenet_hls.c:42 on array 'out_0' [48]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
