// Seed: 2566089297
module module_0 (
    input  tri1 id_0,
    output tri  id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    output wire id_4,
    output wor  id_5,
    input  tri  id_6,
    input  wand id_7,
    input  wor  id_8
);
  wire id_10, id_11, id_12, id_13, id_14;
  logic id_15;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input tri id_2,
    output supply1 id_3
    , id_10,
    output wor id_4,
    output wor id_5,
    input wor id_6,
    input wand id_7,
    output uwire id_8
);
  assign id_10 = id_1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_1,
      id_4,
      id_5,
      id_6,
      id_1,
      id_1
  );
  wire  id_11;
  logic id_12;
  ;
endmodule
