Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Thu Oct 23 18:16:30 2025
| Host              : DESKTOP-S4UD1KI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : top_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                          Violations  
---------  ----------------  -----------------------------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                                   1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                                            1           
TIMING-54  Critical Warning  Scoped false path, clock group or max delay datapath only constraint between clocks  2           
TIMING-9   Warning           Unknown CDC Logic                                                                    1           
TIMING-46  Warning           Multicycle path with tied CE pins                                                    1           
CLKC-58    Advisory          PLLE4 with global clock driver has no LOC                                            1           
XDCB-6     Advisory          Timing constraint pointing to hierarchical pins                                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.025        0.000                      0               329427        0.010        0.000                      0               329427        0.147        0.000                       0                112071  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
clk_pl_0                                              {0.000 5.000}        10.000          100.000         
clk_pl_1                                              {0.000 1.500}        3.000           333.333         
top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1  {0.000 5.001}        10.001          99.990          
  clk_dsp_top_dpu_clk_wiz_0                           {0.000 0.909}        1.818           549.945         
    hier_dpu_GHP_CLK_O                                {0.000 1.818}        3.637           274.973         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                    5.226        0.000                      0                 2080        0.095        0.000                      0                 2080        3.500        0.000                       0                   974  
top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1                                                                                                                                                    1.500        0.000                       0                     1  
  clk_dsp_top_dpu_clk_wiz_0                                 0.025        0.000                      0               150594        0.010        0.000                      0               150594        0.147        0.000                       0                 39027  
    hier_dpu_GHP_CLK_O                                      0.048        0.000                      0               171375        0.010        0.000                      0               171375        0.318        0.000                       0                 72069  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
hier_dpu_GHP_CLK_O         clk_dsp_top_dpu_clk_wiz_0        0.387        0.000                      0                 3075        0.046        0.000                      0                 3075  
clk_dsp_top_dpu_clk_wiz_0  hier_dpu_GHP_CLK_O               0.338        0.000                      0                 4992        0.018        0.000                      0                 4992  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                  clk_pl_0            
(none)              hier_dpu_GHP_CLK_O  clk_pl_0            
(none)              clk_pl_0            hier_dpu_GHP_CLK_O  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 0.851ns (18.885%)  route 3.655ns (81.115%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 12.061 - 10.000 ) 
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 0.954ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.872ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.109     2.376    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.491 r  <hidden>
                         net (fo=43, routed)          1.397     3.888    <hidden>
    SLICE_X3Y172         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.150     4.038 f  <hidden>
                         net (fo=28, routed)          1.455     5.493    <hidden>
    SLICE_X6Y156         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     5.630 f  <hidden>
                         net (fo=1, routed)           0.338     5.968    <hidden>
    SLICE_X0Y160         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.221     6.189 f  <hidden>
                         net (fo=1, routed)           0.385     6.574    <hidden>
    SLICE_X1Y162         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.228     6.802 r  <hidden>
                         net (fo=1, routed)           0.080     6.882    <hidden>
    SLICE_X1Y162         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.845    12.061    <hidden>
    SLICE_X1Y162         FDRE                                         r  <hidden>
                         clock pessimism              0.133    12.194    
                         clock uncertainty           -0.130    12.064    
    SLICE_X1Y162         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    12.108    <hidden>
  -------------------------------------------------------------------
                         required time                         12.108    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.450ns (10.385%)  route 3.883ns (89.615%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 12.073 - 10.000 ) 
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 0.954ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.872ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.109     2.376    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.491 f  <hidden>
                         net (fo=43, routed)          1.657     4.148    <hidden>
    SLICE_X1Y172         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     4.297 f  <hidden>
                         net (fo=7, routed)           0.116     4.413    <hidden>
    SLICE_X1Y171         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.186     4.599 r  <hidden>
                         net (fo=32, routed)          2.111     6.709    <hidden>
    SLICE_X5Y146         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.857    12.073    <hidden>
    SLICE_X5Y146         FDRE                                         r  <hidden>
                         clock pessimism              0.133    12.206    
                         clock uncertainty           -0.130    12.076    
    SLICE_X5Y146         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    11.995    <hidden>
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.450ns (10.385%)  route 3.883ns (89.615%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 12.073 - 10.000 ) 
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 0.954ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.872ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.109     2.376    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.491 f  <hidden>
                         net (fo=43, routed)          1.657     4.148    <hidden>
    SLICE_X1Y172         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     4.297 f  <hidden>
                         net (fo=7, routed)           0.116     4.413    <hidden>
    SLICE_X1Y171         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.186     4.599 r  <hidden>
                         net (fo=32, routed)          2.111     6.709    <hidden>
    SLICE_X5Y146         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.857    12.073    <hidden>
    SLICE_X5Y146         FDRE                                         r  <hidden>
                         clock pessimism              0.133    12.206    
                         clock uncertainty           -0.130    12.076    
    SLICE_X5Y146         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.081    11.995    <hidden>
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.450ns (10.385%)  route 3.883ns (89.615%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 12.073 - 10.000 ) 
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 0.954ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.872ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.109     2.376    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.491 f  <hidden>
                         net (fo=43, routed)          1.657     4.148    <hidden>
    SLICE_X1Y172         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     4.297 f  <hidden>
                         net (fo=7, routed)           0.116     4.413    <hidden>
    SLICE_X1Y171         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.186     4.599 r  <hidden>
                         net (fo=32, routed)          2.111     6.709    <hidden>
    SLICE_X5Y146         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.857    12.073    <hidden>
    SLICE_X5Y146         FDRE                                         r  <hidden>
                         clock pessimism              0.133    12.206    
                         clock uncertainty           -0.130    12.076    
    SLICE_X5Y146         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.081    11.995    <hidden>
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.450ns (10.385%)  route 3.883ns (89.615%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 12.073 - 10.000 ) 
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 0.954ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.872ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.109     2.376    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.491 f  <hidden>
                         net (fo=43, routed)          1.657     4.148    <hidden>
    SLICE_X1Y172         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     4.297 f  <hidden>
                         net (fo=7, routed)           0.116     4.413    <hidden>
    SLICE_X1Y171         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.186     4.599 r  <hidden>
                         net (fo=32, routed)          2.111     6.709    <hidden>
    SLICE_X5Y146         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.857    12.073    <hidden>
    SLICE_X5Y146         FDRE                                         r  <hidden>
                         clock pessimism              0.133    12.206    
                         clock uncertainty           -0.130    12.076    
    SLICE_X5Y146         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.081    11.995    <hidden>
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.450ns (11.258%)  route 3.547ns (88.742%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 0.954ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.872ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.109     2.376    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.491 f  <hidden>
                         net (fo=43, routed)          1.657     4.148    <hidden>
    SLICE_X1Y172         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     4.297 f  <hidden>
                         net (fo=7, routed)           0.116     4.413    <hidden>
    SLICE_X1Y171         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.186     4.599 r  <hidden>
                         net (fo=32, routed)          1.775     6.373    <hidden>
    SLICE_X4Y147         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.844    12.060    <hidden>
    SLICE_X4Y147         FDRE                                         r  <hidden>
                         clock pessimism              0.133    12.193    
                         clock uncertainty           -0.130    12.063    
    SLICE_X4Y147         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.080    11.983    <hidden>
  -------------------------------------------------------------------
                         required time                         11.983    
                         arrival time                          -6.373    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.598ns (14.692%)  route 3.472ns (85.308%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.065ns = ( 12.065 - 10.000 ) 
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 0.954ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.872ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.109     2.376    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.491 r  <hidden>
                         net (fo=43, routed)          1.397     3.888    <hidden>
    SLICE_X3Y172         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.150     4.038 f  <hidden>
                         net (fo=28, routed)          1.234     5.272    <hidden>
    SLICE_X4Y152         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.060     5.332 r  <hidden>
                         net (fo=1, routed)           0.384     5.716    <hidden>
    SLICE_X3Y151         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.081     5.797 r  <hidden>
                         net (fo=1, routed)           0.430     6.227    <hidden>
    SLICE_X3Y164         LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192     6.419 r  <hidden>
                         net (fo=1, routed)           0.027     6.446    <hidden>
    SLICE_X3Y164         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.849    12.065    <hidden>
    SLICE_X3Y164         FDRE                                         r  <hidden>
                         clock pessimism              0.133    12.198    
                         clock uncertainty           -0.130    12.069    
    SLICE_X3Y164         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.046    12.115    <hidden>
  -------------------------------------------------------------------
                         required time                         12.115    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.858ns (21.193%)  route 3.191ns (78.807%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 12.073 - 10.000 ) 
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 0.954ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.872ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.109     2.376    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.491 r  <hidden>
                         net (fo=43, routed)          1.397     3.888    <hidden>
    SLICE_X3Y172         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.150     4.038 f  <hidden>
                         net (fo=28, routed)          1.028     5.066    <hidden>
    SLICE_X5Y158         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     5.292 r  <hidden>
                         net (fo=1, routed)           0.532     5.824    <hidden>
    SLICE_X1Y167         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.138     5.962 f  <hidden>
                         net (fo=1, routed)           0.196     6.158    <hidden>
    SLICE_X1Y171         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.229     6.387 r  <hidden>
                         net (fo=1, routed)           0.038     6.425    <hidden>
    SLICE_X1Y171         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.857    12.073    <hidden>
    SLICE_X1Y171         FDRE                                         r  <hidden>
                         clock pessimism              0.133    12.206    
                         clock uncertainty           -0.130    12.076    
    SLICE_X1Y171         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.045    12.121    <hidden>
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.620ns (15.663%)  route 3.338ns (84.337%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.085ns = ( 12.085 - 10.000 ) 
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 0.954ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.872ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.109     2.376    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.491 r  <hidden>
                         net (fo=43, routed)          1.397     3.888    <hidden>
    SLICE_X3Y172         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.150     4.038 f  <hidden>
                         net (fo=28, routed)          1.001     5.039    <hidden>
    SLICE_X1Y154         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     5.176 r  <hidden>
                         net (fo=1, routed)           0.355     5.531    <hidden>
    SLICE_X5Y156         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.080     5.611 r  <hidden>
                         net (fo=1, routed)           0.552     6.163    <hidden>
    SLICE_X2Y172         LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.138     6.301 r  <hidden>
                         net (fo=1, routed)           0.034     6.335    <hidden>
    SLICE_X2Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.869    12.085    <hidden>
    SLICE_X2Y172         FDRE                                         r  <hidden>
                         clock pessimism              0.133    12.218    
                         clock uncertainty           -0.130    12.088    
    SLICE_X2Y172         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.045    12.133    <hidden>
  -------------------------------------------------------------------
                         required time                         12.133    
                         arrival time                          -6.335    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.613ns (15.581%)  route 3.321ns (84.419%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.085ns = ( 12.085 - 10.000 ) 
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 0.954ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.872ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.109     2.376    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.491 r  <hidden>
                         net (fo=43, routed)          1.397     3.888    <hidden>
    SLICE_X3Y172         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.150     4.038 f  <hidden>
                         net (fo=28, routed)          1.292     5.330    <hidden>
    SLICE_X4Y151         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     5.390 r  <hidden>
                         net (fo=1, routed)           0.105     5.495    <hidden>
    SLICE_X3Y151         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     5.632 r  <hidden>
                         net (fo=1, routed)           0.431     6.063    <hidden>
    SLICE_X2Y172         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     6.214 r  <hidden>
                         net (fo=1, routed)           0.096     6.310    <hidden>
    SLICE_X2Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.869    12.085    <hidden>
    SLICE_X2Y172         FDRE                                         r  <hidden>
                         clock pessimism              0.133    12.218    
                         clock uncertainty           -0.130    12.088    
    SLICE_X2Y172         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    12.131    <hidden>
  -------------------------------------------------------------------
                         required time                         12.131    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  5.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.163ns (43.467%)  route 0.212ns (56.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.863ns (routing 0.872ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.125ns (routing 0.954ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.863     2.079    <hidden>
    SLICE_X2Y174         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.191 r  <hidden>
                         net (fo=1, routed)           0.167     2.358    <hidden>
    SLICE_X2Y183         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     2.409 r  <hidden>
                         net (fo=1, routed)           0.045     2.454    <hidden>
    SLICE_X2Y183         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.125     2.392    <hidden>
    SLICE_X2Y183         FDRE                                         r  <hidden>
                         clock pessimism             -0.133     2.259    
    SLICE_X2Y183         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     2.359    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 top_i/rst_gen_reg/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/rst_gen_reg/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.082ns (53.947%)  route 0.070ns (46.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.156ns (routing 0.523ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.573ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.156     1.307    top_i/rst_gen_reg/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y204         FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y204         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.389 r  top_i/rst_gen_reg/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.070     1.459    top_i/rst_gen_reg/U0/EXT_LPF/p_2_in3_in
    SLICE_X1Y204         FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.270     1.457    top_i/rst_gen_reg/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y204         FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                         clock pessimism             -0.143     1.314    
    SLICE_X1Y204         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.045     1.359    top_i/rst_gen_reg/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 top_i/rst_gen_reg/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/rst_gen_reg/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.121ns (80.132%)  route 0.030ns (19.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.147ns (routing 0.523ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.573ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.147     1.298    top_i/rst_gen_reg/U0/SEQ/slowest_sync_clk
    SLICE_X0Y205         FDSE                                         r  top_i/rst_gen_reg/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y205         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.382 r  top_i/rst_gen_reg/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.023     1.405    top_i/rst_gen_reg/U0/SEQ/MB_out
    SLICE_X0Y205         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.037     1.442 r  top_i/rst_gen_reg/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.007     1.449    top_i/rst_gen_reg/U0/SEQ/from_sys_i_1_n_0
    SLICE_X0Y205         FDSE                                         r  top_i/rst_gen_reg/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.257     1.444    top_i/rst_gen_reg/U0/SEQ/slowest_sync_clk
    SLICE_X0Y205         FDSE                                         r  top_i/rst_gen_reg/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.142     1.303    
    SLICE_X0Y205         FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.045     1.348    top_i/rst_gen_reg/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.110ns (64.089%)  route 0.062ns (35.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      1.153ns (routing 0.523ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.573ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.153     1.304    <hidden>
    SLICE_X1Y197         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y197         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.390 r  <hidden>
                         net (fo=5, routed)           0.055     1.445    <hidden>
    SLICE_X1Y198         LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.024     1.469 r  <hidden>
                         net (fo=1, routed)           0.007     1.476    <hidden>
    SLICE_X1Y198         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.270     1.457    <hidden>
    SLICE_X1Y198         FDRE                                         r  <hidden>
                         clock pessimism             -0.130     1.328    
    SLICE_X1Y198         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.045     1.373    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.121ns (79.090%)  route 0.032ns (20.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.148ns (routing 0.523ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.573ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.148     1.299    top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X0Y204         FDRE                                         r  top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y204         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.383 r  top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.025     1.408    top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X0Y204         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.037     1.445 r  top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.007     1.452    top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X0Y204         FDRE                                         r  top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.258     1.445    top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X0Y204         FDRE                                         r  top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.142     1.304    
    SLICE_X0Y204         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.045     1.349    top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.149ns (49.899%)  route 0.150ns (50.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.900ns (routing 0.872ns, distribution 1.028ns)
  Clock Net Delay (Destination): 2.111ns (routing 0.954ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.900     2.116    <hidden>
    SLICE_X1Y198         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y198         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.231 r  <hidden>
                         net (fo=6, routed)           0.118     2.349    <hidden>
    SLICE_X0Y198         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.034     2.383 r  <hidden>
                         net (fo=1, routed)           0.032     2.415    <hidden>
    SLICE_X0Y198         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.111     2.378    <hidden>
    SLICE_X0Y198         FDRE                                         r  <hidden>
                         clock pessimism             -0.169     2.210    
    SLICE_X0Y198         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.311    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/rst_gen_reg/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.139ns (67.430%)  route 0.067ns (32.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.148ns (routing 0.523ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.271ns (routing 0.573ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.148     1.299    top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X0Y204         FDRE                                         r  top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y204         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     1.383 r  top_i/rst_gen_reg/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.058     1.441    top_i/rst_gen_reg/U0/SEQ/seq_cnt[5]
    SLICE_X1Y204         LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.055     1.496 r  top_i/rst_gen_reg/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.009     1.505    top_i/rst_gen_reg/U0/SEQ/p_3_out[0]
    SLICE_X1Y204         FDRE                                         r  top_i/rst_gen_reg/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.271     1.458    top_i/rst_gen_reg/U0/SEQ/slowest_sync_clk
    SLICE_X1Y204         FDRE                                         r  top_i/rst_gen_reg/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.103     1.355    
    SLICE_X1Y204         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.045     1.400    top_i/rst_gen_reg/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.103ns (66.180%)  route 0.053ns (33.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.153ns (routing 0.523ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.573ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.153     1.304    <hidden>
    SLICE_X1Y197         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y197         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     1.386 r  <hidden>
                         net (fo=10, routed)          0.029     1.415    <hidden>
    SLICE_X1Y197         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.021     1.436 r  <hidden>
                         net (fo=1, routed)           0.024     1.460    <hidden>
    SLICE_X1Y197         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.266     1.453    <hidden>
    SLICE_X1Y197         FDRE                                         r  <hidden>
                         clock pessimism             -0.142     1.311    
    SLICE_X1Y197         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.044     1.355    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.121ns (78.248%)  route 0.034ns (21.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.148ns (routing 0.523ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.573ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.148     1.299    <hidden>
    SLICE_X0Y197         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y197         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.383 r  <hidden>
                         net (fo=5, routed)           0.027     1.410    <hidden>
    SLICE_X0Y197         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.037     1.447 r  <hidden>
                         net (fo=1, routed)           0.007     1.454    <hidden>
    SLICE_X0Y197         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.258     1.445    <hidden>
    SLICE_X0Y197         FDRE                                         r  <hidden>
                         clock pessimism             -0.141     1.304    
    SLICE_X0Y197         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.045     1.349    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.145ns (49.658%)  route 0.147ns (50.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.844ns (routing 0.872ns, distribution 0.972ns)
  Clock Net Delay (Destination): 2.100ns (routing 0.954ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.844     2.060    <hidden>
    SLICE_X3Y135         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     2.172 f  <hidden>
                         net (fo=1, routed)           0.099     2.271    <hidden>
    SLICE_X2Y137         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.033     2.304 r  <hidden>
                         net (fo=1, routed)           0.048     2.352    <hidden>
    SLICE_X2Y137         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.100     2.367    <hidden>
    SLICE_X2Y137         FDRE                                         r  <hidden>
                         clock pessimism             -0.223     2.144    
    SLICE_X2Y137         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     2.244    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ultra_ps_e/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X1Y204  top_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDSE/C           n/a            0.550         10.000      9.450      SLICE_X1Y198  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y198  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y198  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y198  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y197  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X1Y198  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X1Y198  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X1Y197  <hidden>
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X1Y204  top_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X1Y204  top_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C           n/a            0.275         5.000       4.725      SLICE_X1Y198  <hidden>
Low Pulse Width   Fast    FDSE/C           n/a            0.275         5.000       4.725      SLICE_X1Y198  <hidden>
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y198  <hidden>
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y198  <hidden>
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y198  <hidden>
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y198  <hidden>
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X1Y204  top_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X1Y204  top_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C           n/a            0.275         5.000       4.725      SLICE_X1Y198  <hidden>
High Pulse Width  Fast    FDSE/C           n/a            0.275         5.000       4.725      SLICE_X1Y198  <hidden>
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y198  <hidden>
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y198  <hidden>
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y198  <hidden>
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y198  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
  To Clock:  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE4_ADV/CLKIN  n/a            1.071         10.001      8.930      PLL_X0Y7  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN  n/a            14.286        10.001      4.285      PLL_X0Y7  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN  n/a            3.500         5.000       1.500      PLL_X0Y7  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN  n/a            3.500         5.001       1.500      PLL_X0Y7  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN  n/a            3.500         5.001       1.500      PLL_X0Y7  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN  n/a            3.500         5.001       1.500      PLL_X0Y7  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_dsp_top_dpu_clk_wiz_0
  To Clock:  clk_dsp_top_dpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[23]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 1.157ns (72.539%)  route 0.438ns (27.461%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 7.177 - 1.818 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.743ns (routing 1.266ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.164ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.743     5.485    <hidden>
    SLICE_X42Y169        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y169        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.599 f  <hidden>
                         net (fo=1, routed)           0.438     6.037    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[23]
    DSP48E2_X11Y68       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[23]_D_DATA[23])
                                                      0.348     6.385 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[23]
                         net (fo=1, routed)           0.000     6.385    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<23>
    DSP48E2_X11Y68       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[23]_AD[23])
                                                      0.695     7.080 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[23]
                         net (fo=1, routed)           0.000     7.080    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<23>
    DSP48E2_X11Y68       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     3.613    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.228 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.561    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.770 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.407     7.177    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y68       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.050     7.128    
                         clock uncertainty           -0.057     7.070    
    DSP48E2_X11Y68       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[23])
                                                      0.035     7.105    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.105    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[24]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 1.157ns (72.539%)  route 0.438ns (27.461%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 7.177 - 1.818 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.743ns (routing 1.266ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.164ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.743     5.485    <hidden>
    SLICE_X42Y169        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y169        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.599 f  <hidden>
                         net (fo=1, routed)           0.438     6.037    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[23]
    DSP48E2_X11Y68       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[23]_D_DATA[23])
                                                      0.348     6.385 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[23]
                         net (fo=1, routed)           0.000     6.385    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<23>
    DSP48E2_X11Y68       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[23]_AD[24])
                                                      0.695     7.080 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[24]
                         net (fo=1, routed)           0.000     7.080    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<24>
    DSP48E2_X11Y68       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     3.613    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.228 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.561    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.770 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.407     7.177    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y68       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.050     7.128    
                         clock uncertainty           -0.057     7.070    
    DSP48E2_X11Y68       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[24])
                                                      0.035     7.105    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.105    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[25]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 1.157ns (72.539%)  route 0.438ns (27.461%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 7.177 - 1.818 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.743ns (routing 1.266ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.164ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.743     5.485    <hidden>
    SLICE_X42Y169        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y169        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.599 f  <hidden>
                         net (fo=1, routed)           0.438     6.037    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[23]
    DSP48E2_X11Y68       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[23]_D_DATA[23])
                                                      0.348     6.385 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[23]
                         net (fo=1, routed)           0.000     6.385    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<23>
    DSP48E2_X11Y68       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[23]_AD[25])
                                                      0.695     7.080 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[25]
                         net (fo=1, routed)           0.000     7.080    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<25>
    DSP48E2_X11Y68       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     3.613    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.228 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.561    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.770 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.407     7.177    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y68       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.050     7.128    
                         clock uncertainty           -0.057     7.070    
    DSP48E2_X11Y68       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[25])
                                                      0.035     7.105    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.105    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[26]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 1.157ns (72.539%)  route 0.438ns (27.461%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 7.177 - 1.818 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.743ns (routing 1.266ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.164ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.743     5.485    <hidden>
    SLICE_X42Y169        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y169        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.599 f  <hidden>
                         net (fo=1, routed)           0.438     6.037    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[23]
    DSP48E2_X11Y68       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[23]_D_DATA[23])
                                                      0.348     6.385 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[23]
                         net (fo=1, routed)           0.000     6.385    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<23>
    DSP48E2_X11Y68       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[23]_AD[26])
                                                      0.695     7.080 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     7.080    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<26>
    DSP48E2_X11Y68       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     3.613    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.228 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.561    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.770 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.407     7.177    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y68       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.050     7.128    
                         clock uncertainty           -0.057     7.070    
    DSP48E2_X11Y68       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[26])
                                                      0.035     7.105    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.105    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[23]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 1.157ns (69.531%)  route 0.507ns (30.469%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 7.302 - 1.818 ) 
    Source Clock Delay      (SCD):    5.542ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.800ns (routing 1.266ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.532ns (routing 1.164ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.800     5.542    <hidden>
    SLICE_X19Y170        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y170        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.656 f  <hidden>
                         net (fo=1, routed)           0.507     6.163    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[23]
    DSP48E2_X5Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[23]_D_DATA[23])
                                                      0.348     6.511 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[23]
                         net (fo=1, routed)           0.000     6.511    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<23>
    DSP48E2_X5Y66        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[23]_AD[23])
                                                      0.695     7.206 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[23]
                         net (fo=1, routed)           0.000     7.206    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<23>
    DSP48E2_X5Y66        DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     3.613    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.228 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.561    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.770 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.532     7.302    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X5Y66        DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.048     7.254    
                         clock uncertainty           -0.057     7.196    
    DSP48E2_X5Y66        DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[23])
                                                      0.035     7.231    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[24]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 1.157ns (69.531%)  route 0.507ns (30.469%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 7.302 - 1.818 ) 
    Source Clock Delay      (SCD):    5.542ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.800ns (routing 1.266ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.532ns (routing 1.164ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.800     5.542    <hidden>
    SLICE_X19Y170        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y170        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.656 f  <hidden>
                         net (fo=1, routed)           0.507     6.163    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[23]
    DSP48E2_X5Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[23]_D_DATA[23])
                                                      0.348     6.511 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[23]
                         net (fo=1, routed)           0.000     6.511    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<23>
    DSP48E2_X5Y66        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[23]_AD[24])
                                                      0.695     7.206 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[24]
                         net (fo=1, routed)           0.000     7.206    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<24>
    DSP48E2_X5Y66        DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     3.613    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.228 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.561    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.770 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.532     7.302    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X5Y66        DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.048     7.254    
                         clock uncertainty           -0.057     7.196    
    DSP48E2_X5Y66        DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[24])
                                                      0.035     7.231    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[25]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 1.157ns (69.531%)  route 0.507ns (30.469%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 7.302 - 1.818 ) 
    Source Clock Delay      (SCD):    5.542ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.800ns (routing 1.266ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.532ns (routing 1.164ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.800     5.542    <hidden>
    SLICE_X19Y170        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y170        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.656 f  <hidden>
                         net (fo=1, routed)           0.507     6.163    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[23]
    DSP48E2_X5Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[23]_D_DATA[23])
                                                      0.348     6.511 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[23]
                         net (fo=1, routed)           0.000     6.511    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<23>
    DSP48E2_X5Y66        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[23]_AD[25])
                                                      0.695     7.206 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[25]
                         net (fo=1, routed)           0.000     7.206    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<25>
    DSP48E2_X5Y66        DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     3.613    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.228 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.561    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.770 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.532     7.302    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X5Y66        DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.048     7.254    
                         clock uncertainty           -0.057     7.196    
    DSP48E2_X5Y66        DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[25])
                                                      0.035     7.231    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[26]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 1.157ns (69.531%)  route 0.507ns (30.469%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 7.302 - 1.818 ) 
    Source Clock Delay      (SCD):    5.542ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.800ns (routing 1.266ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.532ns (routing 1.164ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.800     5.542    <hidden>
    SLICE_X19Y170        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y170        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.656 f  <hidden>
                         net (fo=1, routed)           0.507     6.163    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[23]
    DSP48E2_X5Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[23]_D_DATA[23])
                                                      0.348     6.511 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[23]
                         net (fo=1, routed)           0.000     6.511    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<23>
    DSP48E2_X5Y66        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[23]_AD[26])
                                                      0.695     7.206 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     7.206    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<26>
    DSP48E2_X5Y66        DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     3.613    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.228 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.561    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.770 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.532     7.302    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X5Y66        DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.048     7.254    
                         clock uncertainty           -0.057     7.196    
    DSP48E2_X5Y66        DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[26])
                                                      0.035     7.231    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[19]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 1.156ns (72.842%)  route 0.431ns (27.158%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 7.177 - 1.818 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.266ns, distribution 1.483ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.164ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.749     5.491    <hidden>
    SLICE_X42Y169        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y169        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.604 f  <hidden>
                         net (fo=1, routed)           0.431     6.035    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[19]
    DSP48E2_X11Y68       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[19]_D_DATA[19])
                                                      0.348     6.383 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[19]
                         net (fo=1, routed)           0.000     6.383    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<19>
    DSP48E2_X11Y68       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[19]_AD[19])
                                                      0.695     7.078 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[19]
                         net (fo=1, routed)           0.000     7.078    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<19>
    DSP48E2_X11Y68       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     3.613    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.228 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.561    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.770 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.407     7.177    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y68       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.050     7.128    
                         clock uncertainty           -0.057     7.070    
    DSP48E2_X11Y68       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[19])
                                                      0.035     7.105    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.105    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[20]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 1.156ns (72.842%)  route 0.431ns (27.158%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 7.177 - 1.818 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.266ns, distribution 1.483ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.164ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.749     5.491    <hidden>
    SLICE_X42Y169        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y169        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.604 f  <hidden>
                         net (fo=1, routed)           0.431     6.035    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[19]
    DSP48E2_X11Y68       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[19]_D_DATA[19])
                                                      0.348     6.383 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[19]
                         net (fo=1, routed)           0.000     6.383    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<19>
    DSP48E2_X11Y68       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[19]_AD[20])
                                                      0.695     7.078 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[20]
                         net (fo=1, routed)           0.000     7.078    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<20>
    DSP48E2_X11Y68       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     3.613    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.228 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.561    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.770 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.407     7.177    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y68       DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.050     7.128    
                         clock uncertainty           -0.057     7.070    
    DSP48E2_X11Y68       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[20])
                                                      0.035     7.105    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.105    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                  0.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.114ns (54.467%)  route 0.095ns (45.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.543ns
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Net Delay (Source):      2.549ns (routing 1.164ns, distribution 1.385ns)
  Clock Net Delay (Destination): 2.801ns (routing 1.266ns, distribution 1.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.549     5.501    <hidden>
    SLICE_X49Y191        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     5.615 r  <hidden>
                         net (fo=2, routed)           0.095     5.710    <hidden>
    SLICE_X50Y191        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.801     5.543    <hidden>
    SLICE_X50Y191        FDRE                                         r  <hidden>
                         clock pessimism              0.056     5.598    
    SLICE_X50Y191        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     5.700    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.700    
                         arrival time                           5.710    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.111ns (48.052%)  route 0.120ns (51.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      2.533ns (routing 1.164ns, distribution 1.369ns)
  Clock Net Delay (Destination): 2.808ns (routing 1.266ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.533     5.485    <hidden>
    SLICE_X20Y199        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y199        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.596 r  <hidden>
                         net (fo=1, routed)           0.120     5.716    <hidden>
    SLICE_X18Y199        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.808     5.550    <hidden>
    SLICE_X18Y199        FDRE                                         r  <hidden>
                         clock pessimism              0.055     5.604    
    SLICE_X18Y199        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     5.705    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.705    
                         arrival time                           5.716    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.111ns (43.735%)  route 0.143ns (56.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.614ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      2.575ns (routing 1.164ns, distribution 1.411ns)
  Clock Net Delay (Destination): 2.872ns (routing 1.266ns, distribution 1.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.575     5.527    <hidden>
    SLICE_X4Y195         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y195         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.638 r  <hidden>
                         net (fo=2, routed)           0.143     5.781    <hidden>
    SLICE_X3Y195         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.872     5.614    <hidden>
    SLICE_X3Y195         FDRE                                         r  <hidden>
                         clock pessimism              0.055     5.669    
    SLICE_X3Y195         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     5.770    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.770    
                         arrival time                           5.781    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.114ns (32.569%)  route 0.236ns (67.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.556ns
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    -0.108ns
  Clock Net Delay (Source):      2.474ns (routing 1.164ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.814ns (routing 1.266ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.474     5.426    <hidden>
    SLICE_X22Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     5.540 r  <hidden>
                         net (fo=2, routed)           0.236     5.776    <hidden>
    SLICE_X21Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.814     5.556    <hidden>
    SLICE_X21Y128        FDRE                                         r  <hidden>
                         clock pessimism              0.108     5.664    
    SLICE_X21Y128        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     5.765    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.765    
                         arrival time                           5.776    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.115ns (50.817%)  route 0.111ns (49.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.592ns
    Source Clock Delay      (SCD):    5.533ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      2.581ns (routing 1.164ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.850ns (routing 1.266ns, distribution 1.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.581     5.533    <hidden>
    SLICE_X4Y196         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y196         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     5.648 r  <hidden>
                         net (fo=2, routed)           0.111     5.759    <hidden>
    SLICE_X3Y196         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.850     5.592    <hidden>
    SLICE_X3Y196         FDRE                                         r  <hidden>
                         clock pessimism              0.055     5.647    
    SLICE_X3Y196         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     5.748    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.748    
                         arrival time                           5.759    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.114ns (37.442%)  route 0.190ns (62.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.427ns
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Net Delay (Source):      2.384ns (routing 1.164ns, distribution 1.220ns)
  Clock Net Delay (Destination): 2.685ns (routing 1.266ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.384     5.336    <hidden>
    SLICE_X30Y175        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y175        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     5.450 r  <hidden>
                         net (fo=2, routed)           0.190     5.640    <hidden>
    SLICE_X29Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.685     5.427    <hidden>
    SLICE_X29Y180        FDRE                                         r  <hidden>
                         clock pessimism              0.101     5.528    
    SLICE_X29Y180        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     5.629    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.629    
                         arrival time                           5.640    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.115ns (37.097%)  route 0.195ns (62.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.468ns
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    -0.108ns
  Clock Net Delay (Source):      2.430ns (routing 1.164ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.726ns (routing 1.266ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.430     5.382    <hidden>
    SLICE_X41Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.497 r  <hidden>
                         net (fo=1, routed)           0.195     5.692    <hidden>
    SLICE_X42Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.726     5.468    <hidden>
    SLICE_X42Y125        FDRE                                         r  <hidden>
                         clock pessimism              0.108     5.576    
    SLICE_X42Y125        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     5.679    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.679    
                         arrival time                           5.692    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.112ns (48.349%)  route 0.120ns (51.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.587ns
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      2.573ns (routing 1.164ns, distribution 1.409ns)
  Clock Net Delay (Destination): 2.845ns (routing 1.266ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.573     5.525    <hidden>
    SLICE_X5Y203         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y203         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     5.637 r  <hidden>
                         net (fo=2, routed)           0.120     5.757    <hidden>
    SLICE_X7Y203         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.845     5.587    <hidden>
    SLICE_X7Y203         FDRE                                         r  <hidden>
                         clock pessimism              0.055     5.642    
    SLICE_X7Y203         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     5.744    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.744    
                         arrival time                           5.757    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.163ns (51.258%)  route 0.155ns (48.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.530ns
    Source Clock Delay      (SCD):    5.433ns
    Clock Pessimism Removal (CPR):    -0.108ns
  Clock Net Delay (Source):      2.481ns (routing 1.164ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.788ns (routing 1.266ns, distribution 1.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.481     5.433    <hidden>
    SLICE_X21Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     5.545 r  <hidden>
                         net (fo=1, routed)           0.107     5.652    <hidden>
    SLICE_X21Y122        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     5.703 r  <hidden>
                         net (fo=1, routed)           0.048     5.751    <hidden>
    SLICE_X21Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.788     5.530    <hidden>
    SLICE_X21Y122        FDRE                                         r  <hidden>
                         clock pessimism              0.108     5.638    
    SLICE_X21Y122        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     5.738    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.738    
                         arrival time                           5.751    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.114ns (38.384%)  route 0.183ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.478ns
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Net Delay (Source):      2.400ns (routing 1.164ns, distribution 1.236ns)
  Clock Net Delay (Destination): 2.736ns (routing 1.266ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.400     5.352    <hidden>
    SLICE_X40Y198        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y198        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     5.466 r  <hidden>
                         net (fo=1, routed)           0.183     5.649    <hidden>
    SLICE_X41Y201        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.736     5.478    <hidden>
    SLICE_X41Y201        FDRE                                         r  <hidden>
                         clock pessimism              0.056     5.534    
    SLICE_X41Y201        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     5.636    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.636    
                         arrival time                           5.649    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dsp_top_dpu_clk_wiz_0
Waveform(ns):       { 0.000 0.909 }
Period(ns):         1.818
Sources:            { top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X28Y56  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X28Y56  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X28Y56  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X28Y56  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X28Y56  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X28Y56  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X28Y56  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X28Y56  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X32Y67  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X32Y67  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X28Y56  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  hier_dpu_GHP_CLK_O
  To Clock:  hier_dpu_GHP_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.804ns (23.320%)  route 2.644ns (76.680%))
  Logic Levels:           4  (CARRY8=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 9.098 - 3.637 ) 
    Source Clock Delay      (SCD):    5.540ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.798ns (routing 1.260ns, distribution 1.538ns)
  Clock Net Delay (Destination): 2.509ns (routing 1.159ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.798     5.540    <hidden>
    SLICE_X50Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y152        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.653 r  <hidden>
                         net (fo=1, routed)           0.565     6.218    <hidden>
    SLICE_X48Y152        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     6.442 r  <hidden>
                         net (fo=1, routed)           0.013     6.455    <hidden>
    SLICE_X48Y152        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.273     6.728 r  <hidden>
                         net (fo=11, routed)          0.617     7.344    <hidden>
    SLICE_X50Y157        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137     7.481 r  <hidden>
                         net (fo=5, routed)           1.369     8.850    <hidden>
    SLICE_X20Y154        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.057     8.907 r  <hidden>
                         net (fo=1, routed)           0.080     8.987    <hidden>
    SLICE_X20Y154        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.509     9.098    <hidden>
    SLICE_X20Y154        FDRE                                         r  <hidden>
                         clock pessimism             -0.048     9.050    
                         clock uncertainty           -0.057     8.992    
    SLICE_X20Y154        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043     9.035    <hidden>
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.804ns (24.467%)  route 2.482ns (75.533%))
  Logic Levels:           4  (CARRY8=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 9.076 - 3.637 ) 
    Source Clock Delay      (SCD):    5.540ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.798ns (routing 1.260ns, distribution 1.538ns)
  Clock Net Delay (Destination): 2.487ns (routing 1.159ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.798     5.540    <hidden>
    SLICE_X50Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y152        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.653 r  <hidden>
                         net (fo=1, routed)           0.565     6.218    <hidden>
    SLICE_X48Y152        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     6.442 r  <hidden>
                         net (fo=1, routed)           0.013     6.455    <hidden>
    SLICE_X48Y152        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.273     6.728 r  <hidden>
                         net (fo=11, routed)          0.617     7.344    <hidden>
    SLICE_X50Y157        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137     7.481 r  <hidden>
                         net (fo=5, routed)           0.317     7.799    <hidden>
    SLICE_X51Y162        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     7.856 r  <hidden>
                         net (fo=211, routed)         0.970     8.826    <hidden>
    SLICE_X45Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.487     9.076    <hidden>
    SLICE_X45Y151        FDRE                                         r  <hidden>
                         clock pessimism             -0.048     9.028    
                         clock uncertainty           -0.057     8.970    
    SLICE_X45Y151        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.081     8.889    <hidden>
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.804ns (24.467%)  route 2.482ns (75.533%))
  Logic Levels:           4  (CARRY8=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 9.076 - 3.637 ) 
    Source Clock Delay      (SCD):    5.540ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.798ns (routing 1.260ns, distribution 1.538ns)
  Clock Net Delay (Destination): 2.487ns (routing 1.159ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.798     5.540    <hidden>
    SLICE_X50Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y152        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.653 r  <hidden>
                         net (fo=1, routed)           0.565     6.218    <hidden>
    SLICE_X48Y152        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     6.442 r  <hidden>
                         net (fo=1, routed)           0.013     6.455    <hidden>
    SLICE_X48Y152        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.273     6.728 r  <hidden>
                         net (fo=11, routed)          0.617     7.344    <hidden>
    SLICE_X50Y157        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137     7.481 r  <hidden>
                         net (fo=5, routed)           0.317     7.799    <hidden>
    SLICE_X51Y162        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     7.856 r  <hidden>
                         net (fo=211, routed)         0.970     8.826    <hidden>
    SLICE_X45Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.487     9.076    <hidden>
    SLICE_X45Y151        FDRE                                         r  <hidden>
                         clock pessimism             -0.048     9.028    
                         clock uncertainty           -0.057     8.970    
    SLICE_X45Y151        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.081     8.889    <hidden>
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.804ns (24.467%)  route 2.482ns (75.533%))
  Logic Levels:           4  (CARRY8=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 9.076 - 3.637 ) 
    Source Clock Delay      (SCD):    5.540ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.798ns (routing 1.260ns, distribution 1.538ns)
  Clock Net Delay (Destination): 2.487ns (routing 1.159ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.798     5.540    <hidden>
    SLICE_X50Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y152        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.653 r  <hidden>
                         net (fo=1, routed)           0.565     6.218    <hidden>
    SLICE_X48Y152        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     6.442 r  <hidden>
                         net (fo=1, routed)           0.013     6.455    <hidden>
    SLICE_X48Y152        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.273     6.728 r  <hidden>
                         net (fo=11, routed)          0.617     7.344    <hidden>
    SLICE_X50Y157        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137     7.481 r  <hidden>
                         net (fo=5, routed)           0.317     7.799    <hidden>
    SLICE_X51Y162        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     7.856 r  <hidden>
                         net (fo=211, routed)         0.970     8.826    <hidden>
    SLICE_X45Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.487     9.076    <hidden>
    SLICE_X45Y151        FDRE                                         r  <hidden>
                         clock pessimism             -0.048     9.028    
                         clock uncertainty           -0.057     8.970    
    SLICE_X45Y151        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.081     8.889    <hidden>
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.541ns (15.705%)  route 2.904ns (84.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 8.983 - 3.637 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.606ns (routing 1.260ns, distribution 1.346ns)
  Clock Net Delay (Destination): 2.394ns (routing 1.159ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.606     5.348    <hidden>
    SLICE_X24Y53         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         SRL16E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.541     5.889 r  <hidden>
                         net (fo=16, routed)          2.904     8.793    <hidden>
    SLICE_X29Y173        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.394     8.983    <hidden>
    SLICE_X29Y173        FDRE                                         r  <hidden>
                         clock pessimism             -0.109     8.874    
                         clock uncertainty           -0.057     8.816    
    SLICE_X29Y173        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     8.861    <hidden>
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.269ns (7.885%)  route 3.143ns (92.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 9.100 - 3.637 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.752ns (routing 1.260ns, distribution 1.492ns)
  Clock Net Delay (Destination): 2.512ns (routing 1.159ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.752     5.494    <hidden>
    SLICE_X21Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     5.610 r  <hidden>
                         net (fo=160, routed)         3.073     8.682    <hidden>
    SLICE_X57Y65         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     8.835 r  <hidden>
                         net (fo=1, routed)           0.070     8.905    <hidden>
    SLICE_X57Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.512     9.100    <hidden>
    SLICE_X57Y65         FDRE                                         r  <hidden>
                         clock pessimism             -0.106     8.994    
                         clock uncertainty           -0.057     8.937    
    SLICE_X57Y65         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     8.981    <hidden>
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.267ns (7.842%)  route 3.138ns (92.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 9.100 - 3.637 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.752ns (routing 1.260ns, distribution 1.492ns)
  Clock Net Delay (Destination): 2.512ns (routing 1.159ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.752     5.494    <hidden>
    SLICE_X21Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     5.610 r  <hidden>
                         net (fo=160, routed)         3.072     8.681    <hidden>
    SLICE_X57Y65         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.151     8.832 r  <hidden>
                         net (fo=1, routed)           0.066     8.898    <hidden>
    SLICE_X57Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.512     9.100    <hidden>
    SLICE_X57Y65         FDRE                                         r  <hidden>
                         clock pessimism             -0.106     8.994    
                         clock uncertainty           -0.057     8.937    
    SLICE_X57Y65         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044     8.981    <hidden>
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.439ns (12.489%)  route 3.076ns (87.511%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 9.083 - 3.637 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.612ns (routing 1.260ns, distribution 1.352ns)
  Clock Net Delay (Destination): 2.494ns (routing 1.159ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.612     5.354    <hidden>
    SLICE_X26Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y184        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.468 r  <hidden>
                         net (fo=60, routed)          3.017     8.485    <hidden>
    SLICE_X17Y38         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.226     8.711 r  <hidden>
                         net (fo=1, routed)           0.015     8.726    <hidden>
    SLICE_X17Y38         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.099     8.825 r  <hidden>
                         net (fo=1, routed)           0.044     8.869    <hidden>
    SLICE_X17Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.494     9.083    <hidden>
    SLICE_X17Y38         FDRE                                         r  <hidden>
                         clock pessimism             -0.109     8.974    
                         clock uncertainty           -0.057     8.916    
    SLICE_X17Y38         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     8.959    <hidden>
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.195ns (5.769%)  route 3.185ns (94.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 9.098 - 3.637 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.759ns (routing 1.260ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.159ns, distribution 1.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.759     5.501    <hidden>
    SLICE_X22Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.615 r  <hidden>
                         net (fo=160, routed)         3.118     8.733    <hidden>
    SLICE_X56Y62         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.081     8.814 r  <hidden>
                         net (fo=1, routed)           0.067     8.881    <hidden>
    SLICE_X56Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.510     9.098    <hidden>
    SLICE_X56Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.106     8.992    
                         clock uncertainty           -0.057     8.935    
    SLICE_X56Y62         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044     8.979    <hidden>
  -------------------------------------------------------------------
                         required time                          8.979    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.330ns (10.066%)  route 2.948ns (89.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 9.045 - 3.637 ) 
    Source Clock Delay      (SCD):    5.547ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.805ns (routing 1.260ns, distribution 1.545ns)
  Clock Net Delay (Destination): 2.456ns (routing 1.159ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.805     5.547    <hidden>
    SLICE_X56Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y152        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.660 r  <hidden>
                         net (fo=17, routed)          2.924     8.584    <hidden>
    SLICE_X47Y38         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.217     8.801 r  <hidden>
                         net (fo=1, routed)           0.024     8.825    <hidden>
    SLICE_X47Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.456     9.045    <hidden>
    SLICE_X47Y38         FDRE                                         r  <hidden>
                         clock pessimism             -0.109     8.936    
                         clock uncertainty           -0.057     8.878    
    SLICE_X47Y38         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     8.924    <hidden>
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  0.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.114ns (47.899%)  route 0.124ns (52.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      2.541ns (routing 1.159ns, distribution 1.382ns)
  Clock Net Delay (Destination): 2.823ns (routing 1.260ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.541     5.493    <hidden>
    SLICE_X4Y63          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     5.607 r  <hidden>
                         net (fo=1, routed)           0.124     5.731    <hidden>
    SLICE_X3Y62          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.823     5.565    <hidden>
    SLICE_X3Y62          FDRE                                         r  <hidden>
                         clock pessimism              0.054     5.619    
    SLICE_X3Y62          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     5.722    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.722    
                         arrival time                           5.731    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.112ns (59.814%)  route 0.075ns (40.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.682ns
    Source Clock Delay      (SCD):    5.452ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Net Delay (Source):      2.500ns (routing 1.159ns, distribution 1.341ns)
  Clock Net Delay (Destination): 2.940ns (routing 1.260ns, distribution 1.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.500     5.452    <hidden>
    SLICE_X52Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     5.564 r  <hidden>
                         net (fo=2, routed)           0.075     5.639    <hidden>
    RAMB36_X2Y15         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.940     5.682    <hidden>
    RAMB36_X2Y15         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.004     5.677    
    RAMB36_X2Y15         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.048     5.629    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.629    
                         arrival time                           5.639    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.115ns (56.373%)  route 0.089ns (43.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.483ns
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      2.492ns (routing 1.159ns, distribution 1.333ns)
  Clock Net Delay (Destination): 2.741ns (routing 1.260ns, distribution 1.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.492     5.444    <hidden>
    SLICE_X59Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.559 r  <hidden>
                         net (fo=1, routed)           0.089     5.648    <hidden>
    SLICE_X60Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.741     5.483    <hidden>
    SLICE_X60Y96         FDRE                                         r  <hidden>
                         clock pessimism              0.053     5.535    
    SLICE_X60Y96         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.638    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.638    
                         arrival time                           5.648    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E2 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.112ns (38.889%)  route 0.176ns (61.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.704ns
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      2.529ns (routing 1.159ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.962ns (routing 1.260ns, distribution 1.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.529     5.481    <hidden>
    SLICE_X52Y167        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y167        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     5.593 r  <hidden>
                         net (fo=1, routed)           0.176     5.769    <hidden>
    RAMB18_X2Y73         RAMB18E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.962     5.704    <hidden>
    RAMB18_X2Y73         RAMB18E2                                     r  <hidden>
                         clock pessimism              0.103     5.807    
    RAMB18_X2Y73         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKARDCLK_DINADIN[0])
                                                     -0.048     5.759    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.759    
                         arrival time                           5.769    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.112ns (44.621%)  route 0.139ns (55.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    5.435ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      2.483ns (routing 1.159ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.811ns (routing 1.260ns, distribution 1.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.483     5.435    <hidden>
    SLICE_X15Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y90         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     5.547 r  <hidden>
                         net (fo=1, routed)           0.139     5.686    <hidden>
    SLICE_X17Y88         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.811     5.553    <hidden>
    SLICE_X17Y88         SRL16E                                       r  <hidden>
                         clock pessimism              0.054     5.606    
    SLICE_X17Y88         SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.070     5.676    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.676    
                         arrival time                           5.686    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.112ns (45.650%)  route 0.133ns (54.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.703ns
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Net Delay (Source):      2.512ns (routing 1.159ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.961ns (routing 1.260ns, distribution 1.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.512     5.464    <hidden>
    SLICE_X48Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.576 r  <hidden>
                         net (fo=2, routed)           0.133     5.710    <hidden>
    RAMB36_X1Y24         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.961     5.703    <hidden>
    RAMB36_X1Y24         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.045     5.748    
    RAMB36_X1Y24         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[30])
                                                     -0.048     5.700    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.700    
                         arrival time                           5.710    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.112ns (46.090%)  route 0.131ns (53.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.716ns
    Source Clock Delay      (SCD):    5.480ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Net Delay (Source):      2.528ns (routing 1.159ns, distribution 1.369ns)
  Clock Net Delay (Destination): 2.974ns (routing 1.260ns, distribution 1.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.528     5.480    <hidden>
    SLICE_X51Y147        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y147        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     5.592 r  <hidden>
                         net (fo=1, routed)           0.131     5.723    <hidden>
    RAMB36_X2Y29         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.974     5.716    <hidden>
    RAMB36_X2Y29         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.045     5.761    
    RAMB36_X2Y29         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[14])
                                                     -0.048     5.713    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.713    
                         arrival time                           5.723    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.112ns (52.497%)  route 0.101ns (47.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.534ns
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Net Delay (Source):      2.537ns (routing 1.159ns, distribution 1.378ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.260ns, distribution 1.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.537     5.489    <hidden>
    SLICE_X49Y227        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y227        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     5.601 r  <hidden>
                         net (fo=2, routed)           0.101     5.702    <hidden>
    SLICE_X51Y227        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.792     5.534    <hidden>
    SLICE_X51Y227        FDRE                                         r  <hidden>
                         clock pessimism              0.057     5.590    
    SLICE_X51Y227        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     5.692    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.692    
                         arrival time                           5.702    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.112ns (59.796%)  route 0.075ns (40.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Net Delay (Source):      2.458ns (routing 1.159ns, distribution 1.299ns)
  Clock Net Delay (Destination): 2.897ns (routing 1.260ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.458     5.410    <hidden>
    SLICE_X47Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     5.522 r  <hidden>
                         net (fo=2, routed)           0.075     5.597    <hidden>
    RAMB36_X1Y17         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.897     5.639    <hidden>
    RAMB36_X1Y17         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.004     5.635    
    RAMB36_X1Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[19])
                                                     -0.048     5.587    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.587    
                         arrival time                           5.597    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.112ns (52.582%)  route 0.101ns (47.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.680ns
    Source Clock Delay      (SCD):    5.474ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Net Delay (Source):      2.522ns (routing 1.159ns, distribution 1.363ns)
  Clock Net Delay (Destination): 2.938ns (routing 1.260ns, distribution 1.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.522     5.474    <hidden>
    SLICE_X51Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y152        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     5.586 r  <hidden>
                         net (fo=1, routed)           0.101     5.687    <hidden>
    RAMB36_X2Y30         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.938     5.680    <hidden>
    RAMB36_X2Y30         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.045     5.725    
    RAMB36_X2Y30         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[14])
                                                     -0.048     5.677    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.677    
                         arrival time                           5.687    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hier_dpu_GHP_CLK_O
Waveform(ns):       { 0.000 1.818 }
Period(ns):         3.637
Sources:            { top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/SAXIGP2RCLK  n/a            3.000         3.637       0.637      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK  n/a            3.000         3.637       0.637      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK  n/a            3.000         3.637       0.637      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK  n/a            3.000         3.637       0.637      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP6RCLK  n/a            3.000         3.637       0.637      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP6RCLK
Min Period        n/a     PS8/SAXIGP6WCLK  n/a            3.000         3.637       0.637      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP6WCLK
Min Period        n/a     URAM288/CLK      n/a            2.000         3.637       1.637      URAM288_X0Y36  <hidden>
Min Period        n/a     URAM288/CLK      n/a            2.000         3.637       1.637      URAM288_X0Y37  <hidden>
Min Period        n/a     URAM288/CLK      n/a            2.000         3.637       1.637      URAM288_X0Y24  <hidden>
Min Period        n/a     URAM288/CLK      n/a            2.000         3.637       1.637      URAM288_X0Y48  <hidden>
Low Pulse Width   Slow    PS8/SAXIGP2RCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Slow    PS8/SAXIGP6RCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Fast    PS8/SAXIGP6RCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/SAXIGP6RCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Fast    PS8/SAXIGP6RCLK  n/a            1.500         1.818       0.318      PS8_X0Y0       top_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP6RCLK



---------------------------------------------------------------------------------------------------
From Clock:  hier_dpu_GHP_CLK_O
  To Clock:  clk_dsp_top_dpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 1.031ns (36.214%)  route 1.816ns (63.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 7.234 - 1.818 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.792ns (routing 1.260ns, distribution 1.532ns)
  Clock Net Delay (Destination): 2.464ns (routing 1.164ns, distribution 1.300ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.792     5.534    <hidden>
    URAM288_X0Y13        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y13        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[50])
                                                      1.031     6.565 r  <hidden>
                         net (fo=1, routed)           1.816     8.381    <hidden>
    SLICE_X20Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.464     9.053    <hidden>
    SLICE_X20Y92         FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.782    
                         clock uncertainty           -0.057     8.724    
    SLICE_X20Y92         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043     8.767    <hidden>
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 1.032ns (36.223%)  route 1.817ns (63.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 7.239 - 1.818 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.792ns (routing 1.260ns, distribution 1.532ns)
  Clock Net Delay (Destination): 2.469ns (routing 1.164ns, distribution 1.305ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.792     5.534    <hidden>
    URAM288_X0Y13        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y13        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[70])
                                                      1.032     6.566 r  <hidden>
                         net (fo=1, routed)           1.817     8.383    <hidden>
    SLICE_X19Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.469     9.058    <hidden>
    SLICE_X19Y98         FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.787    
                         clock uncertainty           -0.057     8.729    
    SLICE_X19Y98         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     8.773    <hidden>
  -------------------------------------------------------------------
                         required time                          8.773    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 1.033ns (36.515%)  route 1.796ns (63.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 7.239 - 1.818 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.792ns (routing 1.260ns, distribution 1.532ns)
  Clock Net Delay (Destination): 2.469ns (routing 1.164ns, distribution 1.305ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.792     5.534    <hidden>
    URAM288_X0Y13        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y13        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[71])
                                                      1.033     6.567 r  <hidden>
                         net (fo=1, routed)           1.796     8.363    <hidden>
    SLICE_X19Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.469     9.058    <hidden>
    SLICE_X19Y98         FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.787    
                         clock uncertainty           -0.057     8.729    
    SLICE_X19Y98         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     8.775    <hidden>
  -------------------------------------------------------------------
                         required time                          8.775    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 1.031ns (36.638%)  route 1.783ns (63.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 7.239 - 1.818 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.792ns (routing 1.260ns, distribution 1.532ns)
  Clock Net Delay (Destination): 2.469ns (routing 1.164ns, distribution 1.305ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.792     5.534    <hidden>
    URAM288_X0Y13        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y13        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[65])
                                                      1.031     6.565 r  <hidden>
                         net (fo=1, routed)           1.783     8.348    <hidden>
    SLICE_X19Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.469     9.058    <hidden>
    SLICE_X19Y98         FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.787    
                         clock uncertainty           -0.057     8.729    
    SLICE_X19Y98         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.046     8.775    <hidden>
  -------------------------------------------------------------------
                         required time                          8.775    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 1.026ns (35.502%)  route 1.864ns (64.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns = ( 7.288 - 1.818 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.757ns (routing 1.260ns, distribution 1.497ns)
  Clock Net Delay (Destination): 2.518ns (routing 1.164ns, distribution 1.354ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.757     5.499    <hidden>
    URAM288_X0Y27        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y27        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[54])
                                                      1.026     6.525 r  <hidden>
                         net (fo=1, routed)           1.864     8.389    <hidden>
    SLICE_X7Y117         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.518     9.107    <hidden>
    SLICE_X7Y117         FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.836    
                         clock uncertainty           -0.057     8.778    
    SLICE_X7Y117         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044     8.822    <hidden>
  -------------------------------------------------------------------
                         required time                          8.822    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 1.028ns (35.894%)  route 1.836ns (64.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 7.257 - 1.818 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.752ns (routing 1.260ns, distribution 1.492ns)
  Clock Net Delay (Destination): 2.487ns (routing 1.164ns, distribution 1.323ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.752     5.494    <hidden>
    URAM288_X0Y22        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y22        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[49])
                                                      1.028     6.522 r  <hidden>
                         net (fo=1, routed)           1.836     8.358    <hidden>
    SLICE_X17Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.487     9.076    <hidden>
    SLICE_X17Y116        FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.805    
                         clock uncertainty           -0.057     8.747    
    SLICE_X17Y116        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044     8.791    <hidden>
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 1.029ns (36.671%)  route 1.777ns (63.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 7.239 - 1.818 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.792ns (routing 1.260ns, distribution 1.532ns)
  Clock Net Delay (Destination): 2.469ns (routing 1.164ns, distribution 1.305ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.792     5.534    <hidden>
    URAM288_X0Y13        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y13        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[68])
                                                      1.029     6.563 r  <hidden>
                         net (fo=1, routed)           1.777     8.340    <hidden>
    SLICE_X19Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.469     9.058    <hidden>
    SLICE_X19Y98         FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.787    
                         clock uncertainty           -0.057     8.729    
    SLICE_X19Y98         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044     8.773    <hidden>
  -------------------------------------------------------------------
                         required time                          8.773    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 1.047ns (37.743%)  route 1.727ns (62.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 7.271 - 1.818 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.841ns (routing 1.260ns, distribution 1.581ns)
  Clock Net Delay (Destination): 2.501ns (routing 1.164ns, distribution 1.337ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.841     5.583    <hidden>
    URAM288_X0Y35        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y35        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[7])
                                                      1.047     6.630 r  <hidden>
                         net (fo=1, routed)           1.727     8.357    <hidden>
    SLICE_X54Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.501     9.090    <hidden>
    SLICE_X54Y72         FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.819    
                         clock uncertainty           -0.057     8.761    
    SLICE_X54Y72         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     8.806    <hidden>
  -------------------------------------------------------------------
                         required time                          8.806    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 1.039ns (38.496%)  route 1.660ns (61.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 7.118 - 1.818 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.763ns (routing 1.260ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.348ns (routing 1.164ns, distribution 1.184ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.763     5.505    <hidden>
    URAM288_X0Y14        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y14        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[66])
                                                      1.039     6.544 r  <hidden>
                         net (fo=1, routed)           1.660     8.204    <hidden>
    SLICE_X29Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.348     8.937    <hidden>
    SLICE_X29Y106        FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.666    
                         clock uncertainty           -0.057     8.608    
    SLICE_X29Y106        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.045     8.653    <hidden>
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.040ns (37.640%)  route 1.723ns (62.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 7.211 - 1.818 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.789ns (routing 1.260ns, distribution 1.529ns)
  Clock Net Delay (Destination): 2.441ns (routing 1.164ns, distribution 1.277ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.789     5.531    <hidden>
    URAM288_X0Y28        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y28        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[27])
                                                      1.040     6.571 r  <hidden>
                         net (fo=1, routed)           1.723     8.294    <hidden>
    SLICE_X44Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.441     9.030    <hidden>
    SLICE_X44Y80         FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.759    
                         clock uncertainty           -0.057     8.701    
    SLICE_X44Y80         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     8.747    <hidden>
  -------------------------------------------------------------------
                         required time                          8.747    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  0.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.114ns (24.255%)  route 0.356ns (75.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.498ns
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.495ns (routing 1.159ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.756ns (routing 1.266ns, distribution 1.490ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.495     5.447    <hidden>
    SLICE_X17Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     5.561 r  <hidden>
                         net (fo=1, routed)           0.356     5.917    <hidden>
    SLICE_X22Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.756     5.498    <hidden>
    SLICE_X22Y80         FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.769    
    SLICE_X22Y80         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     5.872    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.872    
                         arrival time                           5.917    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.115ns (24.262%)  route 0.359ns (75.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.433ns
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.438ns (routing 1.159ns, distribution 1.279ns)
  Clock Net Delay (Destination): 2.691ns (routing 1.266ns, distribution 1.425ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.438     5.390    <hidden>
    SLICE_X41Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.505 r  <hidden>
                         net (fo=1, routed)           0.359     5.864    <hidden>
    SLICE_X41Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.691     5.433    <hidden>
    SLICE_X41Y54         FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.704    
    SLICE_X41Y54         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     5.806    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.806    
                         arrival time                           5.864    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.112ns (23.093%)  route 0.373ns (76.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.350ns
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.346ns (routing 1.159ns, distribution 1.187ns)
  Clock Net Delay (Destination): 2.608ns (routing 1.266ns, distribution 1.342ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.346     5.298    <hidden>
    SLICE_X37Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     5.410 r  <hidden>
                         net (fo=1, routed)           0.373     5.783    <hidden>
    SLICE_X30Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.608     5.350    <hidden>
    SLICE_X30Y65         FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.621    
    SLICE_X30Y65         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     5.722    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.722    
                         arrival time                           5.783    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.305ns (70.277%)  route 0.129ns (29.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.437ns
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.484ns (routing 1.159ns, distribution 1.325ns)
  Clock Net Delay (Destination): 2.695ns (routing 1.266ns, distribution 1.429ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.484     5.436    <hidden>
    URAM288_X0Y8         URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y8         URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[18])
                                                      0.305     5.741 r  <hidden>
                         net (fo=1, routed)           0.129     5.870    <hidden>
    SLICE_X42Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.695     5.437    <hidden>
    SLICE_X42Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.708    
    SLICE_X42Y31         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     5.809    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.809    
                         arrival time                           5.870    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.316ns (72.146%)  route 0.122ns (27.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.437ns
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.484ns (routing 1.159ns, distribution 1.325ns)
  Clock Net Delay (Destination): 2.695ns (routing 1.266ns, distribution 1.429ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.484     5.436    <hidden>
    URAM288_X0Y8         URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y8         URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[20])
                                                      0.316     5.752 r  <hidden>
                         net (fo=1, routed)           0.122     5.874    <hidden>
    SLICE_X42Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.695     5.437    <hidden>
    SLICE_X42Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.708    
    SLICE_X42Y31         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     5.809    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.809    
                         arrival time                           5.874    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.114ns (23.505%)  route 0.371ns (76.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.342ns
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.346ns (routing 1.159ns, distribution 1.187ns)
  Clock Net Delay (Destination): 2.600ns (routing 1.266ns, distribution 1.334ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.346     5.298    <hidden>
    SLICE_X37Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     5.412 r  <hidden>
                         net (fo=1, routed)           0.371     5.783    <hidden>
    SLICE_X31Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.600     5.342    <hidden>
    SLICE_X31Y68         FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.613    
    SLICE_X31Y68         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     5.714    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.714    
                         arrival time                           5.783    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.112ns (22.672%)  route 0.382ns (77.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.379ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.375ns (routing 1.159ns, distribution 1.216ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.266ns, distribution 1.371ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.375     5.327    <hidden>
    SLICE_X39Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y158        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     5.439 r  <hidden>
                         net (fo=1, routed)           0.382     5.821    <hidden>
    SLICE_X30Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.637     5.379    <hidden>
    SLICE_X30Y155        FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.650    
    SLICE_X30Y155        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     5.752    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.752    
                         arrival time                           5.821    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.112ns (22.581%)  route 0.384ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.359ns
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.352ns (routing 1.159ns, distribution 1.193ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.266ns, distribution 1.351ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.352     5.304    <hidden>
    SLICE_X37Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     5.416 r  <hidden>
                         net (fo=1, routed)           0.384     5.800    <hidden>
    SLICE_X32Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.617     5.359    <hidden>
    SLICE_X32Y56         FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.630    
    SLICE_X32Y56         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     5.730    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.730    
                         arrival time                           5.800    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.307ns (72.235%)  route 0.118ns (27.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.429ns
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.497ns (routing 1.159ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.687ns (routing 1.266ns, distribution 1.421ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.497     5.449    <hidden>
    URAM288_X0Y11        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y11        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[32])
                                                      0.307     5.756 r  <hidden>
                         net (fo=1, routed)           0.118     5.874    <hidden>
    SLICE_X43Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.687     5.429    <hidden>
    SLICE_X43Y42         FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.700    
    SLICE_X43Y42         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     5.803    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.803    
                         arrival time                           5.874    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_GHP_CLK_O rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.112ns (22.581%)  route 0.384ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.350ns
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.346ns (routing 1.159ns, distribution 1.187ns)
  Clock Net Delay (Destination): 2.608ns (routing 1.266ns, distribution 1.342ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.346     5.298    <hidden>
    SLICE_X37Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     5.410 r  <hidden>
                         net (fo=1, routed)           0.384     5.794    <hidden>
    SLICE_X30Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.608     5.350    <hidden>
    SLICE_X30Y65         FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.621    
    SLICE_X30Y65         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     5.722    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.722    
                         arrival time                           5.794    
  -------------------------------------------------------------------
                         slack                                  0.072    





---------------------------------------------------------------------------------------------------
From Clock:  clk_dsp_top_dpu_clk_wiz_0
  To Clock:  hier_dpu_GHP_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.799ns (25.471%)  route 2.338ns (74.529%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 9.099 - 3.637 ) 
    Source Clock Delay      (SCD):    5.340ns = ( 7.158 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.598ns (routing 1.266ns, distribution 1.332ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.159ns, distribution 1.351ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.598     5.340    <hidden>
    SLICE_X24Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y68         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     5.454 r  <hidden>
                         net (fo=2, routed)           1.944     7.398    <hidden>
    SLICE_X22Y224        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.152     7.550 r  <hidden>
                         net (fo=2, routed)           0.319     7.869    <hidden>
    SLICE_X22Y224        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.187     8.056 r  <hidden>
                         net (fo=1, routed)           0.011     8.067    <hidden>
    SLICE_X22Y224        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     8.299 r  <hidden>
                         net (fo=1, routed)           0.030     8.329    <hidden>
    SLICE_X22Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.443 r  <hidden>
                         net (fo=1, routed)           0.034     8.477    <hidden>
    SLICE_X22Y225        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.510     9.099    <hidden>
    SLICE_X22Y225        FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.828    
                         clock uncertainty           -0.057     8.770    
    SLICE_X22Y225        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044     8.814    <hidden>
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.791ns (25.288%)  route 2.337ns (74.712%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 9.099 - 3.637 ) 
    Source Clock Delay      (SCD):    5.340ns = ( 7.158 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.598ns (routing 1.266ns, distribution 1.332ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.159ns, distribution 1.351ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.598     5.340    <hidden>
    SLICE_X24Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y68         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     5.454 r  <hidden>
                         net (fo=2, routed)           1.944     7.398    <hidden>
    SLICE_X22Y224        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.152     7.550 r  <hidden>
                         net (fo=2, routed)           0.319     7.869    <hidden>
    SLICE_X22Y224        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.187     8.056 r  <hidden>
                         net (fo=1, routed)           0.011     8.067    <hidden>
    SLICE_X22Y224        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     8.299 r  <hidden>
                         net (fo=1, routed)           0.030     8.329    <hidden>
    SLICE_X22Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     8.435 r  <hidden>
                         net (fo=1, routed)           0.033     8.468    <hidden>
    SLICE_X22Y225        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.510     9.099    <hidden>
    SLICE_X22Y225        FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.828    
                         clock uncertainty           -0.057     8.770    
    SLICE_X22Y225        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044     8.814    <hidden>
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.745ns (23.737%)  route 2.394ns (76.263%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 9.096 - 3.637 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 7.144 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.584ns (routing 1.266ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.159ns, distribution 1.348ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.584     5.326    <hidden>
    SLICE_X24Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y65         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     5.440 r  <hidden>
                         net (fo=2, routed)           1.936     7.376    <hidden>
    SLICE_X22Y219        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.097     7.473 r  <hidden>
                         net (fo=2, routed)           0.349     7.821    <hidden>
    SLICE_X22Y219        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.136     7.957 r  <hidden>
                         net (fo=1, routed)           0.015     7.972    <hidden>
    SLICE_X22Y219        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     8.191 r  <hidden>
                         net (fo=1, routed)           0.030     8.221    <hidden>
    SLICE_X22Y220        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.286 r  <hidden>
                         net (fo=1, routed)           0.030     8.316    <hidden>
    SLICE_X22Y221        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.430 r  <hidden>
                         net (fo=1, routed)           0.034     8.464    <hidden>
    SLICE_X22Y221        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.507     9.096    <hidden>
    SLICE_X22Y221        FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.825    
                         clock uncertainty           -0.057     8.767    
    SLICE_X22Y221        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044     8.811    <hidden>
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.737ns (23.550%)  route 2.393ns (76.451%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 9.096 - 3.637 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 7.144 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.584ns (routing 1.266ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.159ns, distribution 1.348ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.584     5.326    <hidden>
    SLICE_X24Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y65         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     5.440 r  <hidden>
                         net (fo=2, routed)           1.936     7.376    <hidden>
    SLICE_X22Y219        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.097     7.473 r  <hidden>
                         net (fo=2, routed)           0.349     7.821    <hidden>
    SLICE_X22Y219        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.136     7.957 r  <hidden>
                         net (fo=1, routed)           0.015     7.972    <hidden>
    SLICE_X22Y219        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     8.191 r  <hidden>
                         net (fo=1, routed)           0.030     8.221    <hidden>
    SLICE_X22Y220        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.286 r  <hidden>
                         net (fo=1, routed)           0.030     8.316    <hidden>
    SLICE_X22Y221        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     8.422 r  <hidden>
                         net (fo=1, routed)           0.033     8.455    <hidden>
    SLICE_X22Y221        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.507     9.096    <hidden>
    SLICE_X22Y221        FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.825    
                         clock uncertainty           -0.057     8.767    
    SLICE_X22Y221        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044     8.811    <hidden>
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.778ns (24.969%)  route 2.338ns (75.031%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 9.099 - 3.637 ) 
    Source Clock Delay      (SCD):    5.340ns = ( 7.158 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.598ns (routing 1.266ns, distribution 1.332ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.159ns, distribution 1.351ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.598     5.340    <hidden>
    SLICE_X24Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y68         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     5.454 r  <hidden>
                         net (fo=2, routed)           1.944     7.398    <hidden>
    SLICE_X22Y224        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.152     7.550 r  <hidden>
                         net (fo=2, routed)           0.319     7.869    <hidden>
    SLICE_X22Y224        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.187     8.056 r  <hidden>
                         net (fo=1, routed)           0.011     8.067    <hidden>
    SLICE_X22Y224        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     8.299 r  <hidden>
                         net (fo=1, routed)           0.030     8.329    <hidden>
    SLICE_X22Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     8.422 r  <hidden>
                         net (fo=1, routed)           0.034     8.456    <hidden>
    SLICE_X22Y225        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.510     9.099    <hidden>
    SLICE_X22Y225        FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.828    
                         clock uncertainty           -0.057     8.770    
    SLICE_X22Y225        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     8.814    <hidden>
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 0.724ns (23.223%)  route 2.394ns (76.777%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 9.096 - 3.637 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 7.144 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.584ns (routing 1.266ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.159ns, distribution 1.348ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.584     5.326    <hidden>
    SLICE_X24Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y65         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     5.440 r  <hidden>
                         net (fo=2, routed)           1.936     7.376    <hidden>
    SLICE_X22Y219        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.097     7.473 r  <hidden>
                         net (fo=2, routed)           0.349     7.821    <hidden>
    SLICE_X22Y219        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.136     7.957 r  <hidden>
                         net (fo=1, routed)           0.015     7.972    <hidden>
    SLICE_X22Y219        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     8.191 r  <hidden>
                         net (fo=1, routed)           0.030     8.221    <hidden>
    SLICE_X22Y220        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.286 r  <hidden>
                         net (fo=1, routed)           0.030     8.316    <hidden>
    SLICE_X22Y221        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     8.409 r  <hidden>
                         net (fo=1, routed)           0.034     8.443    <hidden>
    SLICE_X22Y221        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.507     9.096    <hidden>
    SLICE_X22Y221        FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.825    
                         clock uncertainty           -0.057     8.767    
    SLICE_X22Y221        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     8.811    <hidden>
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.763ns (24.621%)  route 2.336ns (75.379%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 9.099 - 3.637 ) 
    Source Clock Delay      (SCD):    5.340ns = ( 7.158 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.598ns (routing 1.266ns, distribution 1.332ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.159ns, distribution 1.351ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.598     5.340    <hidden>
    SLICE_X24Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y68         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     5.454 r  <hidden>
                         net (fo=2, routed)           1.944     7.398    <hidden>
    SLICE_X22Y224        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.152     7.550 r  <hidden>
                         net (fo=2, routed)           0.319     7.869    <hidden>
    SLICE_X22Y224        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.187     8.056 r  <hidden>
                         net (fo=1, routed)           0.011     8.067    <hidden>
    SLICE_X22Y224        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     8.299 r  <hidden>
                         net (fo=1, routed)           0.030     8.329    <hidden>
    SLICE_X22Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.407 r  <hidden>
                         net (fo=1, routed)           0.032     8.439    <hidden>
    SLICE_X22Y225        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.510     9.099    <hidden>
    SLICE_X22Y225        FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.828    
                         clock uncertainty           -0.057     8.770    
    SLICE_X22Y225        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044     8.814    <hidden>
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.799ns (27.258%)  route 2.132ns (72.742%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.487ns = ( 9.124 - 3.637 ) 
    Source Clock Delay      (SCD):    5.524ns = ( 7.342 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.782ns (routing 1.266ns, distribution 1.516ns)
  Clock Net Delay (Destination): 2.535ns (routing 1.159ns, distribution 1.376ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.782     5.524    <hidden>
    SLICE_X22Y197        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y197        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     5.637 r  <hidden>
                         net (fo=2, routed)           1.737     7.374    <hidden>
    SLICE_X52Y194        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.088     7.462 r  <hidden>
                         net (fo=2, routed)           0.290     7.752    <hidden>
    SLICE_X52Y194        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.187     7.939 r  <hidden>
                         net (fo=1, routed)           0.011     7.950    <hidden>
    SLICE_X52Y194        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     8.182 r  <hidden>
                         net (fo=1, routed)           0.030     8.212    <hidden>
    SLICE_X52Y195        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.277 r  <hidden>
                         net (fo=1, routed)           0.030     8.307    <hidden>
    SLICE_X52Y196        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.421 r  <hidden>
                         net (fo=1, routed)           0.034     8.455    <hidden>
    SLICE_X52Y196        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.535     9.124    <hidden>
    SLICE_X52Y196        FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.853    
                         clock uncertainty           -0.057     8.795    
    SLICE_X52Y196        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044     8.839    <hidden>
  -------------------------------------------------------------------
                         required time                          8.839    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.709ns (22.867%)  route 2.392ns (77.133%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 9.096 - 3.637 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 7.144 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.584ns (routing 1.266ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.159ns, distribution 1.348ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.584     5.326    <hidden>
    SLICE_X24Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y65         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     5.440 r  <hidden>
                         net (fo=2, routed)           1.936     7.376    <hidden>
    SLICE_X22Y219        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.097     7.473 r  <hidden>
                         net (fo=2, routed)           0.349     7.821    <hidden>
    SLICE_X22Y219        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.136     7.957 r  <hidden>
                         net (fo=1, routed)           0.015     7.972    <hidden>
    SLICE_X22Y219        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     8.191 r  <hidden>
                         net (fo=1, routed)           0.030     8.221    <hidden>
    SLICE_X22Y220        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.286 r  <hidden>
                         net (fo=1, routed)           0.030     8.316    <hidden>
    SLICE_X22Y221        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.394 r  <hidden>
                         net (fo=1, routed)           0.032     8.426    <hidden>
    SLICE_X22Y221        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.507     9.096    <hidden>
    SLICE_X22Y221        FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.825    
                         clock uncertainty           -0.057     8.767    
    SLICE_X22Y221        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044     8.811    <hidden>
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_GHP_CLK_O rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.793ns (26.908%)  route 2.154ns (73.092%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns = ( 8.956 - 3.637 ) 
    Source Clock Delay      (SCD):    5.336ns = ( 7.154 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.594ns (routing 1.266ns, distribution 1.328ns)
  Clock Net Delay (Destination): 2.367ns (routing 1.159ns, distribution 1.208ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.594     5.336    <hidden>
    SLICE_X30Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.449 r  <hidden>
                         net (fo=2, routed)           1.778     7.227    <hidden>
    SLICE_X23Y195        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.144     7.371 r  <hidden>
                         net (fo=2, routed)           0.270     7.641    <hidden>
    SLICE_X23Y195        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.186     7.827 r  <hidden>
                         net (fo=1, routed)           0.012     7.839    <hidden>
    SLICE_X23Y195        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     8.010 r  <hidden>
                         net (fo=1, routed)           0.030     8.040    <hidden>
    SLICE_X23Y196        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.105 r  <hidden>
                         net (fo=1, routed)           0.030     8.135    <hidden>
    SLICE_X23Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.249 r  <hidden>
                         net (fo=1, routed)           0.034     8.283    <hidden>
    SLICE_X23Y197        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     5.432    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.047 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.380    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.589 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.367     8.956    <hidden>
    SLICE_X23Y197        FDRE                                         r  <hidden>
                         clock pessimism             -0.271     8.685    
                         clock uncertainty           -0.057     8.627    
    SLICE_X23Y197        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044     8.671    <hidden>
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  0.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.244ns (52.928%)  route 0.217ns (47.072%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.545ns
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.521ns (routing 1.164ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.803ns (routing 1.260ns, distribution 1.543ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.521     5.473    <hidden>
    SLICE_X9Y111         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.585 r  <hidden>
                         net (fo=2, routed)           0.192     5.777    <hidden>
    SLICE_X9Y112         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     5.873 r  <hidden>
                         net (fo=1, routed)           0.013     5.886    <hidden>
    SLICE_X9Y112         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.036     5.922 r  <hidden>
                         net (fo=1, routed)           0.012     5.934    <hidden>
    SLICE_X9Y112         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.803     5.545    <hidden>
    SLICE_X9Y112         FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.816    
    SLICE_X9Y112         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     5.917    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.917    
                         arrival time                           5.934    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.247ns (53.004%)  route 0.219ns (46.996%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.508ns
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.496ns (routing 1.164ns, distribution 1.332ns)
  Clock Net Delay (Destination): 2.766ns (routing 1.260ns, distribution 1.506ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.496     5.448    <hidden>
    SLICE_X16Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y84         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     5.560 r  <hidden>
                         net (fo=2, routed)           0.196     5.756    <hidden>
    SLICE_X16Y85         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     5.854 r  <hidden>
                         net (fo=1, routed)           0.011     5.865    <hidden>
    SLICE_X16Y85         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.037     5.902 r  <hidden>
                         net (fo=1, routed)           0.012     5.914    <hidden>
    SLICE_X16Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.766     5.508    <hidden>
    SLICE_X16Y85         FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.779    
    SLICE_X16Y85         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     5.880    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.880    
                         arrival time                           5.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.290ns (63.457%)  route 0.167ns (36.543%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.518ns
    Source Clock Delay      (SCD):    5.470ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.518ns (routing 1.164ns, distribution 1.354ns)
  Clock Net Delay (Destination): 2.776ns (routing 1.260ns, distribution 1.516ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.518     5.470    <hidden>
    SLICE_X10Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     5.583 r  <hidden>
                         net (fo=2, routed)           0.137     5.720    <hidden>
    SLICE_X10Y109        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.138     5.858 r  <hidden>
                         net (fo=1, routed)           0.018     5.876    <hidden>
    SLICE_X10Y109        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.039     5.915 r  <hidden>
                         net (fo=1, routed)           0.012     5.927    <hidden>
    SLICE_X10Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.776     5.518    <hidden>
    SLICE_X10Y109        FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.789    
    SLICE_X10Y109        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     5.889    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.889    
                         arrival time                           5.927    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.269ns (55.350%)  route 0.217ns (44.650%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.545ns
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.521ns (routing 1.164ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.803ns (routing 1.260ns, distribution 1.543ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.521     5.473    <hidden>
    SLICE_X9Y111         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.585 r  <hidden>
                         net (fo=2, routed)           0.192     5.777    <hidden>
    SLICE_X9Y112         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     5.873 r  <hidden>
                         net (fo=1, routed)           0.013     5.886    <hidden>
    SLICE_X9Y112         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.061     5.947 r  <hidden>
                         net (fo=1, routed)           0.012     5.959    <hidden>
    SLICE_X9Y112         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.803     5.545    <hidden>
    SLICE_X9Y112         FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.816    
    SLICE_X9Y112         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     5.917    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.917    
                         arrival time                           5.959    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.206ns (42.387%)  route 0.280ns (57.613%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.520ns
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.505ns (routing 1.164ns, distribution 1.341ns)
  Clock Net Delay (Destination): 2.778ns (routing 1.260ns, distribution 1.518ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.505     5.457    <hidden>
    SLICE_X11Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.570 r  <hidden>
                         net (fo=2, routed)           0.255     5.825    <hidden>
    SLICE_X10Y109        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     5.878 r  <hidden>
                         net (fo=1, routed)           0.014     5.892    <hidden>
    SLICE_X10Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.040     5.932 r  <hidden>
                         net (fo=1, routed)           0.011     5.943    <hidden>
    SLICE_X10Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.778     5.520    <hidden>
    SLICE_X10Y109        FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.791    
    SLICE_X10Y109        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     5.892    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.892    
                         arrival time                           5.943    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.269ns (59.513%)  route 0.183ns (40.487%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.481ns
    Source Clock Delay      (SCD):    5.452ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.500ns (routing 1.164ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.739ns (routing 1.260ns, distribution 1.479ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.500     5.452    <hidden>
    SLICE_X16Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     5.564 r  <hidden>
                         net (fo=2, routed)           0.160     5.724    <hidden>
    SLICE_X16Y36         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.121     5.845 r  <hidden>
                         net (fo=1, routed)           0.011     5.856    <hidden>
    SLICE_X16Y36         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.036     5.892 r  <hidden>
                         net (fo=1, routed)           0.012     5.904    <hidden>
    SLICE_X16Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.739     5.481    <hidden>
    SLICE_X16Y36         FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.752    
    SLICE_X16Y36         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     5.853    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.853    
                         arrival time                           5.904    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.288ns (55.598%)  route 0.230ns (44.401%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.541ns
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.495ns (routing 1.164ns, distribution 1.331ns)
  Clock Net Delay (Destination): 2.799ns (routing 1.260ns, distribution 1.539ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.495     5.447    <hidden>
    SLICE_X14Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     5.559 r  <hidden>
                         net (fo=2, routed)           0.207     5.766    <hidden>
    SLICE_X14Y69         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.139     5.905 r  <hidden>
                         net (fo=1, routed)           0.011     5.916    <hidden>
    SLICE_X14Y69         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.037     5.953 r  <hidden>
                         net (fo=1, routed)           0.012     5.965    <hidden>
    SLICE_X14Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.799     5.541    <hidden>
    SLICE_X14Y69         FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.812    
    SLICE_X14Y69         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     5.913    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.913    
                         arrival time                           5.965    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.599%)  route 0.272ns (59.401%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.489ns
    Source Clock Delay      (SCD):    5.456ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.504ns (routing 1.164ns, distribution 1.340ns)
  Clock Net Delay (Destination): 2.747ns (routing 1.260ns, distribution 1.487ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.504     5.456    <hidden>
    SLICE_X16Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     5.571 r  <hidden>
                         net (fo=2, routed)           0.249     5.820    <hidden>
    SLICE_X16Y55         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.034     5.854 r  <hidden>
                         net (fo=1, routed)           0.011     5.865    <hidden>
    SLICE_X16Y55         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.037     5.902 r  <hidden>
                         net (fo=1, routed)           0.012     5.914    <hidden>
    SLICE_X16Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.747     5.489    <hidden>
    SLICE_X16Y55         FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.760    
    SLICE_X16Y55         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     5.861    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.861    
                         arrival time                           5.914    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.269ns (54.786%)  route 0.222ns (45.214%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.509ns (routing 1.164ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.781ns (routing 1.260ns, distribution 1.521ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.509     5.461    <hidden>
    SLICE_X9Y102         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.573 r  <hidden>
                         net (fo=2, routed)           0.197     5.770    <hidden>
    SLICE_X9Y101         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.121     5.891 r  <hidden>
                         net (fo=1, routed)           0.013     5.904    <hidden>
    SLICE_X9Y101         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.036     5.940 r  <hidden>
                         net (fo=1, routed)           0.012     5.952    <hidden>
    SLICE_X9Y101         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.781     5.523    <hidden>
    SLICE_X9Y101         FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.794    
    SLICE_X9Y101         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     5.895    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.895    
                         arrival time                           5.952    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_GHP_CLK_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_GHP_CLK_O rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.200ns (46.083%)  route 0.234ns (53.917%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.535ns
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      2.583ns (routing 1.164ns, distribution 1.419ns)
  Clock Net Delay (Destination): 2.793ns (routing 1.260ns, distribution 1.533ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y15     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=41101, routed)       2.583     5.535    <hidden>
    SLICE_X9Y124         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.647 r  <hidden>
                         net (fo=2, routed)           0.209     5.856    <hidden>
    SLICE_X9Y109         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.051     5.907 r  <hidden>
                         net (fo=1, routed)           0.013     5.920    <hidden>
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.037     5.957 r  <hidden>
                         net (fo=1, routed)           0.012     5.969    <hidden>
    SLICE_X9Y109         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.793     5.535    <hidden>
    SLICE_X9Y109         FDRE                                         r  <hidden>
                         clock pessimism              0.271     5.806    
    SLICE_X9Y109         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     5.907    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.907    
                         arrival time                           5.969    
  -------------------------------------------------------------------
                         slack                                  0.063    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.456ns  (logic 0.228ns (15.659%)  route 1.228ns (84.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.882ns (routing 0.872ns, distribution 1.010ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.825     0.825    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y209         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     1.053 r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.403     1.456    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y209         FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.882     2.098    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y209         FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.106ns (19.925%)  route 0.426ns (80.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.257ns (routing 0.573ns, distribution 0.684ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.298     0.298    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y209         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.106     0.404 r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.128     0.532    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y209         FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.257     1.444    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y209         FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  hier_dpu_GHP_CLK_O
  To Clock:  clk_pl_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.091ns  (logic 0.870ns (28.142%)  route 2.221ns (71.858%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.835ns (routing 1.260ns, distribution 1.575ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.872ns, distribution 0.994ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.835     5.577    <hidden>
    SLICE_X5Y144         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.689 r  <hidden>
                         net (fo=2, routed)           0.488     6.177    <hidden>
    SLICE_X6Y146         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221     6.398 r  <hidden>
                         net (fo=1, routed)           0.015     6.413    <hidden>
    SLICE_X6Y146         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.088     6.501 r  <hidden>
                         net (fo=1, routed)           0.000     6.501    <hidden>
    SLICE_X6Y146         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.031     6.532 r  <hidden>
                         net (fo=1, routed)           0.751     7.283    <hidden>
    SLICE_X6Y150         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     7.436 r  <hidden>
                         net (fo=1, routed)           0.447     7.883    <hidden>
    SLICE_X6Y150         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     8.068 r  <hidden>
                         net (fo=1, routed)           0.424     8.492    <hidden>
    SLICE_X2Y166         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.080     8.572 r  <hidden>
                         net (fo=1, routed)           0.096     8.668    <hidden>
    SLICE_X2Y166         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.866     2.082    <hidden>
    SLICE_X2Y166         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.653ns  (logic 0.617ns (23.253%)  route 2.036ns (76.747%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    5.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.827ns (routing 1.260ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.872ns, distribution 0.994ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.827     5.569    <hidden>
    SLICE_X4Y142         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     5.681 r  <hidden>
                         net (fo=2, routed)           0.741     6.422    <hidden>
    SLICE_X8Y144         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.149     6.571 r  <hidden>
                         net (fo=1, routed)           0.029     6.600    <hidden>
    SLICE_X8Y144         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.098     6.698 r  <hidden>
                         net (fo=1, routed)           0.000     6.698    <hidden>
    SLICE_X8Y144         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.036     6.734 r  <hidden>
                         net (fo=1, routed)           0.555     7.289    <hidden>
    SLICE_X7Y153         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     7.373 r  <hidden>
                         net (fo=1, routed)           0.105     7.478    <hidden>
    SLICE_X6Y153         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     7.536 r  <hidden>
                         net (fo=1, routed)           0.511     8.047    <hidden>
    SLICE_X2Y166         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.080     8.127 r  <hidden>
                         net (fo=1, routed)           0.095     8.222    <hidden>
    SLICE_X2Y166         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.866     2.082    <hidden>
    SLICE_X2Y166         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.532ns  (logic 0.612ns (24.170%)  route 1.920ns (75.830%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    5.591ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.849ns (routing 1.260ns, distribution 1.589ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.872ns, distribution 0.978ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.849     5.591    <hidden>
    SLICE_X3Y143         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.705 r  <hidden>
                         net (fo=2, routed)           0.991     6.696    <hidden>
    SLICE_X5Y145         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.138     6.834 r  <hidden>
                         net (fo=1, routed)           0.017     6.851    <hidden>
    SLICE_X5Y145         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.093     6.944 r  <hidden>
                         net (fo=1, routed)           0.000     6.944    <hidden>
    SLICE_X5Y145         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.033     6.977 r  <hidden>
                         net (fo=1, routed)           0.364     7.341    <hidden>
    SLICE_X6Y150         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     7.492 f  <hidden>
                         net (fo=1, routed)           0.475     7.967    <hidden>
    SLICE_X5Y163         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.083     8.050 r  <hidden>
                         net (fo=1, routed)           0.073     8.123    <hidden>
    SLICE_X5Y163         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.850     2.066    <hidden>
    SLICE_X5Y163         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.458ns  (logic 0.828ns (33.681%)  route 1.630ns (66.319%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    5.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.822ns (routing 1.260ns, distribution 1.562ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.872ns, distribution 0.997ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.822     5.564    <hidden>
    SLICE_X5Y143         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     5.680 r  <hidden>
                         net (fo=2, routed)           0.544     6.224    <hidden>
    SLICE_X5Y146         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     6.444 r  <hidden>
                         net (fo=1, routed)           0.029     6.473    <hidden>
    SLICE_X5Y146         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.098     6.571 r  <hidden>
                         net (fo=1, routed)           0.000     6.571    <hidden>
    SLICE_X5Y146         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.036     6.607 r  <hidden>
                         net (fo=1, routed)           0.471     7.078    <hidden>
    SLICE_X5Y156         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.220     7.298 r  <hidden>
                         net (fo=1, routed)           0.552     7.850    <hidden>
    SLICE_X2Y172         LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.138     7.988 r  <hidden>
                         net (fo=1, routed)           0.034     8.022    <hidden>
    SLICE_X2Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.869     2.085    <hidden>
    SLICE_X2Y172         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.357ns  (logic 0.720ns (30.547%)  route 1.637ns (69.453%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -3.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    5.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.813ns (routing 1.260ns, distribution 1.553ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.872ns, distribution 0.997ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.813     5.555    <hidden>
    SLICE_X4Y152         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.667 r  <hidden>
                         net (fo=1, routed)           0.445     6.112    <hidden>
    SLICE_X3Y153         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     6.249 r  <hidden>
                         net (fo=1, routed)           0.389     6.638    <hidden>
    SLICE_X0Y156         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     6.826 r  <hidden>
                         net (fo=1, routed)           0.271     7.097    <hidden>
    SLICE_X5Y156         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     7.283 r  <hidden>
                         net (fo=1, routed)           0.494     7.777    <hidden>
    SLICE_X2Y172         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.097     7.874 r  <hidden>
                         net (fo=1, routed)           0.038     7.912    <hidden>
    SLICE_X2Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.869     2.085    <hidden>
    SLICE_X2Y172         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.264ns  (logic 0.737ns (32.546%)  route 1.527ns (67.454%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.828ns (routing 1.260ns, distribution 1.568ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.872ns, distribution 0.991ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.828     5.570    <hidden>
    SLICE_X4Y141         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.683 r  <hidden>
                         net (fo=2, routed)           0.354     6.037    <hidden>
    SLICE_X1Y140         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.226     6.263 r  <hidden>
                         net (fo=1, routed)           0.021     6.284    <hidden>
    SLICE_X1Y140         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.094     6.378 r  <hidden>
                         net (fo=1, routed)           0.000     6.378    <hidden>
    SLICE_X1Y140         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.032     6.410 r  <hidden>
                         net (fo=1, routed)           0.506     6.916    <hidden>
    SLICE_X0Y150         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.137     7.053 f  <hidden>
                         net (fo=1, routed)           0.551     7.604    <hidden>
    SLICE_X2Y174         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135     7.739 r  <hidden>
                         net (fo=1, routed)           0.095     7.834    <hidden>
    SLICE_X2Y174         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.863     2.079    <hidden>
    SLICE_X2Y174         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.231ns  (logic 0.803ns (35.985%)  route 1.428ns (64.015%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.828ns (routing 1.260ns, distribution 1.568ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.872ns, distribution 0.986ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.828     5.570    <hidden>
    SLICE_X4Y141         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     5.686 r  <hidden>
                         net (fo=2, routed)           0.295     5.981    <hidden>
    SLICE_X1Y141         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.226     6.207 r  <hidden>
                         net (fo=1, routed)           0.021     6.228    <hidden>
    SLICE_X1Y141         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.094     6.322 r  <hidden>
                         net (fo=1, routed)           0.000     6.322    <hidden>
    SLICE_X1Y141         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.032     6.354 r  <hidden>
                         net (fo=1, routed)           0.371     6.725    <hidden>
    SLICE_X1Y151         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     6.948 r  <hidden>
                         net (fo=1, routed)           0.101     7.049    <hidden>
    SLICE_X1Y151         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.105 r  <hidden>
                         net (fo=1, routed)           0.544     7.649    <hidden>
    SLICE_X1Y174         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056     7.705 r  <hidden>
                         net (fo=1, routed)           0.096     7.801    <hidden>
    SLICE_X1Y174         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.858     2.074    <hidden>
    SLICE_X1Y174         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.230ns  (logic 0.657ns (29.466%)  route 1.573ns (70.534%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.828ns (routing 1.260ns, distribution 1.568ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.872ns, distribution 0.985ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.828     5.570    <hidden>
    SLICE_X3Y140         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.685 r  <hidden>
                         net (fo=3, routed)           0.376     6.061    <hidden>
    SLICE_X2Y139         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.152     6.213 r  <hidden>
                         net (fo=1, routed)           0.015     6.228    <hidden>
    SLICE_X2Y139         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.091     6.319 r  <hidden>
                         net (fo=1, routed)           0.000     6.319    <hidden>
    SLICE_X2Y139         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.033     6.352 r  <hidden>
                         net (fo=1, routed)           0.451     6.803    <hidden>
    SLICE_X3Y149         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.186     6.989 f  <hidden>
                         net (fo=1, routed)           0.636     7.625    <hidden>
    SLICE_X1Y173         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     7.705 r  <hidden>
                         net (fo=1, routed)           0.095     7.800    <hidden>
    SLICE_X1Y173         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.857     2.073    <hidden>
    SLICE_X1Y173         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.263ns  (logic 0.570ns (25.188%)  route 1.693ns (74.812%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -3.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.786ns (routing 1.260ns, distribution 1.526ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.872ns, distribution 0.985ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.786     5.528    <hidden>
    SLICE_X3Y88          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.642 r  <hidden>
                         net (fo=1, routed)           0.811     6.453    <hidden>
    SLICE_X3Y153         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.137     6.590 r  <hidden>
                         net (fo=1, routed)           0.226     6.816    <hidden>
    SLICE_X5Y155         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     6.898 r  <hidden>
                         net (fo=1, routed)           0.059     6.957    <hidden>
    SLICE_X5Y155         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     7.041 r  <hidden>
                         net (fo=1, routed)           0.527     7.568    <hidden>
    SLICE_X3Y174         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     7.721 r  <hidden>
                         net (fo=1, routed)           0.070     7.791    <hidden>
    SLICE_X3Y174         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.857     2.073    <hidden>
    SLICE_X3Y174         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.209ns  (logic 0.748ns (33.861%)  route 1.461ns (66.139%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -3.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.836ns (routing 1.260ns, distribution 1.576ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.872ns, distribution 0.973ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.974     1.974    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.121 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.500    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.742 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.836     5.578    <hidden>
    SLICE_X7Y126         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.691 r  <hidden>
                         net (fo=1, routed)           0.658     6.349    <hidden>
    SLICE_X6Y156         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.186     6.535 f  <hidden>
                         net (fo=1, routed)           0.338     6.873    <hidden>
    SLICE_X0Y160         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.221     7.094 f  <hidden>
                         net (fo=1, routed)           0.385     7.479    <hidden>
    SLICE_X1Y162         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.228     7.707 r  <hidden>
                         net (fo=1, routed)           0.080     7.787    <hidden>
    SLICE_X1Y162         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.845     2.061    <hidden>
    SLICE_X1Y162         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.232ns (52.489%)  route 0.210ns (47.511%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.532ns (routing 0.687ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.573ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.069     1.069    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.397 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.590    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.710 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.532     3.242    <hidden>
    SLICE_X1Y159         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.324 r  <hidden>
                         net (fo=1, routed)           0.025     3.349    <hidden>
    SLICE_X1Y159         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     3.386 r  <hidden>
                         net (fo=1, routed)           0.025     3.411    <hidden>
    SLICE_X1Y159         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.037     3.448 r  <hidden>
                         net (fo=1, routed)           0.133     3.581    <hidden>
    SLICE_X2Y166         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.076     3.657 r  <hidden>
                         net (fo=1, routed)           0.027     3.684    <hidden>
    SLICE_X2Y166         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.245     1.432    <hidden>
    SLICE_X2Y166         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.180ns (37.657%)  route 0.298ns (62.343%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.534ns (routing 0.687ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.573ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.069     1.069    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.397 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.590    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.710 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.534     3.244    <hidden>
    SLICE_X2Y157         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.328 r  <hidden>
                         net (fo=1, routed)           0.073     3.401    <hidden>
    SLICE_X2Y157         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.021     3.422 r  <hidden>
                         net (fo=1, routed)           0.053     3.475    <hidden>
    SLICE_X2Y159         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.038     3.513 f  <hidden>
                         net (fo=1, routed)           0.143     3.656    <hidden>
    SLICE_X2Y174         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.037     3.693 r  <hidden>
                         net (fo=1, routed)           0.029     3.722    <hidden>
    SLICE_X2Y174         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.242     1.429    <hidden>
    SLICE_X2Y174         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.245ns (51.579%)  route 0.230ns (48.421%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -1.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.538ns (routing 0.687ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.573ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.069     1.069    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.397 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.590    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.710 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.538     3.248    <hidden>
    SLICE_X6Y153         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.332 r  <hidden>
                         net (fo=1, routed)           0.024     3.356    <hidden>
    SLICE_X6Y153         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.038     3.394 r  <hidden>
                         net (fo=1, routed)           0.048     3.442    <hidden>
    SLICE_X6Y153         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.037     3.479 r  <hidden>
                         net (fo=1, routed)           0.022     3.501    <hidden>
    SLICE_X6Y153         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.021     3.522 r  <hidden>
                         net (fo=1, routed)           0.128     3.650    <hidden>
    SLICE_X3Y164         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.065     3.715 r  <hidden>
                         net (fo=1, routed)           0.008     3.723    <hidden>
    SLICE_X3Y164         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.229     1.416    <hidden>
    SLICE_X3Y164         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.232ns (45.941%)  route 0.273ns (54.059%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.532ns (routing 0.687ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.573ns, distribution 0.658ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.069     1.069    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.397 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.590    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.710 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.532     3.242    <hidden>
    SLICE_X3Y151         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.326 r  <hidden>
                         net (fo=1, routed)           0.050     3.376    <hidden>
    SLICE_X4Y151         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     3.413 r  <hidden>
                         net (fo=1, routed)           0.050     3.463    <hidden>
    SLICE_X4Y150         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.090     3.553 f  <hidden>
                         net (fo=1, routed)           0.150     3.703    <hidden>
    SLICE_X5Y163         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.021     3.724 r  <hidden>
                         net (fo=1, routed)           0.023     3.747    <hidden>
    SLICE_X5Y163         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.231     1.418    <hidden>
    SLICE_X5Y163         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.507ns  (logic 0.213ns (42.012%)  route 0.294ns (57.988%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.539ns (routing 0.687ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.573ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.069     1.069    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.397 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.590    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.710 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.539     3.249    <hidden>
    SLICE_X1Y179         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.335 r  <hidden>
                         net (fo=1, routed)           0.167     3.502    <hidden>
    SLICE_X3Y164         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.592 r  <hidden>
                         net (fo=1, routed)           0.109     3.701    <hidden>
    SLICE_X3Y164         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.037     3.738 r  <hidden>
                         net (fo=1, routed)           0.018     3.756    <hidden>
    SLICE_X3Y164         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.229     1.416    <hidden>
    SLICE_X3Y164         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.240ns (46.967%)  route 0.271ns (53.033%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.539ns (routing 0.687ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.573ns, distribution 0.665ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.069     1.069    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.397 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.590    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.710 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.539     3.249    <hidden>
    SLICE_X1Y179         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     3.332 r  <hidden>
                         net (fo=1, routed)           0.177     3.509    <hidden>
    SLICE_X3Y172         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.599 r  <hidden>
                         net (fo=1, routed)           0.076     3.675    <hidden>
    SLICE_X3Y173         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.067     3.742 r  <hidden>
                         net (fo=1, routed)           0.018     3.760    <hidden>
    SLICE_X3Y173         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.238     1.425    <hidden>
    SLICE_X3Y173         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.162ns (29.882%)  route 0.380ns (70.118%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.540ns (routing 0.687ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.573ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.069     1.069    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.397 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.590    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.710 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.540     3.250    <hidden>
    SLICE_X5Y153         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y153         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.333 r  <hidden>
                         net (fo=2, routed)           0.092     3.425    <hidden>
    SLICE_X4Y150         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037     3.462 r  <hidden>
                         net (fo=1, routed)           0.047     3.509    <hidden>
    SLICE_X4Y150         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.021     3.530 f  <hidden>
                         net (fo=1, routed)           0.217     3.747    <hidden>
    SLICE_X2Y174         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.021     3.768 r  <hidden>
                         net (fo=1, routed)           0.024     3.792    <hidden>
    SLICE_X2Y174         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.242     1.429    <hidden>
    SLICE_X2Y174         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.173ns (30.411%)  route 0.396ns (69.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.532ns (routing 0.687ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.573ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.069     1.069    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.397 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.590    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.710 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.532     3.242    <hidden>
    SLICE_X1Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.325 r  <hidden>
                         net (fo=6, routed)           0.120     3.444    <hidden>
    SLICE_X3Y149         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.090     3.534 r  <hidden>
                         net (fo=2, routed)           0.276     3.810    <hidden>
    SLICE_X2Y174         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.242     1.429    <hidden>
    SLICE_X2Y174         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.300ns (49.423%)  route 0.307ns (50.577%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.534ns (routing 0.687ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.573ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.069     1.069    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.397 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.590    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.710 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.534     3.244    <hidden>
    SLICE_X2Y157         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.326 r  <hidden>
                         net (fo=1, routed)           0.055     3.381    <hidden>
    SLICE_X2Y157         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.077     3.458 r  <hidden>
                         net (fo=1, routed)           0.090     3.548    <hidden>
    SLICE_X5Y156         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     3.586 f  <hidden>
                         net (fo=1, routed)           0.135     3.721    <hidden>
    SLICE_X5Y163         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.103     3.824 r  <hidden>
                         net (fo=1, routed)           0.027     3.851    <hidden>
    SLICE_X5Y163         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.232     1.419    <hidden>
    SLICE_X5Y163         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.255ns (41.396%)  route 0.361ns (58.604%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.537ns (routing 0.687ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.573ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.069     1.069    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.397 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.590    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.710 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.537     3.247    <hidden>
    SLICE_X3Y158         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y158         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.331 r  <hidden>
                         net (fo=1, routed)           0.078     3.409    <hidden>
    SLICE_X5Y158         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     3.446 r  <hidden>
                         net (fo=1, routed)           0.194     3.640    <hidden>
    SLICE_X1Y167         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.067     3.707 f  <hidden>
                         net (fo=1, routed)           0.080     3.787    <hidden>
    SLICE_X1Y171         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.067     3.854 r  <hidden>
                         net (fo=1, routed)           0.009     3.863    <hidden>
    SLICE_X1Y171         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.236     1.423    <hidden>
    SLICE_X1Y171         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  hier_dpu_GHP_CLK_O

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.138ns  (logic 0.819ns (38.298%)  route 1.319ns (61.702%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.532ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.055ns (routing 0.954ns, distribution 1.101ns)
  Clock Net Delay (Destination): 2.580ns (routing 1.159ns, distribution 1.421ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.055     2.322    <hidden>
    SLICE_X3Y167         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.438 r  <hidden>
                         net (fo=7, routed)           0.838     3.277    <hidden>
    SLICE_X1Y133         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.151     3.428 r  <hidden>
                         net (fo=1, routed)           0.032     3.460    <hidden>
    SLICE_X1Y133         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[3])
                                                      0.195     3.655 r  <hidden>
                         net (fo=1, routed)           0.265     3.920    <hidden>
    SLICE_X3Y130         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.136     4.056 r  <hidden>
                         net (fo=1, routed)           0.115     4.171    <hidden>
    SLICE_X3Y130         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.221     4.392 r  <hidden>
                         net (fo=1, routed)           0.069     4.461    <hidden>
    SLICE_X3Y130         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.580     5.532    <hidden>
    SLICE_X3Y130         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.066ns  (logic 0.936ns (45.310%)  route 1.130ns (54.690%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        3.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.039ns (routing 0.954ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.562ns (routing 1.159ns, distribution 1.403ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.039     2.306    <hidden>
    SLICE_X0Y164         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.421 r  <hidden>
                         net (fo=7, routed)           0.506     2.927    <hidden>
    SLICE_X3Y137         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.186     3.113 f  <hidden>
                         net (fo=1, routed)           0.271     3.384    <hidden>
    SLICE_X3Y137         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     3.605 r  <hidden>
                         net (fo=2, routed)           0.199     3.804    <hidden>
    SLICE_X4Y136         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     3.993 r  <hidden>
                         net (fo=1, routed)           0.073     4.066    <hidden>
    SLICE_X4Y136         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.291 r  <hidden>
                         net (fo=1, routed)           0.081     4.372    <hidden>
    SLICE_X4Y136         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.562     5.514    <hidden>
    SLICE_X4Y136         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.975ns  (logic 0.672ns (34.033%)  route 1.303ns (65.967%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT4=1)
  Clock Path Skew:        3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.039ns (routing 0.954ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.557ns (routing 1.159ns, distribution 1.398ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.039     2.306    <hidden>
    SLICE_X0Y164         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.421 r  <hidden>
                         net (fo=5, routed)           0.749     3.170    <hidden>
    SLICE_X0Y152         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     3.358 r  <hidden>
                         net (fo=1, routed)           0.014     3.372    <hidden>
    SLICE_X0Y152         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.313     3.685 r  <hidden>
                         net (fo=1, routed)           0.471     4.156    <hidden>
    SLICE_X3Y149         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     4.212 r  <hidden>
                         net (fo=1, routed)           0.069     4.281    <hidden>
    SLICE_X3Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.557     5.509    <hidden>
    SLICE_X3Y149         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.726ns  (logic 0.674ns (39.060%)  route 1.052ns (60.940%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT4=1)
  Clock Path Skew:        3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.039ns (routing 0.954ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.557ns (routing 1.159ns, distribution 1.398ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.039     2.306    <hidden>
    SLICE_X0Y164         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.421 r  <hidden>
                         net (fo=5, routed)           0.748     3.169    <hidden>
    SLICE_X3Y150         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     3.357 r  <hidden>
                         net (fo=1, routed)           0.014     3.371    <hidden>
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.313     3.684 r  <hidden>
                         net (fo=1, routed)           0.223     3.907    <hidden>
    SLICE_X3Y149         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.058     3.965 r  <hidden>
                         net (fo=1, routed)           0.067     4.032    <hidden>
    SLICE_X3Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.557     5.509    <hidden>
    SLICE_X3Y149         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.568ns  (logic 0.373ns (23.789%)  route 1.195ns (76.211%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.062ns (routing 0.954ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.565ns (routing 1.159ns, distribution 1.406ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.062     2.329    <hidden>
    SLICE_X0Y168         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y168         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     2.445 r  <hidden>
                         net (fo=5, routed)           1.119     3.564    <hidden>
    SLICE_X5Y167         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.151     3.715 r  <hidden>
                         net (fo=1, routed)           0.032     3.747    <hidden>
    SLICE_X5Y167         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.106     3.853 r  <hidden>
                         net (fo=1, routed)           0.044     3.897    <hidden>
    SLICE_X5Y167         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.565     5.517    <hidden>
    SLICE_X5Y167         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.384ns  (logic 0.444ns (32.073%)  route 0.940ns (67.927%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.056ns (routing 0.954ns, distribution 1.102ns)
  Clock Net Delay (Destination): 2.552ns (routing 1.159ns, distribution 1.393ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.056     2.323    <hidden>
    SLICE_X7Y145         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.441 r  <hidden>
                         net (fo=5, routed)           0.867     3.309    <hidden>
    SLICE_X8Y142         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.220     3.529 r  <hidden>
                         net (fo=1, routed)           0.029     3.558    <hidden>
    SLICE_X8Y142         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.106     3.664 r  <hidden>
                         net (fo=1, routed)           0.044     3.708    <hidden>
    SLICE_X8Y142         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.552     5.504    <hidden>
    SLICE_X8Y142         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.287ns  (logic 0.400ns (31.079%)  route 0.887ns (68.921%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.529ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.062ns (routing 0.954ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.159ns, distribution 1.418ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.062     2.329    <hidden>
    SLICE_X0Y168         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y168         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     2.445 r  <hidden>
                         net (fo=5, routed)           0.829     3.274    <hidden>
    SLICE_X6Y169         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     3.462 r  <hidden>
                         net (fo=1, routed)           0.015     3.477    <hidden>
    SLICE_X6Y169         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.096     3.573 r  <hidden>
                         net (fo=1, routed)           0.043     3.616    <hidden>
    SLICE_X6Y169         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.577     5.529    <hidden>
    SLICE_X6Y169         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.259ns  (logic 0.370ns (29.378%)  route 0.889ns (70.622%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.533ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.085ns (routing 0.954ns, distribution 1.131ns)
  Clock Net Delay (Destination): 2.581ns (routing 1.159ns, distribution 1.422ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.085     2.352    <hidden>
    SLICE_X3Y139         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.467 r  <hidden>
                         net (fo=5, routed)           0.825     3.292    <hidden>
    SLICE_X2Y136         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     3.446 r  <hidden>
                         net (fo=1, routed)           0.020     3.466    <hidden>
    SLICE_X2Y136         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.101     3.567 r  <hidden>
                         net (fo=1, routed)           0.044     3.611    <hidden>
    SLICE_X2Y136         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.581     5.533    <hidden>
    SLICE_X2Y136         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.244ns  (logic 0.435ns (34.958%)  route 0.809ns (65.042%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.497ns
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.056ns (routing 0.954ns, distribution 1.102ns)
  Clock Net Delay (Destination): 2.545ns (routing 1.159ns, distribution 1.386ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.056     2.323    <hidden>
    SLICE_X7Y145         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.441 r  <hidden>
                         net (fo=5, routed)           0.751     3.193    <hidden>
    SLICE_X9Y145         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.221     3.414 r  <hidden>
                         net (fo=1, routed)           0.015     3.429    <hidden>
    SLICE_X9Y145         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.096     3.525 r  <hidden>
                         net (fo=1, routed)           0.043     3.568    <hidden>
    SLICE_X9Y145         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.545     5.497    <hidden>
    SLICE_X9Y145         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.218ns  (logic 0.370ns (30.390%)  route 0.848ns (69.610%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.516ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.070ns (routing 0.954ns, distribution 1.116ns)
  Clock Net Delay (Destination): 2.564ns (routing 1.159ns, distribution 1.405ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         2.070     2.337    <hidden>
    SLICE_X4Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.452 r  <hidden>
                         net (fo=5, routed)           0.775     3.227    <hidden>
    SLICE_X5Y166         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     3.376 r  <hidden>
                         net (fo=1, routed)           0.029     3.405    <hidden>
    SLICE_X5Y166         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.106     3.511 r  <hidden>
                         net (fo=1, routed)           0.044     3.555    <hidden>
    SLICE_X5Y166         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.795     1.795    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.410 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.743    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.952 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       2.564     5.516    <hidden>
    SLICE_X5Y166         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.103ns (67.042%)  route 0.051ns (32.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.120ns (routing 0.523ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.682ns (routing 0.747ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.120     1.271    <hidden>
    SLICE_X1Y177         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.353 r  <hidden>
                         net (fo=2, routed)           0.031     1.384    <hidden>
    SLICE_X1Y178         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.021     1.405 r  <hidden>
                         net (fo=1, routed)           0.020     1.425    <hidden>
    SLICE_X1Y178         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.167     1.167    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.276 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.495    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.631 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.682     3.313    <hidden>
    SLICE_X1Y178         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.117ns (62.425%)  route 0.070ns (37.575%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.303ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.111ns (routing 0.523ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.747ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.111     1.262    <hidden>
    SLICE_X0Y146         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     1.347 r  <hidden>
                         net (fo=5, routed)           0.052     1.399    <hidden>
    SLICE_X0Y145         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.021     1.420 r  <hidden>
                         net (fo=1, routed)           0.010     1.430    <hidden>
    SLICE_X0Y145         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.011     1.441 r  <hidden>
                         net (fo=1, routed)           0.008     1.449    <hidden>
    SLICE_X0Y145         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.167     1.167    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.276 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.495    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.631 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.672     3.303    <hidden>
    SLICE_X0Y145         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.115ns (61.160%)  route 0.073ns (38.840%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.299ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.111ns (routing 0.523ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.747ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.111     1.262    <hidden>
    SLICE_X0Y146         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.345 r  <hidden>
                         net (fo=5, routed)           0.058     1.403    <hidden>
    SLICE_X0Y144         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.021     1.424 r  <hidden>
                         net (fo=1, routed)           0.007     1.431    <hidden>
    SLICE_X0Y144         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.011     1.442 r  <hidden>
                         net (fo=1, routed)           0.008     1.450    <hidden>
    SLICE_X0Y144         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.167     1.167    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.276 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.495    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.631 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.668     3.299    <hidden>
    SLICE_X0Y144         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.116ns (63.168%)  route 0.068ns (36.832%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.119ns (routing 0.523ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.747ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.119     1.270    <hidden>
    SLICE_X0Y138         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.354 r  <hidden>
                         net (fo=5, routed)           0.052     1.405    <hidden>
    SLICE_X0Y137         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.021     1.426 r  <hidden>
                         net (fo=1, routed)           0.008     1.434    <hidden>
    SLICE_X0Y137         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.011     1.445 r  <hidden>
                         net (fo=1, routed)           0.008     1.453    <hidden>
    SLICE_X0Y137         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.167     1.167    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.276 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.495    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.631 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.669     3.300    <hidden>
    SLICE_X0Y137         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.117ns (61.509%)  route 0.073ns (38.491%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.112ns (routing 0.523ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.747ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.112     1.263    <hidden>
    SLICE_X6Y150         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y150         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.347 r  <hidden>
                         net (fo=5, routed)           0.057     1.404    <hidden>
    SLICE_X6Y152         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.022     1.426 r  <hidden>
                         net (fo=1, routed)           0.008     1.434    <hidden>
    SLICE_X6Y152         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.011     1.445 r  <hidden>
                         net (fo=1, routed)           0.008     1.453    <hidden>
    SLICE_X6Y152         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.167     1.167    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.276 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.495    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.631 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.656     3.287    <hidden>
    SLICE_X6Y152         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.116ns (60.407%)  route 0.076ns (39.593%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.114ns (routing 0.523ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.747ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.114     1.265    <hidden>
    SLICE_X6Y143         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.349 r  <hidden>
                         net (fo=5, routed)           0.059     1.408    <hidden>
    SLICE_X6Y145         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.021     1.429 r  <hidden>
                         net (fo=1, routed)           0.009     1.438    <hidden>
    SLICE_X6Y145         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.011     1.449 r  <hidden>
                         net (fo=1, routed)           0.008     1.457    <hidden>
    SLICE_X6Y145         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.167     1.167    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.276 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.495    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.631 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.666     3.297    <hidden>
    SLICE_X6Y145         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.115ns (60.837%)  route 0.074ns (39.163%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.117ns (routing 0.523ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.747ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.117     1.268    <hidden>
    SLICE_X0Y137         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.351 r  <hidden>
                         net (fo=5, routed)           0.057     1.408    <hidden>
    SLICE_X0Y135         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.021     1.429 r  <hidden>
                         net (fo=1, routed)           0.009     1.438    <hidden>
    SLICE_X0Y135         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.011     1.449 r  <hidden>
                         net (fo=1, routed)           0.008     1.457    <hidden>
    SLICE_X0Y135         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.167     1.167    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.276 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.495    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.631 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.679     3.310    <hidden>
    SLICE_X0Y135         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.117ns (61.237%)  route 0.074ns (38.763%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.302ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.115ns (routing 0.523ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.747ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.115     1.266    <hidden>
    SLICE_X0Y140         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     1.351 r  <hidden>
                         net (fo=5, routed)           0.056     1.407    <hidden>
    SLICE_X0Y141         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.021     1.428 r  <hidden>
                         net (fo=1, routed)           0.010     1.438    <hidden>
    SLICE_X0Y141         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.011     1.449 r  <hidden>
                         net (fo=1, routed)           0.008     1.457    <hidden>
    SLICE_X0Y141         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.167     1.167    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.276 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.495    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.631 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.671     3.302    <hidden>
    SLICE_X0Y141         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.132ns (68.074%)  route 0.062ns (31.926%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.113ns (routing 0.523ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.747ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.113     1.264    <hidden>
    SLICE_X1Y145         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     1.347 r  <hidden>
                         net (fo=5, routed)           0.036     1.383    <hidden>
    SLICE_X1Y145         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     1.420 r  <hidden>
                         net (fo=1, routed)           0.018     1.438    <hidden>
    SLICE_X1Y145         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.012     1.450 r  <hidden>
                         net (fo=1, routed)           0.008     1.458    <hidden>
    SLICE_X1Y145         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.167     1.167    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.276 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.495    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.631 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.669     3.300    <hidden>
    SLICE_X1Y145         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_GHP_CLK_O  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.116ns (60.794%)  route 0.075ns (39.206%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.304ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.120ns (routing 0.523ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.747ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=975, routed)         1.120     1.271    <hidden>
    SLICE_X0Y168         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y168         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.355 r  <hidden>
                         net (fo=5, routed)           0.058     1.412    <hidden>
    SLICE_X0Y166         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021     1.433 r  <hidden>
                         net (fo=1, routed)           0.009     1.442    <hidden>
    SLICE_X0Y166         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.011     1.453 r  <hidden>
                         net (fo=1, routed)           0.008     1.461    <hidden>
    SLICE_X0Y166         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_GHP_CLK_O rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y93        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=975, routed)         1.167     1.167    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.276 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.495    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.631 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=72991, routed)       1.673     3.304    <hidden>
    SLICE_X0Y166         FDRE                                         r  <hidden>





