Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 14 10:51:33 2022
| Host         : MihaiPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vgaDriver_timing_summary_routed.rpt -pb vgaDriver_timing_summary_routed.pb -rpx vgaDriver_timing_summary_routed.rpx -warn_on_violation
| Design       : vgaDriver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       141         
HPDR-1     Warning           Port pin direction inconsistency  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (141)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (278)
5. checking no_input_delay (9)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (141)
--------------------------
 There are 141 register/latch pins with no clock driven by root clock pin: clk25_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (278)
--------------------------------------------------
 There are 278 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.148        0.000                      0                    1        0.554        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.148        0.000                      0                    1        0.554        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.554ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.148ns  (required time - arrival time)
  Source:                 clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.580ns (31.426%)  route 1.266ns (68.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk25_reg/Q
                         net (fo=2, routed)           1.266     6.808    clk25_reg_n_0_BUFG_inst_n_0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.932 r  clk25_i_1/O
                         net (fo=1, routed)           0.000     6.932    clk25_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk25_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    clk25_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  8.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.855%)  route 0.459ns (71.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk25_reg/Q
                         net (fo=2, routed)           0.459     2.046    clk25_reg_n_0_BUFG_inst_n_0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.091 r  clk25_i_1/O
                         net (fo=1, routed)           0.000     2.091    clk25_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk25_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clk25_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.554    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk25_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk25_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk25_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk25_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk25_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           283 Endpoints
Min Delay           283 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.348ns  (logic 3.156ns (30.499%)  route 7.192ns (69.501%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT1=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE                         0.000     0.000 r  x_reg[6]/C
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  x_reg[6]/Q
                         net (fo=13, routed)          2.253     2.709    x_reg[6]
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124     2.833 r  r_i_1084/O
                         net (fo=1, routed)           0.000     2.833    r_i_1084_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.383 r  r_reg_i_929/CO[3]
                         net (fo=1, routed)           0.000     3.383    r_reg_i_929_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.497 r  r_reg_i_928/CO[3]
                         net (fo=1, routed)           0.000     3.497    r_reg_i_928_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.611 r  r_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000     3.611    r_reg_i_693_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.725 r  r_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000     3.725    r_reg_i_692_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.839 r  r_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000     3.839    r_reg_i_433_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.173 r  r_reg_i_432/O[1]
                         net (fo=2, routed)           0.815     4.988    r_reg_i_432_n_6
    SLICE_X30Y66         LUT4 (Prop_lut4_I2_O)        0.303     5.291 r  r_i_229/O
                         net (fo=1, routed)           0.000     5.291    r_i_229_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.824 r  r_reg_i_69/CO[3]
                         net (fo=1, routed)           2.146     7.970    r418_in
    SLICE_X56Y66         LUT6 (Prop_lut6_I1_O)        0.124     8.094 r  r_i_12/O
                         net (fo=1, routed)           1.022     9.115    r_i_12_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     9.239 r  r_i_3/O
                         net (fo=3, routed)           0.957    10.196    r_i_3_n_0
    SLICE_X65Y68         LUT4 (Prop_lut4_I2_O)        0.152    10.348 r  g_i_1/O
                         net (fo=1, routed)           0.000    10.348    g_i_1_n_0
    SLICE_X65Y68         FDCE                                         r  g_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.320ns  (logic 3.128ns (30.310%)  route 7.192ns (69.690%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT1=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE                         0.000     0.000 r  x_reg[6]/C
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  x_reg[6]/Q
                         net (fo=13, routed)          2.253     2.709    x_reg[6]
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124     2.833 r  r_i_1084/O
                         net (fo=1, routed)           0.000     2.833    r_i_1084_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.383 r  r_reg_i_929/CO[3]
                         net (fo=1, routed)           0.000     3.383    r_reg_i_929_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.497 r  r_reg_i_928/CO[3]
                         net (fo=1, routed)           0.000     3.497    r_reg_i_928_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.611 r  r_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000     3.611    r_reg_i_693_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.725 r  r_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000     3.725    r_reg_i_692_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.839 r  r_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000     3.839    r_reg_i_433_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.173 r  r_reg_i_432/O[1]
                         net (fo=2, routed)           0.815     4.988    r_reg_i_432_n_6
    SLICE_X30Y66         LUT4 (Prop_lut4_I2_O)        0.303     5.291 r  r_i_229/O
                         net (fo=1, routed)           0.000     5.291    r_i_229_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.824 r  r_reg_i_69/CO[3]
                         net (fo=1, routed)           2.146     7.970    r418_in
    SLICE_X56Y66         LUT6 (Prop_lut6_I1_O)        0.124     8.094 r  r_i_12/O
                         net (fo=1, routed)           1.022     9.115    r_i_12_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     9.239 r  r_i_3/O
                         net (fo=3, routed)           0.957    10.196    r_i_3_n_0
    SLICE_X65Y68         LUT4 (Prop_lut4_I2_O)        0.124    10.320 r  b_i_1/O
                         net (fo=1, routed)           0.000    10.320    b_i_1_n_0
    SLICE_X65Y68         FDCE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.319ns  (logic 3.128ns (30.313%)  route 7.191ns (69.687%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT1=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE                         0.000     0.000 r  x_reg[6]/C
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  x_reg[6]/Q
                         net (fo=13, routed)          2.253     2.709    x_reg[6]
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.124     2.833 r  r_i_1084/O
                         net (fo=1, routed)           0.000     2.833    r_i_1084_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.383 r  r_reg_i_929/CO[3]
                         net (fo=1, routed)           0.000     3.383    r_reg_i_929_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.497 r  r_reg_i_928/CO[3]
                         net (fo=1, routed)           0.000     3.497    r_reg_i_928_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.611 r  r_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000     3.611    r_reg_i_693_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.725 r  r_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000     3.725    r_reg_i_692_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.839 r  r_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000     3.839    r_reg_i_433_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.173 r  r_reg_i_432/O[1]
                         net (fo=2, routed)           0.815     4.988    r_reg_i_432_n_6
    SLICE_X30Y66         LUT4 (Prop_lut4_I2_O)        0.303     5.291 r  r_i_229/O
                         net (fo=1, routed)           0.000     5.291    r_i_229_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.824 r  r_reg_i_69/CO[3]
                         net (fo=1, routed)           2.146     7.970    r418_in
    SLICE_X56Y66         LUT6 (Prop_lut6_I1_O)        0.124     8.094 r  r_i_12/O
                         net (fo=1, routed)           1.022     9.115    r_i_12_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     9.239 r  r_i_3/O
                         net (fo=3, routed)           0.956    10.195    r_i_3_n_0
    SLICE_X65Y68         LUT4 (Prop_lut4_I2_O)        0.124    10.319 r  r_i_1/O
                         net (fo=1, routed)           0.000    10.319    r_i_1_n_0
    SLICE_X65Y68         FDCE                                         r  r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            x_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.874ns  (logic 1.702ns (19.176%)  route 7.172ns (80.824%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  up (IN)
                         net (fo=0)                   0.000     0.000    up
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  up_IBUF_inst/O
                         net (fo=62, routed)          4.149     5.603    up_IBUF
    SLICE_X52Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.727 f  y[0]_i_1/O
                         net (fo=33, routed)          1.606     7.333    y[0]_i_1_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.457 r  x[0]_i_1/O
                         net (fo=32, routed)          1.417     8.874    x
    SLICE_X43Y67         FDRE                                         r  x_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            x_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.874ns  (logic 1.702ns (19.176%)  route 7.172ns (80.824%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  up (IN)
                         net (fo=0)                   0.000     0.000    up
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  up_IBUF_inst/O
                         net (fo=62, routed)          4.149     5.603    up_IBUF
    SLICE_X52Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.727 f  y[0]_i_1/O
                         net (fo=33, routed)          1.606     7.333    y[0]_i_1_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.457 r  x[0]_i_1/O
                         net (fo=32, routed)          1.417     8.874    x
    SLICE_X43Y67         FDRE                                         r  x_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            x_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.874ns  (logic 1.702ns (19.176%)  route 7.172ns (80.824%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  up (IN)
                         net (fo=0)                   0.000     0.000    up
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  up_IBUF_inst/O
                         net (fo=62, routed)          4.149     5.603    up_IBUF
    SLICE_X52Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.727 f  y[0]_i_1/O
                         net (fo=33, routed)          1.606     7.333    y[0]_i_1_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.457 r  x[0]_i_1/O
                         net (fo=32, routed)          1.417     8.874    x
    SLICE_X43Y67         FDRE                                         r  x_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            x_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.874ns  (logic 1.702ns (19.176%)  route 7.172ns (80.824%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  up (IN)
                         net (fo=0)                   0.000     0.000    up
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  up_IBUF_inst/O
                         net (fo=62, routed)          4.149     5.603    up_IBUF
    SLICE_X52Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.727 f  y[0]_i_1/O
                         net (fo=33, routed)          1.606     7.333    y[0]_i_1_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.457 r  x[0]_i_1/O
                         net (fo=32, routed)          1.417     8.874    x
    SLICE_X43Y67         FDRE                                         r  x_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            x_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.733ns  (logic 1.702ns (19.486%)  route 7.032ns (80.514%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  up (IN)
                         net (fo=0)                   0.000     0.000    up
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  up_IBUF_inst/O
                         net (fo=62, routed)          4.149     5.603    up_IBUF
    SLICE_X52Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.727 f  y[0]_i_1/O
                         net (fo=33, routed)          1.606     7.333    y[0]_i_1_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.457 r  x[0]_i_1/O
                         net (fo=32, routed)          1.276     8.733    x
    SLICE_X43Y68         FDRE                                         r  x_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            x_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.733ns  (logic 1.702ns (19.486%)  route 7.032ns (80.514%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  up (IN)
                         net (fo=0)                   0.000     0.000    up
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  up_IBUF_inst/O
                         net (fo=62, routed)          4.149     5.603    up_IBUF
    SLICE_X52Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.727 f  y[0]_i_1/O
                         net (fo=33, routed)          1.606     7.333    y[0]_i_1_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.457 r  x[0]_i_1/O
                         net (fo=32, routed)          1.276     8.733    x
    SLICE_X43Y68         FDRE                                         r  x_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            x_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.733ns  (logic 1.702ns (19.486%)  route 7.032ns (80.514%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  up (IN)
                         net (fo=0)                   0.000     0.000    up
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  up_IBUF_inst/O
                         net (fo=62, routed)          4.149     5.603    up_IBUF
    SLICE_X52Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.727 f  y[0]_i_1/O
                         net (fo=33, routed)          1.606     7.333    y[0]_i_1_n_0
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.457 r  x[0]_i_1/O
                         net (fo=32, routed)          1.276     8.733    x
    SLICE_X43Y68         FDRE                                         r  x_reg[30]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE                         0.000     0.000 r  R1_reg/C
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  R1_reg/Q
                         net (fo=1, routed)           0.083     0.247    R1
    SLICE_X65Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.292 r  r_i_1/O
                         net (fo=1, routed)           0.000     0.292    r_i_1_n_0
    SLICE_X65Y68         FDCE                                         r  r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE                         0.000     0.000 r  x_reg[4]/C
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_reg[4]/Q
                         net (fo=12, routed)          0.079     0.220    x_reg[4]
    SLICE_X43Y62         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  x_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    x_reg[4]_i_1_n_6
    SLICE_X43Y62         FDRE                                         r  x_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE                         0.000     0.000 r  x_reg[12]/C
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_reg[12]/Q
                         net (fo=14, routed)          0.079     0.220    x_reg[12]
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  x_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    x_reg[12]_i_1_n_6
    SLICE_X43Y64         FDRE                                         r  x_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE                         0.000     0.000 r  x_reg[20]/C
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_reg[20]/Q
                         net (fo=14, routed)          0.079     0.220    x_reg[20]
    SLICE_X43Y66         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  x_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    x_reg[20]_i_1_n_6
    SLICE_X43Y66         FDRE                                         r  x_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            g_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE                         0.000     0.000 r  G1_reg/C
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  G1_reg/Q
                         net (fo=1, routed)           0.135     0.299    G1
    SLICE_X65Y68         LUT4 (Prop_lut4_I3_O)        0.046     0.345 r  g_i_1/O
                         net (fo=1, routed)           0.000     0.345    g_i_1_n_0
    SLICE_X65Y68         FDCE                                         r  g_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE                         0.000     0.000 r  x_reg[26]/C
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_reg[26]/Q
                         net (fo=14, routed)          0.079     0.220    x_reg[26]
    SLICE_X43Y67         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  x_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    x_reg[24]_i_1_n_4
    SLICE_X43Y67         FDRE                                         r  x_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE                         0.000     0.000 r  x_reg[6]/C
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_reg[6]/Q
                         net (fo=13, routed)          0.079     0.220    x_reg[6]
    SLICE_X43Y62         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  x_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    x_reg[4]_i_1_n_4
    SLICE_X43Y62         FDRE                                         r  x_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.268ns (76.960%)  route 0.080ns (23.040%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE                         0.000     0.000 r  x_reg[10]/C
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_reg[10]/Q
                         net (fo=14, routed)          0.080     0.221    x_reg[10]
    SLICE_X43Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.348 r  x_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.348    x_reg[8]_i_1_n_4
    SLICE_X43Y63         FDRE                                         r  x_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE                         0.000     0.000 r  x_reg[16]/C
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_reg[16]/Q
                         net (fo=14, routed)          0.091     0.232    x_reg[16]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.356 r  x_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.356    x_reg[16]_i_1_n_6
    SLICE_X43Y65         FDRE                                         r  x_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE                         0.000     0.000 r  x_reg[24]/C
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_reg[24]/Q
                         net (fo=14, routed)          0.091     0.232    x_reg[24]
    SLICE_X43Y67         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.356 r  x_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.356    x_reg[24]_i_1_n_6
    SLICE_X43Y67         FDRE                                         r  x_reg[25]/D
  -------------------------------------------------------------------    -------------------





