=====
SETUP
0.645
17.317
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_7_s
15.278
15.795
w_sdram_d_7_s0
16.946
17.317
u_sdram/ff_wdata_7_s0
17.317
=====
SETUP
0.927
17.035
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_7_s
15.278
15.795
u_ppi/u_ppi_0/ff_port_a_7_s0
17.035
=====
SETUP
1.073
16.889
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_7_s
15.278
15.795
u_ppi/u_ppi_0/ff_port_c_7_s0
16.889
=====
SETUP
0.574
17.410
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_4_s0
14.984
15.539
u_z80/ff_di_reg_4_s0
17.410
=====
SETUP
1.203
16.759
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_6_s
14.731
15.248
w_sdram_d_6_s0
16.210
16.759
u_sdram/ff_wdata_6_s0
16.759
=====
SETUP
1.229
16.733
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_1_s0
15.060
15.431
u_ppi/u_ppi_0/ff_port_c_1_s0
16.733
=====
SETUP
1.283
16.679
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_0_s0
15.241
15.612
u_ppi/u_ppi_0/ff_port_a_0_s0
16.679
=====
SETUP
1.318
16.645
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_0_s0
15.241
15.612
u_ppi/u_ppi_0/ff_port_c_0_s0
16.645
=====
SETUP
1.374
16.589
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_4_s0
14.984
15.539
u_ppi/u_ppi_0/ff_port_c_4_s0
16.589
=====
SETUP
1.374
16.589
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_4_s0
14.984
15.539
u_ppi/u_ppi_0/ff_port_a_4_s0
16.589
=====
SETUP
1.377
16.586
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_3_s0
14.998
15.515
u_ppi/u_ppi_0/ff_port_a_3_s0
16.586
=====
SETUP
1.469
16.494
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_1_s0
15.060
15.431
u_ppi/u_ppi_0/ff_port_a_1_s0
16.494
=====
SETUP
1.496
16.466
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_5_s0
14.965
15.418
u_ppi/u_ppi_0/ff_port_a_5_s0
16.466
=====
SETUP
0.829
17.156
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_5_s0
14.965
15.418
u_z80/ff_di_reg_5_s0
17.156
=====
SETUP
0.861
17.124
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_0_s0
15.241
15.612
u_z80/ff_dinst_0_s0
17.124
=====
SETUP
0.861
17.123
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_4_s0
14.984
15.539
u_z80/ff_dinst_4_s0
17.123
=====
SETUP
0.983
17.002
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_7_s
15.278
15.795
u_z80/ff_dinst_7_s0
17.002
=====
SETUP
1.015
16.969
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_0_s0
15.241
15.612
u_z80/ff_di_reg_0_s0
16.969
=====
SETUP
1.053
16.932
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_5_s0
14.965
15.418
u_z80/ff_dinst_5_s0
16.932
=====
SETUP
1.107
16.878
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_3_s0
14.998
15.515
u_z80/ff_dinst_3_s0
16.878
=====
SETUP
1.121
16.863
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_3_s0
14.998
15.515
u_z80/ff_di_reg_3_s0
16.863
=====
SETUP
1.212
16.772
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_1_s0
15.060
15.431
u_z80/ff_dinst_1_s0
16.772
=====
SETUP
1.375
16.609
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_7_s
15.278
15.795
u_z80/ff_di_reg_7_s0
16.609
=====
SETUP
1.384
16.600
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_6_s
14.731
15.248
u_z80/ff_di_reg_6_s0
16.600
=====
SETUP
1.385
16.600
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_1_s9
9.547
10.064
u_z80/u_cz80/u_mcode/mcycles_d_1_s4
10.466
10.919
u_z80/d_Z_7_s10
11.859
12.230
u_z80/d_Z_7_s6
12.234
12.687
u_z80/d_Z_7_s3
13.343
13.714
u_z80/d_Z_7_s0
13.718
14.273
u_z80/d_Z_1_s0
15.060
15.431
u_z80/ff_di_reg_1_s0
16.600
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.213
6.077
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_7_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_7_s
6.077
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_6_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_6_s
6.089
=====
HOLD
0.227
6.090
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_6_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.090
=====
HOLD
0.319
5.945
5.626
u_vram/ff_rdata_en_s0
5.615
5.817
ff_vram_rdata_3_s0
5.945
=====
HOLD
0.319
5.945
5.626
u_vram/ff_rdata_en_s0
5.615
5.817
ff_vram_rdata_4_s0
5.945
=====
HOLD
0.326
5.951
5.626
ff_clock_div_s1
5.615
5.817
u_uart/ff_wr_n_s0
5.951
=====
HOLD
0.336
6.068
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_7_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_7_s
6.068
=====
HOLD
0.340
6.072
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_9_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_7_s
6.072
=====
HOLD
0.347
6.211
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_4_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_4_s
6.211
=====
HOLD
0.347
6.211
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.211
=====
HOLD
0.347
6.211
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.211
=====
HOLD
0.348
6.081
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_7_s
6.081
=====
HOLD
0.348
6.081
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_11_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_7_s
6.081
