.. _sample_verilog_netlist:

Sample verilog netlist
-----------------------


Basic netlist
^^^^^^^^^^^^^^

.. raw:: html

    <div class="sphx-glr-thumbcontainer" tooltip="square_grid">

.. only:: html

 .. figure:: auto_sample_verilog/basic_hierarchy.svg
     :alt: square_grid

     :ref:`sample_verilog_basic_hierarchy`

.. raw:: html

    </div>


.. raw:: html

    <div class="sphx-glr-thumbcontainer" tooltip="nested_hierarchy">

.. only:: html

 .. figure:: auto_sample_verilog/nested_hierarchy.svg
     :alt: nested_hierarchy

     :ref:`sample_verilog_nested_hierarchy`

.. raw:: html

    </div>



.. raw:: html

    <div class="sphx-glr-clear"></div>


Multi-instantiated design
^^^^^^^^^^^^^^^^^^^^^^^^^^

.. toctree::
   :maxdepth: 1

   auto_sample_verilog/square_grid
   auto_sample_verilog/grid_example


Homogeneous FPGA outline
^^^^^^^^^^^^^^^^^^^^^^^^


Heterogeneous FPGA outline
^^^^^^^^^^^^^^^^^^^^^^^^^^

