INFO: [HLS 200-10] Running '/home/meng/Software/VIvado/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'meng' on host 'meng-OptiPlex-5000' (Linux_x86_64 version 6.8.0-52-generic) on Tue Mar 18 15:43:45 HKT 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/meng/HLS/Crypto'
Sourcing Tcl script '/home/meng/HLS/Crypto/Crypto/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source /home/meng/HLS/Crypto/Crypto/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project Crypto 
INFO: [HLS 200-10] Opening project '/home/meng/HLS/Crypto/Crypto'.
INFO: [HLS 200-1510] Running: set_top Crypto 
INFO: [HLS 200-1510] Running: add_files header -cflags -I. 
WARNING: [HLS 200-40] Cannot find design file 'header'
INFO: [HLS 200-1510] Running: add_files pow_mod.h -cflags -I. 
WARNING: [HLS 200-40] Cannot find design file 'pow_mod.h'
INFO: [HLS 200-1510] Running: add_files Utils.hpp -cflags -I. 
INFO: [HLS 200-10] Adding design file 'Utils.hpp' to the project
INFO: [HLS 200-1510] Running: add_files AddressGen_TB.hpp -cflags -I. 
INFO: [HLS 200-10] Adding design file 'AddressGen_TB.hpp' to the project
INFO: [HLS 200-1510] Running: add_files AddressGen.hpp -cflags -I. 
INFO: [HLS 200-10] Adding design file 'AddressGen.hpp' to the project
INFO: [HLS 200-1510] Running: add_files Crypto_TB.hpp -cflags -I. 
INFO: [HLS 200-10] Adding design file 'Crypto_TB.hpp' to the project
INFO: [HLS 200-1510] Running: add_files Arithmetic.hpp -cflags -I. 
INFO: [HLS 200-10] Adding design file 'Arithmetic.hpp' to the project
INFO: [HLS 200-1510] Running: add_files PE_UNIT.hpp -cflags -I. 
INFO: [HLS 200-10] Adding design file 'PE_UNIT.hpp' to the project
INFO: [HLS 200-1510] Running: add_files PE_ARRAY.hpp -cflags -I. 
INFO: [HLS 200-10] Adding design file 'PE_ARRAY.hpp' to the project
INFO: [HLS 200-1510] Running: add_files DATAMemory.hpp -cflags -I. 
INFO: [HLS 200-10] Adding design file 'DATAMemory.hpp' to the project
INFO: [HLS 200-1510] Running: add_files Crypto.hpp -cflags -I. 
INFO: [HLS 200-10] Adding design file 'Crypto.hpp' to the project
INFO: [HLS 200-1510] Running: add_files define.h -cflags -I. 
INFO: [HLS 200-10] Adding design file 'define.h' to the project
INFO: [HLS 200-1510] Running: add_files TwiddleMemory.hpp -cflags -I. 
INFO: [HLS 200-10] Adding design file 'TwiddleMemory.hpp' to the project
INFO: [HLS 200-1510] Running: add_files files -cflags -I. 
WARNING: [HLS 200-40] Cannot find design file 'files'
INFO: [HLS 200-1510] Running: add_files source 
WARNING: [HLS 200-40] Cannot find design file 'source'
INFO: [HLS 200-1510] Running: add_files necessary -cflags -I. 
WARNING: [HLS 200-40] Cannot find design file 'necessary'
INFO: [HLS 200-1510] Running: add_files all -cflags -I. 
WARNING: [HLS 200-40] Cannot find design file 'all'
INFO: [HLS 200-1510] Running: add_files Add -cflags -I. 
WARNING: [HLS 200-40] Cannot find design file 'Add'
INFO: [HLS 200-1510] Running: add_files # -cflags -I. 
WARNING: [HLS 200-40] Cannot find design file '#'
INFO: [HLS 200-1510] Running: add_files ret.txt 
WARNING: [HLS 200-40] Cannot find design file 'ret.txt'
INFO: [HLS 200-1510] Running: add_files basis.txt 
WARNING: [HLS 200-40] Cannot find design file 'basis.txt'
INFO: [HLS 200-1510] Running: add_files poly.txt 
WARNING: [HLS 200-40] Cannot find design file 'poly.txt'
INFO: [HLS 200-1510] Running: add_files pow_mod.cpp 
INFO: [HLS 200-10] Adding design file 'pow_mod.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Utils.cpp 
INFO: [HLS 200-10] Adding design file 'Utils.cpp' to the project
INFO: [HLS 200-1510] Running: add_files AddressGen_TB.cpp 
INFO: [HLS 200-10] Adding design file 'AddressGen_TB.cpp' to the project
INFO: [HLS 200-1510] Running: add_files AddressGen.cpp 
INFO: [HLS 200-10] Adding design file 'AddressGen.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Crypto_TB.cpp 
INFO: [HLS 200-10] Adding design file 'Crypto_TB.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Arithmetic.cpp 
INFO: [HLS 200-10] Adding design file 'Arithmetic.cpp' to the project
INFO: [HLS 200-1510] Running: add_files PE_UNIT.cpp 
INFO: [HLS 200-10] Adding design file 'PE_UNIT.cpp' to the project
INFO: [HLS 200-1510] Running: add_files PE_ARRAY.cpp 
INFO: [HLS 200-10] Adding design file 'PE_ARRAY.cpp' to the project
INFO: [HLS 200-1510] Running: add_files DATAMemory.cpp 
INFO: [HLS 200-10] Adding design file 'DATAMemory.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Crypto.cpp 
INFO: [HLS 200-10] Adding design file 'Crypto.cpp' to the project
INFO: [HLS 200-1510] Running: add_files TwiddleMemory.cpp 
INFO: [HLS 200-10] Adding design file 'TwiddleMemory.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb main_TB.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'main_TB.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/meng/HLS/Crypto/Crypto/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../Crypto.cpp in debug mode
   Generating csim.exe
======================
POLYNOMIAL DEGREE: 4096
RAM BANK NUM: 16
RAM DEPTH: 256
======================

======================
Crypto Test
======================

======================
Write data to RAM and Read data from RAM
======================

======================
Write and Read Test Passed
======================

======================
Test ADD MOD
======================

======================
ADD MOD Test Passed
======================

======================
Test MUL MOD
======================

======================
ADD MUL Test Passed
======================

======================
Test SUB MOD
======================

======================
SUB MOD Test Passed
======================

======================
Test NTT and INTT
======================

======================
NTT and INTT Test Passed
======================

======================
Crypto Test Done
======================
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 12288
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.47 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.72 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3.56 seconds. Total CPU system time: 0.74 seconds. Total elapsed time: 4.19 seconds; peak allocated memory: 1.454 GB.
