Analysis & Synthesis report for simple_pipeline
Fri May 14 11:03:13 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated|altsyncram_4ch2:altsyncram1
 15. Source assignments for processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u3o1:auto_generated|altsyncram_mde2:altsyncram1
 16. Parameter Settings for User Entity Instance: processor:processor|fetch_p1:fetch|mux2:address_for_write_mux
 17. Parameter Settings for User Entity Instance: processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: processor:processor|decode_p2:decode|mux2:address_for_write_mux
 19. Parameter Settings for User Entity Instance: processor:processor|decode_p2:decode|register_file:register_file|mux8:ar_mux
 20. Parameter Settings for User Entity Instance: processor:processor|decode_p2:decode|register_file:register_file|mux8:br_mux
 21. Parameter Settings for User Entity Instance: processor:processor|forwarding_unit:forwarding_unit|mux2:rt_mem_mux
 22. Parameter Settings for User Entity Instance: processor:processor|forwarding_unit:forwarding_unit|mux2:rt_wb_mux
 23. Parameter Settings for User Entity Instance: processor:processor|execute_p3:execute|mux4:ar_ex_mux
 24. Parameter Settings for User Entity Instance: processor:processor|execute_p3:execute|mux4:alu_src_middle_mux_a
 25. Parameter Settings for User Entity Instance: processor:processor|execute_p3:execute|mux4:alu_src_mux_a
 26. Parameter Settings for User Entity Instance: processor:processor|execute_p3:execute|mux4:alu_src_middle_mux_b
 27. Parameter Settings for User Entity Instance: processor:processor|execute_p3:execute|mux4:alu_src_mux_b
 28. Parameter Settings for User Entity Instance: processor:processor|data_memory:data_memory|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: processor:processor|mem_access_p4:mem_access|mux2:memory_data_register_mux
 30. Parameter Settings for User Entity Instance: processor:processor|write_back_p5:write_back|mux2:data_for_res_mux
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "character_display:phase_display"
 33. Port Connectivity Checks: "processor:processor|data_memory:data_memory"
 34. Port Connectivity Checks: "processor:processor|ex_mem:ex_mem"
 35. Port Connectivity Checks: "processor:processor|execute_p3:execute|mux4:alu_src_mux_b"
 36. Port Connectivity Checks: "processor:processor|execute_p3:execute|mux4:alu_src_middle_mux_b"
 37. Port Connectivity Checks: "processor:processor|execute_p3:execute|mux4:alu_src_mux_a"
 38. Port Connectivity Checks: "processor:processor|execute_p3:execute|mux4:alu_src_middle_mux_a"
 39. Port Connectivity Checks: "processor:processor|execute_p3:execute|mux4:ar_ex_mux"
 40. Port Connectivity Checks: "processor:processor|execute_p3:execute"
 41. Port Connectivity Checks: "processor:processor|id_ex:id_ex"
 42. Port Connectivity Checks: "processor:processor|decode_p2:decode"
 43. Port Connectivity Checks: "processor:processor|instruction_memory:instruction_memory"
 44. In-System Memory Content Editor Settings
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 14 11:03:13 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; simple_pipeline                             ;
; Top-level Entity Name              ; simple_pipeline                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,729                                       ;
;     Total combinational functions  ; 1,585                                       ;
;     Dedicated logic registers      ; 631                                         ;
; Total registers                    ; 631                                         ;
; Total pins                         ; 125                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 49,152                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23I7       ;                    ;
; Top-level entity name                                                      ; simple_pipeline    ; simple_pipeline    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+
; ../simple_test/character_display.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_test/character_display.v                                                        ;             ;
; ../simple_test/display_for_16bit.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_test/display_for_16bit.v                                                        ;             ;
; forwarding_unit.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_pipeline_own/forwarding_unit.v                                                  ;             ;
; ../simple_test/mux4.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_test/mux4.v                                                                     ;             ;
; ../simple_test/mux2.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_test/mux2.v                                                                     ;             ;
; ../simple_test/alu.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_test/alu.v                                                                      ;             ;
; write_back_p5.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_pipeline_own/write_back_p5.v                                                    ;             ;
; simple_pipeline.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v                                                  ;             ;
; mem_access_p4.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_pipeline_own/mem_access_p4.v                                                    ;             ;
; fetch_p1.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_pipeline_own/fetch_p1.v                                                         ;             ;
; execute_p3.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_pipeline_own/execute_p3.v                                                       ;             ;
; decode_p2.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_pipeline_own/decode_p2.v                                                        ;             ;
; control_unit.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_pipeline_own/control_unit.v                                                     ;             ;
; instruction_memory.v                                               ; yes             ; User Wizard-Generated File                   ; C:/Users/momon/le3hw/simple_pipeline_own/instruction_memory.v                                               ;             ;
; data_memory.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/momon/le3hw/simple_pipeline_own/data_memory.v                                                      ;             ;
; if_id.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_pipeline_own/if_id.v                                                            ;             ;
; id_ex.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_pipeline_own/id_ex.v                                                            ;             ;
; ex_mem.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_pipeline_own/ex_mem.v                                                           ;             ;
; register_file.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_pipeline_own/register_file.v                                                    ;             ;
; mem_wb.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_pipeline_own/mem_wb.v                                                           ;             ;
; hazard_unit.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_pipeline_own/hazard_unit.v                                                      ;             ;
; processor.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_pipeline_own/processor.v                                                        ;             ;
; mux8.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_pipeline_own/mux8.v                                                             ;             ;
; chattering.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_pipeline_own/chattering.v                                                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                       ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                         ;             ;
; db/altsyncram_6rf1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/momon/le3hw/simple_pipeline_own/db/altsyncram_6rf1.tdf                                             ;             ;
; db/altsyncram_4ch2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/momon/le3hw/simple_pipeline_own/db/altsyncram_4ch2.tdf                                             ;             ;
; simple_sample-master/bubblesort/bubblesort.mif                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/momon/le3hw/simple_pipeline_own/simple_sample-master/bubblesort/bubblesort.mif                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                       ;             ;
; db/altsyncram_u3o1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/momon/le3hw/simple_pipeline_own/db/altsyncram_u3o1.tdf                                             ;             ;
; db/altsyncram_mde2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/momon/le3hw/simple_pipeline_own/db/altsyncram_mde2.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                          ; altera_sld  ;
; db/ip/sldd0c8d2e6/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/momon/le3hw/simple_pipeline_own/db/ip/sldd0c8d2e6/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/momon/le3hw/simple_pipeline_own/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/momon/le3hw/simple_pipeline_own/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/momon/le3hw/simple_pipeline_own/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/momon/le3hw/simple_pipeline_own/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/momon/le3hw/simple_pipeline_own/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,729       ;
;                                             ;             ;
; Total combinational functions               ; 1585        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 930         ;
;     -- 3 input functions                    ; 366         ;
;     -- <=2 input functions                  ; 289         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1428        ;
;     -- arithmetic mode                      ; 157         ;
;                                             ;             ;
; Total registers                             ; 631         ;
;     -- Dedicated logic registers            ; 631         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 125         ;
; Total memory bits                           ; 49152       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 453         ;
; Total fan-out                               ; 8442        ;
; Average fan-out                             ; 3.37        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |simple_pipeline                                                                                                                        ; 1585 (1)            ; 631 (0)                   ; 49152       ; 0            ; 0       ; 0         ; 125  ; 0            ; |simple_pipeline                                                                                                                                                                                                                                                                                                                                            ; simple_pipeline                   ; work         ;
;    |display_for_16bit:display_for_16bit|                                                                                                ; 224 (168)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display_for_16bit:display_for_16bit                                                                                                                                                                                                                                                                                                        ; display_for_16bit                 ; work         ;
;       |character_display:l_display0|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display_for_16bit:display_for_16bit|character_display:l_display0                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:l_display1|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display_for_16bit:display_for_16bit|character_display:l_display1                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:l_display2|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display_for_16bit:display_for_16bit|character_display:l_display2                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:l_display3|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display_for_16bit:display_for_16bit|character_display:l_display3                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:r_display0|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display_for_16bit:display_for_16bit|character_display:r_display0                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:r_display1|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display_for_16bit:display_for_16bit|character_display:r_display1                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:r_display2|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display_for_16bit:display_for_16bit|character_display:r_display2                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:r_display3|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display_for_16bit:display_for_16bit|character_display:r_display3                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;    |processor:processor|                                                                                                                ; 1184 (0)            ; 517 (0)                   ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor                                                                                                                                                                                                                                                                                                                        ; processor                         ; work         ;
;       |data_memory:data_memory|                                                                                                         ; 74 (0)              ; 49 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|data_memory:data_memory                                                                                                                                                                                                                                                                                                ; data_memory                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 74 (0)              ; 49 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|data_memory:data_memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_u3o1:auto_generated|                                                                                            ; 74 (0)              ; 49 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u3o1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_u3o1                   ; work         ;
;                |altsyncram_mde2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u3o1:auto_generated|altsyncram_mde2:altsyncram1                                                                                                                                                                                                     ; altsyncram_mde2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 74 (56)             ; 49 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u3o1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 18 (18)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u3o1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;       |decode_p2:decode|                                                                                                                ; 94 (0)              ; 165 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|decode_p2:decode                                                                                                                                                                                                                                                                                                       ; decode_p2                         ; work         ;
;          |control_unit:control_unit|                                                                                                    ; 52 (8)              ; 36 (3)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|decode_p2:decode|control_unit:control_unit                                                                                                                                                                                                                                                                             ; control_unit                      ; work         ;
;             |chattering:chattering|                                                                                                     ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|decode_p2:decode|control_unit:control_unit|chattering:chattering                                                                                                                                                                                                                                                       ; chattering                        ; work         ;
;          |hazard_unit:hazard_unit|                                                                                                      ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|decode_p2:decode|hazard_unit:hazard_unit                                                                                                                                                                                                                                                                               ; hazard_unit                       ; work         ;
;          |register_file:register_file|                                                                                                  ; 32 (32)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|decode_p2:decode|register_file:register_file                                                                                                                                                                                                                                                                           ; register_file                     ; work         ;
;       |ex_mem:ex_mem|                                                                                                                   ; 42 (42)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|ex_mem:ex_mem                                                                                                                                                                                                                                                                                                          ; ex_mem                            ; work         ;
;       |execute_p3:execute|                                                                                                              ; 510 (17)            ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|execute_p3:execute                                                                                                                                                                                                                                                                                                     ; execute_p3                        ; work         ;
;          |alu:a|                                                                                                                        ; 387 (387)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|execute_p3:execute|alu:a                                                                                                                                                                                                                                                                                               ; alu                               ; work         ;
;          |mux4:alu_src_middle_mux_b|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|execute_p3:execute|mux4:alu_src_middle_mux_b                                                                                                                                                                                                                                                                           ; mux4                              ; work         ;
;          |mux4:alu_src_mux_a|                                                                                                           ; 54 (54)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|execute_p3:execute|mux4:alu_src_mux_a                                                                                                                                                                                                                                                                                  ; mux4                              ; work         ;
;          |mux4:alu_src_mux_b|                                                                                                           ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|execute_p3:execute|mux4:alu_src_mux_b                                                                                                                                                                                                                                                                                  ; mux4                              ; work         ;
;       |fetch_p1:fetch|                                                                                                                  ; 66 (66)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|fetch_p1:fetch                                                                                                                                                                                                                                                                                                         ; fetch_p1                          ; work         ;
;       |forwarding_unit:forwarding_unit|                                                                                                 ; 20 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|forwarding_unit:forwarding_unit                                                                                                                                                                                                                                                                                        ; forwarding_unit                   ; work         ;
;          |mux2:rt_wb_mux|                                                                                                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|forwarding_unit:forwarding_unit|mux2:rt_wb_mux                                                                                                                                                                                                                                                                         ; mux2                              ; work         ;
;       |id_ex:id_ex|                                                                                                                     ; 214 (214)           ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|id_ex:id_ex                                                                                                                                                                                                                                                                                                            ; id_ex                             ; work         ;
;       |if_id:if_id|                                                                                                                     ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|if_id:if_id                                                                                                                                                                                                                                                                                                            ; if_id                             ; work         ;
;       |instruction_memory:instruction_memory|                                                                                           ; 73 (0)              ; 48 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|instruction_memory:instruction_memory                                                                                                                                                                                                                                                                                  ; instruction_memory                ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 73 (0)              ; 48 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_6rf1:auto_generated|                                                                                            ; 73 (0)              ; 48 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated                                                                                                                                                                                                                   ; altsyncram_6rf1                   ; work         ;
;                |altsyncram_4ch2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated|altsyncram_4ch2:altsyncram1                                                                                                                                                                                       ; altsyncram_4ch2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 73 (55)             ; 48 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 18 (18)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                   ; sld_rom_sr                        ; work         ;
;       |mem_wb:mem_wb|                                                                                                                   ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|mem_wb:mem_wb                                                                                                                                                                                                                                                                                                          ; mem_wb                            ; work         ;
;       |write_back_p5:write_back|                                                                                                        ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|write_back_p5:write_back                                                                                                                                                                                                                                                                                               ; write_back_p5                     ; work         ;
;          |mux2:data_for_res_mux|                                                                                                        ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|processor:processor|write_back_p5:write_back|mux2:data_for_res_mux                                                                                                                                                                                                                                                                         ; mux2                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 176 (1)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 175 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 175 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 175 (1)             ; 114 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 174 (0)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 174 (136)           ; 108 (80)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+
; Name                                                                                                                                                            ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+
; processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u3o1:auto_generated|altsyncram_mde2:altsyncram1|ALTSYNCRAM               ; AUTO ; True Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; ../simple_sample-master/BubbleSort/BubbleSort.mif ;
; processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated|altsyncram_4ch2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../simple_sample-master/BubbleSort/BubbleSort.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                      ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |simple_pipeline|processor:processor|data_memory:data_memory                                                                                                                                                                                                                         ; data_memory.v        ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |simple_pipeline|processor:processor|instruction_memory:instruction_memory                                                                                                                                                                                                           ; instruction_memory.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                    ;
+---------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Register name                                           ; Reason for Removal                                                                          ;
+---------------------------------------------------------+---------------------------------------------------------------------------------------------+
; processor:processor|ex_mem:ex_mem|data_register_mem[15] ; Merged with processor:processor|decode_p2:decode|control_unit:control_unit|cond_register[3] ;
; processor:processor|id_ex:id_ex|op_reg_write_address_ex ; Merged with processor:processor|id_ex:id_ex|op_mem_read_ex                                  ;
; Total Number of Removed Registers = 2                   ;                                                                                             ;
+---------------------------------------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 631   ;
; Number of registers using Synchronous Clear  ; 128   ;
; Number of registers using Synchronous Load   ; 69    ;
; Number of registers using Asynchronous Clear ; 110   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 391   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |simple_pipeline|processor:processor|fetch_p1:fetch|clock_counter[3]                                                                                                                                                                      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |simple_pipeline|processor:processor|id_ex:id_ex|instruction_register_ex[0]                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |simple_pipeline|processor:processor|if_id:if_id|program_counter_pre_id[6]                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |simple_pipeline|processor:processor|mem_wb:mem_wb|memory_data_register_wb[2]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_pipeline|processor:processor|decode_p2:decode|register_file:register_file|r0[7]                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_pipeline|processor:processor|decode_p2:decode|register_file:register_file|r1[12]                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_pipeline|processor:processor|decode_p2:decode|register_file:register_file|r2[9]                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_pipeline|processor:processor|decode_p2:decode|register_file:register_file|r3[9]                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_pipeline|processor:processor|decode_p2:decode|register_file:register_file|r4[12]                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_pipeline|processor:processor|decode_p2:decode|register_file:register_file|r5[15]                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_pipeline|processor:processor|decode_p2:decode|register_file:register_file|r6[11]                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_pipeline|processor:processor|decode_p2:decode|register_file:register_file|r7[1]                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_pipeline|processor:processor|execute_p3:execute|data_for_output[0]                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |simple_pipeline|processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_pipeline|processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |simple_pipeline|processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u3o1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_pipeline|processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u3o1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |simple_pipeline|processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |simple_pipeline|processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u3o1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |simple_pipeline|processor:processor|decode_p2:decode|control_unit:control_unit|chattering:chattering|time_counter[31]                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |simple_pipeline|processor:processor|fetch_p1:fetch|program_counter[8]                                                                                                                                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |simple_pipeline|processor:processor|ex_mem:ex_mem|ar_mem[10]                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simple_pipeline|processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simple_pipeline|processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u3o1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_pipeline|processor:processor|id_ex:id_ex|op_alu_ex[3]                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |simple_pipeline|processor:processor|id_ex:id_ex|op_alu_src_a_ex[0]                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |simple_pipeline|processor:processor|id_ex:id_ex|op_alu_ex[0]                                                                                                                                                                             ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |simple_pipeline|processor:processor|id_ex:id_ex|ar_ex[4]                                                                                                                                                                                 ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |simple_pipeline|processor:processor|id_ex:id_ex|br_ex[7]                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |simple_pipeline|processor:processor|id_ex:id_ex|op_alu_src_b_ex[0]                                                                                                                                                                       ;
; 18:1               ; 3 bits    ; 36 LEs        ; 21 LEs               ; 15 LEs                 ; Yes        ; |simple_pipeline|processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 18:1               ; 3 bits    ; 36 LEs        ; 21 LEs               ; 15 LEs                 ; Yes        ; |simple_pipeline|processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u3o1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                    ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; No         ; |simple_pipeline|processor:processor|execute_p3:execute|mux4:alu_src_mux_b|Mux7                                                                                                                                                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |simple_pipeline|processor:processor|execute_p3:execute|mux4:alu_src_mux_b|Mux11                                                                                                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |simple_pipeline|processor:processor|execute_p3:execute|mux4:alu_src_mux_b|Mux13                                                                                                                                                          ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |simple_pipeline|processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux0                                                                                                                                                           ;
; 16:1               ; 32 bits   ; 320 LEs       ; 192 LEs              ; 128 LEs                ; No         ; |simple_pipeline|display_for_16bit:display_for_16bit|Mux4                                                                                                                                                                                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; No         ; |simple_pipeline|processor:processor|execute_p3:execute|alu:a|Mux67                                                                                                                                                                       ;
; 24:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |simple_pipeline|processor:processor|execute_p3:execute|alu:a|Mux75                                                                                                                                                                       ;
; 24:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |simple_pipeline|processor:processor|execute_p3:execute|alu:a|Mux71                                                                                                                                                                       ;
; 26:1               ; 2 bits    ; 34 LEs        ; 20 LEs               ; 14 LEs                 ; No         ; |simple_pipeline|processor:processor|execute_p3:execute|alu:a|Mux77                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated|altsyncram_4ch2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u3o1:auto_generated|altsyncram_mde2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor|fetch_p1:fetch|mux2:address_for_write_mux ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                             ; Type                                          ;
+------------------------------------+---------------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                                               ; Untyped                                       ;
; WIDTH_A                            ; 16                                                ; Signed Integer                                ;
; WIDTHAD_A                          ; 10                                                ; Signed Integer                                ;
; NUMWORDS_A                         ; 1024                                              ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                                       ;
; WIDTH_B                            ; 1                                                 ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                                 ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                                 ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                       ;
; INIT_FILE                          ; ../simple_sample-master/BubbleSort/BubbleSort.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                            ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                            ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_6rf1                                   ; Untyped                                       ;
+------------------------------------+---------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor|decode_p2:decode|mux2:address_for_write_mux ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor|decode_p2:decode|register_file:register_file|mux8:ar_mux ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor|decode_p2:decode|register_file:register_file|mux8:br_mux ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor|forwarding_unit:forwarding_unit|mux2:rt_mem_mux ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor|forwarding_unit:forwarding_unit|mux2:rt_wb_mux ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor|execute_p3:execute|mux4:ar_ex_mux ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor|execute_p3:execute|mux4:alu_src_middle_mux_a ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor|execute_p3:execute|mux4:alu_src_mux_a ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor|execute_p3:execute|mux4:alu_src_middle_mux_b ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor|execute_p3:execute|mux4:alu_src_mux_b ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor|data_memory:data_memory|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------------------+---------------------------------+
; Parameter Name                     ; Value                                             ; Type                            ;
+------------------------------------+---------------------------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT                                       ; Untyped                         ;
; WIDTH_A                            ; 16                                                ; Signed Integer                  ;
; WIDTHAD_A                          ; 11                                                ; Signed Integer                  ;
; NUMWORDS_A                         ; 2048                                              ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                         ;
; WIDTH_B                            ; 1                                                 ; Untyped                         ;
; WIDTHAD_B                          ; 1                                                 ; Untyped                         ;
; NUMWORDS_B                         ; 1                                                 ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                         ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                         ;
; INIT_FILE                          ; ../simple_sample-master/BubbleSort/BubbleSort.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                            ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                            ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_u3o1                                   ; Untyped                         ;
+------------------------------------+---------------------------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor|mem_access_p4:mem_access|mux2:memory_data_register_mux ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor|write_back_p5:write_back|mux2:data_for_res_mux ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                         ;
; Entity Instance                           ; processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; processor:processor|data_memory:data_memory|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 16                                                                                        ;
;     -- NUMWORDS_A                         ; 2048                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "character_display:phase_display"                                                                                                             ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                     ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; num    ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "num[3..3]" will be connected to GND. ;
; num[3] ; Input ; Info     ; Stuck at GND                                                                                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:processor|data_memory:data_memory"                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:processor|ex_mem:ex_mem"                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; op_branch_mem   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_mem_read_mem ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:processor|execute_p3:execute|mux4:alu_src_mux_b" ;
+-------+-------+----------+------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                    ;
+-------+-------+----------+------------------------------------------------------------+
; data4 ; Input ; Info     ; Stuck at GND                                               ;
+-------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:processor|execute_p3:execute|mux4:alu_src_middle_mux_b" ;
+--------------+-------+----------+------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                    ;
+--------------+-------+----------+------------------------------------------------------------+
; data2[15..4] ; Input ; Info     ; Stuck at GND                                               ;
; data4        ; Input ; Info     ; Stuck at GND                                               ;
+--------------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:processor|execute_p3:execute|mux4:alu_src_mux_a" ;
+-------+-------+----------+------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                    ;
+-------+-------+----------+------------------------------------------------------------+
; data4 ; Input ; Info     ; Stuck at GND                                               ;
+-------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:processor|execute_p3:execute|mux4:alu_src_middle_mux_a" ;
+-------+-------+----------+-------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                           ;
+-------+-------+----------+-------------------------------------------------------------------+
; data4 ; Input ; Info     ; Stuck at GND                                                      ;
+-------+-------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:processor|execute_p3:execute|mux4:ar_ex_mux" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; data4 ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:processor|execute_p3:execute"                                                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; br   ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (16 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:processor|id_ex:id_ex"                                                                                                                                                    ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; br_id ; Input  ; Warning  ; Input port expression (17 bits) is wider than the input port (16 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; br_ex ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:processor|decode_p2:decode"                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; br   ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:processor|instruction_memory:instruction_memory"                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (10 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                       ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 16    ; 1024  ; Read/Write ; processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated ;
; 1              ; NONE        ; 16    ; 2048  ; Read/Write ; processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u3o1:auto_generated               ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 179                         ;
; cycloneiii_ff         ; 517                         ;
;     CLR               ; 14                          ;
;     ENA               ; 222                         ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SLD       ; 21                          ;
;     ENA SCLR          ; 32                          ;
;     ENA SCLR SLD      ; 16                          ;
;     SCLR              ; 52                          ;
;     SCLR SLD          ; 16                          ;
;     plain             ; 130                         ;
; cycloneiii_lcell_comb ; 1458                        ;
;     arith             ; 149                         ;
;         2 data inputs ; 104                         ;
;         3 data inputs ; 45                          ;
;     normal            ; 1309                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 55                          ;
;         2 data inputs ; 138                         ;
;         3 data inputs ; 253                         ;
;         4 data inputs ; 861                         ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 20.00                       ;
; Average LUT depth     ; 8.52                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri May 14 11:02:25 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simple_pipeline -c simple_pipeline
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/momon/le3hw/pipeline_processor/pipeline_processor.v
    Info (12023): Found entity 1: pipeline_processor File: C:/Users/momon/le3hw/pipeline_processor/pipeline_processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/momon/le3hw/simple_test/character_display.v
    Info (12023): Found entity 1: character_display File: C:/Users/momon/le3hw/simple_test/character_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/momon/le3hw/simple_test/display_for_16bit.v
    Info (12023): Found entity 1: display_for_16bit File: C:/Users/momon/le3hw/simple_test/display_for_16bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stall_unit.v
    Info (12023): Found entity 1: stall_unit File: C:/Users/momon/le3hw/simple_pipeline_own/stall_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file forwarding_unit.v
    Info (12023): Found entity 1: forwarding_unit File: C:/Users/momon/le3hw/simple_pipeline_own/forwarding_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/momon/le3hw/simple_test/mux4.v
    Info (12023): Found entity 1: mux4 File: C:/Users/momon/le3hw/simple_test/mux4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/momon/le3hw/simple_test/mux3.v
    Info (12023): Found entity 1: mux3 File: C:/Users/momon/le3hw/simple_test/mux3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/momon/le3hw/simple_test/mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/momon/le3hw/simple_test/mux2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/momon/le3hw/simple_test/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/momon/le3hw/simple_test/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file write_back_p5.v
    Info (12023): Found entity 1: write_back_p5 File: C:/Users/momon/le3hw/simple_pipeline_own/write_back_p5.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at simple_pipeline.v(90): ignored dangling comma in List of Port Connections File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file simple_pipeline.v
    Info (12023): Found entity 1: simple_pipeline File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_access_p4.v
    Info (12023): Found entity 1: mem_access_p4 File: C:/Users/momon/le3hw/simple_pipeline_own/mem_access_p4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch_p1.v
    Info (12023): Found entity 1: fetch_p1 File: C:/Users/momon/le3hw/simple_pipeline_own/fetch_p1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute_p3.v
    Info (12023): Found entity 1: execute_p3 File: C:/Users/momon/le3hw/simple_pipeline_own/execute_p3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode_p2.v
    Info (12023): Found entity 1: decode_p2 File: C:/Users/momon/le3hw/simple_pipeline_own/decode_p2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/momon/le3hw/simple_pipeline_own/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info (12023): Found entity 1: instruction_memory File: C:/Users/momon/le3hw/simple_pipeline_own/instruction_memory.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory File: C:/Users/momon/le3hw/simple_pipeline_own/data_memory.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file if_id.v
    Info (12023): Found entity 1: if_id File: C:/Users/momon/le3hw/simple_pipeline_own/if_id.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_ex.v
    Info (12023): Found entity 1: id_ex File: C:/Users/momon/le3hw/simple_pipeline_own/id_ex.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem.v
    Info (12023): Found entity 1: ex_mem File: C:/Users/momon/le3hw/simple_pipeline_own/ex_mem.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file mem_write.v
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: register_file File: C:/Users/momon/le3hw/simple_pipeline_own/register_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb.v
    Info (12023): Found entity 1: mem_wb File: C:/Users/momon/le3hw/simple_pipeline_own/mem_wb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazard_unit.v
    Info (12023): Found entity 1: hazard_unit File: C:/Users/momon/le3hw/simple_pipeline_own/hazard_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/momon/le3hw/simple_pipeline_own/processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux8.v
    Info (12023): Found entity 1: mux8 File: C:/Users/momon/le3hw/simple_pipeline_own/mux8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file chattering.v
    Info (12023): Found entity 1: chattering File: C:/Users/momon/le3hw/simple_pipeline_own/chattering.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at decode_p2.v(85): created implicit net for "op_halt" File: C:/Users/momon/le3hw/simple_pipeline_own/decode_p2.v Line: 85
Info (12127): Elaborating entity "simple_pipeline" for the top level hierarchy
Info (12128): Elaborating entity "processor" for hierarchy "processor:processor" File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 90
Info (12128): Elaborating entity "fetch_p1" for hierarchy "processor:processor|fetch_p1:fetch" File: C:/Users/momon/le3hw/simple_pipeline_own/processor.v Line: 80
Warning (10230): Verilog HDL assignment warning at fetch_p1.v(17): truncated value with size 32 to match size of target (16) File: C:/Users/momon/le3hw/simple_pipeline_own/fetch_p1.v Line: 17
Info (12128): Elaborating entity "mux2" for hierarchy "processor:processor|fetch_p1:fetch|mux2:address_for_write_mux" File: C:/Users/momon/le3hw/simple_pipeline_own/fetch_p1.v Line: 25
Info (12128): Elaborating entity "instruction_memory" for hierarchy "processor:processor|instruction_memory:instruction_memory" File: C:/Users/momon/le3hw/simple_pipeline_own/processor.v Line: 85
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component" File: C:/Users/momon/le3hw/simple_pipeline_own/instruction_memory.v Line: 81
Info (12130): Elaborated megafunction instantiation "processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component" File: C:/Users/momon/le3hw/simple_pipeline_own/instruction_memory.v Line: 81
Info (12133): Instantiated megafunction "processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/momon/le3hw/simple_pipeline_own/instruction_memory.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../simple_sample-master/BubbleSort/BubbleSort.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6rf1.tdf
    Info (12023): Found entity 1: altsyncram_6rf1 File: C:/Users/momon/le3hw/simple_pipeline_own/db/altsyncram_6rf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6rf1" for hierarchy "processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ch2.tdf
    Info (12023): Found entity 1: altsyncram_4ch2 File: C:/Users/momon/le3hw/simple_pipeline_own/db/altsyncram_4ch2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4ch2" for hierarchy "processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated|altsyncram_4ch2:altsyncram1" File: C:/Users/momon/le3hw/simple_pipeline_own/db/altsyncram_6rf1.tdf Line: 34
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/momon/le3hw/simple_pipeline_own/db/altsyncram_6rf1.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/momon/le3hw/simple_pipeline_own/db/altsyncram_6rf1.tdf Line: 35
Info (12133): Instantiated megafunction "processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/momon/le3hw/simple_pipeline_own/db/altsyncram_6rf1.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6rf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "if_id" for hierarchy "processor:processor|if_id:if_id" File: C:/Users/momon/le3hw/simple_pipeline_own/processor.v Line: 95
Info (12128): Elaborating entity "decode_p2" for hierarchy "processor:processor|decode_p2:decode" File: C:/Users/momon/le3hw/simple_pipeline_own/processor.v Line: 139
Info (12128): Elaborating entity "mux2" for hierarchy "processor:processor|decode_p2:decode|mux2:address_for_write_mux" File: C:/Users/momon/le3hw/simple_pipeline_own/decode_p2.v Line: 61
Info (12128): Elaborating entity "control_unit" for hierarchy "processor:processor|decode_p2:decode|control_unit:control_unit" File: C:/Users/momon/le3hw/simple_pipeline_own/decode_p2.v Line: 85
Info (12128): Elaborating entity "chattering" for hierarchy "processor:processor|decode_p2:decode|control_unit:control_unit|chattering:chattering" File: C:/Users/momon/le3hw/simple_pipeline_own/control_unit.v Line: 30
Info (12128): Elaborating entity "hazard_unit" for hierarchy "processor:processor|decode_p2:decode|hazard_unit:hazard_unit" File: C:/Users/momon/le3hw/simple_pipeline_own/decode_p2.v Line: 103
Info (12128): Elaborating entity "register_file" for hierarchy "processor:processor|decode_p2:decode|register_file:register_file" File: C:/Users/momon/le3hw/simple_pipeline_own/decode_p2.v Line: 122
Info (12128): Elaborating entity "mux8" for hierarchy "processor:processor|decode_p2:decode|register_file:register_file|mux8:ar_mux" File: C:/Users/momon/le3hw/simple_pipeline_own/register_file.v Line: 33
Info (12128): Elaborating entity "id_ex" for hierarchy "processor:processor|id_ex:id_ex" File: C:/Users/momon/le3hw/simple_pipeline_own/processor.v Line: 178
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "processor:processor|forwarding_unit:forwarding_unit" File: C:/Users/momon/le3hw/simple_pipeline_own/processor.v Line: 197
Info (12128): Elaborating entity "execute_p3" for hierarchy "processor:processor|execute_p3:execute" File: C:/Users/momon/le3hw/simple_pipeline_own/processor.v Line: 220
Info (12128): Elaborating entity "mux4" for hierarchy "processor:processor|execute_p3:execute|mux4:ar_ex_mux" File: C:/Users/momon/le3hw/simple_pipeline_own/execute_p3.v Line: 35
Info (12128): Elaborating entity "alu" for hierarchy "processor:processor|execute_p3:execute|alu:a" File: C:/Users/momon/le3hw/simple_pipeline_own/execute_p3.v Line: 74
Info (12128): Elaborating entity "ex_mem" for hierarchy "processor:processor|ex_mem:ex_mem" File: C:/Users/momon/le3hw/simple_pipeline_own/processor.v Line: 247
Info (12128): Elaborating entity "data_memory" for hierarchy "processor:processor|data_memory:data_memory" File: C:/Users/momon/le3hw/simple_pipeline_own/processor.v Line: 254
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:processor|data_memory:data_memory|altsyncram:altsyncram_component" File: C:/Users/momon/le3hw/simple_pipeline_own/data_memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "processor:processor|data_memory:data_memory|altsyncram:altsyncram_component" File: C:/Users/momon/le3hw/simple_pipeline_own/data_memory.v Line: 85
Info (12133): Instantiated megafunction "processor:processor|data_memory:data_memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/momon/le3hw/simple_pipeline_own/data_memory.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../simple_sample-master/BubbleSort/BubbleSort.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u3o1.tdf
    Info (12023): Found entity 1: altsyncram_u3o1 File: C:/Users/momon/le3hw/simple_pipeline_own/db/altsyncram_u3o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_u3o1" for hierarchy "processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u3o1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mde2.tdf
    Info (12023): Found entity 1: altsyncram_mde2 File: C:/Users/momon/le3hw/simple_pipeline_own/db/altsyncram_mde2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mde2" for hierarchy "processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u3o1:auto_generated|altsyncram_mde2:altsyncram1" File: C:/Users/momon/le3hw/simple_pipeline_own/db/altsyncram_u3o1.tdf Line: 36
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u3o1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/momon/le3hw/simple_pipeline_own/db/altsyncram_u3o1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u3o1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/momon/le3hw/simple_pipeline_own/db/altsyncram_u3o1.tdf Line: 37
Info (12133): Instantiated megafunction "processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u3o1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/momon/le3hw/simple_pipeline_own/db/altsyncram_u3o1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "mem_access_p4" for hierarchy "processor:processor|mem_access_p4:mem_access" File: C:/Users/momon/le3hw/simple_pipeline_own/processor.v Line: 260
Info (12128): Elaborating entity "mem_wb" for hierarchy "processor:processor|mem_wb:mem_wb" File: C:/Users/momon/le3hw/simple_pipeline_own/processor.v Line: 279
Info (12128): Elaborating entity "write_back_p5" for hierarchy "processor:processor|write_back_p5:write_back" File: C:/Users/momon/le3hw/simple_pipeline_own/processor.v Line: 285
Info (12128): Elaborating entity "display_for_16bit" for hierarchy "display_for_16bit:display_for_16bit" File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 123
Info (12128): Elaborating entity "character_display" for hierarchy "display_for_16bit:display_for_16bit|character_display:l_display0" File: C:/Users/momon/le3hw/simple_test/display_for_16bit.v Line: 32
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "processor:processor|br_id[16]" is missing source, defaulting to GND File: C:/Users/momon/le3hw/simple_pipeline_own/processor.v Line: 46
    Warning (12110): Net "processor:processor|br_ex[16]" is missing source, defaulting to GND File: C:/Users/momon/le3hw/simple_pipeline_own/processor.v Line: 46
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.05.14.11:02:52 Progress: Loading sldd0c8d2e6/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/momon/le3hw/simple_pipeline_own/db/ip/sldd0c8d2e6/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/momon/le3hw/simple_pipeline_own/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/momon/le3hw/simple_pipeline_own/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/momon/le3hw/simple_pipeline_own/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/momon/le3hw/simple_pipeline_own/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/momon/le3hw/simple_pipeline_own/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/momon/le3hw/simple_pipeline_own/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "selector_state[0]" is stuck at VCC File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 10
    Warning (13410): Pin "selector_state[1]" is stuck at VCC File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 10
    Warning (13410): Pin "selector_state[2]" is stuck at VCC File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 10
    Warning (13410): Pin "selector_state[3]" is stuck at GND File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 10
    Warning (13410): Pin "l_out0[7]" is stuck at GND File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 15
    Warning (13410): Pin "l_out1[7]" is stuck at GND File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 15
    Warning (13410): Pin "l_out2[7]" is stuck at GND File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 15
    Warning (13410): Pin "l_out3[7]" is stuck at GND File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 15
    Warning (13410): Pin "r_out0[7]" is stuck at GND File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 16
    Warning (13410): Pin "r_out1[7]" is stuck at GND File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 16
    Warning (13410): Pin "r_out2[7]" is stuck at GND File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 16
    Warning (13410): Pin "r_out3[7]" is stuck at GND File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 16
    Warning (13410): Pin "phase_out[0]" is stuck at GND File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 19
    Warning (13410): Pin "phase_out[4]" is stuck at VCC File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 19
    Warning (13410): Pin "phase_out[5]" is stuck at VCC File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 19
    Warning (13410): Pin "phase_out[7]" is stuck at GND File: C:/Users/momon/le3hw/simple_pipeline_own/simple_pipeline.v Line: 19
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file C:/Users/momon/le3hw/simple_pipeline_own/output_files/simple_pipeline.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1912 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 103 output pins
    Info (21061): Implemented 1750 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4861 megabytes
    Info: Processing ended: Fri May 14 11:03:13 2021
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/momon/le3hw/simple_pipeline_own/output_files/simple_pipeline.map.smsg.


