#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* LED */
LED__0__DM__MASK EQU 0x1C0000
LED__0__DM__SHIFT EQU 18
LED__0__DR EQU CYREG_PRT1_DR
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED__0__HSIOM_MASK EQU 0x0F000000
LED__0__HSIOM_SHIFT EQU 24
LED__0__INTCFG EQU CYREG_PRT1_INTCFG
LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__0__MASK EQU 0x40
LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__0__PC EQU CYREG_PRT1_PC
LED__0__PC2 EQU CYREG_PRT1_PC2
LED__0__PORT EQU 1
LED__0__PS EQU CYREG_PRT1_PS
LED__0__SHIFT EQU 6
LED__DR EQU CYREG_PRT1_DR
LED__INTCFG EQU CYREG_PRT1_INTCFG
LED__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__MASK EQU 0x40
LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__PC EQU CYREG_PRT1_PC
LED__PC2 EQU CYREG_PRT1_PC2
LED__PORT EQU 1
LED__PS EQU CYREG_PRT1_PS
LED__SHIFT EQU 6

/* LED_1 */
LED_1__0__DM__MASK EQU 0xE00
LED_1__0__DM__SHIFT EQU 9
LED_1__0__DR EQU CYREG_PRT0_DR
LED_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_1__0__HSIOM_MASK EQU 0x0000F000
LED_1__0__HSIOM_SHIFT EQU 12
LED_1__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_1__0__MASK EQU 0x08
LED_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_1__0__PC EQU CYREG_PRT0_PC
LED_1__0__PC2 EQU CYREG_PRT0_PC2
LED_1__0__PORT EQU 0
LED_1__0__PS EQU CYREG_PRT0_PS
LED_1__0__SHIFT EQU 3
LED_1__DR EQU CYREG_PRT0_DR
LED_1__INTCFG EQU CYREG_PRT0_INTCFG
LED_1__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_1__MASK EQU 0x08
LED_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_1__PC EQU CYREG_PRT0_PC
LED_1__PC2 EQU CYREG_PRT0_PC2
LED_1__PORT EQU 0
LED_1__PS EQU CYREG_PRT0_PS
LED_1__SHIFT EQU 3

/* Echo */
Echo__0__DM__MASK EQU 0x07
Echo__0__DM__SHIFT EQU 0
Echo__0__DR EQU CYREG_PRT0_DR
Echo__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Echo__0__HSIOM_MASK EQU 0x0000000F
Echo__0__HSIOM_SHIFT EQU 0
Echo__0__INTCFG EQU CYREG_PRT0_INTCFG
Echo__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Echo__0__MASK EQU 0x01
Echo__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Echo__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Echo__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Echo__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Echo__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Echo__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Echo__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Echo__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Echo__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Echo__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Echo__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Echo__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Echo__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Echo__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Echo__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Echo__0__PC EQU CYREG_PRT0_PC
Echo__0__PC2 EQU CYREG_PRT0_PC2
Echo__0__PORT EQU 0
Echo__0__PS EQU CYREG_PRT0_PS
Echo__0__SHIFT EQU 0
Echo__DR EQU CYREG_PRT0_DR
Echo__INTCFG EQU CYREG_PRT0_INTCFG
Echo__INTSTAT EQU CYREG_PRT0_INTSTAT
Echo__MASK EQU 0x01
Echo__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Echo__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Echo__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Echo__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Echo__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Echo__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Echo__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Echo__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Echo__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Echo__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Echo__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Echo__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Echo__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Echo__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Echo__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Echo__PC EQU CYREG_PRT0_PC
Echo__PC2 EQU CYREG_PRT0_PC2
Echo__PORT EQU 0
Echo__PS EQU CYREG_PRT0_PS
Echo__SHIFT EQU 0

/* Echo_1 */
Echo_1__0__DM__MASK EQU 0x07
Echo_1__0__DM__SHIFT EQU 0
Echo_1__0__DR EQU CYREG_PRT1_DR
Echo_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Echo_1__0__HSIOM_MASK EQU 0x0000000F
Echo_1__0__HSIOM_SHIFT EQU 0
Echo_1__0__INTCFG EQU CYREG_PRT1_INTCFG
Echo_1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Echo_1__0__MASK EQU 0x01
Echo_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Echo_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Echo_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Echo_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Echo_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Echo_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Echo_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Echo_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Echo_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Echo_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Echo_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Echo_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Echo_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Echo_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Echo_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Echo_1__0__PC EQU CYREG_PRT1_PC
Echo_1__0__PC2 EQU CYREG_PRT1_PC2
Echo_1__0__PORT EQU 1
Echo_1__0__PS EQU CYREG_PRT1_PS
Echo_1__0__SHIFT EQU 0
Echo_1__DR EQU CYREG_PRT1_DR
Echo_1__INTCFG EQU CYREG_PRT1_INTCFG
Echo_1__INTSTAT EQU CYREG_PRT1_INTSTAT
Echo_1__MASK EQU 0x01
Echo_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Echo_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Echo_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Echo_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Echo_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Echo_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Echo_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Echo_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Echo_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Echo_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Echo_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Echo_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Echo_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Echo_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Echo_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Echo_1__PC EQU CYREG_PRT1_PC
Echo_1__PC2 EQU CYREG_PRT1_PC2
Echo_1__PORT EQU 1
Echo_1__PS EQU CYREG_PRT1_PS
Echo_1__SHIFT EQU 0

/* UART_rx */
UART_rx__0__DM__MASK EQU 0x07
UART_rx__0__DM__SHIFT EQU 0
UART_rx__0__DR EQU CYREG_PRT4_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_PRT4_PC
UART_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_rx__0__PORT EQU 4
UART_rx__0__PS EQU CYREG_PRT4_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_PRT4_DR
UART_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_PRT4_PC
UART_rx__PC2 EQU CYREG_PRT4_PC2
UART_rx__PORT EQU 4
UART_rx__PS EQU CYREG_PRT4_PS
UART_rx__SHIFT EQU 0

/* UART_SCB */
UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A01
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* UART_tx */
UART_tx__0__DM__MASK EQU 0x38
UART_tx__0__DM__SHIFT EQU 3
UART_tx__0__DR EQU CYREG_PRT4_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_PRT4_PC
UART_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_tx__0__PORT EQU 4
UART_tx__0__PS EQU CYREG_PRT4_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_PRT4_DR
UART_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_PRT4_PC
UART_tx__PC2 EQU CYREG_PRT4_PC2
UART_tx__PORT EQU 4
UART_tx__PS EQU CYREG_PRT4_PS
UART_tx__SHIFT EQU 1

/* PWM_2_cy_m0s8_tcpwm_1 */
PWM_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* Trigr */
Trigr__0__DM__MASK EQU 0x38
Trigr__0__DM__SHIFT EQU 3
Trigr__0__DR EQU CYREG_PRT0_DR
Trigr__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Trigr__0__HSIOM_MASK EQU 0x000000F0
Trigr__0__HSIOM_SHIFT EQU 4
Trigr__0__INTCFG EQU CYREG_PRT0_INTCFG
Trigr__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Trigr__0__MASK EQU 0x02
Trigr__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Trigr__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Trigr__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Trigr__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Trigr__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Trigr__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Trigr__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Trigr__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Trigr__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Trigr__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Trigr__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Trigr__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Trigr__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Trigr__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Trigr__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Trigr__0__PC EQU CYREG_PRT0_PC
Trigr__0__PC2 EQU CYREG_PRT0_PC2
Trigr__0__PORT EQU 0
Trigr__0__PS EQU CYREG_PRT0_PS
Trigr__0__SHIFT EQU 1
Trigr__DR EQU CYREG_PRT0_DR
Trigr__INTCFG EQU CYREG_PRT0_INTCFG
Trigr__INTSTAT EQU CYREG_PRT0_INTSTAT
Trigr__MASK EQU 0x02
Trigr__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Trigr__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Trigr__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Trigr__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Trigr__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Trigr__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Trigr__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Trigr__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Trigr__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Trigr__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Trigr__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Trigr__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Trigr__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Trigr__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Trigr__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Trigr__PC EQU CYREG_PRT0_PC
Trigr__PC2 EQU CYREG_PRT0_PC2
Trigr__PORT EQU 0
Trigr__PS EQU CYREG_PRT0_PS
Trigr__SHIFT EQU 1

/* Trigr_1 */
Trigr_1__0__DM__MASK EQU 0x38
Trigr_1__0__DM__SHIFT EQU 3
Trigr_1__0__DR EQU CYREG_PRT1_DR
Trigr_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Trigr_1__0__HSIOM_MASK EQU 0x000000F0
Trigr_1__0__HSIOM_SHIFT EQU 4
Trigr_1__0__INTCFG EQU CYREG_PRT1_INTCFG
Trigr_1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Trigr_1__0__MASK EQU 0x02
Trigr_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Trigr_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Trigr_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Trigr_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Trigr_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Trigr_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Trigr_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Trigr_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Trigr_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Trigr_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Trigr_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Trigr_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Trigr_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Trigr_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Trigr_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Trigr_1__0__PC EQU CYREG_PRT1_PC
Trigr_1__0__PC2 EQU CYREG_PRT1_PC2
Trigr_1__0__PORT EQU 1
Trigr_1__0__PS EQU CYREG_PRT1_PS
Trigr_1__0__SHIFT EQU 1
Trigr_1__DR EQU CYREG_PRT1_DR
Trigr_1__INTCFG EQU CYREG_PRT1_INTCFG
Trigr_1__INTSTAT EQU CYREG_PRT1_INTSTAT
Trigr_1__MASK EQU 0x02
Trigr_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Trigr_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Trigr_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Trigr_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Trigr_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Trigr_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Trigr_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Trigr_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Trigr_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Trigr_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Trigr_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Trigr_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Trigr_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Trigr_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Trigr_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Trigr_1__PC EQU CYREG_PRT1_PC
Trigr_1__PC2 EQU CYREG_PRT1_PC2
Trigr_1__PORT EQU 1
Trigr_1__PS EQU CYREG_PRT1_PS
Trigr_1__SHIFT EQU 1

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_1__INTC_MASK EQU 0x01
isr_1__INTC_NUMBER EQU 0
isr_1__INTC_PRIOR_MASK EQU 0xC0
isr_1__INTC_PRIOR_NUM EQU 3
isr_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock_2 */
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* Clock_3 */
Clock_3__DIVIDER_MASK EQU 0x0000FFFF
Clock_3__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_3__ENABLE_MASK EQU 0x80000000
Clock_3__MASK EQU 0x80000000
Clock_3__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* Timer_1_cy_m0s8_tcpwm_1 */
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Timer_2_TimerUDB */
Timer_2_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_2_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_2_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_2_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_2_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_2_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_2_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_2_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
Timer_2_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_2_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Timer_2_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Timer_2_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Timer_2_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
Timer_2_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
Timer_2_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
Timer_2_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
Timer_2_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
Timer_2_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
Timer_2_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
Timer_2_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Timer_2_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
Timer_2_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
Timer_2_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
Timer_2_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
Timer_2_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
Timer_2_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
Timer_2_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
Timer_2_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
Timer_2_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
Timer_2_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Timer_2_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
Timer_2_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
Timer_2_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F1_03
Timer_2_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_2_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

/* Left_out */
Left_out__0__DM__MASK EQU 0xE00000
Left_out__0__DM__SHIFT EQU 21
Left_out__0__DR EQU CYREG_PRT3_DR
Left_out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Left_out__0__HSIOM_MASK EQU 0xF0000000
Left_out__0__HSIOM_SHIFT EQU 28
Left_out__0__INTCFG EQU CYREG_PRT3_INTCFG
Left_out__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Left_out__0__MASK EQU 0x80
Left_out__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Left_out__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Left_out__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Left_out__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Left_out__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Left_out__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Left_out__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Left_out__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Left_out__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Left_out__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Left_out__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Left_out__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Left_out__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Left_out__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Left_out__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Left_out__0__PC EQU CYREG_PRT3_PC
Left_out__0__PC2 EQU CYREG_PRT3_PC2
Left_out__0__PORT EQU 3
Left_out__0__PS EQU CYREG_PRT3_PS
Left_out__0__SHIFT EQU 7
Left_out__DR EQU CYREG_PRT3_DR
Left_out__INTCFG EQU CYREG_PRT3_INTCFG
Left_out__INTSTAT EQU CYREG_PRT3_INTSTAT
Left_out__MASK EQU 0x80
Left_out__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Left_out__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Left_out__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Left_out__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Left_out__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Left_out__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Left_out__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Left_out__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Left_out__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Left_out__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Left_out__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Left_out__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Left_out__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Left_out__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Left_out__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Left_out__PC EQU CYREG_PRT3_PC
Left_out__PC2 EQU CYREG_PRT3_PC2
Left_out__PORT EQU 3
Left_out__PS EQU CYREG_PRT3_PS
Left_out__SHIFT EQU 7

/* I2C_Accel_SCB */
I2C_Accel_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
I2C_Accel_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
I2C_Accel_SCB__CTRL EQU CYREG_SCB1_CTRL
I2C_Accel_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
I2C_Accel_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
I2C_Accel_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
I2C_Accel_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
I2C_Accel_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
I2C_Accel_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
I2C_Accel_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
I2C_Accel_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
I2C_Accel_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
I2C_Accel_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
I2C_Accel_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2C_Accel_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2C_Accel_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2C_Accel_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2C_Accel_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2C_Accel_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2C_Accel_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2C_Accel_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2C_Accel_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2C_Accel_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2C_Accel_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2C_Accel_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2C_Accel_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2C_Accel_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2C_Accel_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2C_Accel_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2C_Accel_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2C_Accel_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2C_Accel_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2C_Accel_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2C_Accel_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2C_Accel_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2C_Accel_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2C_Accel_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2C_Accel_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2C_Accel_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2C_Accel_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2C_Accel_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2C_Accel_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2C_Accel_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2C_Accel_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2C_Accel_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2C_Accel_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2C_Accel_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2C_Accel_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2C_Accel_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2C_Accel_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2C_Accel_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2C_Accel_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2C_Accel_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2C_Accel_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2C_Accel_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2C_Accel_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2C_Accel_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2C_Accel_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2C_Accel_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2C_Accel_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2C_Accel_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2C_Accel_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2C_Accel_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2C_Accel_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2C_Accel_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2C_Accel_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2C_Accel_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2C_Accel_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2C_Accel_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2C_Accel_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2C_Accel_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2C_Accel_SCB__SS0_POSISTION EQU 0
I2C_Accel_SCB__SS1_POSISTION EQU 1
I2C_Accel_SCB__SS2_POSISTION EQU 2
I2C_Accel_SCB__SS3_POSISTION EQU 3
I2C_Accel_SCB__STATUS EQU CYREG_SCB1_STATUS
I2C_Accel_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2C_Accel_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2C_Accel_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2C_Accel_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2C_Accel_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2C_Accel_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2C_Accel_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2C_Accel_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* I2C_Accel_SCB_IRQ */
I2C_Accel_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_Accel_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_Accel_SCB_IRQ__INTC_MASK EQU 0x800
I2C_Accel_SCB_IRQ__INTC_NUMBER EQU 11
I2C_Accel_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
I2C_Accel_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_Accel_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_Accel_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_Accel_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2C_Accel_SCBCLK */
I2C_Accel_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_Accel_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
I2C_Accel_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_Accel_SCBCLK__MASK EQU 0x80000000
I2C_Accel_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* I2C_Accel_scl */
I2C_Accel_scl__0__DM__MASK EQU 0x07
I2C_Accel_scl__0__DM__SHIFT EQU 0
I2C_Accel_scl__0__DR EQU CYREG_PRT3_DR
I2C_Accel_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_Accel_scl__0__HSIOM_GPIO EQU 0
I2C_Accel_scl__0__HSIOM_I2C EQU 14
I2C_Accel_scl__0__HSIOM_I2C_SCL EQU 14
I2C_Accel_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_Accel_scl__0__HSIOM_SHIFT EQU 0
I2C_Accel_scl__0__HSIOM_SPI EQU 15
I2C_Accel_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_Accel_scl__0__HSIOM_UART EQU 9
I2C_Accel_scl__0__HSIOM_UART_RX EQU 9
I2C_Accel_scl__0__INTCFG EQU CYREG_PRT3_INTCFG
I2C_Accel_scl__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_Accel_scl__0__MASK EQU 0x01
I2C_Accel_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_Accel_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_Accel_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_Accel_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_Accel_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_Accel_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_Accel_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_Accel_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_Accel_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_Accel_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_Accel_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_Accel_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_Accel_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_Accel_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_Accel_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_Accel_scl__0__PC EQU CYREG_PRT3_PC
I2C_Accel_scl__0__PC2 EQU CYREG_PRT3_PC2
I2C_Accel_scl__0__PORT EQU 3
I2C_Accel_scl__0__PS EQU CYREG_PRT3_PS
I2C_Accel_scl__0__SHIFT EQU 0
I2C_Accel_scl__DR EQU CYREG_PRT3_DR
I2C_Accel_scl__INTCFG EQU CYREG_PRT3_INTCFG
I2C_Accel_scl__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_Accel_scl__MASK EQU 0x01
I2C_Accel_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_Accel_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_Accel_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_Accel_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_Accel_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_Accel_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_Accel_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_Accel_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_Accel_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_Accel_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_Accel_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_Accel_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_Accel_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_Accel_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_Accel_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_Accel_scl__PC EQU CYREG_PRT3_PC
I2C_Accel_scl__PC2 EQU CYREG_PRT3_PC2
I2C_Accel_scl__PORT EQU 3
I2C_Accel_scl__PS EQU CYREG_PRT3_PS
I2C_Accel_scl__SHIFT EQU 0

/* I2C_Accel_sda */
I2C_Accel_sda__0__DM__MASK EQU 0x38
I2C_Accel_sda__0__DM__SHIFT EQU 3
I2C_Accel_sda__0__DR EQU CYREG_PRT3_DR
I2C_Accel_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_Accel_sda__0__HSIOM_GPIO EQU 0
I2C_Accel_sda__0__HSIOM_I2C EQU 14
I2C_Accel_sda__0__HSIOM_I2C_SDA EQU 14
I2C_Accel_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_Accel_sda__0__HSIOM_SHIFT EQU 4
I2C_Accel_sda__0__HSIOM_SPI EQU 15
I2C_Accel_sda__0__HSIOM_SPI_MISO EQU 15
I2C_Accel_sda__0__HSIOM_UART EQU 9
I2C_Accel_sda__0__HSIOM_UART_TX EQU 9
I2C_Accel_sda__0__INTCFG EQU CYREG_PRT3_INTCFG
I2C_Accel_sda__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_Accel_sda__0__MASK EQU 0x02
I2C_Accel_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_Accel_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_Accel_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_Accel_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_Accel_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_Accel_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_Accel_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_Accel_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_Accel_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_Accel_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_Accel_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_Accel_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_Accel_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_Accel_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_Accel_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_Accel_sda__0__PC EQU CYREG_PRT3_PC
I2C_Accel_sda__0__PC2 EQU CYREG_PRT3_PC2
I2C_Accel_sda__0__PORT EQU 3
I2C_Accel_sda__0__PS EQU CYREG_PRT3_PS
I2C_Accel_sda__0__SHIFT EQU 1
I2C_Accel_sda__DR EQU CYREG_PRT3_DR
I2C_Accel_sda__INTCFG EQU CYREG_PRT3_INTCFG
I2C_Accel_sda__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_Accel_sda__MASK EQU 0x02
I2C_Accel_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_Accel_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_Accel_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_Accel_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_Accel_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_Accel_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_Accel_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_Accel_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_Accel_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_Accel_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_Accel_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_Accel_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_Accel_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_Accel_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_Accel_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_Accel_sda__PC EQU CYREG_PRT3_PC
I2C_Accel_sda__PC2 EQU CYREG_PRT3_PC2
I2C_Accel_sda__PORT EQU 3
I2C_Accel_sda__PS EQU CYREG_PRT3_PS
I2C_Accel_sda__SHIFT EQU 1

/* Right_out */
Right_out__0__DM__MASK EQU 0x38000
Right_out__0__DM__SHIFT EQU 15
Right_out__0__DR EQU CYREG_PRT3_DR
Right_out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Right_out__0__HSIOM_MASK EQU 0x00F00000
Right_out__0__HSIOM_SHIFT EQU 20
Right_out__0__INTCFG EQU CYREG_PRT3_INTCFG
Right_out__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Right_out__0__MASK EQU 0x20
Right_out__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Right_out__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Right_out__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Right_out__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Right_out__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Right_out__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Right_out__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Right_out__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Right_out__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Right_out__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Right_out__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Right_out__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Right_out__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Right_out__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Right_out__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Right_out__0__PC EQU CYREG_PRT3_PC
Right_out__0__PC2 EQU CYREG_PRT3_PC2
Right_out__0__PORT EQU 3
Right_out__0__PS EQU CYREG_PRT3_PS
Right_out__0__SHIFT EQU 5
Right_out__DR EQU CYREG_PRT3_DR
Right_out__INTCFG EQU CYREG_PRT3_INTCFG
Right_out__INTSTAT EQU CYREG_PRT3_INTSTAT
Right_out__MASK EQU 0x20
Right_out__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Right_out__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Right_out__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Right_out__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Right_out__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Right_out__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Right_out__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Right_out__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Right_out__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Right_out__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Right_out__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Right_out__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Right_out__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Right_out__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Right_out__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Right_out__PC EQU CYREG_PRT3_PC
Right_out__PC2 EQU CYREG_PRT3_PC2
Right_out__PORT EQU 3
Right_out__PS EQU CYREG_PRT3_PS
Right_out__SHIFT EQU 5

/* Pin_Button */
Pin_Button__0__DM__MASK EQU 0xE00000
Pin_Button__0__DM__SHIFT EQU 21
Pin_Button__0__DR EQU CYREG_PRT0_DR
Pin_Button__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_Button__0__HSIOM_MASK EQU 0xF0000000
Pin_Button__0__HSIOM_SHIFT EQU 28
Pin_Button__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_Button__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_Button__0__MASK EQU 0x80
Pin_Button__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_Button__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_Button__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_Button__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_Button__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_Button__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_Button__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_Button__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_Button__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_Button__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_Button__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_Button__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_Button__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_Button__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_Button__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_Button__0__PC EQU CYREG_PRT0_PC
Pin_Button__0__PC2 EQU CYREG_PRT0_PC2
Pin_Button__0__PORT EQU 0
Pin_Button__0__PS EQU CYREG_PRT0_PS
Pin_Button__0__SHIFT EQU 7
Pin_Button__DR EQU CYREG_PRT0_DR
Pin_Button__INTCFG EQU CYREG_PRT0_INTCFG
Pin_Button__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_Button__MASK EQU 0x80
Pin_Button__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_Button__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_Button__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_Button__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_Button__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_Button__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_Button__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_Button__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_Button__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_Button__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_Button__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_Button__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_Button__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_Button__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_Button__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_Button__PC EQU CYREG_PRT0_PC
Pin_Button__PC2 EQU CYREG_PRT0_PC2
Pin_Button__PORT EQU 0
Pin_Button__PS EQU CYREG_PRT0_PS
Pin_Button__SHIFT EQU 7

/* Forward_out */
Forward_out__0__DM__MASK EQU 0x7000
Forward_out__0__DM__SHIFT EQU 12
Forward_out__0__DR EQU CYREG_PRT0_DR
Forward_out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Forward_out__0__HSIOM_MASK EQU 0x000F0000
Forward_out__0__HSIOM_SHIFT EQU 16
Forward_out__0__INTCFG EQU CYREG_PRT0_INTCFG
Forward_out__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Forward_out__0__MASK EQU 0x10
Forward_out__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Forward_out__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Forward_out__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Forward_out__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Forward_out__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Forward_out__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Forward_out__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Forward_out__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Forward_out__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Forward_out__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Forward_out__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Forward_out__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Forward_out__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Forward_out__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Forward_out__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Forward_out__0__PC EQU CYREG_PRT0_PC
Forward_out__0__PC2 EQU CYREG_PRT0_PC2
Forward_out__0__PORT EQU 0
Forward_out__0__PS EQU CYREG_PRT0_PS
Forward_out__0__SHIFT EQU 4
Forward_out__DR EQU CYREG_PRT0_DR
Forward_out__INTCFG EQU CYREG_PRT0_INTCFG
Forward_out__INTSTAT EQU CYREG_PRT0_INTSTAT
Forward_out__MASK EQU 0x10
Forward_out__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Forward_out__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Forward_out__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Forward_out__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Forward_out__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Forward_out__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Forward_out__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Forward_out__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Forward_out__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Forward_out__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Forward_out__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Forward_out__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Forward_out__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Forward_out__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Forward_out__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Forward_out__PC EQU CYREG_PRT0_PC
Forward_out__PC2 EQU CYREG_PRT0_PC2
Forward_out__PORT EQU 0
Forward_out__PS EQU CYREG_PRT0_PS
Forward_out__SHIFT EQU 4

/* Reverse_out */
Reverse_out__0__DM__MASK EQU 0x38000
Reverse_out__0__DM__SHIFT EQU 15
Reverse_out__0__DR EQU CYREG_PRT0_DR
Reverse_out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Reverse_out__0__HSIOM_MASK EQU 0x00F00000
Reverse_out__0__HSIOM_SHIFT EQU 20
Reverse_out__0__INTCFG EQU CYREG_PRT0_INTCFG
Reverse_out__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Reverse_out__0__MASK EQU 0x20
Reverse_out__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Reverse_out__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Reverse_out__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Reverse_out__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Reverse_out__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Reverse_out__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Reverse_out__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Reverse_out__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Reverse_out__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Reverse_out__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Reverse_out__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Reverse_out__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Reverse_out__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Reverse_out__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Reverse_out__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Reverse_out__0__PC EQU CYREG_PRT0_PC
Reverse_out__0__PC2 EQU CYREG_PRT0_PC2
Reverse_out__0__PORT EQU 0
Reverse_out__0__PS EQU CYREG_PRT0_PS
Reverse_out__0__SHIFT EQU 5
Reverse_out__DR EQU CYREG_PRT0_DR
Reverse_out__INTCFG EQU CYREG_PRT0_INTCFG
Reverse_out__INTSTAT EQU CYREG_PRT0_INTSTAT
Reverse_out__MASK EQU 0x20
Reverse_out__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Reverse_out__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Reverse_out__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Reverse_out__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Reverse_out__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Reverse_out__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Reverse_out__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Reverse_out__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Reverse_out__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Reverse_out__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Reverse_out__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Reverse_out__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Reverse_out__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Reverse_out__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Reverse_out__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Reverse_out__PC EQU CYREG_PRT0_PC
Reverse_out__PC2 EQU CYREG_PRT0_PC2
Reverse_out__PORT EQU 0
Reverse_out__PS EQU CYREG_PRT0_PS
Reverse_out__SHIFT EQU 5

/* back_wheels */
back_wheels__0__DM__MASK EQU 0x7000
back_wheels__0__DM__SHIFT EQU 12
back_wheels__0__DR EQU CYREG_PRT2_DR
back_wheels__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
back_wheels__0__HSIOM_MASK EQU 0x000F0000
back_wheels__0__HSIOM_SHIFT EQU 16
back_wheels__0__INTCFG EQU CYREG_PRT2_INTCFG
back_wheels__0__INTSTAT EQU CYREG_PRT2_INTSTAT
back_wheels__0__MASK EQU 0x10
back_wheels__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
back_wheels__0__OUT_SEL_SHIFT EQU 8
back_wheels__0__OUT_SEL_VAL EQU 1
back_wheels__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
back_wheels__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
back_wheels__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
back_wheels__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
back_wheels__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
back_wheels__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
back_wheels__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
back_wheels__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
back_wheels__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
back_wheels__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
back_wheels__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
back_wheels__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
back_wheels__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
back_wheels__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
back_wheels__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
back_wheels__0__PC EQU CYREG_PRT2_PC
back_wheels__0__PC2 EQU CYREG_PRT2_PC2
back_wheels__0__PORT EQU 2
back_wheels__0__PS EQU CYREG_PRT2_PS
back_wheels__0__SHIFT EQU 4
back_wheels__DR EQU CYREG_PRT2_DR
back_wheels__INTCFG EQU CYREG_PRT2_INTCFG
back_wheels__INTSTAT EQU CYREG_PRT2_INTSTAT
back_wheels__MASK EQU 0x10
back_wheels__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
back_wheels__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
back_wheels__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
back_wheels__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
back_wheels__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
back_wheels__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
back_wheels__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
back_wheels__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
back_wheels__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
back_wheels__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
back_wheels__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
back_wheels__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
back_wheels__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
back_wheels__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
back_wheels__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
back_wheels__PC EQU CYREG_PRT2_PC
back_wheels__PC2 EQU CYREG_PRT2_PC2
back_wheels__PORT EQU 2
back_wheels__PS EQU CYREG_PRT2_PS
back_wheels__SHIFT EQU 4

/* front_wheels */
front_wheels__0__DM__MASK EQU 0x38000
front_wheels__0__DM__SHIFT EQU 15
front_wheels__0__DR EQU CYREG_PRT2_DR
front_wheels__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
front_wheels__0__HSIOM_MASK EQU 0x00F00000
front_wheels__0__HSIOM_SHIFT EQU 20
front_wheels__0__INTCFG EQU CYREG_PRT2_INTCFG
front_wheels__0__INTSTAT EQU CYREG_PRT2_INTSTAT
front_wheels__0__MASK EQU 0x20
front_wheels__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
front_wheels__0__OUT_SEL_SHIFT EQU 10
front_wheels__0__OUT_SEL_VAL EQU 3
front_wheels__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
front_wheels__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
front_wheels__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
front_wheels__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
front_wheels__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
front_wheels__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
front_wheels__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
front_wheels__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
front_wheels__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
front_wheels__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
front_wheels__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
front_wheels__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
front_wheels__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
front_wheels__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
front_wheels__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
front_wheels__0__PC EQU CYREG_PRT2_PC
front_wheels__0__PC2 EQU CYREG_PRT2_PC2
front_wheels__0__PORT EQU 2
front_wheels__0__PS EQU CYREG_PRT2_PS
front_wheels__0__SHIFT EQU 5
front_wheels__DR EQU CYREG_PRT2_DR
front_wheels__INTCFG EQU CYREG_PRT2_INTCFG
front_wheels__INTSTAT EQU CYREG_PRT2_INTSTAT
front_wheels__MASK EQU 0x20
front_wheels__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
front_wheels__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
front_wheels__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
front_wheels__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
front_wheels__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
front_wheels__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
front_wheels__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
front_wheels__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
front_wheels__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
front_wheels__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
front_wheels__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
front_wheels__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
front_wheels__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
front_wheels__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
front_wheels__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
front_wheels__PC EQU CYREG_PRT2_PC
front_wheels__PC2 EQU CYREG_PRT2_PC2
front_wheels__PORT EQU 2
front_wheels__PS EQU CYREG_PRT2_PS
front_wheels__SHIFT EQU 5

/* Pin_Accel_GND */
Pin_Accel_GND__0__DM__MASK EQU 0x1C0000
Pin_Accel_GND__0__DM__SHIFT EQU 18
Pin_Accel_GND__0__DR EQU CYREG_PRT2_DR
Pin_Accel_GND__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_Accel_GND__0__HSIOM_MASK EQU 0x0F000000
Pin_Accel_GND__0__HSIOM_SHIFT EQU 24
Pin_Accel_GND__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_Accel_GND__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_Accel_GND__0__MASK EQU 0x40
Pin_Accel_GND__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Accel_GND__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Accel_GND__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Accel_GND__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Accel_GND__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Accel_GND__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Accel_GND__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Accel_GND__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Accel_GND__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Accel_GND__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Accel_GND__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Accel_GND__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Accel_GND__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Accel_GND__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Accel_GND__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Accel_GND__0__PC EQU CYREG_PRT2_PC
Pin_Accel_GND__0__PC2 EQU CYREG_PRT2_PC2
Pin_Accel_GND__0__PORT EQU 2
Pin_Accel_GND__0__PS EQU CYREG_PRT2_PS
Pin_Accel_GND__0__SHIFT EQU 6
Pin_Accel_GND__DR EQU CYREG_PRT2_DR
Pin_Accel_GND__INTCFG EQU CYREG_PRT2_INTCFG
Pin_Accel_GND__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_Accel_GND__MASK EQU 0x40
Pin_Accel_GND__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Accel_GND__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Accel_GND__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Accel_GND__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Accel_GND__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Accel_GND__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Accel_GND__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Accel_GND__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Accel_GND__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Accel_GND__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Accel_GND__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Accel_GND__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Accel_GND__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Accel_GND__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Accel_GND__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Accel_GND__PC EQU CYREG_PRT2_PC
Pin_Accel_GND__PC2 EQU CYREG_PRT2_PC2
Pin_Accel_GND__PORT EQU 2
Pin_Accel_GND__PS EQU CYREG_PRT2_PS
Pin_Accel_GND__SHIFT EQU 6

/* Pin_Accel_VDD */
Pin_Accel_VDD__0__DM__MASK EQU 0x1C0000
Pin_Accel_VDD__0__DM__SHIFT EQU 18
Pin_Accel_VDD__0__DR EQU CYREG_PRT0_DR
Pin_Accel_VDD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_Accel_VDD__0__HSIOM_MASK EQU 0x0F000000
Pin_Accel_VDD__0__HSIOM_SHIFT EQU 24
Pin_Accel_VDD__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_Accel_VDD__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_Accel_VDD__0__MASK EQU 0x40
Pin_Accel_VDD__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_Accel_VDD__0__OUT_SEL_SHIFT EQU 12
Pin_Accel_VDD__0__OUT_SEL_VAL EQU 2
Pin_Accel_VDD__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_Accel_VDD__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_Accel_VDD__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_Accel_VDD__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_Accel_VDD__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_Accel_VDD__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_Accel_VDD__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_Accel_VDD__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_Accel_VDD__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_Accel_VDD__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_Accel_VDD__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_Accel_VDD__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_Accel_VDD__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_Accel_VDD__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_Accel_VDD__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_Accel_VDD__0__PC EQU CYREG_PRT0_PC
Pin_Accel_VDD__0__PC2 EQU CYREG_PRT0_PC2
Pin_Accel_VDD__0__PORT EQU 0
Pin_Accel_VDD__0__PS EQU CYREG_PRT0_PS
Pin_Accel_VDD__0__SHIFT EQU 6
Pin_Accel_VDD__DR EQU CYREG_PRT0_DR
Pin_Accel_VDD__INTCFG EQU CYREG_PRT0_INTCFG
Pin_Accel_VDD__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_Accel_VDD__MASK EQU 0x40
Pin_Accel_VDD__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_Accel_VDD__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_Accel_VDD__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_Accel_VDD__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_Accel_VDD__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_Accel_VDD__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_Accel_VDD__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_Accel_VDD__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_Accel_VDD__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_Accel_VDD__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_Accel_VDD__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_Accel_VDD__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_Accel_VDD__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_Accel_VDD__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_Accel_VDD__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_Accel_VDD__PC EQU CYREG_PRT0_PC
Pin_Accel_VDD__PC2 EQU CYREG_PRT0_PC2
Pin_Accel_VDD__PORT EQU 0
Pin_Accel_VDD__PS EQU CYREG_PRT0_PS
Pin_Accel_VDD__SHIFT EQU 6

/* Pin_Accel_INT1 */
Pin_Accel_INT1__0__DM__MASK EQU 0x1C0000
Pin_Accel_INT1__0__DM__SHIFT EQU 18
Pin_Accel_INT1__0__DR EQU CYREG_PRT3_DR
Pin_Accel_INT1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_Accel_INT1__0__HSIOM_MASK EQU 0x0F000000
Pin_Accel_INT1__0__HSIOM_SHIFT EQU 24
Pin_Accel_INT1__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_Accel_INT1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_Accel_INT1__0__MASK EQU 0x40
Pin_Accel_INT1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Accel_INT1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Accel_INT1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Accel_INT1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Accel_INT1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Accel_INT1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Accel_INT1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Accel_INT1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Accel_INT1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Accel_INT1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Accel_INT1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Accel_INT1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Accel_INT1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Accel_INT1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Accel_INT1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Accel_INT1__0__PC EQU CYREG_PRT3_PC
Pin_Accel_INT1__0__PC2 EQU CYREG_PRT3_PC2
Pin_Accel_INT1__0__PORT EQU 3
Pin_Accel_INT1__0__PS EQU CYREG_PRT3_PS
Pin_Accel_INT1__0__SHIFT EQU 6
Pin_Accel_INT1__DR EQU CYREG_PRT3_DR
Pin_Accel_INT1__INTCFG EQU CYREG_PRT3_INTCFG
Pin_Accel_INT1__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_Accel_INT1__MASK EQU 0x40
Pin_Accel_INT1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Accel_INT1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Accel_INT1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Accel_INT1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Accel_INT1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Accel_INT1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Accel_INT1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Accel_INT1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Accel_INT1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Accel_INT1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Accel_INT1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Accel_INT1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Accel_INT1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Accel_INT1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Accel_INT1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Accel_INT1__PC EQU CYREG_PRT3_PC
Pin_Accel_INT1__PC2 EQU CYREG_PRT3_PC2
Pin_Accel_INT1__PORT EQU 3
Pin_Accel_INT1__PS EQU CYREG_PRT3_PS
Pin_Accel_INT1__SHIFT EQU 6

/* Pin_Accel_INT2 */
Pin_Accel_INT2__0__DM__MASK EQU 0x7000
Pin_Accel_INT2__0__DM__SHIFT EQU 12
Pin_Accel_INT2__0__DR EQU CYREG_PRT3_DR
Pin_Accel_INT2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_Accel_INT2__0__HSIOM_MASK EQU 0x000F0000
Pin_Accel_INT2__0__HSIOM_SHIFT EQU 16
Pin_Accel_INT2__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_Accel_INT2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_Accel_INT2__0__MASK EQU 0x10
Pin_Accel_INT2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Accel_INT2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Accel_INT2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Accel_INT2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Accel_INT2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Accel_INT2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Accel_INT2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Accel_INT2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Accel_INT2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Accel_INT2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Accel_INT2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Accel_INT2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Accel_INT2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Accel_INT2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Accel_INT2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Accel_INT2__0__PC EQU CYREG_PRT3_PC
Pin_Accel_INT2__0__PC2 EQU CYREG_PRT3_PC2
Pin_Accel_INT2__0__PORT EQU 3
Pin_Accel_INT2__0__PS EQU CYREG_PRT3_PS
Pin_Accel_INT2__0__SHIFT EQU 4
Pin_Accel_INT2__DR EQU CYREG_PRT3_DR
Pin_Accel_INT2__INTCFG EQU CYREG_PRT3_INTCFG
Pin_Accel_INT2__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_Accel_INT2__MASK EQU 0x10
Pin_Accel_INT2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Accel_INT2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Accel_INT2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Accel_INT2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Accel_INT2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Accel_INT2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Accel_INT2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Accel_INT2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Accel_INT2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Accel_INT2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Accel_INT2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Accel_INT2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Accel_INT2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Accel_INT2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Accel_INT2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Accel_INT2__PC EQU CYREG_PRT3_PC
Pin_Accel_INT2__PC2 EQU CYREG_PRT3_PC2
Pin_Accel_INT2__PORT EQU 3
Pin_Accel_INT2__PS EQU CYREG_PRT3_PS
Pin_Accel_INT2__SHIFT EQU 4

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
