id	area	title	year	x	y	ix
3182558	EDA	on the feasibility of combining on-line-test and self repair for logic circuits	2013	-4.885603065599783	13.085110855460643	3182585
3182613	EDA	design and technology co-optimization near single-digit nodes	2014	-5.2058099285914095	12.969306554617194	3182640
3182808	EDA	detection of early-life failures in high-k metal-gate transistors and ultra low-k inter-metal dielectrics	2013	-5.267949523869817	12.492027219968044	3182835
3187525	EDA	soft-spot analysis: targeting compound noise effects in nanometer circuits	2005	-5.218988131826741	12.952294215956282	3187552
3194765	Arch	single event upset in sram-based field programmable analog arrays: effects and mitigation	2007	-4.7768077146991335	13.079502410402528	3194792
3197023	EDA	design tool solutions for mixed-signal/rf circuit design in cmos nanometer technologies	2007	-4.919862365047019	13.105775203448186	3197050
3197557	SE	computer support of risk analysis in information technology environment	2009	-5.026364514232147	12.571664575316445	3197584
3197953	Arch	memory repair for high defect densities	2015	-4.540845150504352	12.925131379007125	3197980
3198114	EDA	a comprehensive estimation technique for high-level synthesis	1995	-4.640562161698896	12.602916672211574	3198141
3206916	HPC	efficient reconfiguration scheme for mesh-connected network: the recursive shift approach	1996	-4.6473924302515375	12.829764878260848	3206943
3208851	SE	current testing	1990	-4.524045616789833	12.360445298927633	3208878
3208996	EDA	fpga implementation of an asynchronous processor with both online and offline testing capabilities	2008	-5.2063059314800535	12.736522503962775	3209023
3210042	Vision	analysis of error resiliency of belief propagation in computer vision	2016	-4.427819928211039	12.613830384761615	3210069
3210733	EDA	challenges of electrostatic discharge (esd) protection in emerging silicon nanowire technology	2011	-4.8395701759559815	13.179703140248296	3210760
3211411	Arch	reliability of computing systems: from flip flops to variables	2017	-4.381354990937585	13.176114773230953	3211438
3212633	EDA	improve defect tolerance in a cluster of a sram-based mesh of cluster fpga using hardware redundancy	2014	-5.1175687773395095	12.554345626771333	3212660
3213549	EDA	at-speed testing of delay faults for motorola's mpc7400, a powerpc(tm) microprocessor	2000	-5.2173252698041415	12.367162353436338	3213576
3214385	SE	electrical overstress prevention & test best practices	2008	-4.756768079146447	12.432027974302313	3214412
3214389	NLP	short circuit faults in state-of-the-art adcs - are they hard or soft?	2001	-4.964369959650191	12.28899948372813	3214416
3220049	Embedded	error-tolerance evaluation and design techniques for motion estimation computing arrays	2013	-4.849409243303134	12.935464518254564	3220076
3221170	EDA	autonomous soft-error tolerance of fpga configuration bits	2015	-4.926649621343364	12.71061785322864	3221197
3224557	SE	ghz testing and its fuzzy targets	2002	-4.475944768064758	12.591041086152995	3224584
3225804	EDA	impact of nanomanufacturing flow on systematic yield losses in nanoscale fabrics	2011	-5.101664499973197	12.825799472569585	3225831
3228687	HPC	a random distributed algorithm to embed trees in partially faulty processor arrays	1991	-4.574885760236348	12.364364670578466	3228714
3229519	EDA	leakage in cmos circuits – an introduction	2004	-5.206081031156707	13.047175131067634	3229546
3230434	EDA	a study of esram testability	2010	-4.697852389648218	12.78254772761426	3230461
3231570	EDA	cost-driven repair optimization of reconfigurable nanowire crossbar systems with clustered defects	2008	-5.0534382844896175	13.159864930611342	3231597
3233214	Vision	fault-tolerant fft networks	1988	-5.294383618184013	12.613470956989875	3233241
3235687	HPC	reliability and performance of error-correcting memory and register arrays	1980	-4.9352137762403085	12.626933250746324	3235714
3236775	EDA	hvm performance validation and dfm techniques used in a 32nm cmos thermal sensor system	2010	-4.873843032997007	12.460079128267123	3236802
3237288	Arch	methodology to optimize critical node separation in hardened flip-flops	2014	-4.643042708166663	13.151722651708965	3237315
3237491	EDA	path delay tuning for performance gain in the face of random manufacturing variations	2011	-4.8629512229407625	12.98118603863575	3237518
3239554	EDA	time-constrained scheduling during high-level synthesis of fault-secure vlsi digital signal processors	1996	-4.403059098879945	12.863432127180506	3239581
3239584	Arch	a built-off self-repair scheme for channel-based 3d memories	2017	-4.857823241486899	12.853622558796925	3239611
3239656	EDA	a probabilistic boolean logic for energy efficient circuit and system design	2010	-5.181146187618832	12.944636107009561	3239683
3239866	EDA	on yield consideration for the design of redundant programmable logic arrays	1987	-5.151299940863837	12.500290579153207	3239893
3243376	Arch	scalable fpga graph model to detect routing faults	2016	-4.635560467205504	12.868314374823019	3243403
3244778	Robotics	reliability of vlsi linear arrays with redundant links	2004	-4.8560967681558465	12.792498940055134	3244805
3245675	EDA	a technique for micro-rollback self-recovery synthesis	1995	-4.335209914942342	12.454990863836233	3245702
3246238	Embedded	an automatic technique for optimizing reed-solomon codes to improve fault tolerance in memories	2005	-4.402656983837799	12.828903844466515	3246265
3249256	SE	system and application scenarios for disaster management processes, the rainfall-runoff model case study	2014	-4.340795621304325	13.11602281467048	3249283
3249688	Arch	function-inherent code checking: a new low cost on-line testing approach for high performance microprocessor control logic	2008	-4.637590223078952	12.439368779318226	3249715
3252308	EDA	comparative study of defect-tolerant multiplexers for fpgas	2014	-4.922930821443844	12.364579866263142	3252335
3252341	EDA	post-bond testing of 2.5d-sics and 3d-sics containing a passive silicon interposer base	2011	-5.0465476873292765	12.692639176009596	3252368
3255447	EDA	design technology co-optimization for n10	2014	-4.3808867986997635	13.173269697532588	3255474
3261793	SE	a software fix towards fault-tolerant computing	2005	-4.3500644716110966	12.413322035614707	3261820
3267963	EDA	modeling and experimental demonstration of accelerated self-healing techniques	2014	-4.743023296300508	13.101718315390313	3267990
3270487	EDA	predicting future product performance: modeling and evaluation of standard cells in finfet technologies	2013	-5.162056326296772	13.141594133715804	3270514
3270497	Embedded	unintrusive aging analysis based on offline learning	2017	-4.5529409838159225	12.771262083527965	3270524
3271070	AI	the effects of heavy-ion induced single event upsets in the mc6809e microprocessor	1989	-4.643647356506131	12.888975358755324	3271097
3272259	Robotics	an efficient contact screening method and its application to high-reliability non-volatile memories	2016	-4.8308156701623854	12.499139795563956	3272286
3273453	EDA	very-low-voltage testing for weak cmos logic ics	1993	-5.245975110405706	12.289593644054632	3273480
3276029	EDA	a built-in redundancy-analysis scheme for rams with 2d redundancy using 1d local bitmap	2006	-5.176171006091795	12.423270066641756	3276056
3276576	Arch	defect tolerance in hybrid nano/cmos architecture using tagging mechanism	2009	-5.077454323614554	12.284983172655592	3276603
3277264	EDA	a new transistor-redundant voter for defect-tolerant digital circuits	2006	-5.125480820037517	13.000990346879414	3277291
3277336	EDA	reconfigurable architectures for mesh-arrays with pe and link faults	1995	-4.639731698339415	12.899666717549625	3277363
3281542	EDA	a programmable built-in self-test core for embedded memories	2000	-4.447630704976956	12.653240635651727	3281569
3282161	EDA	esd: design for ic chip quality and reliability	2000	-4.934733720905388	12.934638263864734	3282188
3282910	EDA	brownian circuits: fundamentals	2013	-4.579094021570682	12.410243970603052	3282937
3286497	Robotics	on channel architecture and routability for fpgas under faulty conditions	1994	-4.637682684859052	12.635556760219972	3286524
3287204	EDA	routing the 3-d chip	1991	-5.20512961420808	12.829109081359595	3287231
3287419	EDA	logic level fault tolerance approaches targeting nanoelectronics plas	2007	-5.133007811370256	12.47311720013082	3287446
3287769	Vision	towards an adaptable bit-width nmr voter for multiple error masking	2014	-5.098437347286871	12.739354599935947	3287796
3288615	EDA	optimization of finfet-based gain cells for low power sub-v t embedded drams	2018	-4.5764242210619015	12.63287145015282	3288642
3289943	EDA	a testable design for asynchronous fine-grain pipeline circuits	2000	-4.667446903461402	12.805514485749258	3289970
3291283	EDA	complete and effective robustness checking by means of interpolation	2012	-4.598204938397878	12.489953982019285	3291310
3292791	Vision	face recognition using lda and pca by multi edge block image	2009	-4.827085819887513	12.576072239500464	3292818
3293845	Visualization	nanometer technology effects on fault models for ic testing	1999	-4.332461193389071	12.311969412019529	3293872
3294989	EDA	power, delay and area comparisons of majority voters relevant to tmr architectures	2016	-4.948444727368988	12.88549803728554	3295016
3299038	EDA	novel fault-tolerant adder design for fpga-based systems	2001	-4.484813633998538	12.494115167948847	3299065
3303068	EDA	on-chip inductance issues in multiconductor systems	1999	-5.089906906264449	12.317107296942869	3303095
3306999	EDA	on using address scrambling to implement defect tolerance in srams	2011	-5.120727347826885	12.624455485754273	3307026
3309457	EDA	reliability simulation of electronic circuits with vhdl-ams	2003	-5.2869585933991035	12.35775973588398	3309484
3310916	EDA	sub-threshold cmos circuits reliability assessment using simulated fault injection based on simulator commands	2015	-5.0749415698357225	12.376365762099814	3310943
3311685	EDA	an asynchronous fixed-coefficient fir filter implemented with flexible a-si tft technology	2008	-4.667205404220705	12.879680742142213	3311712
3311949	Visualization	channel-count-independent bist for multi-channel serdes	2006	-4.536066469052775	12.689127180715447	3311976
3316795	EDA	an algorithm to test reconfigured rams	1994	-5.0953698377628625	12.50833494905657	3316822
3319744	EDA	design-for-manufacturability assessment for integrated circuits using radar	2014	-4.746685794803414	12.701146335295288	3319771
3319822	EDA	performance and cost tradeoffs in metal-programmable structured asics (mpsas)	2011	-4.578321020248175	12.840414592889239	3319849
3320279	EDA	investigation of intermittent resistive faults in digital cmos circuits	2016	-4.89885569262809	12.895260053364993	3320306
3321098	EDA	high level synthesis of degradable asics using virtual binding	2007	-4.49501183513016	13.051657338207798	3321125
3321792	EDA	synthesis of resilient circuits from guarded atomic actions	2015	-4.891942482801054	12.31506052577252	3321819
3322045	EDA	tomorrows high-quality socs require high-quality embedded memories today	2002	-4.349428698758797	12.877694907647722	3322072
3322273	EDA	"""practical aspects of mos transistor model """"accuracy"""" in modern cmos technology"""	2004	-4.80587036023427	12.71089189808035	3322300
3322589	EDA	innovative practices session 9c: yield improvement: challenges and directions	2013	-4.9907793822212865	12.369484530117907	3322616
3328814	EDA	testing 3d chips containing through-silicon vias	2009	-4.368753535344029	12.886014647737506	3328841
3329490	SE	improving semiconductor reliability with advanced engineering methods in test program development	2015	-4.751133063988783	12.739618285949964	3329517
3332103	EDA	an automatic netlist and floorplanning approach to improve the mttr of scrubbing techniques (abstract only)	2014	-5.096615316040501	12.471248865181105	3332130
3332636	EDA	modeling and testing of sram for new failure mechanisms due to process variations in nanoscale cmos	2005	-5.280139910524438	12.356058420281	3332663
3334255	EDA	a cell-based fractional-n phase-locked loop compiler	2018	-4.902930626322137	12.361800703231006	3334282
3334619	EDA	esd-induced internal core device failure: new failure modes in system-on-chip (soc) designs	2005	-5.252970411584535	12.834668455794823	3334646
3339528	EDA	"""backend cad flows for """"restrictive design rules"""""""	2004	-4.5765617196114965	12.60040854683606	3339555
3340998	DB	a realistic fault model for flash memories	2000	-5.0073431441070495	12.497478888790296	3341025
3341506	EDA	nand flash testing: a preliminary study on actual defects	2009	-4.825120222479222	12.643041850472155	3341533
3341739	EDA	three-dimensional integrated circuits and the future of system-on-chip designs	2006	-4.556521082428142	12.999719618562816	3341766
3342522	Arch	module grouping for defect tolerance in nanoscale memory	2008	-4.833331494230609	13.175008502675677	3342549
3350967	EDA	designing reliable processor cores in ultimate cmos and beyond: a double sampling solution	2018	-5.1894573138595534	12.937835799181409	3350994
3353021	Logic	method for formal verification of soft-error tolerance mechanisms in pipelined microprocessors	2010	-4.378499430753995	12.372168053291233	3353048
3359674	Embedded	a generalized approach for the use of convolutional coding in seu mitigation	2008	-5.132801954733325	12.88050116069375	3359701
3362424	SE	functional test coverage effectiveness on the decline	2004	-4.427645851108759	12.263365757462044	3362451
3363774	Arch	case study: bisr for a processor multiplier	2014	-4.490697318765128	12.324064008679374	3363801
3364113	EDA	a column parity based fault detection mechanism for fifo buffers	2013	-4.970145946809579	12.399400260976975	3364140
3365249	HCI	test and testability of a monolithic mems for magnetic field sensing	2001	-5.085847486761113	12.363879003393455	3365276
3367414	EDA	information theoretic models for signatures in vlsi power delivery systems	2014	-5.159303377809212	13.173045385144961	3367441
3368625	EDA	fault models and yield analysis for qca-based plas	2007	-5.063354745611508	12.576898970565734	3368652
3372018	Vision	a soi cache-tag memory with dual-rail wordline scheme	2016	-5.233798139788101	12.647722410486974	3372045
3372629	EDA	electro-thermal high-level modeling of integrated circuits	2012	-5.074240613842595	13.003685746655135	3372656
3373217	EDA	comprehensive analysis of sequential and combinational soft errors in an embedded processor	2015	-5.127638714209902	12.949341374017658	3373244
3373466	EDA	memory ecc architecutre utilizing memory column spares	2016	-4.7381269036174185	13.159861029390669	3373493
3373841	EDA	in-depth analysis of digital circuits against soft errors for selective hardening	2009	-4.474435468758116	13.109863215200908	3373868
3377653	EDA	efficient post-configuration testing of an asynchronous nanowire crossbar system for reliability	2012	-5.24829503586868	12.692902340089526	3377680
3377876	EDA	efficiently supporting fault-tolerance in fpgas	1998	-4.409587231141341	13.083897635281547	3377903
3380974	EDA	self-adaptive timing repair	2017	-4.428735389358787	12.915556172991593	3381001
3386838	Embedded	session abstract	2006	-4.822744010878209	12.68830698162688	3386865
3397288	EDA	leakage control in fpga routing fabric	2005	-4.988283500260821	12.921261153571205	3397315
3398634	EDA	ensuring signal and power integrity for high-speed digital systems: an emc perspective	2015	-4.371943122388432	12.436908512425225	3398661
3398906	Embedded	preemptive built-in self-test for in-field structural testing	2015	-4.960174915999598	12.27044283145917	3398933
3399757	Robotics	preliminary study of run-to-run control utilizing virtual metrology with reliance index	2011	-5.057940120077523	12.999866159318133	3399784
3401988	EDA	introducing redundant computations in a behavior for reducing bist resources	1998	-4.340980941087215	12.475704156035695	3402015
3409284	Mobile	reducing seu sensitivity in lin networks: selective and collaborative hardening techniques	2014	-4.375538508813594	13.15131418526736	3409311
3409927	EDA	pre-layout inductive corners for advanced digital design interconnect: modeling and silicon validation	2006	-5.257390319485725	12.410940397858687	3409954
3413113	EDA	fault tolerant synthesis of reversible circuits	2013	-4.484878192810436	12.577005897937374	3413140
3415522	Arch	stochastic reliability evaluation of sea-of-tiles based on double gate controllable-polarity fets	2014	-5.154004258190868	12.39136597306013	3415549
3416816	EDA	algorithm-level approximation for fast (or not) embedded stereovision algorithm	2018	-4.690912005996078	13.008597977232927	3416843
3417487	EDA	a built-in self-test and diagnosis strategy for chemically assembled electronic nanotechnology	2007	-4.8360559183051635	13.004825915080247	3417514
3418587	EDA	repairing a 3-d die-stack using available programmable logic	2015	-4.726268471944142	12.888171729565046	3418614
3422310	EDA	statistical sram analysis for yield enhancement	2010	-5.030426081143308	12.26038080704285	3422337
3428775	EDA	redundant circuits with latchup protection	2013	-5.040863218652226	12.697086687795785	3428802
3430074	EDA	from synchronous to asynchronous: an automatic approach	2004	-4.397892386359608	12.263682610191848	3430101
3430455	Robotics	an improved wave planning technique for material-to-man order picking operation	2009	-5.08985754043461	13.174538690073838	3430482
3432385	EDA	guest editors' introduction: icfpt 2007	2009	-4.987714889261278	12.518704063119356	3432412
3436236	EDA	going beyond tmr for protection against multiple faults	2005	-5.138796797686896	13.179298096791735	3436263
3436375	EDA	scan-based testing of post-bond silicon interposer interconnects in 2.5-d ics	2014	-5.128491349985081	12.251108036799257	3436402
3437289	EDA	a fault modeling technique to test memory bist algorithms	2002	-4.8658967128165305	12.725154881688914	3437316
3438838	EDA	rule agnostic routing by using design fabrics	2012	-4.6426683988749256	12.695164544987266	3438865
3440451	EDA	linking tcad to eda - benefits and issues	1991	-4.827514186946588	12.361958930649715	3440478
3440541	EDA	a split-foundry asynchronous fpga	2013	-4.360685683436234	12.352188766541273	3440568
3441447	EDA	μrng: a 300-950mv 323gbps/w all-digital full-entropy true random number generator in 14nm finfet cmos	2015	-5.154414313767282	12.519343369971798	3441474
3442351	EDA	distributed voting for fault-tolerant nanoscale systems	2007	-4.758064116058722	12.418784061714605	3442378
3444316	EDA	circuit and pd challenges at the 14nm technology node	2013	-4.648173668090703	12.939506958143149	3444343
3445025	EDA	efficient failure detection in pipelined asynchronous circuits	2005	-4.7202427280069985	12.858522562494695	3445052
3449750	EDA	seu hardened layout design for sram cells based on seu reversal	2015	-5.02315708449958	12.616826623282465	3449777
3450373	EDA	trading-off error detection efficiency with implementation cost for sequential circuits implemented with fpgas	2011	-4.892616385141356	12.98654968355364	3450400
3455681	Embedded	functional tests for ring-address sram-type fifos	1994	-4.57174792512518	12.414176950128065	3455708
3457058	EDA	re-connecting mos modeling and circuit design: new methods for design quality	2001	-4.503623220270263	13.029862114897476	3457085
3458501	EDA	a novel highly reliable and low-power radiation hardened sram bit-cell design	2018	-4.787588479361373	12.669703370232137	3458528
3459006	EDA	timing variation-aware high level synthesis: current results and research challenges	2008	-5.109414090055967	12.690583832012816	3459033
3461008	EDA	physical design cad in deep sub-micron era	1996	-5.2450301812853715	12.622550067554334	3461035
3463493	EDA	beyond p-cell and gate-level: accuracy requirements for simulation of nanometer soc design	2004	-4.951655025571436	12.93636333893788	3463520
3463952	EDA	a novel methodology for robustness analysis of qca circuits	2015	-5.2238551173602845	12.712890431398096	3463979
3464765	EDA	automated selection of assertions for bit-flip detection during post-silicon validation	2016	-4.928092087748711	12.502266937120009	3464792
3468626	EDA	adts: an array defect-tolerance scheme for wafer scale gate arrays	1995	-4.470962454197667	12.247257846030472	3468653
3468643	EDA	yield enhancement flow for analog and full custom designs reliability-rules automatic application	2011	-4.823030857546659	12.86276371917596	3468670
3471063	EDA	scan test bandwidth management for ultralarge-scale system-on-chip architectures	2015	-4.75412903760494	12.332118793609464	3471090
3475102	EDA	defect aware to power conscious tests - the new dft landscape	2009	-4.898068769978988	12.834971594768911	3475129
3484037	EDA	massive statistical process variations: a grand challenge for testing nanoelectronic circuits	2010	-4.938896303221816	13.011020757997803	3484064
3484133	EDA	past and future technology for mixed signal lsi	2014	-4.55500148084763	13.090478275336814	3484160
3487264	EDA	a novel technique towards eliminating the global clock in vlsi circuits	2004	-5.268010486278377	12.32482807572371	3487291
3489354	Logic	on the use of bloom filters for defect maps in nanocomputing	2006	-4.835352781597807	12.950656550993994	3489381
3489391	SE	clock faults' impact on manufacturing testing and their possible detection through on-line testing	2002	-5.1609218739229865	12.248330672014642	3489418
3490687	EDA	a programmable bist for dram testing and diagnosis	2010	-4.5701489837652085	12.245947779659955	3490714
3491941	EDA	test and reliability issues in 2.5d and 3d integration	2016	-4.3633506585385495	13.162770560079794	3491968
3493863	EDA	physical design challenges to nano-cmos circuits	2009	-5.197127789747671	13.078859883939405	3493890
3494680	Robotics	a novel structure of dynamic configurable scan chain bypassing unconcerned segments on the fly	2013	-4.408808198455257	12.274352890084824	3494707
3495783	EDA	toward a scalable test methodology for 2d-mesh network-on-chips	2007	-4.9769471312616735	12.352817797166667	3495810
3496819	EDA	exploiting implementation diversity and partial connection of routers in application-specific network-on-chip topology synthesis	2014	-5.136823390796803	13.002433491464476	3496846
3496917	EDA	electrical modeling of lithographic imperfections	2010	-5.222612707055013	12.792166274755266	3496944
3499643	EDA	static low power verification at transistor level for soc design	2012	-5.050169702325932	12.809100216884087	3499670
3500091	EDA	a defect-tolerant area-efficient multiplexer for basic blocks in sram-based fpgas	2013	-5.123070681305311	12.98230899249548	3500118
3501602	Theory	forensic characterization of thin film resistor degradation	2008	-4.920081792777135	12.43373530556009	3501629
3506550	EDA	estimating burn-in fall-out for redundant memory	2001	-4.932499300932358	12.507393651968574	3506577
3506587	SE	correlation between predicted cause of sram failures and in-line defect data	2001	-5.130051633430057	12.388003276750796	3506614
3507739	EDA	design of defect-tolerant scan chains for mcms with an active substrate	1995	-4.965939208038801	12.471577447742655	3507766
3508610	EDA	adding manufacturability to the quality of results	2006	-5.121842245060853	12.737869175281872	3508637
3508724	Arch	intermittent resistive faults in digital cmos circuits	2015	-4.884832791503316	12.914869978715082	3508751
3510967	EDA	power-aware test pattern generation for improved concurrency at the core level	2006	-4.7570338192735395	12.378460274216714	3510994
3513144	EDA	test challenges for 3d integration (an invited paper for cicc 2011)	2011	-4.679766193340464	13.11746881621088	3513171
3513176	EDA	overview study on fault modeling and test methodology development for finfet-based memories	2015	-4.823147566441818	12.726651982301304	3513203
3514187	EDA	design methodologies for tolerating cell and interconnect faults in fpgas	1996	-4.551326832064217	12.435234433666803	3514214
3514396	EDA	large-scale multi-corner leakage optimization under the sign-off timing environment	2015	-4.952911412500116	13.13146242734424	3514423
3516485	EDA	rns multi-voltage low-power multiply-add unit	2010	-4.354291441123456	12.77272172789826	3516512
3516629	EDA	generic self repair architecture with multiple fault handling capability	2015	-4.849551790858609	12.510327564126127	3516656
3518437	EDA	fault tolerance techniques for high capacity ram	2006	-5.078343168371945	12.911580211440723	3518464
3520402	SE	using atomic force microscopy for deep-submicron failure analysis	2001	-4.570052244890597	12.450059652573115	3520429
3522315	Arch	radiation hardened coarse-grain reconfigurable architecture for space applications	2007	-4.883532769192081	13.199476579929552	3522342
3522441	EDA	poweradviser: an rtl power platform for interactive sequential optimizations	2012	-5.283119225197665	12.44660131104182	3522468
3524476	EDA	soc test architecture optimization for signal integrity faults on core-external interconnects	2007	-5.021100622962195	12.43220015709456	3524503
3528267	EDA	modified triple modular redundancy structure based on asynchronous circuit technique	2006	-5.148338717500334	13.02634242732985	3528294
3528490	EDA	a new software tool for static analysis of set sensitiveness in flash-based fpgas	2010	-4.560309439054646	12.906784828049163	3528517
3528778	EDA	design and dft of a high-speed area-efficient embedded asynchronous fifo	2007	-4.483542171444872	12.853599303188044	3528805
3529262	SE	implementation and evaluation of microinstruction-controlled self test using a masked microinstruction scheme	1989	-4.555981972922736	12.47120245702491	3529289
3530850	EDA	a memory yield improvement scheme combining built-in self-repair and error correction codes	2012	-5.079055187260514	12.515826064573258	3530877
3531963	SE	a hw-dependent software model for cross-layer fault analysis in embedded systems	2016	-4.485657924793458	13.148267790684569	3531990
3533069	EDA	defect level vs. yield and fault coverage in the presence of an unreliable bist	2005	-4.762882702933016	12.26995412286007	3533096
3536157	Vision	achieving fault-tolerance by shifted and rotated operands in tmr non-diverse alus	2000	-4.729177097929033	13.017469303283875	3536184
3538088	HPC	high density and non-volatile crs-based cam	2011	-5.2929097129662654	12.796059384589825	3538115
3540293	EDA	loopback architecture for wafer-level at-speed testing of embedded hypertransporttm processor links	2009	-4.7145275606899935	12.323555524966643	3540320
3540862	EDA	injecting intermittent faults for the dependability validation of commercial microcontrollers	2008	-4.701542873715475	12.375097183403163	3540889
3543956	HCI	industrial evaluation of stress combinations for march tests applied to srams	1999	-5.230694831338328	12.349526286962162	3543983
3543988	EDA	impact of circuit-level non-idealities on vision-based autonomous driving systems	2017	-5.026169386075435	12.925318092549288	3544015
3544750	ML	a reliability statistics perspective on the pitfalls of standard wafer-level electromigration accelerated test (sweat)	2001	-4.646537914888205	12.475175137132695	3544777
3544845	Embedded	boundary scan for 5-ghz rf pins using lc isolation networks	2004	-5.2633919801289375	12.579827881729006	3544872
3545981	EDA	automating wave-pipelined circuit design	2003	-5.28575784168768	12.34182591545536	3546008
3546280	EDA	a highly reliable butterfly puf in sram-based fpgas	2017	-4.357347383459431	12.272283792759108	3546307
3551722	EDA	memory built-in self-repair for nanotechnologies	2003	-5.146207453481499	12.732133830722587	3551749
3555191	EDA	scaling challenges of finfet technology at advanced nodes and its impact on soc design (invited)	2015	-4.580691933574223	13.15809130458448	3555218
3555777	EDA	technology modeling and characterization beyond the 45nm node	2008	-5.115204264028455	13.126969986411623	3555804
3556842	EDA	electromigration challenges for advanced on-chip cu interconnects	2014	-5.1223514272252215	13.08152231570894	3556869
3558368	EDA	impact of c-elements in asynchronous circuits	2012	-5.058833745937939	12.470070483881068	3558395
3558838	SE	reliability considerations in mobile devices	2007	-4.821819750423994	12.308301119213233	3558865
3558858	EDA	chip assembly: a new paradigm in hierarchical physical design	2006	-4.648198045922988	12.625925844338648	3558885
3561518	Embedded	an i-ip based approach for the monitoring of nbti effects in socs	2009	-5.011055428089409	13.083243539636946	3561545
3562254	EDA	designing in reliability in advanced cmos technologies	2006	-4.419319699127775	12.763470364687633	3562281
3563444	EDA	highly reliable a/d converter using analog voting	2008	-5.1233637168246515	12.323085717387336	3563471
3566448	Arch	design of fault tolerant majority voter for tmr circuit in qca	2016	-5.1562783714491305	12.726198003747342	3566475
3567433	Embedded	on the mitigation of single event transients on flash-based fpgas	2018	-4.7313987670464295	13.054555293969527	3567460
3567975	EDA	fault tolerant four-state logic by using self-healing cells	2008	-4.7432122860487524	12.848302509093944	3568002
3568315	EDA	analyzing and quantifying fault tolerance properties	2013	-4.704593261058848	12.958512354278927	3568342
3570436	EDA	cellwise opc based on reduced standard cell library	2008	-4.768375702252643	12.401815113883266	3570463
3572016	Embedded	evaluation techniques for on-line testing of robust systems based on critical tasks distribution	2011	-4.57470191173925	12.763196444879462	3572043
3572038	EDA	embedded self repair by transistor and gate level reconfiguration	2006	-4.963924914379219	13.056712778856616	3572065
3572208	EDA	an up-stream design auto-fix flow for manufacturability enhancement	2006	-4.598928019024719	12.763885570472214	3572235
3573844	EDA	improving of a circuit checkability and trustworthiness of data processing results in lut-based fpga components of safety-related systems	2017	-4.385159662961227	12.64647160672197	3573871
3576403	EDA	gate-level redundancy: a new design-for-reliability paradigm for nanotechnologies	2010	-4.88352911638586	12.721407448209968	3576430
3578535	EDA	guarded evaluation: pushing power management to logic synthesis/design	1998	-5.094204600690723	12.278444187575982	3578562
3579129	Visualization	impact of parameter accuracy on 3d design	2009	-5.231697613748847	12.683886432893413	3579156
3582998	Arch	fault location in multistage interconnection networks with global and distributed control	1994	-4.691258146118176	12.658746508632085	3583025
3584485	EDA	the magic rule of tiles: virtual delay insensitivity	2009	-4.375419801401743	12.259601470490727	3584512
3584671	EDA	latent defect detection in microcontroller embedded flash test using device stress and wordline outlier screening	2014	-5.178654270981684	12.768188303808982	3584698
3586258	SE	a hw-dependent software model for cross-layer fault analysis in embedded systems	2016	-4.567510571793541	13.142560101051163	3586285
3587557	EDA	seu impact in processor's control-unit: preliminary results obtained for leon3 soft-core	2017	-4.644868928201653	12.816206491951885	3587584
3589182	EDA	exploration of the synchronization constraint in quantum-dot cellular automata	2018	-4.352909156587162	12.990430870353169	3589209
3597032	NLP	rfcmos technology from 0.25μm to 65nm: the state of the art	2004	-4.844001659253702	12.889016604256634	3597059
3599657	EDA	guest editorial: special section on physical design techniques for advanced technology nodes	2015	-4.519731794040943	13.174110888702819	3599684
3600141	EDA	deformations of ic structure in test and yield learning	2003	-4.874245825678322	12.438756446478331	3600168
3605989	EDA	design tool and methodologies for interconnect reliability analysis in integrated circuits	2004	-5.185542121120015	13.061079449386382	3606016
3606781	EDA	advancing the thermal stability of 3d-ic's using logi-thermal simulation	2014	-5.208001275937972	12.645201471959801	3606808
3606919	EDA	computer-aided analog circuit design for reliability in nanometer cmos	2011	-5.2924994858710095	13.096273983244286	3606946
3607026	EDA	run-time reconfiguration for emulating transient faults in vlsi systems	2006	-4.489205250668598	12.796439281915509	3607053
3607987	EDA	mfar: multilevel fixed-points addition-based vlsi placement	2007	-4.855578064162106	12.821250735153358	3608014
3608276	EDA	online test and fault-tolerance for nanoelectronic programmable logic arrays	2008	-4.7812432679922106	12.763964752827963	3608303
3610159	ML	a strategy to derive rsl specification from feature models	2009	-4.339610638372631	12.346947985463224	3610186
3611608	EDA	temperature effects on practical energy optimization of sub-threshold circuits in deep nanometer technologies	2011	-4.857648138717028	12.5467882008766	3611635
3612882	EDA	architectural exploration of 3d fpgas towards a better balance between area and delay	2011	-4.520169200447897	12.756877921687476	3612909
3615154	Embedded	an overview of failure mechanisms in embedded flash memories	2006	-4.789904468349552	12.568168079431011	3615181
3615167	EDA	built-in self-test for flash memory embedded in soc	2006	-5.057042506711961	12.371616091429765	3615194
3615384	EDA	using run-time reconfiguration for fault injection in hardware prototypes	2002	-4.39242597691312	12.948892143229095	3615411
3617462	EDA	enhancing design robustness with reliability-aware resynthesis and logic simulation	2007	-5.0505830440504855	13.190119451261086	3617489
3621889	EDA	overcoming wireload model uncertainty during physical design	2001	-5.061518107835759	12.512248422717795	3621916
3622388	Arch	fault collapsing for flash memory disturb faults	2005	-5.13508735558675	12.713905391642387	3622415
3623207	EDA	testing approach within fpga-based fault tolerant systems	2000	-4.330602182207222	12.858096327093355	3623234
3624707	EDA	on testing timing-speculative circuits	2013	-5.222822170261702	13.066570649844529	3624734
3633062	EDA	cser: biser-based concurrent soft-error resilience	2010	-4.402723590101118	13.037734919091935	3633089
3633871	EDA	preprocessing of scenarios for fast and efficient routing reconfiguration in fault-tolerant nocs	2015	-4.911931605514706	12.707285017690053	3633898
3636816	Embedded	an automated fault injection for evaluation of luts robustness in sram-based fpgas	2015	-4.581100609437026	12.500407174423868	3636843
3638740	EDA	oscillation-based prebond tsv test	2013	-5.198697283210587	12.249924783885296	3638767
3639663	EDA	a framework for early and systematic evaluation of design rules	2009	-4.890152582051806	12.38305789603111	3639690
3640093	SE	fault models and test procedures for flash memory disturbances	2001	-5.157972932121259	12.390971501619942	3640120
3641551	EDA	a segmentation-based bisr scheme	2014	-5.015561164312425	12.37740734472106	3641578
3642952	EDA	leading edge technology and test noise	2008	-4.917219603034318	12.463249545723608	3642979
3644510	EDA	3d-scalable adaptive scan (3d-sas)	2011	-4.557752829319036	12.689871117890306	3644537
3645418	EDA	interconnect design with vlsi cmos	1995	-5.196607670266849	12.61086254252934	3645445
3645821	Embedded	efficient implementation of gals systems over commercial synchronous fpgas: a new approach	2008	-4.618816577780977	12.897595466620894	3645848
3646866	Embedded	a pragmatic approach to concurrent error detection in sequential circuits implemented using fpgas with embedded memory	2005	-4.8569570568768015	12.720960688610456	3646893
3649815	EDA	on reliable modular testing with vulnerable test access mechanisms	2008	-4.915860554509992	12.362822340518004	3649842
3651139	EDA	memory repair for high fault rates	2016	-4.536140258282794	13.034872129419439	3651166
3654835	Robotics	developing skin-based technologies for interactive robots - challenges in design, development and the possible integration in therapeutic environments	2011	-4.508548821062102	12.735803613756776	3654862
3656769	EDA	comprehensive analysis of alpha and neutron particle-induced soft errors in an embedded processor at nanoscales	2014	-5.011617163082753	13.046531000915772	3656796
3657957	EDA	power-driven challenges in nanometer design	2001	-4.7323831830414855	13.00544198674856	3657984
3661115	EDA	design with sub-10 nm finfet technologies	2017	-4.932641467423839	12.744413496284348	3661142
3661989	EDA	a hierarchical defect repair approach for hybrid nano/cmos memory reliability enhancement	2014	-5.220549589277193	13.097403598469429	3662016
3662477	EDA	fast emulation of permanent faults in vlsi systems	2006	-4.4297162169058435	12.423186897986294	3662504
3663393	Vision	a built-in self-reconfigurable scheme for 3d mesh arrays	1997	-4.742468352723112	12.815061235339234	3663420
3666273	EDA	a cost analysis framework for multi-core systems with spares	2008	-4.756465057572427	12.696943042515569	3666300
3666353	EDA	on implementing a soft error hardening technique by using an automatic layout generator: case study	2005	-4.506589305033997	12.247124045457001	3666380
3669025	Arch	3dice: 3d ic cost evaluation based on fast tier number estimation	2011	-4.81544040656139	12.70176040751751	3669052
3671630	EDA	restructuring wafers for maximum yield and some applications of wsi	1990	-5.0141770529561835	12.354645118827785	3671657
3672577	EDA	signal integrity problems in deep submicron arising from interconnects between cores	1998	-5.199938163982698	13.031977101312554	3672604
3674302	Arch	workload-dependent bti analysis in a processor core at high level	2015	-5.170925393797433	13.143022762853606	3674329
3675413	EDA	advanced nanometer technology analog layout retargeting for lithography friendly design	2016	-5.154831881544352	12.743215096186864	3675440
3680291	EDA	qdi latches characteristics and asynchronous linear-pipeline performance analysis	2006	-5.056349316416332	12.296608772824975	3680318
3683310	EDA	built-in self-test for interposer-based 2.5d ics	2014	-5.04193821028353	12.325728380902133	3683337
3689550	EDA	embedded memory interface logic and interconnect testing	2015	-4.956043157303641	12.487832072873855	3689577
3692544	Arch	meeting nanometer dpm requirements through dft	2005	-4.628752433824796	12.26026167072334	3692571
3693686	EDA	early wire characterization for predictable network-on-chip global interconnects	2007	-4.814637850646825	12.801227681213687	3693713
3695654	EDA	an ultra-low power and high performance single ended sense amplifier for low voltage flash memories	2018	-5.268645539160109	12.878803779953518	3695681
3696156	Arch	configuring a wafer-scale two-dimensional array of single-bit processors	1992	-4.612083514233385	12.264578174052296	3696183
3696528	Arch	detecting intermittent resistive faults in digital cmos circuits	2016	-5.044279997186049	12.923150439813366	3696555
3696913	EDA	a novel soft error sensitivity characterization technique based on simulated fault injection and constrained association analysis	2008	-4.511546168211561	12.532611615142793	3696940
3697362	EDA	on-chip interconnect analysis of performance and energy metrics under different design goals	2011	-5.0098709942765085	12.537628606401055	3697389
3700762	EDA	built-in self-test for high-speed data-path circuitry	1991	-4.5706069950439385	12.475574497006248	3700789
3701304	EDA	multi-step stress test for yield improvement of 16mbit eproms with redundancy scheme	1991	-5.120035216913284	12.388008915149465	3701331
3703215	EDA	yield enhancement of asynchronous logic circuits through 3-dimensional integration technology	2006	-4.875314898467419	12.985098342998368	3703242
3705387	Visualization	defect and error tolerance in the presence of massive numbers of defects	2004	-5.2679219656537875	12.607203352123367	3705414
3705394	EDA	floorplan-based fpga interconnect power estimation in dsp circuits	2009	-5.239486329806662	12.904580483484798	3705421
3708747	EDA	towards designing robust qca architectures in the presence of sneak noise paths	2005	-4.903736741357784	13.085737765633716	3708774
3711246	EDA	reliability challenges in avionics due to silicon aging	2012	-4.8114802804421535	13.196470900483217	3711273
3715453	EDA	contactless testing of circuit interconnects	2015	-4.5849690201875735	12.352973789552633	3715480
3716373	EDA	ifra: post-silicon bug localization in processors	2009	-4.473243122558023	12.289456547158373	3716400
3718596	EDA	design and synthesis of dynamic circuits	2003	-4.543602039571345	12.318655670173992	3718623
3718847	Arch	utilizing spares in multichip modules for the dual function of fault coverage and fault diagnosis	1995	-4.571612733152167	12.448641331804161	3718874
3718970	NLP	an analytic evaluation on soft error immunity enhancement due to temporal triplication	2018	-4.86313712466886	13.154986068341039	3718997
3719117	Embedded	electrical and optical clock distribution networks for gigascale microprocessors	2002	-4.6762646501359155	13.113669754684135	3719144
3719167	EDA	dft architecture for 3d-sics with multiple towers	2011	-5.115169495955393	12.438829693251488	3719194
3724153	EDA	towards the formal verification of optical interconnects	2014	-4.979068626178118	13.001921632230134	3724180
3724769	Logic	a dual burn-in policy for defect-tolerant memory products using the number of repairs as a quality indicator	2008	-5.052309221322661	12.383509926698176	3724796
3725759	EDA	a study on self repairing for fast fault recovery in digital system by mimicking cell	2011	-4.534772116746507	12.598480379603727	3725786
3728527	EDA	a novel seu hardened sram bit-cell design	2017	-5.03297211381744	12.675494115275102	3728554
3729940	EDA	investigation of transient fault effects in synchronous and asynchronous network on chip router	2011	-4.688126686942212	13.13838478864546	3729967
3733873	EDA	low power design challenges for the decade (invited talk)	2001	-4.581464046596481	13.180102632176588	3733900
3735766	Theory	scaling deeper to submicron: on-line testing to the rescue	1998	-4.550819261761758	12.469657220031864	3735793
3738150	Logic	layout design of manufacturable quantum-dot cellular automata	2012	-5.195772545305249	12.866189512635847	3738177
3743993	Arch	p-channel logic 2 t edram macro with high retention bit architecture	2018	-5.291200800374568	12.75033761971488	3744020
3745412	EDA	realistic fault modeling for vlsi testing	1987	-5.131189705567313	12.432741311454675	3745439
3745599	EDA	power reduction technique using multi-vt libraries	2005	-5.223486037410453	12.914573293690715	3745626
3746147	EDA	noc-compatible wrapper design and optimization under channel-bandwidth and test-time constraints	2008	-4.4491743629324025	12.458172325633516	3746174
3749248	EDA	design of fine-grained sequential approximate circuits using probability-aware fault emulation	2015	-4.9338669417362215	13.075947141595455	3749275
3750122	EDA	stochastic computation	2010	-4.855998868526171	12.590725656166322	3750149
3750423	EDA	system efficient esd design	2015	-4.7304793349914185	12.853449752587926	3750450
3750949	EDA	redundancy - it's not just for defects any more	2004	-5.230650609998508	12.306273032446175	3750976
3751221	EDA	from transistor to pll - analogue design and eda methods	2008	-5.271334053518238	12.798025073994243	3751248
3752147	EDA	estimating power consumption of multiple modular redundant designs in sram-based fpgas for high dependable applications	2014	-4.877225897418323	13.054348769316077	3752174
3752680	EDA	self-repairing adder using fault localization	2014	-5.134452709619994	12.940756454556125	3752707
3753600	Arch	advanced cmos reliability challenges	2014	-5.200289315177519	13.055256646043338	3753627
3754223	EDA	online test method of fpga solder joint resistance with low power consumption	2015	-5.134217380733629	12.93386807845872	3754250
3754252	Logic	testing disturbance faults in various nand flash memories	2014	-5.052482274850657	13.060292920153575	3754279
3755525	Logic	nanoarrays for systolic biosequence analysis	2018	-4.9090129514306815	13.068317764127539	3755552
3756837	EDA	a new hybrid fault detection technique for systems-on-a-chip	2006	-4.3655348939637655	12.829480136365287	3756864
3757928	EDA	transient-fault tolerant vhdl descriptions: a case-study for area overhead analysis	2000	-4.580045987175637	12.46700346488405	3757955
3757981	Embedded	redundancy algorithm for embedded memories with block-based architecture	2013	-5.1557962092027445	12.405801228480392	3758008
3758087	Embedded	experimental evaluation of error-detection mechanisms	2003	-4.379451139483306	13.061738172514012	3758114
3758259	Embedded	handling soft error in embedded software for networking system	2014	-4.618623402859339	12.918270959618313	3758286
3760880	EDA	on yield consideration for the design of redundant programmable logic arrays	1988	-5.175747527933157	12.43221596653142	3760907
3761762	EDA	low overhead fault-tolerant fpga systems	1998	-4.426114605788533	13.199753008087034	3761789
3767444	EDA	thermal analysis and modeling of 3d integrated circuits for test scheduling	2013	-4.523079472135997	13.054184698800295	3767471
3768121	EDA	technology, performance, and computer-aided design of three-dimensional integrated circuits	2004	-5.063498217213579	13.116780153452286	3768148
3768538	EDA	low power design of phase-change memory based on a comprehensive model	2010	-5.27267786882978	12.778626150861173	3768565
3773217	EDA	power debug on fully integrated voltage regulators (fivr) circuitry introduced deep low power states	2015	-4.909515509517545	12.88905769352988	3773244
3781828	EDA	an optimal memory bisr implementation	2013	-4.6220410595755235	12.482904030078776	3781855
3782904	EDA	delay monitor circuit for sensitive nodes in sram-based fpga	2017	-5.260626501469184	12.955821657970292	3782931
3786101	EDA	inkjet-configurable gate arrays (iga)	2017	-5.020616254589855	12.279439739162259	3786128
3793095	EDA	a memory built-in self-repair scheme based on configurable spares	2011	-5.224327175060631	12.481007164448654	3793122
3796560	EDA	built-in self-test for memory resources in virtex-4 field programmable gate arrays	2009	-4.471076477442045	12.739365383694992	3796587
3796680	Arch	multicontext dynamic reconfiguration and real time probing on a novel mixed signal programmable device with on-chip microprocessor	1997	-5.078837708490688	12.9179618315928	3796707
3804514	EDA	cost-optimal design of wireless pre-bonding test framework	2014	-4.881238425641593	12.659656176488	3804541
3807820	EDA	semiconductor failure modes and mitigation for critical systems embedded tutorial	2013	-5.007725444177993	12.747155406376724	3807847
3808631	EDA	a resilience roadmap	2010	-4.624831404179874	13.021674107013496	3808658
3809580	EDA	a scalable soft spot analysis methodology for compound noise effects in nano-meter circuits	2004	-5.2801948843661615	13.133114988827755	3809607
3811955	Arch	ultra-fine grain fpgas: a granularity study	2011	-5.17693575684081	13.142732019215385	3811982
3812878	EDA	design for manufacturability and yield	1989	-4.657594345401454	12.278243705427725	3812905
3813875	EDA	the importance of at-speed scan testing: an industrial experience	2007	-5.215110542967832	12.316332064805186	3813902
3815845	EDA	material implication in cmos: a new kind of logic	2012	-4.506288196694122	12.635086357477784	3815872
3818545	Embedded	system-level design for esd protection on multiple io interfaces	2018	-5.171862841417091	12.668826484045644	3818572
3824349	EDA	laser processes for defect correction in large area vlsi systems	1994	-4.989201599204333	12.400796249427804	3824376
3825811	EDA	spice simulation of passive protection in smart power ics	2015	-5.237727361209551	12.772392780692785	3825838
3829854	EDA	self-test circuits	2010	-4.874368695497399	13.017027640181954	3829881
3831671	EDA	self-checking circuits versus realistic faults in very deep submicron	2000	-5.291040699072647	12.410408409747253	3831698
3833514	EDA	a probabilistic ldpc-coded fault compensation technique for reliable nanoscale computing	2009	-5.198501448170399	12.896322192322936	3833541
3834171	Vision	evaluation and comparison of selected wsi reconfiguration architectures in terms of yield and yield per area	1989	-4.889059481828356	12.307848165234981	3834198
3838232	EDA	a comparative study on asynchronous quasi-delay-insensitive templates	2012	-4.707445472349567	13.132265447435453	3838259
3843890	OS	colony: the building block for a scalable multiprocessor system	1995	-4.3577269239411	12.465786870765633	3843917
3845877	EDA	abridged addressing: a low power memory addressing strategy	2006	-4.990869322075675	12.640193107074115	3845904
3846236	Arch	on the yield of vlsi processors with on-chip cpu cache	1996	-4.966872882868223	12.569257293173713	3846263
3846366	EDA	synergistic modeling and optimization for nanometer ic design/manufacturing integration	2008	-4.440204961914118	13.177523946872391	3846393
3850653	EDA	power-aware fpga logic synthesis using binary decision diagrams	2007	-5.228477264528738	12.779715327483208	3850680
3854118	EDA	a new device level digital simulator for simulation and functional verification of large semiconductor memories	2006	-4.668566080930893	12.276200780083688	3854145
3856590	Arch	reliable and fast reconfigurable hierarchical interconnection networks for linear wsi arrays	1993	-4.829454503448747	13.032247387354484	3856617
3857479	EDA	an implementation and analysis of a concurrent built-in self-test technique	1988	-5.2605787325132765	12.37402587679714	3857506
3861408	EDA	dft schemes for resistive open defects in rrams	2012	-5.22729029788953	12.976645532243	3861435
3862460	EDA	improving analog and rf device yield through performance calibration	2011	-4.573161814703108	13.054929869481446	3862487
3864987	EDA	post-bond testing of the silicon interposer and micro-bumps in 2.5d ics	2013	-5.161876486615362	12.301395936278851	3865014
3865336	EDA	real-time fault-tolerance with hot-standby topology for conditional sum adder	2015	-4.791430222390897	12.308987498554986	3865363
3873967	HPC	fault tolerant faddeeva algorithm	1998	-4.489274297585661	12.56922152028677	3873994
3874228	EDA	designing reliable analog circuits in an unreliable world	2012	-4.9769009208044315	13.186643162051006	3874255
3883474	Arch	hardware error correction using local syndromes	2017	-4.775093245926773	13.197390014977188	3883501
3883916	EDA	design considerations for regular fabrics	2004	-4.565559756683767	13.047058527380585	3883943
3885796	EDA	modeling and design for beyond-the-die power integrity	2010	-4.949198387908869	12.614846846818711	3885823
3886370	HPC	reconfigurable vlsi/wsi multipipelines	1991	-4.638583790027448	12.66972014805279	3886397
3887155	EDA	on the need for a new esd verification methodology to improve the reliability of ics in advanced 28nm utbb fd-soi technology	2016	-4.7149119647696445	12.49844854093333	3887182
3889093	EDA	optimization of dual-speed tam architectures for efficient modular testing of socs	2007	-4.952835625510355	12.478279155430071	3889120
3890462	EDA	a low-cost built-in redundancy-analysis scheme for word-oriented rams with 2-d redundancy	2011	-5.238035755318363	12.331159499643027	3890489
3891633	EDA	emulation-based selection and assessment of assertion checkers for post-silicon validation	2015	-4.4896456220317535	12.691291335070641	3891660
3894038	EDA	test bus sizing for system-on-a-chip	2002	-4.377695954962252	12.316714033998467	3894065
3894087	EDA	micro programmable built-in self repair for srams	2004	-4.703435241044042	12.342122859693324	3894114
3894195	EDA	implications of technology trends on system dependability	2008	-4.684671648088972	13.163387895247336	3894222
3900056	EDA	session based core test scheduling for 3d socs	2014	-4.793568140829973	12.373435497551196	3900083
3900839	HPC	clocking and clocked storage elements in a multi-gigahertz environment	2003	-5.081716361203546	12.359666883849318	3900866
3902277	Arch	exploring and exploiting wire-level pipelining in emerging technologies	2001	-4.411321883034383	13.182358320087905	3902304
3902569	EDA	from an analytic nbti device model to reliability assessment of complex digital circuits	2014	-4.7742340224490585	12.91308187145517	3902596
3906064	EDA	parasitic extraction: current state of the art and future trends	2001	-4.945602270219512	12.746842366088307	3906091
3909277	EDA	field slack assessment for predictive fault avoidance on coarse-grained reconfigurable devices	2013	-4.865584555073318	12.841887523291929	3909304
3910095	Mobile	electronic prognostics - a case study using global positioning system (gps)	2005	-4.40620403994448	12.621534265655447	3910122
3911321	EDA	on routability for fpgas under faulty conditions	1995	-4.687171108178973	12.791014507723807	3911348
3911811	EDA	programmable at-speed array and functional bist for embedded dram lsi	2004	-4.887885432233957	12.447410968146894	3911838
3912468	EDA	is aproximate computing suitable for selective hardening of arithmetic circuits?	2018	-5.252326191019755	12.91334927707927	3912495
3913720	Embedded	fault-tolerant architecture with full recovery under presence of seu	2018	-4.53917165683744	12.3622242854381	3913747
3919553	EDA	timing verification on a 1.2m-device full-custom cmos design	1991	-4.422850655982421	12.684394652119579	3919580
3919870	EDA	clocking and clocked storage elements in multi-ghz environment	2002	-5.25215984857692	12.543186290281337	3919897
3925435	EDA	on power and fault-tolerance optimization in fpga physical synthesis	2010	-5.293347409917883	12.796522285616676	3925462
3927286	EDA	power noise and its impact on production test and validation of soc devices	2010	-5.224550517705503	12.89617184677935	3927313
3928250	EDA	concurrent error detection for combinational logic blocks implemented with embedded memory blocks of fpgas	2008	-5.1951719794974025	13.114188947468302	3928277
3928347	EDA	li-bist: a low-cost self-test scheme for soc logic cores and interconnects	2003	-5.2336720415711655	12.38037703915734	3928374
3930235	Embedded	test time impact of redundancy repair in embedded flash memory	2002	-4.731324528089157	13.157611226827091	3930262
3930715	EDA	concurrent error detection for finite state machines implemented with embedded memory blocks of sram-based fpgas	2008	-5.12957811862943	13.107802369617913	3930742
3931195	EDA	structural test and diagnosis for graceful degradation of noc switches	2012	-4.641727944120174	12.771698562326186	3931222
3937703	EDA	iddq test: will it survive the dsm challenge?	2002	-5.15956809270405	12.558668883682936	3937730
3941094	EDA	decomposition of instruction decoder for low power designs	2004	-5.231443799342429	12.56137924320138	3941121
3943871	EDA	a strategy for characterization and evaluation of esd robustness of cmos semiconductor technologies	1999	-4.900262000497673	12.88689421334617	3943898
3946013	EDA	test economics for homogeneous manycore systems	2009	-4.797536288005358	12.7993190581581	3946040
3949080	Visualization	energy-efficient standard cell memory with optimized body-bias separation in silicon-on-thin-box (sotb)	2017	-5.2552724296589055	12.522998315948358	3949107
3950080	Arch	counting the number of fault patterns in redundant vlsi arrays	1994	-4.957142950980974	13.069421890859322	3950107
3953354	EDA	optimization on cell-library design for digital application specific printed electronics circuits	2014	-4.477731449321547	12.477708663465199	3953381
3953503	Visualization	determining error rate in error tolerant vlsi chips	2004	-5.010229890600736	12.414629920250759	3953530
3953524	EDA	on the reuse of existing error tolerance circuitry for low power scan testing	2015	-5.206912148362997	12.55831659273429	3953551
3955003	EDA	experimental seu impact on digital design implemented in fpgas	2008	-4.340815295393158	12.695467031312267	3955030
3955326	EDA	efficient bisr techniques for word-oriented embedded memories with hierarchical redundancy	2006	-5.181379545961521	12.509835397267585	3955353
3958882	EDA	a programmable built-in self-diagnosis for embedded sram	2004	-5.195017429722129	12.670101153327193	3958909
3963412	EDA	automation of 3d-dft insertion	2011	-5.245981977094266	12.278603756863106	3963439
3964708	Arch	redundancy design of a wafer scale and high-speed fft processor	1997	-4.99925138208789	12.654816992061008	3964735
3966880	EDA	generation of efficient codes for realizing boolean functions in nanotechnologies	2007	-5.162410410792334	12.855287864888412	3966907
3967687	EDA	transistor-level tools for high-end processor custom circuit design at ibm	2007	-4.573638566450135	12.439917463371485	3967714
3968543	EDA	dft for testing high-performance pipelined circuits with slow-speed testers	2003	-4.748259823605906	12.397504972786205	3968570
3968628	EDA	analysis of defect tolerance in molecular crossbar electronics	2009	-5.1444780465735755	13.12810235235594	3968655
3969705	EDA	towards variation-aware test methods	2011	-4.880948136354958	12.85115938407784	3969732
3970605	EDA	fault masking and diagnosis in reversible circuits	2011	-4.973517484452988	12.741208433297588	3970632
3971331	EDA	testing embedded memories: a survey	2012	-4.4431770691275325	12.37526897679546	3971358
3971842	EDA	varma—variability modelling and analysis tool	2012	-4.78925921374755	12.568608788964374	3971869
3972737	EDA	an advanced fault isolation system for digital logic	1975	-4.441044599456587	12.282674612478493	3972764
3973806	Embedded	modeling yield of carbon-nanotube/silicon-nanowire fet-based nanoarray architecture with h-hot addressing scheme	2004	-5.151676889803729	13.120582493910177	3973833
3975774	EDA	test and recovery for fine-grained nanoscale architectures	2006	-5.139157687792622	12.275012781371162	3975801
3979733	EDA	a novel dft architecture for 3dic test, diagnosis and repair	2014	-5.0716959372732315	12.563789530554144	3979760
3980741	EDA	is built-in logic redundancy ready for prime time?	2010	-4.3453379263609495	12.404095827713313	3980768
3981034	EDA	a domain partition model approach to the online fault recovery of fpga-based reconfigurable systems	2011	-4.5225551300701134	13.097312377090326	3981061
3981252	EDA	design of on-chip sensors to monitor electromagnetic activity in ics: towards on-line diagnosis and self-healing	2014	-5.0301405234780185	12.618696019541796	3981279
3987175	EDA	efficient diagnosis technique for aging defects on automotive semiconductor chips	2015	-5.031764297044884	12.60229263240386	3987202
3988318	Logic	drm as sociotechnical systems	2008	-4.8901209646655905	12.27514643630296	3988345
3990903	EDA	lithography friendly routing: from construct-by-correction to correct-by-construction	2008	-4.408202084777023	13.109402298406376	3990930
3993133	Arch	multi-valued equal-weight codes for self-checking and matching	2009	-5.212725104250835	12.358396127697326	3993160
3994630	EDA	single event upset mitigation for fdp2008	2011	-5.090797187045719	13.040537116943364	3994657
3995537	EDA	cost-efficient built-in redundancy analysis with optimal repair rate for rams	2012	-5.179187913000626	12.432986433629726	3995564
3996199	EDA	silago-cog: coarse-grained grid-based design for near tape-out power estimation accuracy at high level	2017	-4.739105056987486	13.135683701753598	3996226
4002712	EDA	implementation of a comprehensive and robust mosfet model in cadence spice for esd applications	2002	-5.157366193942562	12.268474687623543	4002739
4004337	HPC	a fault-tolerant 176 gbit solid state mass memory architecture	2000	-4.906661814117377	13.126387598374613	4004364
4006628	Security	development of substrate-pumped nmos protection for a 0.13∝m technology	2001	-5.259496699680929	12.705826903781546	4006655
4007483	EDA	implementation and evaluation of fpga-based annealing processor for ising model by use of resource sharing	2017	-5.281116019293396	13.029960415326267	4007510
4008042	EDA	simulation based analysis of temperature effect on the faulty behavior of embedded drams	2001	-5.0981329769287935	12.556678419459324	4008069
4011498	Robotics	dynamic voting schemes to enhance evolutionary repair in reconfigurable logic devices	2005	-4.603094028628123	12.478960315312586	4011525
4011865	EDA	automatic generation of memory built-in self-repair circuits in socs for minimizing test time and area cost	2010	-4.62720712034543	12.422278150837908	4011892
4013105	EDA	eliminating wire crossings for molecular quantum-dot cellular automata implementation	2005	-5.269244674395654	12.688827414895014	4013132
4013112	EDA	an all-digital on-chip process-control monitor for process-variability measurements	2008	-5.014300003888753	13.010209252436026	4013139
4015708	Arch	fault diagnosis in a boolean n cube array of microprocessors	1981	-4.932308981064698	12.501752035927638	4015735
4019431	EDA	soc yield improvement: redundant architectures to the rescue?	2008	-4.403733919822238	12.953675381435213	4019458
4025135	EDA	testing high-performance pipelined circuits with slow-speed testers	2003	-4.832739244769242	12.51191102039935	4025162
4025148	EDA	a novel method for online in-place detection and location of multiple interconnect faults in sram based fpgas	2003	-4.547604436053196	13.054034023966045	4025175
4025227	Arch	defect characterization and testing of qca devices and circuits: a survey	2015	-5.008432534566794	12.658274660351925	4025254
4027089	EDA	graphene nanoribbon fets: technology exploration and cad	2008	-5.106214786607612	13.012273368102456	4027116
4028842	HPC	from massively parallel image processors to fault-tolerant nanocomputers	2004	-5.162649690033065	12.567862647533719	4028869
4030872	EDA	improvement of multicores throughput based on environmental conditions	2016	-4.650008702331738	12.594123654712325	4030899
4031489	Arch	sram device and cell co-design considerations in a 14nm soi finfet technology	2013	-5.117195785113309	12.884179494064671	4031516
4034125	EDA	multi-gigahertz testing of wafer-level packaged devices	2006	-4.362798249400291	12.400319118228152	4034152
4034501	SE	a novel massively parallel testing method using multi-root for high reliability	2015	-4.9450494881988085	12.411830836744675	4034528
4035674	EDA	tool capabilities needed for designing 100 mhz interconnects	1998	-4.72985185320378	12.713916976825848	4035701
4037134	EDA	a low-cost susceptibility analysis methodology to selectively harden logic circuits	2016	-4.613187054557548	12.985371919433524	4037161
4039880	Embedded	modular redundancy in a gals system using asynchronous recovery links	2013	-4.377094297692877	12.71604003142327	4039907
4043489	Embedded	disturbance fault testing on various nand flash memories	2012	-4.644143900314836	12.435520417354988	4043516
4043953	Arch	a robust matrix-multiplication array	1984	-4.999675662729113	12.349193104974955	4043980
4046427	EDA	defect-oriented test for ultra-low dpm	2005	-5.038192032216337	12.98061174749221	4046454
4049983	EDA	a novel clock generation scheme for globally asynchronous locally synchronous systems: an fpga-validated approach	2005	-4.673453864972144	12.739320403677011	4050010
4051680	EDA	effects of intermittent faults on the reliability of a reduced instruction set computing (risc) microprocessor	2014	-5.047825591658288	12.723389731345627	4051707
4053712	EDA	nanoscale power and performance optimizations	2009	-4.3338384237822165	12.667184805447164	4053739
4056098	EDA	design for manufacturability and reliability for tsv-based 3d ics	2012	-4.4112125015672214	13.099822630391404	4056125
4060334	EDA	mdsi: signal integrity interconnect fault modeling and testing for socs	2007	-5.153668476273887	12.406533177373063	4060361
4063243	EDA	two fault injection techniques for test of fault handling mechanisms	1991	-5.1072055527637925	12.826104034068234	4063270
4064799	EDA	fpga routing architecture analysis under variations	2007	-4.710936615994847	13.038442031601994	4064826
4066997	EDA	design of a cell in embryonic systems with improved efficiency and fault-tolerance	2007	-5.0859091100862726	12.61961615903963	4067024
4068146	EDA	the magic of a via-configurable regular fabric	2004	-4.4740176129427685	12.848124384436685	4068173
4071323	HPC	ultra large scale static rams	1991	-4.7525654413499385	12.997173736744239	4071350
4071376	Arch	analysis of the implications of stacked devices in nano-scale technologies for analog applications	2017	-5.186013944402873	13.038902418798974	4071403
4071385	EDA	three dimensional multi-valued design in nanoscale integrated circuits	2005	-4.383470844379001	13.19718219549066	4071412
4072254	EDA	error detection and correction using sn54/74ls630 or sn54/74ls631	1989	-4.989564094215408	12.806370367941204	4072281
4078449	Logic	injecting bit flip faults by means of a purely software approach: a case studied	2002	-4.403542698866434	12.475403789840508	4078476
4079425	EDA	emulation infrastructure for the evaluation of hardware assertions for post-silicon validation	2017	-4.549732091993781	12.674802924321778	4079452
4080154	Embedded	defect-tolerance in cellular nanocomputers	2007	-5.017702920203294	12.792356733023839	4080181
4080222	Vision	the hyeti defect tolerant microprocessor: a practical experiment and its cost-effectiveness analysis	1994	-4.8694620171009495	12.353616884829217	4080249
4081445	EDA	spot defect modeling: past and evolution	2017	-5.268893263684419	12.250821602056027	4081472
4086059	Visualization	varius-tc: a modular architecture-level model of parametric variation for thin-channel switches	2016	-4.718023475838006	13.186540613013252	4086086
4086266	Embedded	heavy ion effects on configuration logic of virtex fpgas	2005	-5.0508187691944695	12.579087785767872	4086293
4088446	EDA	cost-effective approach for reducing soft error failure rate in logic circuits	2003	-5.154732686573586	13.182181991262588	4088473
4090824	EDA	using heavy-ion radiation to validate fault-handling mechanisms	1994	-4.711589551560526	12.936134277999884	4090851
4092352	EDA	technology library modelling for information-driven circuit synthesis	2008	-4.445288624833212	12.747550986539636	4092379
4092942	Arch	an obfuscated hardwired sequence control system generated by high level synthesis	2017	-4.4734995665892585	12.245370880260769	4092969
4095423	EDA	test challenges for 3d circuits	2006	-4.363834217891301	12.749187112955394	4095450
4096413	EDA	design of a novel fault-tolerant voter circuit for tmr implementation to improve reliability in digital circuits	2009	-5.05484774531042	12.9122521932184	4096440
4096596	EDA	3-d sequential integration: a key enabling technology for heterogeneous co-integration of new function with cmos	2012	-4.781766623732055	12.714029141785462	4096623
4097265	EDA	analysis of yield loss due to random photolithographic defects in the interconnect structure of fpgas	2005	-5.0328050234708765	12.677489239603313	4097292
4102385	EDA	low-power scan operation in test compression environment	2009	-5.2160889225226414	12.431409916070606	4102412
4103172	Visualization	low-cost error tolerance scheme for 3-d cmos imagers	2013	-5.236163833146458	12.408491620965162	4103199
4103360	Vision	probability to achieve tsc goal	1996	-4.68021451211084	12.63179764211252	4103387
