

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Thu Jul 30 13:37:29 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.745|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8290|  8290|  8290|  8290|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  4752|  4752|       594|          -|          -|     8|    no    |
        | + Loop 1.1      |   592|   592|        74|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1  |    72|    72|         9|          -|          -|     8|    no    |
        |- Loop 2         |  3536|  3536|       442|          -|          -|     8|    no    |
        | + Loop 2.1      |   440|   440|        55|          -|          -|     8|    no    |
        |  ++ Loop 2.1.1  |    48|    48|         6|          -|          -|     8|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    312|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     12|     700|    236|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    241|    -|
|Register         |        -|      -|     517|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     12|    1217|    789|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      5|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+-------+-----+----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +------------------------------+---------------------------+---------+-------+-----+----+-----+
    |kernel_control_s_axi_U        |kernel_control_s_axi       |        0|      0|   36|  40|    0|
    |kernel_mul_32s_32s_32_3_1_U1  |kernel_mul_32s_32s_32_3_1  |        0|      3|  166|  49|    0|
    |kernel_mul_32s_32s_32_3_1_U2  |kernel_mul_32s_32s_32_3_1  |        0|      3|  166|  49|    0|
    |kernel_mul_32s_32s_32_3_1_U3  |kernel_mul_32s_32s_32_3_1  |        0|      3|  166|  49|    0|
    |kernel_mul_32s_32s_32_3_1_U4  |kernel_mul_32s_32s_32_3_1  |        0|      3|  166|  49|    0|
    +------------------------------+---------------------------+---------+-------+-----+----+-----+
    |Total                         |                           |        0|     12|  700| 236|    0|
    +------------------------------+---------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln215_1_fu_336_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_2_fu_429_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_3_fu_451_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_fu_314_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln321_fu_288_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln37_fu_399_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln700_1_fu_465_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_fu_354_p2    |     +    |      0|  0|  39|          32|          32|
    |i1_fu_365_p2           |     +    |      0|  0|  13|           4|           1|
    |i_fu_254_p2            |     +    |      0|  0|  13|           4|           1|
    |j1_fu_389_p2           |     +    |      0|  0|  13|           4|           1|
    |j_fu_278_p2            |     +    |      0|  0|  13|           4|           1|
    |k1_fu_419_p2           |     +    |      0|  0|  13|           4|           1|
    |k_fu_304_p2            |     +    |      0|  0|  13|           4|           1|
    |icmp_ln13_fu_248_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln16_fu_272_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln21_fu_298_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln31_fu_359_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln34_fu_383_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln41_fu_413_p2    |   icmp   |      0|  0|  11|           4|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 312|         160|         148|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |D_V_Addr_A_orig     |   15|          3|   32|         96|
    |D_V_WEN_A           |    9|          2|    4|          8|
    |D_V_load_reg_226    |    9|          2|   32|         64|
    |ap_NS_fsm           |  121|         26|    1|         26|
    |i1_0_reg_204        |    9|          2|    4|          8|
    |i_0_reg_158         |    9|          2|    4|          8|
    |j1_0_reg_215        |    9|          2|    4|          8|
    |j_0_reg_169         |    9|          2|    4|          8|
    |k1_0_reg_237        |    9|          2|    4|          8|
    |k_0_reg_193         |    9|          2|    4|          8|
    |tmp_V_Addr_A_orig   |   15|          3|   32|         96|
    |tmp_V_WEN_A         |    9|          2|    4|          8|
    |tmp_V_load_reg_180  |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  241|         52|  161|        410|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |A_V_load_reg_530      |  32|   0|   32|          0|
    |B_V_load_reg_535      |  32|   0|   32|          0|
    |C_V_load_reg_630      |  32|   0|   32|          0|
    |D_V_addr_reg_587      |   6|   0|    6|          0|
    |D_V_load_reg_226      |  32|   0|   32|          0|
    |alpha_V_load_reg_540  |  32|   0|   32|          0|
    |ap_CS_fsm             |  25|   0|   25|          0|
    |beta_V_load_reg_597   |  32|   0|   32|          0|
    |d_tmp_V_reg_592       |  32|   0|   32|          0|
    |i1_0_reg_204          |   4|   0|    4|          0|
    |i1_reg_563            |   4|   0|    4|          0|
    |i_0_reg_158           |   4|   0|    4|          0|
    |i_reg_483             |   4|   0|    4|          0|
    |j1_0_reg_215          |   4|   0|    4|          0|
    |j1_reg_577            |   4|   0|    4|          0|
    |j_0_reg_169           |   4|   0|    4|          0|
    |j_reg_497             |   4|   0|    4|          0|
    |k1_0_reg_237          |   4|   0|    4|          0|
    |k1_reg_610            |   4|   0|    4|          0|
    |k_0_reg_193           |   4|   0|    4|          0|
    |k_reg_515             |   4|   0|    4|          0|
    |mul_ln209_1_reg_545   |  32|   0|   32|          0|
    |mul_ln209_reg_602     |  32|   0|   32|          0|
    |tmp_V_addr_reg_507    |   6|   0|    6|          0|
    |tmp_V_load_1_reg_625  |  32|   0|   32|          0|
    |tmp_V_load_reg_180    |  32|   0|   32|          0|
    |v1_V_reg_635          |  32|   0|   32|          0|
    |v_V_reg_550           |  32|   0|   32|          0|
    |zext_ln16_reg_488     |   4|   0|    8|          4|
    |zext_ln321_reg_502    |   4|   0|    8|          4|
    |zext_ln34_reg_568     |   4|   0|    8|          4|
    |zext_ln37_reg_582     |   4|   0|    8|          4|
    +----------------------+----+----+-----+-----------+
    |Total                 | 517|   0|  533|         16|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|alpha_V_Addr_A         | out |   32|    bram    |    alpha_V   |     array    |
|alpha_V_EN_A           | out |    1|    bram    |    alpha_V   |     array    |
|alpha_V_WEN_A          | out |    4|    bram    |    alpha_V   |     array    |
|alpha_V_Din_A          | out |   32|    bram    |    alpha_V   |     array    |
|alpha_V_Dout_A         |  in |   32|    bram    |    alpha_V   |     array    |
|alpha_V_Clk_A          | out |    1|    bram    |    alpha_V   |     array    |
|alpha_V_Rst_A          | out |    1|    bram    |    alpha_V   |     array    |
|beta_V_Addr_A          | out |   32|    bram    |    beta_V    |     array    |
|beta_V_EN_A            | out |    1|    bram    |    beta_V    |     array    |
|beta_V_WEN_A           | out |    4|    bram    |    beta_V    |     array    |
|beta_V_Din_A           | out |   32|    bram    |    beta_V    |     array    |
|beta_V_Dout_A          |  in |   32|    bram    |    beta_V    |     array    |
|beta_V_Clk_A           | out |    1|    bram    |    beta_V    |     array    |
|beta_V_Rst_A           | out |    1|    bram    |    beta_V    |     array    |
|tmp_V_Addr_A           | out |   32|    bram    |     tmp_V    |     array    |
|tmp_V_EN_A             | out |    1|    bram    |     tmp_V    |     array    |
|tmp_V_WEN_A            | out |    4|    bram    |     tmp_V    |     array    |
|tmp_V_Din_A            | out |   32|    bram    |     tmp_V    |     array    |
|tmp_V_Dout_A           |  in |   32|    bram    |     tmp_V    |     array    |
|tmp_V_Clk_A            | out |    1|    bram    |     tmp_V    |     array    |
|tmp_V_Rst_A            | out |    1|    bram    |     tmp_V    |     array    |
|A_V_Addr_A             | out |   32|    bram    |      A_V     |     array    |
|A_V_EN_A               | out |    1|    bram    |      A_V     |     array    |
|A_V_WEN_A              | out |    4|    bram    |      A_V     |     array    |
|A_V_Din_A              | out |   32|    bram    |      A_V     |     array    |
|A_V_Dout_A             |  in |   32|    bram    |      A_V     |     array    |
|A_V_Clk_A              | out |    1|    bram    |      A_V     |     array    |
|A_V_Rst_A              | out |    1|    bram    |      A_V     |     array    |
|B_V_Addr_A             | out |   32|    bram    |      B_V     |     array    |
|B_V_EN_A               | out |    1|    bram    |      B_V     |     array    |
|B_V_WEN_A              | out |    4|    bram    |      B_V     |     array    |
|B_V_Din_A              | out |   32|    bram    |      B_V     |     array    |
|B_V_Dout_A             |  in |   32|    bram    |      B_V     |     array    |
|B_V_Clk_A              | out |    1|    bram    |      B_V     |     array    |
|B_V_Rst_A              | out |    1|    bram    |      B_V     |     array    |
|C_V_Addr_A             | out |   32|    bram    |      C_V     |     array    |
|C_V_EN_A               | out |    1|    bram    |      C_V     |     array    |
|C_V_WEN_A              | out |    4|    bram    |      C_V     |     array    |
|C_V_Din_A              | out |   32|    bram    |      C_V     |     array    |
|C_V_Dout_A             |  in |   32|    bram    |      C_V     |     array    |
|C_V_Clk_A              | out |    1|    bram    |      C_V     |     array    |
|C_V_Rst_A              | out |    1|    bram    |      C_V     |     array    |
|D_V_Addr_A             | out |   32|    bram    |      D_V     |     array    |
|D_V_EN_A               | out |    1|    bram    |      D_V     |     array    |
|D_V_WEN_A              | out |    4|    bram    |      D_V     |     array    |
|D_V_Din_A              | out |   32|    bram    |      D_V     |     array    |
|D_V_Dout_A             |  in |   32|    bram    |      D_V     |     array    |
|D_V_Clk_A              | out |    1|    bram    |      D_V     |     array    |
|D_V_Rst_A              | out |    1|    bram    |      D_V     |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 13 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 4 
13 --> 14 
14 --> 15 13 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 14 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %alpha_V), !map !42"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %beta_V), !map !48"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %tmp_V), !map !52"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %A_V), !map !58"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %B_V), !map !62"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %C_V), !map !66"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %D_V), !map !70"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%beta_V_addr = getelementptr [1 x i32]* %beta_V, i64 0, i64 0" [./linear-algebra-2mm.cpp:4]   --->   Operation 33 'getelementptr' 'beta_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%alpha_V_addr = getelementptr [1 x i32]* %alpha_V, i64 0, i64 0" [./linear-algebra-2mm.cpp:4]   --->   Operation 34 'getelementptr' 'alpha_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @kernel_str) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1 x i32]* %alpha_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./linear-algebra-2mm.cpp:5]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1 x i32]* %beta_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./linear-algebra-2mm.cpp:6]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %tmp_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./linear-algebra-2mm.cpp:7]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %A_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./linear-algebra-2mm.cpp:8]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %B_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./linear-algebra-2mm.cpp:9]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %C_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./linear-algebra-2mm.cpp:10]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %D_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./linear-algebra-2mm.cpp:11]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./linear-algebra-2mm.cpp:12]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.76ns)   --->   "br label %1" [./linear-algebra-2mm.cpp:13]   --->   Operation 44 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %hls_label_0_end ]"   --->   Operation 45 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %i_0, -8" [./linear-algebra-2mm.cpp:13]   --->   Operation 46 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [./linear-algebra-2mm.cpp:13]   --->   Operation 48 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %.preheader.preheader, label %hls_label_0_begin" [./linear-algebra-2mm.cpp:13]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [./linear-algebra-2mm.cpp:13]   --->   Operation 50 'specregionbegin' 'tmp' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)" [./linear-algebra-2mm.cpp:19]   --->   Operation 51 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %tmp_4 to i8" [./linear-algebra-2mm.cpp:16]   --->   Operation 52 'zext' 'zext_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.76ns)   --->   "br label %2" [./linear-algebra-2mm.cpp:16]   --->   Operation 53 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_2 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader" [./linear-algebra-2mm.cpp:31]   --->   Operation 54 'br' <Predicate = (icmp_ln13)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %hls_label_0_begin ], [ %j, %hls_label_1_end ]"   --->   Operation 55 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %j_0, -8" [./linear-algebra-2mm.cpp:16]   --->   Operation 56 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 57 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [./linear-algebra-2mm.cpp:16]   --->   Operation 58 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %hls_label_0_end, label %hls_label_1_begin" [./linear-algebra-2mm.cpp:16]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [./linear-algebra-2mm.cpp:16]   --->   Operation 60 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i4 %j_0 to i8" [./linear-algebra-2mm.cpp:19]   --->   Operation 61 'zext' 'zext_ln321' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.87ns)   --->   "%add_ln321 = add i8 %zext_ln16, %zext_ln321" [./linear-algebra-2mm.cpp:19]   --->   Operation 62 'add' 'add_ln321' <Predicate = (!icmp_ln16)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i8 %add_ln321 to i64" [./linear-algebra-2mm.cpp:19]   --->   Operation 63 'zext' 'zext_ln321_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_V_addr = getelementptr [64 x i32]* %tmp_V, i64 0, i64 %zext_ln321_1" [./linear-algebra-2mm.cpp:19]   --->   Operation 64 'getelementptr' 'tmp_V_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.76ns)   --->   "br label %3" [./linear-algebra-2mm.cpp:21]   --->   Operation 65 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)" [./linear-algebra-2mm.cpp:29]   --->   Operation 66 'specregionend' 'empty_5' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %1" [./linear-algebra-2mm.cpp:13]   --->   Operation 67 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.12>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_V_load = phi i32 [ 0, %hls_label_1_begin ], [ %add_ln700, %4 ]" [./linear-algebra-2mm.cpp:26]   --->   Operation 68 'phi' 'tmp_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%k_0 = phi i4 [ 0, %hls_label_1_begin ], [ %k, %4 ]"   --->   Operation 69 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (3.25ns)   --->   "store i32 %tmp_V_load, i32* %tmp_V_addr, align 4" [./linear-algebra-2mm.cpp:26]   --->   Operation 70 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 71 [1/1] (1.30ns)   --->   "%icmp_ln21 = icmp eq i4 %k_0, -8" [./linear-algebra-2mm.cpp:21]   --->   Operation 71 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 72 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.73ns)   --->   "%k = add i4 %k_0, 1" [./linear-algebra-2mm.cpp:21]   --->   Operation 73 'add' 'k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %hls_label_1_end, label %4" [./linear-algebra-2mm.cpp:21]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i4 %k_0 to i8" [./linear-algebra-2mm.cpp:24]   --->   Operation 75 'zext' 'zext_ln215' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.87ns)   --->   "%add_ln215 = add i8 %zext_ln215, %zext_ln16" [./linear-algebra-2mm.cpp:24]   --->   Operation 76 'add' 'add_ln215' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i8 %add_ln215 to i64" [./linear-algebra-2mm.cpp:24]   --->   Operation 77 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr [64 x i32]* %A_V, i64 0, i64 %zext_ln215_1" [./linear-algebra-2mm.cpp:24]   --->   Operation 78 'getelementptr' 'A_V_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0, i3 0)" [./linear-algebra-2mm.cpp:24]   --->   Operation 79 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i7 %tmp_6 to i8" [./linear-algebra-2mm.cpp:24]   --->   Operation 80 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.87ns)   --->   "%add_ln215_1 = add i8 %zext_ln321, %zext_ln215_2" [./linear-algebra-2mm.cpp:24]   --->   Operation 81 'add' 'add_ln215_1' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i8 %add_ln215_1 to i64" [./linear-algebra-2mm.cpp:24]   --->   Operation 82 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr [64 x i32]* %B_V, i64 0, i64 %zext_ln215_3" [./linear-algebra-2mm.cpp:24]   --->   Operation 83 'getelementptr' 'B_V_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%A_V_load = load i32* %A_V_addr, align 4" [./linear-algebra-2mm.cpp:24]   --->   Operation 84 'load' 'A_V_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 85 [2/2] (3.25ns)   --->   "%B_V_load = load i32* %B_V_addr, align 4" [./linear-algebra-2mm.cpp:24]   --->   Operation 85 'load' 'B_V_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_2)" [./linear-algebra-2mm.cpp:28]   --->   Operation 86 'specregionend' 'empty_4' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br label %2" [./linear-algebra-2mm.cpp:16]   --->   Operation 87 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 88 [1/2] (3.25ns)   --->   "%A_V_load = load i32* %A_V_addr, align 4" [./linear-algebra-2mm.cpp:24]   --->   Operation 88 'load' 'A_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%B_V_load = load i32* %B_V_addr, align 4" [./linear-algebra-2mm.cpp:24]   --->   Operation 89 'load' 'B_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 5.74>
ST_6 : Operation 90 [3/3] (5.74ns)   --->   "%mul_ln209_1 = mul i32 %A_V_load, %B_V_load" [./linear-algebra-2mm.cpp:24]   --->   Operation 90 'mul' 'mul_ln209_1' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 91 [2/2] (2.32ns)   --->   "%alpha_V_load = load i32* %alpha_V_addr, align 4" [./linear-algebra-2mm.cpp:24]   --->   Operation 91 'load' 'alpha_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 92 [2/3] (5.74ns)   --->   "%mul_ln209_1 = mul i32 %A_V_load, %B_V_load" [./linear-algebra-2mm.cpp:24]   --->   Operation 92 'mul' 'mul_ln209_1' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 93 [1/2] (2.32ns)   --->   "%alpha_V_load = load i32* %alpha_V_addr, align 4" [./linear-algebra-2mm.cpp:24]   --->   Operation 93 'load' 'alpha_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 94 [1/3] (5.74ns)   --->   "%mul_ln209_1 = mul i32 %A_V_load, %B_V_load" [./linear-algebra-2mm.cpp:24]   --->   Operation 94 'mul' 'mul_ln209_1' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.74>
ST_9 : Operation 95 [3/3] (5.74ns)   --->   "%v_V = mul i32 %mul_ln209_1, %alpha_V_load" [./linear-algebra-2mm.cpp:24]   --->   Operation 95 'mul' 'v_V' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.74>
ST_10 : Operation 96 [2/3] (5.74ns)   --->   "%v_V = mul i32 %mul_ln209_1, %alpha_V_load" [./linear-algebra-2mm.cpp:24]   --->   Operation 96 'mul' 'v_V' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.74>
ST_11 : Operation 97 [1/3] (5.74ns)   --->   "%v_V = mul i32 %mul_ln209_1, %alpha_V_load" [./linear-algebra-2mm.cpp:24]   --->   Operation 97 'mul' 'v_V' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.55>
ST_12 : Operation 98 [1/1] (2.55ns)   --->   "%add_ln700 = add i32 %tmp_V_load, %v_V" [./linear-algebra-2mm.cpp:26]   --->   Operation 98 'add' 'add_ln700' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "br label %3" [./linear-algebra-2mm.cpp:21]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 2> <Delay = 1.76>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i1, %hls_label_3_end ], [ 0, %.preheader.preheader ]"   --->   Operation 100 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (1.30ns)   --->   "%icmp_ln31 = icmp eq i4 %i1_0, -8" [./linear-algebra-2mm.cpp:31]   --->   Operation 101 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 102 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (1.73ns)   --->   "%i1 = add i4 %i1_0, 1" [./linear-algebra-2mm.cpp:31]   --->   Operation 103 'add' 'i1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %8, label %hls_label_3_begin" [./linear-algebra-2mm.cpp:31]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [./linear-algebra-2mm.cpp:31]   --->   Operation 105 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i1_0, i3 0)" [./linear-algebra-2mm.cpp:44]   --->   Operation 106 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i7 %tmp_5 to i8" [./linear-algebra-2mm.cpp:34]   --->   Operation 107 'zext' 'zext_ln34' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (1.76ns)   --->   "br label %5" [./linear-algebra-2mm.cpp:34]   --->   Operation 108 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "ret void" [./linear-algebra-2mm.cpp:50]   --->   Operation 109 'ret' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 14 <SV = 3> <Delay = 5.12>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%j1_0 = phi i4 [ 0, %hls_label_3_begin ], [ %j1, %hls_label_4_end ]"   --->   Operation 110 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (1.30ns)   --->   "%icmp_ln34 = icmp eq i4 %j1_0, -8" [./linear-algebra-2mm.cpp:34]   --->   Operation 111 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 112 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (1.73ns)   --->   "%j1 = add i4 %j1_0, 1" [./linear-algebra-2mm.cpp:34]   --->   Operation 113 'add' 'j1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %hls_label_3_end, label %hls_label_4_begin" [./linear-algebra-2mm.cpp:34]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %j1_0 to i8" [./linear-algebra-2mm.cpp:37]   --->   Operation 115 'zext' 'zext_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (1.87ns)   --->   "%add_ln37 = add i8 %zext_ln34, %zext_ln37" [./linear-algebra-2mm.cpp:37]   --->   Operation 116 'add' 'add_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i8 %add_ln37 to i64" [./linear-algebra-2mm.cpp:37]   --->   Operation 117 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%D_V_addr = getelementptr [64 x i32]* %D_V, i64 0, i64 %zext_ln37_1" [./linear-algebra-2mm.cpp:37]   --->   Operation 118 'getelementptr' 'D_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 119 [2/2] (3.25ns)   --->   "%d_tmp_V = load i32* %D_V_addr, align 4" [./linear-algebra-2mm.cpp:37]   --->   Operation 119 'load' 'd_tmp_V' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 120 [2/2] (2.32ns)   --->   "%beta_V_load = load i32* %beta_V_addr, align 4" [./linear-algebra-2mm.cpp:39]   --->   Operation 120 'load' 'beta_V_load' <Predicate = (!icmp_ln34)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1)" [./linear-algebra-2mm.cpp:49]   --->   Operation 121 'specregionend' 'empty_10' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader" [./linear-algebra-2mm.cpp:31]   --->   Operation 122 'br' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 15 <SV = 4> <Delay = 3.25>
ST_15 : Operation 123 [1/2] (3.25ns)   --->   "%d_tmp_V = load i32* %D_V_addr, align 4" [./linear-algebra-2mm.cpp:37]   --->   Operation 123 'load' 'd_tmp_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 124 [1/2] (2.32ns)   --->   "%beta_V_load = load i32* %beta_V_addr, align 4" [./linear-algebra-2mm.cpp:39]   --->   Operation 124 'load' 'beta_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 5> <Delay = 5.74>
ST_16 : Operation 125 [3/3] (5.74ns)   --->   "%mul_ln209 = mul i32 %beta_V_load, %d_tmp_V" [./linear-algebra-2mm.cpp:39]   --->   Operation 125 'mul' 'mul_ln209' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 6> <Delay = 5.74>
ST_17 : Operation 126 [2/3] (5.74ns)   --->   "%mul_ln209 = mul i32 %beta_V_load, %d_tmp_V" [./linear-algebra-2mm.cpp:39]   --->   Operation 126 'mul' 'mul_ln209' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 5.74>
ST_18 : Operation 127 [1/3] (5.74ns)   --->   "%mul_ln209 = mul i32 %beta_V_load, %d_tmp_V" [./linear-algebra-2mm.cpp:39]   --->   Operation 127 'mul' 'mul_ln209' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 1.76>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [./linear-algebra-2mm.cpp:34]   --->   Operation 128 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (1.76ns)   --->   "br label %6" [./linear-algebra-2mm.cpp:41]   --->   Operation 129 'br' <Predicate = true> <Delay = 1.76>

State 20 <SV = 9> <Delay = 5.12>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%D_V_load = phi i32 [ %mul_ln209, %hls_label_4_begin ], [ %add_ln700_1, %7 ]" [./linear-algebra-2mm.cpp:39]   --->   Operation 130 'phi' 'D_V_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%k1_0 = phi i4 [ 0, %hls_label_4_begin ], [ %k1, %7 ]"   --->   Operation 131 'phi' 'k1_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (3.25ns)   --->   "store i32 %D_V_load, i32* %D_V_addr, align 4" [./linear-algebra-2mm.cpp:46]   --->   Operation 132 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 133 [1/1] (1.30ns)   --->   "%icmp_ln41 = icmp eq i4 %k1_0, -8" [./linear-algebra-2mm.cpp:41]   --->   Operation 133 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 134 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (1.73ns)   --->   "%k1 = add i4 %k1_0, 1" [./linear-algebra-2mm.cpp:41]   --->   Operation 135 'add' 'k1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %hls_label_4_end, label %7" [./linear-algebra-2mm.cpp:41]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i4 %k1_0 to i8" [./linear-algebra-2mm.cpp:44]   --->   Operation 137 'zext' 'zext_ln215_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (1.87ns)   --->   "%add_ln215_2 = add i8 %zext_ln215_4, %zext_ln34" [./linear-algebra-2mm.cpp:44]   --->   Operation 138 'add' 'add_ln215_2' <Predicate = (!icmp_ln41)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i8 %add_ln215_2 to i64" [./linear-algebra-2mm.cpp:44]   --->   Operation 139 'zext' 'zext_ln215_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_V_addr_1 = getelementptr [64 x i32]* %tmp_V, i64 0, i64 %zext_ln215_5" [./linear-algebra-2mm.cpp:44]   --->   Operation 140 'getelementptr' 'tmp_V_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k1_0, i3 0)" [./linear-algebra-2mm.cpp:44]   --->   Operation 141 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i7 %tmp_7 to i8" [./linear-algebra-2mm.cpp:44]   --->   Operation 142 'zext' 'zext_ln215_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (1.87ns)   --->   "%add_ln215_3 = add i8 %zext_ln37, %zext_ln215_6" [./linear-algebra-2mm.cpp:44]   --->   Operation 143 'add' 'add_ln215_3' <Predicate = (!icmp_ln41)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i8 %add_ln215_3 to i64" [./linear-algebra-2mm.cpp:44]   --->   Operation 144 'zext' 'zext_ln215_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr [64 x i32]* %C_V, i64 0, i64 %zext_ln215_7" [./linear-algebra-2mm.cpp:44]   --->   Operation 145 'getelementptr' 'C_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 146 [2/2] (3.25ns)   --->   "%tmp_V_load_1 = load i32* %tmp_V_addr_1, align 4" [./linear-algebra-2mm.cpp:44]   --->   Operation 146 'load' 'tmp_V_load_1' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 147 [2/2] (3.25ns)   --->   "%C_V_load = load i32* %C_V_addr, align 4" [./linear-algebra-2mm.cpp:44]   --->   Operation 147 'load' 'C_V_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_3)" [./linear-algebra-2mm.cpp:48]   --->   Operation 148 'specregionend' 'empty_9' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "br label %5" [./linear-algebra-2mm.cpp:34]   --->   Operation 149 'br' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 21 <SV = 10> <Delay = 3.25>
ST_21 : Operation 150 [1/2] (3.25ns)   --->   "%tmp_V_load_1 = load i32* %tmp_V_addr_1, align 4" [./linear-algebra-2mm.cpp:44]   --->   Operation 150 'load' 'tmp_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 151 [1/2] (3.25ns)   --->   "%C_V_load = load i32* %C_V_addr, align 4" [./linear-algebra-2mm.cpp:44]   --->   Operation 151 'load' 'C_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 11> <Delay = 5.74>
ST_22 : Operation 152 [3/3] (5.74ns)   --->   "%v1_V = mul i32 %tmp_V_load_1, %C_V_load" [./linear-algebra-2mm.cpp:44]   --->   Operation 152 'mul' 'v1_V' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 5.74>
ST_23 : Operation 153 [2/3] (5.74ns)   --->   "%v1_V = mul i32 %tmp_V_load_1, %C_V_load" [./linear-algebra-2mm.cpp:44]   --->   Operation 153 'mul' 'v1_V' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 5.74>
ST_24 : Operation 154 [1/3] (5.74ns)   --->   "%v1_V = mul i32 %tmp_V_load_1, %C_V_load" [./linear-algebra-2mm.cpp:44]   --->   Operation 154 'mul' 'v1_V' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 14> <Delay = 2.55>
ST_25 : Operation 155 [1/1] (2.55ns)   --->   "%add_ln700_1 = add i32 %D_V_load, %v1_V" [./linear-algebra-2mm.cpp:46]   --->   Operation 155 'add' 'add_ln700_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "br label %6" [./linear-algebra-2mm.cpp:41]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ alpha_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ beta_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ tmp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=bram:ce=0
Port [ A_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ C_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ D_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
beta_V_addr        (getelementptr    ) [ 00111111111111111111111111]
alpha_V_addr       (getelementptr    ) [ 00111111111110000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000000000000000]
specinterface_ln5  (specinterface    ) [ 00000000000000000000000000]
specinterface_ln6  (specinterface    ) [ 00000000000000000000000000]
specinterface_ln7  (specinterface    ) [ 00000000000000000000000000]
specinterface_ln8  (specinterface    ) [ 00000000000000000000000000]
specinterface_ln9  (specinterface    ) [ 00000000000000000000000000]
specinterface_ln10 (specinterface    ) [ 00000000000000000000000000]
specinterface_ln11 (specinterface    ) [ 00000000000000000000000000]
specinterface_ln12 (specinterface    ) [ 00000000000000000000000000]
br_ln13            (br               ) [ 01111111111110000000000000]
i_0                (phi              ) [ 00100000000000000000000000]
icmp_ln13          (icmp             ) [ 00111111111110000000000000]
empty              (speclooptripcount) [ 00000000000000000000000000]
i                  (add              ) [ 01111111111110000000000000]
br_ln13            (br               ) [ 00000000000000000000000000]
tmp                (specregionbegin  ) [ 00011111111110000000000000]
tmp_4              (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln16          (zext             ) [ 00011111111110000000000000]
br_ln16            (br               ) [ 00111111111110000000000000]
br_ln31            (br               ) [ 00111111111111111111111111]
j_0                (phi              ) [ 00010000000000000000000000]
icmp_ln16          (icmp             ) [ 00111111111110000000000000]
empty_2            (speclooptripcount) [ 00000000000000000000000000]
j                  (add              ) [ 00111111111110000000000000]
br_ln16            (br               ) [ 00000000000000000000000000]
tmp_2              (specregionbegin  ) [ 00001111111110000000000000]
zext_ln321         (zext             ) [ 00001111111110000000000000]
add_ln321          (add              ) [ 00000000000000000000000000]
zext_ln321_1       (zext             ) [ 00000000000000000000000000]
tmp_V_addr         (getelementptr    ) [ 00001111111110000000000000]
br_ln21            (br               ) [ 00111111111110000000000000]
empty_5            (specregionend    ) [ 00000000000000000000000000]
br_ln13            (br               ) [ 01111111111110000000000000]
tmp_V_load         (phi              ) [ 00001111111110000000000000]
k_0                (phi              ) [ 00001000000000000000000000]
store_ln26         (store            ) [ 00000000000000000000000000]
icmp_ln21          (icmp             ) [ 00111111111110000000000000]
empty_3            (speclooptripcount) [ 00000000000000000000000000]
k                  (add              ) [ 00111111111110000000000000]
br_ln21            (br               ) [ 00000000000000000000000000]
zext_ln215         (zext             ) [ 00000000000000000000000000]
add_ln215          (add              ) [ 00000000000000000000000000]
zext_ln215_1       (zext             ) [ 00000000000000000000000000]
A_V_addr           (getelementptr    ) [ 00000100000000000000000000]
tmp_6              (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln215_2       (zext             ) [ 00000000000000000000000000]
add_ln215_1        (add              ) [ 00000000000000000000000000]
zext_ln215_3       (zext             ) [ 00000000000000000000000000]
B_V_addr           (getelementptr    ) [ 00000100000000000000000000]
empty_4            (specregionend    ) [ 00000000000000000000000000]
br_ln16            (br               ) [ 00111111111110000000000000]
A_V_load           (load             ) [ 00000011100000000000000000]
B_V_load           (load             ) [ 00000011100000000000000000]
alpha_V_load       (load             ) [ 00000000011100000000000000]
mul_ln209_1        (mul              ) [ 00000000011100000000000000]
v_V                (mul              ) [ 00000000000010000000000000]
add_ln700          (add              ) [ 00111111111110000000000000]
br_ln21            (br               ) [ 00111111111110000000000000]
i1_0               (phi              ) [ 00000000000001000000000000]
icmp_ln31          (icmp             ) [ 00000000000001111111111111]
empty_6            (speclooptripcount) [ 00000000000000000000000000]
i1                 (add              ) [ 00100000000001111111111111]
br_ln31            (br               ) [ 00000000000000000000000000]
tmp_1              (specregionbegin  ) [ 00000000000000111111111111]
tmp_5              (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln34          (zext             ) [ 00000000000000111111111111]
br_ln34            (br               ) [ 00000000000001111111111111]
ret_ln50           (ret              ) [ 00000000000000000000000000]
j1_0               (phi              ) [ 00000000000000100000000000]
icmp_ln34          (icmp             ) [ 00000000000001111111111111]
empty_7            (speclooptripcount) [ 00000000000000000000000000]
j1                 (add              ) [ 00000000000001111111111111]
br_ln34            (br               ) [ 00000000000000000000000000]
zext_ln37          (zext             ) [ 00000000000000011111111111]
add_ln37           (add              ) [ 00000000000000000000000000]
zext_ln37_1        (zext             ) [ 00000000000000000000000000]
D_V_addr           (getelementptr    ) [ 00000000000000011111111111]
empty_10           (specregionend    ) [ 00000000000000000000000000]
br_ln31            (br               ) [ 00100000000001111111111111]
d_tmp_V            (load             ) [ 00000000000000001110000000]
beta_V_load        (load             ) [ 00000000000000001110000000]
mul_ln209          (mul              ) [ 00000000000000000001111111]
tmp_3              (specregionbegin  ) [ 00000000000000000000111111]
br_ln41            (br               ) [ 00000000000001111111111111]
D_V_load           (phi              ) [ 00000000000000000000111111]
k1_0               (phi              ) [ 00000000000000000000100000]
store_ln46         (store            ) [ 00000000000000000000000000]
icmp_ln41          (icmp             ) [ 00000000000001111111111111]
empty_8            (speclooptripcount) [ 00000000000000000000000000]
k1                 (add              ) [ 00000000000001111111111111]
br_ln41            (br               ) [ 00000000000000000000000000]
zext_ln215_4       (zext             ) [ 00000000000000000000000000]
add_ln215_2        (add              ) [ 00000000000000000000000000]
zext_ln215_5       (zext             ) [ 00000000000000000000000000]
tmp_V_addr_1       (getelementptr    ) [ 00000000000000000000010000]
tmp_7              (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln215_6       (zext             ) [ 00000000000000000000000000]
add_ln215_3        (add              ) [ 00000000000000000000000000]
zext_ln215_7       (zext             ) [ 00000000000000000000000000]
C_V_addr           (getelementptr    ) [ 00000000000000000000010000]
empty_9            (specregionend    ) [ 00000000000000000000000000]
br_ln34            (br               ) [ 00000000000001111111111111]
tmp_V_load_1       (load             ) [ 00000000000000000000001110]
C_V_load           (load             ) [ 00000000000000000000001110]
v1_V               (mul              ) [ 00000000000000000000000001]
add_ln700_1        (add              ) [ 00000000000001111111111111]
br_ln41            (br               ) [ 00000000000001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="alpha_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="beta_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="D_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="beta_V_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="beta_V_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="alpha_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alpha_V_addr/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_V_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_V_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="6" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln26/4 tmp_V_load_1/20 "/>
</bind>
</comp>

<comp id="88" class="1004" name="A_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_addr/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="B_V_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="8" slack="0"/>
<pin id="99" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_V_load/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_V_load/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="6"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="alpha_V_load/7 "/>
</bind>
</comp>

<comp id="119" class="1004" name="D_V_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_V_addr/14 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="d_tmp_V/14 store_ln46/20 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="3"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="beta_V_load/14 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_V_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_V_addr_1/20 "/>
</bind>
</comp>

<comp id="144" class="1004" name="C_V_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr/20 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_V_load/20 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="1"/>
<pin id="160" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="j_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="j_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="tmp_V_load_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_load (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_V_load_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="32" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_load/4 "/>
</bind>
</comp>

<comp id="193" class="1005" name="k_0_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="1"/>
<pin id="195" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="k_0_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="204" class="1005" name="i1_0_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="i1_0_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/13 "/>
</bind>
</comp>

<comp id="215" class="1005" name="j1_0_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="1"/>
<pin id="217" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j1_0 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="j1_0_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="4" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_0/14 "/>
</bind>
</comp>

<comp id="226" class="1005" name="D_V_load_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="5"/>
<pin id="228" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="D_V_load (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="D_V_load_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="2"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="32" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="D_V_load/20 "/>
</bind>
</comp>

<comp id="237" class="1005" name="k1_0_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k1_0 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="k1_0_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k1_0/20 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln13_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="i_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln16_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln16_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="j_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln321_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln321_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="1"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln321_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_1/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln21_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="k_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln215_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln215_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="7" slack="2"/>
<pin id="317" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln215_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_6_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="0" index="1" bw="4" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln215_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln215_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="0" index="1" bw="7" slack="0"/>
<pin id="339" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_1/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln215_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_3/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln209_1/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="0" index="1" bw="32" slack="1"/>
<pin id="353" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="v_V/9 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln700_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="8"/>
<pin id="356" dir="0" index="1" bw="32" slack="1"/>
<pin id="357" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/12 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln31_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/13 "/>
</bind>
</comp>

<comp id="365" class="1004" name="i1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1/13 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_5_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/13 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln34_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="0"/>
<pin id="381" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/13 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln34_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="4" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/14 "/>
</bind>
</comp>

<comp id="389" class="1004" name="j1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j1/14 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln37_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/14 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln37_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="1"/>
<pin id="401" dir="0" index="1" bw="4" slack="0"/>
<pin id="402" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/14 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln37_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/14 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="0" index="1" bw="32" slack="1"/>
<pin id="412" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln209/16 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln41_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/20 "/>
</bind>
</comp>

<comp id="419" class="1004" name="k1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k1/20 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln215_4_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_4/20 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln215_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="0" index="1" bw="7" slack="7"/>
<pin id="432" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_2/20 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln215_5_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_5/20 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_7_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="0" index="1" bw="4" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/20 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln215_6_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_6/20 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln215_3_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="6"/>
<pin id="453" dir="0" index="1" bw="7" slack="0"/>
<pin id="454" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_3/20 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln215_7_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_7/20 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="0" index="1" bw="32" slack="1"/>
<pin id="464" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="v1_V/22 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln700_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="5"/>
<pin id="467" dir="0" index="1" bw="32" slack="1"/>
<pin id="468" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/25 "/>
</bind>
</comp>

<comp id="470" class="1005" name="beta_V_addr_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="3"/>
<pin id="472" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="beta_V_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="alpha_V_addr_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="6"/>
<pin id="477" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="alpha_V_addr "/>
</bind>
</comp>

<comp id="483" class="1005" name="i_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="488" class="1005" name="zext_ln16_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="1"/>
<pin id="490" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="497" class="1005" name="j_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="502" class="1005" name="zext_ln321_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="1"/>
<pin id="504" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln321 "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_V_addr_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="1"/>
<pin id="509" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_addr "/>
</bind>
</comp>

<comp id="515" class="1005" name="k_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="520" class="1005" name="A_V_addr_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="1"/>
<pin id="522" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_V_addr "/>
</bind>
</comp>

<comp id="525" class="1005" name="B_V_addr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="1"/>
<pin id="527" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr "/>
</bind>
</comp>

<comp id="530" class="1005" name="A_V_load_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_V_load "/>
</bind>
</comp>

<comp id="535" class="1005" name="B_V_load_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_V_load "/>
</bind>
</comp>

<comp id="540" class="1005" name="alpha_V_load_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="alpha_V_load "/>
</bind>
</comp>

<comp id="545" class="1005" name="mul_ln209_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln209_1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="v_V_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_V "/>
</bind>
</comp>

<comp id="555" class="1005" name="add_ln700_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="563" class="1005" name="i1_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="0"/>
<pin id="565" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="568" class="1005" name="zext_ln34_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="1"/>
<pin id="570" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="577" class="1005" name="j1_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="0"/>
<pin id="579" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="582" class="1005" name="zext_ln37_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="6"/>
<pin id="584" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln37 "/>
</bind>
</comp>

<comp id="587" class="1005" name="D_V_addr_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="6" slack="1"/>
<pin id="589" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="D_V_addr "/>
</bind>
</comp>

<comp id="592" class="1005" name="d_tmp_V_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_tmp_V "/>
</bind>
</comp>

<comp id="597" class="1005" name="beta_V_load_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="beta_V_load "/>
</bind>
</comp>

<comp id="602" class="1005" name="mul_ln209_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="2"/>
<pin id="604" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln209 "/>
</bind>
</comp>

<comp id="610" class="1005" name="k1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_V_addr_1_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="1"/>
<pin id="617" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_addr_1 "/>
</bind>
</comp>

<comp id="620" class="1005" name="C_V_addr_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="6" slack="1"/>
<pin id="622" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="C_V_addr "/>
</bind>
</comp>

<comp id="625" class="1005" name="tmp_V_load_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_load_1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="C_V_load_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_V_load "/>
</bind>
</comp>

<comp id="635" class="1005" name="v1_V_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v1_V "/>
</bind>
</comp>

<comp id="640" class="1005" name="add_ln700_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="88" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="95" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="137" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="157"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="83" pin=1"/></net>

<net id="192"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="235"><net_src comp="229" pin="4"/><net_sink comp="126" pin=1"/></net>

<net id="236"><net_src comp="229" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="162" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="162" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="42" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="162" pin="4"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="173" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="173" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="173" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="288" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="302"><net_src comp="197" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="36" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="197" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="197" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="329"><net_src comp="48" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="197" pin="4"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="335"><net_src comp="324" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="336" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="358"><net_src comp="180" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="208" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="36" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="208" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="42" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="48" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="208" pin="4"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="50" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="219" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="36" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="219" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="42" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="219" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="399" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="417"><net_src comp="241" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="36" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="241" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="42" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="241" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="444"><net_src comp="48" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="241" pin="4"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="50" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="439" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="447" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="451" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="469"><net_src comp="226" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="60" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="478"><net_src comp="68" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="486"><net_src comp="254" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="491"><net_src comp="268" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="500"><net_src comp="278" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="505"><net_src comp="284" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="510"><net_src comp="76" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="518"><net_src comp="304" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="523"><net_src comp="88" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="528"><net_src comp="95" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="533"><net_src comp="102" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="538"><net_src comp="108" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="543"><net_src comp="114" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="548"><net_src comp="346" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="553"><net_src comp="350" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="558"><net_src comp="354" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="566"><net_src comp="365" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="571"><net_src comp="379" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="580"><net_src comp="389" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="585"><net_src comp="395" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="590"><net_src comp="119" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="595"><net_src comp="126" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="600"><net_src comp="132" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="605"><net_src comp="409" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="613"><net_src comp="419" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="618"><net_src comp="137" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="623"><net_src comp="144" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="628"><net_src comp="83" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="633"><net_src comp="152" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="638"><net_src comp="461" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="643"><net_src comp="465" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="229" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp_V | {4 }
	Port: D_V | {20 }
 - Input state : 
	Port: kernel : alpha_V | {7 8 }
	Port: kernel : beta_V | {14 15 }
	Port: kernel : tmp_V | {20 21 }
	Port: kernel : A_V | {4 5 }
	Port: kernel : B_V | {4 5 }
	Port: kernel : C_V | {20 21 }
	Port: kernel : D_V | {14 15 }
  - Chain level:
	State 1
	State 2
		icmp_ln13 : 1
		i : 1
		br_ln13 : 2
		tmp_4 : 1
		zext_ln16 : 2
	State 3
		icmp_ln16 : 1
		j : 1
		br_ln16 : 2
		zext_ln321 : 1
		add_ln321 : 2
		zext_ln321_1 : 3
		tmp_V_addr : 4
	State 4
		store_ln26 : 1
		icmp_ln21 : 1
		k : 1
		br_ln21 : 2
		zext_ln215 : 1
		add_ln215 : 2
		zext_ln215_1 : 3
		A_V_addr : 4
		tmp_6 : 1
		zext_ln215_2 : 2
		add_ln215_1 : 3
		zext_ln215_3 : 4
		B_V_addr : 5
		A_V_load : 5
		B_V_load : 6
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		icmp_ln31 : 1
		i1 : 1
		br_ln31 : 2
		tmp_5 : 1
		zext_ln34 : 2
	State 14
		icmp_ln34 : 1
		j1 : 1
		br_ln34 : 2
		zext_ln37 : 1
		add_ln37 : 2
		zext_ln37_1 : 3
		D_V_addr : 4
		d_tmp_V : 5
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		store_ln46 : 1
		icmp_ln41 : 1
		k1 : 1
		br_ln41 : 2
		zext_ln215_4 : 1
		add_ln215_2 : 2
		zext_ln215_5 : 3
		tmp_V_addr_1 : 4
		tmp_7 : 1
		zext_ln215_6 : 2
		add_ln215_3 : 3
		zext_ln215_7 : 4
		C_V_addr : 5
		tmp_V_load_1 : 5
		C_V_load : 6
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_346     |    3    |   166   |    49   |
|    mul   |      grp_fu_350     |    3    |   166   |    49   |
|          |      grp_fu_409     |    3    |   166   |    49   |
|          |      grp_fu_461     |    3    |   166   |    49   |
|----------|---------------------|---------|---------|---------|
|          |       i_fu_254      |    0    |    0    |    13   |
|          |       j_fu_278      |    0    |    0    |    13   |
|          |   add_ln321_fu_288  |    0    |    0    |    15   |
|          |       k_fu_304      |    0    |    0    |    13   |
|          |   add_ln215_fu_314  |    0    |    0    |    15   |
|          |  add_ln215_1_fu_336 |    0    |    0    |    15   |
|    add   |   add_ln700_fu_354  |    0    |    0    |    39   |
|          |      i1_fu_365      |    0    |    0    |    13   |
|          |      j1_fu_389      |    0    |    0    |    13   |
|          |   add_ln37_fu_399   |    0    |    0    |    15   |
|          |      k1_fu_419      |    0    |    0    |    13   |
|          |  add_ln215_2_fu_429 |    0    |    0    |    15   |
|          |  add_ln215_3_fu_451 |    0    |    0    |    15   |
|          |  add_ln700_1_fu_465 |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln13_fu_248  |    0    |    0    |    9    |
|          |   icmp_ln16_fu_272  |    0    |    0    |    9    |
|   icmp   |   icmp_ln21_fu_298  |    0    |    0    |    9    |
|          |   icmp_ln31_fu_359  |    0    |    0    |    9    |
|          |   icmp_ln34_fu_383  |    0    |    0    |    9    |
|          |   icmp_ln41_fu_413  |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_4_fu_260    |    0    |    0    |    0    |
|bitconcatenate|     tmp_6_fu_324    |    0    |    0    |    0    |
|          |     tmp_5_fu_371    |    0    |    0    |    0    |
|          |     tmp_7_fu_439    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln16_fu_268  |    0    |    0    |    0    |
|          |  zext_ln321_fu_284  |    0    |    0    |    0    |
|          | zext_ln321_1_fu_293 |    0    |    0    |    0    |
|          |  zext_ln215_fu_310  |    0    |    0    |    0    |
|          | zext_ln215_1_fu_319 |    0    |    0    |    0    |
|          | zext_ln215_2_fu_332 |    0    |    0    |    0    |
|   zext   | zext_ln215_3_fu_341 |    0    |    0    |    0    |
|          |   zext_ln34_fu_379  |    0    |    0    |    0    |
|          |   zext_ln37_fu_395  |    0    |    0    |    0    |
|          |  zext_ln37_1_fu_404 |    0    |    0    |    0    |
|          | zext_ln215_4_fu_425 |    0    |    0    |    0    |
|          | zext_ln215_5_fu_434 |    0    |    0    |    0    |
|          | zext_ln215_6_fu_447 |    0    |    0    |    0    |
|          | zext_ln215_7_fu_456 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    12   |   664   |   496   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  A_V_addr_reg_520  |    6   |
|  A_V_load_reg_530  |   32   |
|  B_V_addr_reg_525  |    6   |
|  B_V_load_reg_535  |   32   |
|  C_V_addr_reg_620  |    6   |
|  C_V_load_reg_630  |   32   |
|  D_V_addr_reg_587  |    6   |
|  D_V_load_reg_226  |   32   |
| add_ln700_1_reg_640|   32   |
|  add_ln700_reg_555 |   32   |
|alpha_V_addr_reg_475|    1   |
|alpha_V_load_reg_540|   32   |
| beta_V_addr_reg_470|    1   |
| beta_V_load_reg_597|   32   |
|   d_tmp_V_reg_592  |   32   |
|    i1_0_reg_204    |    4   |
|     i1_reg_563     |    4   |
|     i_0_reg_158    |    4   |
|      i_reg_483     |    4   |
|    j1_0_reg_215    |    4   |
|     j1_reg_577     |    4   |
|     j_0_reg_169    |    4   |
|      j_reg_497     |    4   |
|    k1_0_reg_237    |    4   |
|     k1_reg_610     |    4   |
|     k_0_reg_193    |    4   |
|      k_reg_515     |    4   |
| mul_ln209_1_reg_545|   32   |
|  mul_ln209_reg_602 |   32   |
|tmp_V_addr_1_reg_615|    6   |
| tmp_V_addr_reg_507 |    6   |
|tmp_V_load_1_reg_625|   32   |
| tmp_V_load_reg_180 |   32   |
|    v1_V_reg_635    |   32   |
|     v_V_reg_550    |   32   |
|  zext_ln16_reg_488 |    8   |
| zext_ln321_reg_502 |    8   |
|  zext_ln34_reg_568 |    8   |
|  zext_ln37_reg_582 |    8   |
+--------------------+--------+
|        Total       |   598  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_83  |  p0  |   3  |   6  |   18   ||    15   |
|  grp_access_fu_102 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_108 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_126 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_152 |  p0  |   2  |   6  |   12   ||    9    |
| tmp_V_load_reg_180 |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   130  || 10.6597 ||    60   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   664  |   496  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   60   |
|  Register |    -   |    -   |   598  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   10   |  1262  |   556  |
+-----------+--------+--------+--------+--------+
