digraph "CFG for '_Z18gradientRowsKernelPfS_iii' function" {
	label="CFG for '_Z18gradientRowsKernelPfS_iii' function";

	Node0x5440970 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = shl i32 %6, 7\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %9 = add nsw i32 %8, -16\l  %10 = add i32 %9, %7\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %12 = shl i32 %11, 2\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %14 = add i32 %12, %13\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.z()\l  %16 = shl i32 %15, 2\l  %17 = tail call i32 @llvm.amdgcn.workitem.id.z(), !range !4\l  %18 = add i32 %16, %17\l  %19 = mul nsw i32 %18, %3\l  %20 = add nsw i32 %14, %19\l  %21 = mul nsw i32 %20, %2\l  %22 = add nsw i32 %21, %10\l  %23 = sext i32 %22 to i64\l  %24 = getelementptr inbounds float, float addrspace(1)* %1, i64 %23\l  %25 = getelementptr inbounds float, float addrspace(1)* %24, i64 16\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %27 = add nuw nsw i32 %8, 16\l  %28 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %27\l  store float %26, float addrspace(3)* %28, align 4, !tbaa !5\l  %29 = getelementptr inbounds float, float addrspace(1)* %24, i64 32\l  %30 = load float, float addrspace(1)* %29, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %31 = add nuw nsw i32 %8, 32\l  %32 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %31\l  store float %30, float addrspace(3)* %32, align 4, !tbaa !5\l  %33 = getelementptr inbounds float, float addrspace(1)* %24, i64 48\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %35 = add nuw nsw i32 %8, 48\l  %36 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %35\l  store float %34, float addrspace(3)* %36, align 4, !tbaa !5\l  %37 = getelementptr inbounds float, float addrspace(1)* %24, i64 64\l  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %39 = add nuw nsw i32 %8, 64\l  %40 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %39\l  store float %38, float addrspace(3)* %40, align 4, !tbaa !5\l  %41 = getelementptr inbounds float, float addrspace(1)* %24, i64 80\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %43 = add nuw nsw i32 %8, 80\l  %44 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %43\l  store float %42, float addrspace(3)* %44, align 4, !tbaa !5\l  %45 = getelementptr inbounds float, float addrspace(1)* %24, i64 96\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %47 = add nuw nsw i32 %8, 96\l  %48 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %47\l  store float %46, float addrspace(3)* %48, align 4, !tbaa !5\l  %49 = getelementptr inbounds float, float addrspace(1)* %24, i64 112\l  %50 = load float, float addrspace(1)* %49, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %51 = add nuw nsw i32 %8, 112\l  %52 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %51\l  store float %50, float addrspace(3)* %52, align 4, !tbaa !5\l  %53 = getelementptr inbounds float, float addrspace(1)* %24, i64 128\l  %54 = load float, float addrspace(1)* %53, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %55 = add nuw nsw i32 %8, 128\l  %56 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %55\l  store float %54, float addrspace(3)* %56, align 4, !tbaa !5\l  %57 = getelementptr inbounds float, float addrspace(1)* %0, i64 %23\l  %58 = icmp sgt i32 %10, -1\l  br i1 %58, label %59, label %61\l|{<s0>T|<s1>F}}"];
	Node0x5440970:s0 -> Node0x5444b10;
	Node0x5440970:s1 -> Node0x5446690;
	Node0x5444b10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#e97a5f70",label="{%59:\l59:                                               \l  %60 = load float, float addrspace(1)* %24, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  br label %61\l}"];
	Node0x5444b10 -> Node0x5446690;
	Node0x5446690 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%61:\l61:                                               \l  %62 = phi contract float [ %60, %59 ], [ 0.000000e+00, %5 ]\l  %63 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %8\l  store float %62, float addrspace(3)* %63, align 4, !tbaa !5\l  %64 = add nsw i32 %10, 144\l  %65 = icmp slt i32 %64, %2\l  br i1 %65, label %66, label %69\l|{<s0>T|<s1>F}}"];
	Node0x5446690:s0 -> Node0x54473a0;
	Node0x5446690:s1 -> Node0x5444d30;
	Node0x54473a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%66:\l66:                                               \l  %67 = getelementptr inbounds float, float addrspace(1)* %24, i64 144\l  %68 = load float, float addrspace(1)* %67, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  br label %69\l}"];
	Node0x54473a0 -> Node0x5444d30;
	Node0x5444d30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%69:\l69:                                               \l  %70 = phi contract float [ %68, %66 ], [ 0.000000e+00, %61 ]\l  %71 = add nuw nsw i32 %8, 144\l  %72 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %71\l  store float %70, float addrspace(3)* %72, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %73 = add nuw nsw i32 %8, 17\l  %74 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %73\l  %75 = load float, float addrspace(3)* %74, align 4, !tbaa !5\l  %76 = fadd contract float %75, 0.000000e+00\l  %77 = add nuw nsw i32 %8, 15\l  %78 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %77\l  %79 = load float, float addrspace(3)* %78, align 4, !tbaa !5\l  %80 = fsub contract float %76, %79\l  %81 = fmul contract float %80, 5.000000e-01\l  %82 = getelementptr inbounds float, float addrspace(1)* %57, i64 16\l  store float %81, float addrspace(1)* %82, align 4, !tbaa !5\l  %83 = add nuw nsw i32 %8, 33\l  %84 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %83\l  %85 = load float, float addrspace(3)* %84, align 4, !tbaa !5\l  %86 = fadd contract float %85, 0.000000e+00\l  %87 = add nuw nsw i32 %8, 31\l  %88 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %87\l  %89 = load float, float addrspace(3)* %88, align 4, !tbaa !5\l  %90 = fsub contract float %86, %89\l  %91 = fmul contract float %90, 5.000000e-01\l  %92 = getelementptr inbounds float, float addrspace(1)* %57, i64 32\l  store float %91, float addrspace(1)* %92, align 4, !tbaa !5\l  %93 = add nuw nsw i32 %8, 49\l  %94 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %93\l  %95 = load float, float addrspace(3)* %94, align 4, !tbaa !5\l  %96 = fadd contract float %95, 0.000000e+00\l  %97 = add nuw nsw i32 %8, 47\l  %98 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %97\l  %99 = load float, float addrspace(3)* %98, align 4, !tbaa !5\l  %100 = fsub contract float %96, %99\l  %101 = fmul contract float %100, 5.000000e-01\l  %102 = getelementptr inbounds float, float addrspace(1)* %57, i64 48\l  store float %101, float addrspace(1)* %102, align 4, !tbaa !5\l  %103 = add nuw nsw i32 %8, 65\l  %104 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %103\l  %105 = load float, float addrspace(3)* %104, align 4, !tbaa !5\l  %106 = fadd contract float %105, 0.000000e+00\l  %107 = add nuw nsw i32 %8, 63\l  %108 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %107\l  %109 = load float, float addrspace(3)* %108, align 4, !tbaa !5\l  %110 = fsub contract float %106, %109\l  %111 = fmul contract float %110, 5.000000e-01\l  %112 = getelementptr inbounds float, float addrspace(1)* %57, i64 64\l  store float %111, float addrspace(1)* %112, align 4, !tbaa !5\l  %113 = add nuw nsw i32 %8, 81\l  %114 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %113\l  %115 = load float, float addrspace(3)* %114, align 4, !tbaa !5\l  %116 = fadd contract float %115, 0.000000e+00\l  %117 = add nuw nsw i32 %8, 79\l  %118 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %117\l  %119 = load float, float addrspace(3)* %118, align 4, !tbaa !5\l  %120 = fsub contract float %116, %119\l  %121 = fmul contract float %120, 5.000000e-01\l  %122 = getelementptr inbounds float, float addrspace(1)* %57, i64 80\l  store float %121, float addrspace(1)* %122, align 4, !tbaa !5\l  %123 = add nuw nsw i32 %8, 97\l  %124 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %123\l  %125 = load float, float addrspace(3)* %124, align 4, !tbaa !5\l  %126 = fadd contract float %125, 0.000000e+00\l  %127 = add nuw nsw i32 %8, 95\l  %128 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %127\l  %129 = load float, float addrspace(3)* %128, align 4, !tbaa !5\l  %130 = fsub contract float %126, %129\l  %131 = fmul contract float %130, 5.000000e-01\l  %132 = getelementptr inbounds float, float addrspace(1)* %57, i64 96\l  store float %131, float addrspace(1)* %132, align 4, !tbaa !5\l  %133 = add nuw nsw i32 %8, 113\l  %134 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %133\l  %135 = load float, float addrspace(3)* %134, align 4, !tbaa !5\l  %136 = fadd contract float %135, 0.000000e+00\l  %137 = add nuw nsw i32 %8, 111\l  %138 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %137\l  %139 = load float, float addrspace(3)* %138, align 4, !tbaa !5\l  %140 = fsub contract float %136, %139\l  %141 = fmul contract float %140, 5.000000e-01\l  %142 = getelementptr inbounds float, float addrspace(1)* %57, i64 112\l  store float %141, float addrspace(1)* %142, align 4, !tbaa !5\l  %143 = add nuw nsw i32 %8, 129\l  %144 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %143\l  %145 = load float, float addrspace(3)* %144, align 4, !tbaa !5\l  %146 = fadd contract float %145, 0.000000e+00\l  %147 = add nuw nsw i32 %8, 127\l  %148 = getelementptr inbounds [4 x [4 x [160 x float]]], [4 x [4 x [160 x\l... float]]] addrspace(3)* @_ZZ18gradientRowsKernelPfS_iiiE6s_Data, i32 0, i32\l... %17, i32 %13, i32 %147\l  %149 = load float, float addrspace(3)* %148, align 4, !tbaa !5\l  %150 = fsub contract float %146, %149\l  %151 = fmul contract float %150, 5.000000e-01\l  %152 = getelementptr inbounds float, float addrspace(1)* %57, i64 128\l  store float %151, float addrspace(1)* %152, align 4, !tbaa !5\l  ret void\l}"];
}
