;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 800, <-13
	SPL 22, <16
	ADD 410, 60
	SLT -1, -0
	MOV -1, <-20
	ADD 19, @20
	SUB @19, @2
	SUB <12, @-18
	SUB @19, @2
	SUB <12, @-18
	MOV -1, <-20
	MOV -1, <-20
	ADD 210, 30
	DJN -1, @-20
	JMP @130, 439
	SUB @19, @2
	DJN -1, @-20
	DJN -1, @-20
	ADD -4, <-20
	ADD -4, <-20
	ADD -4, <-20
	JMZ -4, @-20
	SUB 2, @9
	ADD 210, 30
	SUB @124, 102
	SPL 800, <-13
	SUB 2, @9
	SUB 2, @9
	SPL 2, #9
	SUB @121, 103
	SUB @121, 103
	SUB @124, 102
	ADD 210, 30
	JMP @12, #200
	SPL 800, <-13
	ADD <-13, 43
	DJN -1, @-20
	SPL 0, #2
	DJN -1, @-20
	SPL 800, <-13
	SPL 800, <-13
	SPL 800, <-13
	ADD 120, 0
	ADD 8, 20
	MOV -7, <-20
	ADD 210, 30
