V2 45
FL F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd 2005/10/06.12:46:37 H.41
EN work/CHANNEL_CONTROLLER 1128678940 \
      FL F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd \
      PB ieee/STD_LOGIC_1164 1106404628 PB ieee/STD_LOGIC_ARITH 1106404630 \
      PB ieee/STD_LOGIC_UNSIGNED 1106404634
AR work/CHANNEL_CONTROLLER/BEHAVIORAL 1128678941 \
      FL F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd \
      EN work/CHANNEL_CONTROLLER 1128678940 CP SERIAL_INTERFACE
FL F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd 2005/10/04.15:50:32 H.41
EN work/LED_LATCH 1128601917       FL F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd \
      PB ieee/STD_LOGIC_1164 1106404628 PB ieee/STD_LOGIC_ARITH 1106404630 \
      PB ieee/STD_LOGIC_UNSIGNED 1106404634
AR work/LED_LATCH/BEHAVIORAL 1128601918 FL F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd \
      EN work/LED_LATCH 1128601917
FL F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd 2005/10/06.11:47:49 H.41
EN work/HD_GEN_CHANNEL 1128678950  FL F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd \
      PB ieee/STD_LOGIC_1164 1106404628 PB ieee/STD_LOGIC_ARITH 1106404630 \
      PB ieee/STD_LOGIC_UNSIGNED 1106404634 PH unisim/VCOMPONENTS 1116003484
AR work/HD_GEN_CHANNEL/BEHAVIORAL 1128678951 \
      FL F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd \
      EN work/HD_GEN_CHANNEL 1128678950 CP BUFGMUX CP CHANNEL_CONTROLLER \
      CP FRAME_SYNC_DELAY
FL f:/pt8612/xilinx/vhdl/hd_module/period_dual_count.vhd 2005/10/03.15:30:58 H.41
FL F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd 2005/10/04.15:50:32 H.41
EN work/SERIAL_INTERFACE 1128678938 FL F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd \
      PB ieee/STD_LOGIC_1164 1106404628 PB ieee/STD_LOGIC_ARITH 1106404630 \
      PB ieee/STD_LOGIC_UNSIGNED 1106404634
AR work/SERIAL_INTERFACE/BEHAVIORAL 1128678939 \
      FL F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd \
      EN work/SERIAL_INTERFACE 1128678938
FL F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd 2005/10/07.11:55:12 H.41
EN work/HD_GEN_MODULE 1128678952   FL F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd \
      PB ieee/STD_LOGIC_1164 1106404628 PB ieee/STD_LOGIC_ARITH 1106404630 \
      PB ieee/STD_LOGIC_UNSIGNED 1106404634 PH unisim/VCOMPONENTS 1116003484
AR work/HD_GEN_MODULE/BEHAVIORAL 1128678953 \
      FL F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd EN work/HD_GEN_MODULE 1128678952 \
      CP MASTER_RESET_DELAY CP BUFG       CP PERIOD_DUAL_COUNT \
      CP SYNC_GENLOCK_REGEN CP HD_GEN_CHANNEL
FL F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd 2005/10/04.15:50:32 H.41
EN work/MASTER_RESET_DELAY 1128678946 \
      FL F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd \
      PB ieee/STD_LOGIC_1164 1106404628 PB ieee/STD_LOGIC_ARITH 1106404630 \
      PB ieee/STD_LOGIC_UNSIGNED 1106404634
AR work/MASTER_RESET_DELAY/BEHAVIORAL 1128678947 \
      FL F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd \
      EN work/MASTER_RESET_DELAY 1128678946
FL f:/pt8612/xilinx/vhdl/hd_module/frame_sync_delay.vhd 2005/10/03.15:30:11 H.41
FL f:/pt8612/xilinx/vhdl/hd_module/HD_Gen_Module.vhd 2005/10/03.16:19:32 H.41
FL F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd 2005/10/04.15:50:32 H.41
EN work/SYNC_GENLOCK_REGEN 1128678948 \
      FL F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd \
      PB ieee/STD_LOGIC_1164 1106404628 PB ieee/STD_LOGIC_ARITH 1106404630 \
      PB ieee/STD_LOGIC_UNSIGNED 1106404634
AR work/SYNC_GENLOCK_REGEN/BEHAVIORAL 1128678949 \
      FL F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd \
      EN work/SYNC_GENLOCK_REGEN 1128678948 CP PERIOD_DUAL_COUNT
FL f:/pt8612/xilinx/vhdl/hd_module/channel_controller.vhd 2005/10/03.15:34:07 H.41
FL f:/pt8612/xilinx/vhdl/hd_module/master_reset_delay.vhd 2005/10/03.15:30:40 H.41
FL f:/pt8612/xilinx/vhdl/hd_module/sync_genlock_regen.vhd 2005/10/03.15:31:19 H.41
FL f:/pt8612/xilinx/vhdl/hd_module/HD_Gen_Channel.vhd 2005/10/03.16:24:24 H.41
FL f:/pt8612/xilinx/vhdl/hd_module/led_latch.vhd 2005/10/03.15:30:26 H.41
FL f:/pt8612/xilinx/vhdl/hd_module/serial_interface.vhd 2005/10/03.15:29:55 H.41
FL F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd 2005/10/04.15:50:32 H.41
EN work/FRAME_SYNC_DELAY 1128678942 FL F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd \
      PB ieee/STD_LOGIC_1164 1106404628 PB ieee/STD_LOGIC_ARITH 1106404630 \
      PB ieee/STD_LOGIC_UNSIGNED 1106404634
AR work/FRAME_SYNC_DELAY/BEHAVIORAL 1128678943 \
      FL F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd \
      EN work/FRAME_SYNC_DELAY 1128678942
FL F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd 2005/10/04.15:50:32 H.41
EN work/PERIOD_DUAL_COUNT 1128678944 \
      FL F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd \
      PB ieee/STD_LOGIC_1164 1106404628 PB ieee/STD_LOGIC_ARITH 1106404630 \
      PB ieee/STD_LOGIC_UNSIGNED 1106404634 PH unisim/VCOMPONENTS 1116003484
AR work/PERIOD_DUAL_COUNT/BEHAVIORAL 1128678945 \
      FL F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd \
      EN work/PERIOD_DUAL_COUNT 1128678944
