Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 18:42:33 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0044        --    0.0478    0.0434    0.0461    0.0014        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0044        --    0.0478    0.0434        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
                                                                        0.0478 r    0.0478 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_3_/CP
                                                                        0.0478 r    0.0478 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0478 r    0.0478 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0478 r    0.0478 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
                                                                        0.0478 r    0.0478 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0434 r    0.0434 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0434 r    0.0434 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0434 r    0.0434 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0434 r    0.0434 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0434 r    0.0434 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
Latency             : 0.0478
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0068    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0062    0.0137    0.0139 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0062    0.0002    0.0141 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0058    0.0103    0.0244 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0247 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0082    0.0050    0.0109    0.0356 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0050    0.0002    0.0357 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0185    0.0045    0.0043    0.0401 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0045    0.0005    0.0406 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0273    0.0089    0.0064    0.0470 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0090    0.0008    0.0478 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0478


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_3_/CP
Latency             : 0.0478
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0068    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0062    0.0137    0.0139 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0062    0.0002    0.0141 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0058    0.0103    0.0244 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0247 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0082    0.0050    0.0109    0.0356 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0050    0.0002    0.0357 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0185    0.0045    0.0043    0.0401 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0045    0.0005    0.0406 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0273    0.0089    0.0064    0.0470 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0090    0.0008    0.0478 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0478


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0478
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0068    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0062    0.0137    0.0139 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0062    0.0002    0.0141 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0058    0.0103    0.0244 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0247 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0082    0.0050    0.0109    0.0356 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0050    0.0002    0.0357 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0185    0.0045    0.0043    0.0401 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0045    0.0005    0.0406 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0273    0.0089    0.0064    0.0470 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0090    0.0008    0.0478 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0478


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0478
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0068    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0062    0.0137    0.0139 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0062    0.0002    0.0141 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0058    0.0103    0.0244 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0247 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0082    0.0050    0.0109    0.0356 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0050    0.0002    0.0357 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0185    0.0045    0.0043    0.0401 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0045    0.0005    0.0406 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0273    0.0089    0.0064    0.0470 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0090    0.0008    0.0478 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0478


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
Latency             : 0.0478
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0068    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0062    0.0137    0.0139 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0062    0.0002    0.0141 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0058    0.0103    0.0244 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0247 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0082    0.0050    0.0109    0.0356 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0050    0.0002    0.0357 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0185    0.0045    0.0043    0.0401 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0045    0.0005    0.0406 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0273    0.0089    0.0064    0.0470 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0090    0.0007    0.0478 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0478


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0434
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0063    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0001    0.0001 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0044    0.0134    0.0135 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0044    0.0001    0.0136 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0030    0.0081    0.0217 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0030    0.0000    0.0218 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0030    0.0063    0.0281 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0030    0.0000    0.0281 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0050    0.0058    0.0048    0.0330 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0058    0.0002    0.0332 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0238    0.0146    0.0099    0.0431 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0147    0.0003    0.0434 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0434


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0434
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0063    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0001    0.0001 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0044    0.0134    0.0135 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0044    0.0001    0.0136 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0030    0.0081    0.0217 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0030    0.0000    0.0218 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0030    0.0063    0.0281 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0030    0.0000    0.0281 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0050    0.0058    0.0048    0.0330 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0058    0.0002    0.0332 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0238    0.0146    0.0099    0.0431 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0147    0.0003    0.0434 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0434


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0434
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0063    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0001    0.0001 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0044    0.0134    0.0135 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0044    0.0001    0.0136 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0030    0.0081    0.0217 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0030    0.0000    0.0218 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0030    0.0063    0.0281 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0030    0.0000    0.0281 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0050    0.0058    0.0048    0.0330 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0058    0.0002    0.0332 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0238    0.0146    0.0099    0.0431 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0147    0.0004    0.0434 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0434


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0434
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0063    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0001    0.0001 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0044    0.0134    0.0135 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0044    0.0001    0.0136 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0030    0.0081    0.0217 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0030    0.0000    0.0218 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0030    0.0063    0.0281 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0030    0.0000    0.0281 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0050    0.0058    0.0048    0.0330 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0058    0.0002    0.0332 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0238    0.0146    0.0099    0.0431 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0147    0.0004    0.0434 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0434


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0434
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0063    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0001    0.0001 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0044    0.0134    0.0135 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0044    0.0001    0.0136 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0030    0.0081    0.0217 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0030    0.0000    0.0218 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0030    0.0063    0.0281 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0030    0.0000    0.0281 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0050    0.0058    0.0048    0.0330 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0058    0.0002    0.0332 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0238    0.0146    0.0099    0.0431 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0147    0.0004    0.0434 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0434


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0117        --    0.0803    0.0686    0.0781    0.0037        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0117        --    0.0803    0.0686        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_3_/CP
                                                                        0.0803 r    0.0803 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
                                                                        0.0803 r    0.0803 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0803 r    0.0803 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0802 r    0.0802 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
                                                                        0.0802 r    0.0802 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0686 r    0.0686 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0686 r    0.0686 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0687 r    0.0687 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0687 r    0.0687 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0687 r    0.0687 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_3_/CP
Latency             : 0.0803
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0066    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0008    0.0008 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0094    0.0200    0.0208 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0095    0.0012    0.0220 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0092    0.0165    0.0385 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0094    0.0016    0.0401 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0083    0.0081    0.0176    0.0576 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0081    0.0008    0.0585 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0187    0.0073    0.0069    0.0654 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0082    0.0032    0.0686 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0268    0.0135    0.0083    0.0769 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0157    0.0034    0.0803 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0803


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
Latency             : 0.0803
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0066    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0008    0.0008 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0094    0.0200    0.0208 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0095    0.0012    0.0220 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0092    0.0165    0.0385 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0094    0.0016    0.0401 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0083    0.0081    0.0176    0.0576 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0081    0.0008    0.0585 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0187    0.0073    0.0069    0.0654 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0082    0.0032    0.0686 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0268    0.0135    0.0083    0.0769 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0157    0.0034    0.0803 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0803


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0803
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0066    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0008    0.0008 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0094    0.0200    0.0208 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0095    0.0012    0.0220 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0092    0.0165    0.0385 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0094    0.0016    0.0401 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0083    0.0081    0.0176    0.0576 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0081    0.0008    0.0585 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0187    0.0073    0.0069    0.0654 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0082    0.0032    0.0686 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0268    0.0135    0.0083    0.0769 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0157    0.0034    0.0803 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0803


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0802
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0066    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0008    0.0008 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0094    0.0200    0.0208 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0095    0.0012    0.0220 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0092    0.0165    0.0385 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0094    0.0016    0.0401 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0083    0.0081    0.0176    0.0576 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0081    0.0008    0.0585 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0187    0.0073    0.0069    0.0654 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0082    0.0032    0.0686 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0268    0.0135    0.0083    0.0769 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0156    0.0034    0.0802 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0802


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
Latency             : 0.0802
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0066    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0008    0.0008 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0094    0.0200    0.0208 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0095    0.0012    0.0220 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0092    0.0165    0.0385 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0094    0.0016    0.0401 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0083    0.0081    0.0176    0.0576 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0081    0.0008    0.0585 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0187    0.0073    0.0069    0.0654 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0082    0.0032    0.0686 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0268    0.0135    0.0083    0.0769 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0156    0.0033    0.0802 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0802


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0686
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0062    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0006    0.0006 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0065    0.0195    0.0201 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0065    0.0006    0.0207 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0129    0.0336 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0050    0.0001    0.0337 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0048    0.0102    0.0439 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0048    0.0001    0.0440 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0050    0.0098    0.0080    0.0521 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0098    0.0012    0.0533 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0237    0.0224    0.0132    0.0665 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0235    0.0021    0.0686 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0686


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0686
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0062    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0006    0.0006 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0065    0.0195    0.0201 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0065    0.0006    0.0207 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0129    0.0336 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0050    0.0001    0.0337 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0048    0.0102    0.0439 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0048    0.0001    0.0440 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0050    0.0098    0.0080    0.0521 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0098    0.0012    0.0533 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0237    0.0224    0.0132    0.0665 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0235    0.0021    0.0686 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0686


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0687
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0062    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0006    0.0006 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0065    0.0195    0.0201 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0065    0.0006    0.0207 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0129    0.0336 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0050    0.0001    0.0337 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0048    0.0102    0.0439 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0048    0.0001    0.0440 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0050    0.0098    0.0080    0.0521 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0098    0.0012    0.0533 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0237    0.0224    0.0132    0.0665 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0234    0.0022    0.0687 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0687


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0687
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0062    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0006    0.0006 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0065    0.0195    0.0201 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0065    0.0006    0.0207 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0129    0.0336 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0050    0.0001    0.0337 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0048    0.0102    0.0439 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0048    0.0001    0.0440 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0050    0.0098    0.0080    0.0521 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0098    0.0012    0.0533 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0237    0.0224    0.0132    0.0665 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0234    0.0022    0.0687 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0687


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0687
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0062    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0006    0.0006 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0065    0.0195    0.0201 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0065    0.0006    0.0207 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0129    0.0336 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0050    0.0001    0.0337 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0048    0.0102    0.0439 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0048    0.0001    0.0440 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0050    0.0098    0.0080    0.0521 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0098    0.0012    0.0533 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0237    0.0224    0.0132    0.0665 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0235    0.0022    0.0687 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0687


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0071        --    0.0629    0.0557    0.0610    0.0023        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0071        --    0.0629    0.0557        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0629 r    0.0628 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_3_/CP
                                                                        0.0629 r    0.0628 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
                                                                        0.0629 r    0.0628 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0628 r    0.0628 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
                                                                        0.0628 r    0.0628 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0557 r    0.0557 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0557 r    0.0557 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0558 r    0.0558 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0558 r    0.0558 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0558 r    0.0558 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0629
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0067    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0079    0.0168    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0079    0.0007    0.0179 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0075    0.0132    0.0311 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0075    0.0009    0.0320 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0083    0.0066    0.0140    0.0460 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0066    0.0004    0.0464 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0188    0.0060    0.0056    0.0521 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0017    0.0537 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0270    0.0112    0.0072    0.0610 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0119    0.0019    0.0629 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0629


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_3_/CP
Latency             : 0.0629
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0067    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0079    0.0168    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0079    0.0007    0.0179 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0075    0.0132    0.0311 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0075    0.0009    0.0320 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0083    0.0066    0.0140    0.0460 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0066    0.0004    0.0464 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0188    0.0060    0.0056    0.0521 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0017    0.0537 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0270    0.0112    0.0072    0.0610 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0119    0.0019    0.0629 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0629


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
Latency             : 0.0629
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0067    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0079    0.0168    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0079    0.0007    0.0179 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0075    0.0132    0.0311 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0075    0.0009    0.0320 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0083    0.0066    0.0140    0.0460 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0066    0.0004    0.0464 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0188    0.0060    0.0056    0.0521 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0017    0.0537 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0270    0.0112    0.0072    0.0610 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0119    0.0019    0.0629 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0629


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0628
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0067    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0079    0.0168    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0079    0.0007    0.0179 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0075    0.0132    0.0311 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0075    0.0009    0.0320 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0083    0.0066    0.0140    0.0460 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0066    0.0004    0.0464 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0188    0.0060    0.0056    0.0521 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0017    0.0537 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0270    0.0112    0.0072    0.0610 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0119    0.0019    0.0628 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0628


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
Latency             : 0.0628
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0067    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0079    0.0168    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0079    0.0007    0.0179 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0075    0.0132    0.0311 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0075    0.0009    0.0320 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0083    0.0066    0.0140    0.0460 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0066    0.0004    0.0464 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0188    0.0060    0.0056    0.0521 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0017    0.0537 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0270    0.0112    0.0072    0.0610 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0119    0.0019    0.0628 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0628


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0557
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0062    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0004    0.0004 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0056    0.0166    0.0169 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0056    0.0003    0.0172 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0041    0.0105    0.0277 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0041    0.0001    0.0278 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0013    0.0039    0.0082    0.0360 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0039    0.0001    0.0361 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0050    0.0080    0.0066    0.0426 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0080    0.0007    0.0433 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0237    0.0183    0.0113    0.0547 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0186    0.0010    0.0557 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0557


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0557
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0062    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0004    0.0004 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0056    0.0166    0.0169 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0056    0.0003    0.0172 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0041    0.0105    0.0277 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0041    0.0001    0.0278 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0013    0.0039    0.0082    0.0360 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0039    0.0001    0.0361 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0050    0.0080    0.0066    0.0426 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0080    0.0007    0.0433 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0237    0.0183    0.0113    0.0547 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0186    0.0010    0.0557 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0557


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0558
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0062    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0004    0.0004 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0056    0.0166    0.0169 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0056    0.0003    0.0172 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0041    0.0105    0.0277 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0041    0.0001    0.0278 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0013    0.0039    0.0082    0.0360 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0039    0.0001    0.0361 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0050    0.0080    0.0066    0.0426 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0080    0.0007    0.0433 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0237    0.0183    0.0113    0.0547 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0185    0.0011    0.0558 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0558


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0558
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0062    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0004    0.0004 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0056    0.0166    0.0169 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0056    0.0003    0.0172 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0041    0.0105    0.0277 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0041    0.0001    0.0278 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0013    0.0039    0.0082    0.0360 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0039    0.0001    0.0361 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0050    0.0080    0.0066    0.0426 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0080    0.0007    0.0433 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0237    0.0183    0.0113    0.0547 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0185    0.0011    0.0558 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0558


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0558
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0062    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0004    0.0004 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0056    0.0166    0.0169 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0056    0.0003    0.0172 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0041    0.0105    0.0277 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0041    0.0001    0.0278 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0013    0.0039    0.0082    0.0360 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0039    0.0001    0.0361 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0050    0.0080    0.0066    0.0426 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0080    0.0007    0.0433 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0237    0.0183    0.0113    0.0547 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0186    0.0011    0.0558 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0558


1
