{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671791591348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671791591348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 18:33:11 2022 " "Processing started: Fri Dec 23 18:33:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671791591348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671791591348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671791591348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1671791592347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "Final.bdf" "" { Schematic "D:/EDA032/Final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791592473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791592473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show.v 1 1 " "Found 1 design units, including 1 entities, in source file show.v" { { "Info" "ISGN_ENTITY_NAME" "1 Show " "Found entity 1: Show" {  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791592500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791592500 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Music.v(20) " "Verilog HDL information at Music.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1671791592504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.v 1 1 " "Found 1 design units, including 1 entities, in source file music.v" { { "Info" "ISGN_ENTITY_NAME" "1 Music " "Found entity 1: Music" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791592505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791592505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyBoard " "Found entity 1: KeyBoard" {  } { { "KeyBoard.v" "" { Text "D:/EDA032/KeyBoard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791592507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791592507 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Core.v(15) " "Verilog HDL information at Core.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1671791592509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 Core " "Found entity 1: Core" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791592509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791592509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.v" "" { Text "D:/EDA032/Clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791592511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791592511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "available Core.v(10) " "Verilog HDL Implicit Net warning at Core.v(10): created implicit net for \"available\"" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671791592512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671791592628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7448 7448:inst4 " "Elaborating entity \"7448\" for hierarchy \"7448:inst4\"" {  } { { "Final.bdf" "inst4" { Schematic "D:/EDA032/Final.bdf" { { 232 1648 1768 392 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791592662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7448:inst4 " "Elaborated megafunction instantiation \"7448:inst4\"" {  } { { "Final.bdf" "" { Schematic "D:/EDA032/Final.bdf" { { 232 1648 1768 392 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671791592664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Show Show:inst2 " "Elaborating entity \"Show\" for hierarchy \"Show:inst2\"" {  } { { "Final.bdf" "inst2" { Schematic "D:/EDA032/Final.bdf" { { 200 1232 1432 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791592667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Show.v(10) " "Verilog HDL assignment warning at Show.v(10): truncated value with size 32 to match size of target (4)" {  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592670 "|Final|Show:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Show.v(15) " "Verilog HDL assignment warning at Show.v(15): truncated value with size 32 to match size of target (4)" {  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592670 "|Final|Show:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Show.v(20) " "Verilog HDL assignment warning at Show.v(20): truncated value with size 32 to match size of target (4)" {  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592670 "|Final|Show:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Show.v(25) " "Verilog HDL assignment warning at Show.v(25): truncated value with size 32 to match size of target (4)" {  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592670 "|Final|Show:inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Show.v(6) " "Verilog HDL Case Statement information at Show.v(6): all case item expressions in this case statement are onehot" {  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 6 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1671791592670 "|Final|Show:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:sadad " "Elaborating entity \"Clock\" for hierarchy \"Clock:sadad\"" {  } { { "Final.bdf" "sadad" { Schematic "D:/EDA032/Final.bdf" { { 24 80 272 104 "sadad" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791592672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Clock.v(14) " "Verilog HDL assignment warning at Clock.v(14): truncated value with size 32 to match size of target (18)" {  } { { "Clock.v" "" { Text "D:/EDA032/Clock.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592673 "|Final|Clock:sadad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Clock.v(25) " "Verilog HDL assignment warning at Clock.v(25): truncated value with size 32 to match size of target (18)" {  } { { "Clock.v" "" { Text "D:/EDA032/Clock.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592673 "|Final|Clock:sadad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Core Core:inst " "Elaborating entity \"Core\" for hierarchy \"Core:inst\"" {  } { { "Final.bdf" "inst" { Schematic "D:/EDA032/Final.bdf" { { 216 856 1128 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791592675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Core.v(43) " "Verilog HDL assignment warning at Core.v(43): truncated value with size 32 to match size of target (20)" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592687 "|Final|Core:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Core.v(47) " "Verilog HDL assignment warning at Core.v(47): truncated value with size 32 to match size of target (17)" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592688 "|Final|Core:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Core.v(73) " "Verilog HDL assignment warning at Core.v(73): truncated value with size 32 to match size of target (20)" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592688 "|Final|Core:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Core.v(74) " "Verilog HDL assignment warning at Core.v(74): truncated value with size 32 to match size of target (20)" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592688 "|Final|Core:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Core.v(98) " "Verilog HDL assignment warning at Core.v(98): truncated value with size 32 to match size of target (18)" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592688 "|Final|Core:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Core.v(107) " "Verilog HDL assignment warning at Core.v(107): truncated value with size 32 to match size of target (20)" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592688 "|Final|Core:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Core.v(111) " "Verilog HDL assignment warning at Core.v(111): truncated value with size 32 to match size of target (18)" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592688 "|Final|Core:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyBoard KeyBoard:fdsfq2 " "Elaborating entity \"KeyBoard\" for hierarchy \"KeyBoard:fdsfq2\"" {  } { { "Final.bdf" "fdsfq2" { Schematic "D:/EDA032/Final.bdf" { { 216 424 672 328 "fdsfq2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791592739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 KeyBoard.v(130) " "Verilog HDL assignment warning at KeyBoard.v(130): truncated value with size 32 to match size of target (5)" {  } { { "KeyBoard.v" "" { Text "D:/EDA032/KeyBoard.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592741 "|Final|KeyBoard:dsadasd2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Music Music:inst7 " "Elaborating entity \"Music\" for hierarchy \"Music:inst7\"" {  } { { "Final.bdf" "inst7" { Schematic "D:/EDA032/Final.bdf" { { 352 1240 1392 432 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791592743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(18) " "Verilog HDL assignment warning at Music.v(18): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Music.v(19) " "Verilog HDL assignment warning at Music.v(19): truncated value with size 32 to match size of target (11)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(32) " "Verilog HDL assignment warning at Music.v(32): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(33) " "Verilog HDL assignment warning at Music.v(33): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(34) " "Verilog HDL assignment warning at Music.v(34): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(35) " "Verilog HDL assignment warning at Music.v(35): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(36) " "Verilog HDL assignment warning at Music.v(36): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(37) " "Verilog HDL assignment warning at Music.v(37): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(38) " "Verilog HDL assignment warning at Music.v(38): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(39) " "Verilog HDL assignment warning at Music.v(39): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(40) " "Verilog HDL assignment warning at Music.v(40): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(41) " "Verilog HDL assignment warning at Music.v(41): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(42) " "Verilog HDL assignment warning at Music.v(42): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(43) " "Verilog HDL assignment warning at Music.v(43): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(44) " "Verilog HDL assignment warning at Music.v(44): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(45) " "Verilog HDL assignment warning at Music.v(45): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(46) " "Verilog HDL assignment warning at Music.v(46): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(47) " "Verilog HDL assignment warning at Music.v(47): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(48) " "Verilog HDL assignment warning at Music.v(48): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(49) " "Verilog HDL assignment warning at Music.v(49): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(50) " "Verilog HDL assignment warning at Music.v(50): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(51) " "Verilog HDL assignment warning at Music.v(51): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(52) " "Verilog HDL assignment warning at Music.v(52): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(53) " "Verilog HDL assignment warning at Music.v(53): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(54) " "Verilog HDL assignment warning at Music.v(54): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(55) " "Verilog HDL assignment warning at Music.v(55): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(56) " "Verilog HDL assignment warning at Music.v(56): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(57) " "Verilog HDL assignment warning at Music.v(57): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(58) " "Verilog HDL assignment warning at Music.v(58): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(59) " "Verilog HDL assignment warning at Music.v(59): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(60) " "Verilog HDL assignment warning at Music.v(60): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(61) " "Verilog HDL assignment warning at Music.v(61): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(62) " "Verilog HDL assignment warning at Music.v(62): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(63) " "Verilog HDL assignment warning at Music.v(63): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(64) " "Verilog HDL assignment warning at Music.v(64): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(65) " "Verilog HDL assignment warning at Music.v(65): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(66) " "Verilog HDL assignment warning at Music.v(66): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(67) " "Verilog HDL assignment warning at Music.v(67): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(68) " "Verilog HDL assignment warning at Music.v(68): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(69) " "Verilog HDL assignment warning at Music.v(69): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(70) " "Verilog HDL assignment warning at Music.v(70): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(71) " "Verilog HDL assignment warning at Music.v(71): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(72) " "Verilog HDL assignment warning at Music.v(72): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(73) " "Verilog HDL assignment warning at Music.v(73): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(74) " "Verilog HDL assignment warning at Music.v(74): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(75) " "Verilog HDL assignment warning at Music.v(75): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(76) " "Verilog HDL assignment warning at Music.v(76): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(77) " "Verilog HDL assignment warning at Music.v(77): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(78) " "Verilog HDL assignment warning at Music.v(78): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(79) " "Verilog HDL assignment warning at Music.v(79): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(80) " "Verilog HDL assignment warning at Music.v(80): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(81) " "Verilog HDL assignment warning at Music.v(81): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(82) " "Verilog HDL assignment warning at Music.v(82): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(83) " "Verilog HDL assignment warning at Music.v(83): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(84) " "Verilog HDL assignment warning at Music.v(84): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(85) " "Verilog HDL assignment warning at Music.v(85): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(86) " "Verilog HDL assignment warning at Music.v(86): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(87) " "Verilog HDL assignment warning at Music.v(87): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(88) " "Verilog HDL assignment warning at Music.v(88): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(89) " "Verilog HDL assignment warning at Music.v(89): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(90) " "Verilog HDL assignment warning at Music.v(90): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(91) " "Verilog HDL assignment warning at Music.v(91): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Music.v(129) " "Verilog HDL assignment warning at Music.v(129): truncated value with size 32 to match size of target (6)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Music.v(134) " "Verilog HDL assignment warning at Music.v(134): truncated value with size 32 to match size of target (11)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(139) " "Verilog HDL assignment warning at Music.v(139): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Show:inst2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Show:inst2\|Div1\"" {  } { { "Show.v" "Div1" { Text "D:/EDA032/Show.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671791593428 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Show:inst2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Show:inst2\|Mod1\"" {  } { { "Show.v" "Mod1" { Text "D:/EDA032/Show.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671791593428 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Show:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Show:inst2\|Div0\"" {  } { { "Show.v" "Div0" { Text "D:/EDA032/Show.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671791593428 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Show:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Show:inst2\|Mod0\"" {  } { { "Show.v" "Mod0" { Text "D:/EDA032/Show.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671791593428 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1671791593428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Show:inst2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Show:inst2\|lpm_divide:Div1\"" {  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671791593549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Show:inst2\|lpm_divide:Div1 " "Instantiated megafunction \"Show:inst2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791593549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791593549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791593549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791593549 ""}  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671791593549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bem " "Found entity 1: lpm_divide_bem" {  } { { "db/lpm_divide_bem.tdf" "" { Text "D:/EDA032/db/lpm_divide_bem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791593638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791593638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/EDA032/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791593665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791593665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "D:/EDA032/db/alt_u_div_c2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791593699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791593699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/EDA032/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791593772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791593772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/EDA032/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791593838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791593838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Show:inst2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Show:inst2\|lpm_divide:Mod1\"" {  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671791593854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Show:inst2\|lpm_divide:Mod1 " "Instantiated megafunction \"Show:inst2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791593854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791593854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791593854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791593854 ""}  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671791593854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_e6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e6m " "Found entity 1: lpm_divide_e6m" {  } { { "db/lpm_divide_e6m.tdf" "" { Text "D:/EDA032/db/lpm_divide_e6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791593931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791593931 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1671791595946 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EDA032/output_files/Final.map.smsg " "Generated suppressed messages file D:/EDA032/output_files/Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1671791596068 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671791596353 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671791596353 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1530 " "Implemented 1530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671791596530 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671791596530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1509 " "Implemented 1509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671791596530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671791596530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671791596564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 18:33:16 2022 " "Processing ended: Fri Dec 23 18:33:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671791596564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671791596564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671791596564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671791596564 ""}
