<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>EZR32WG_DMA_BitFields</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">EZR32WG_DMA_BitFields</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gacd90b4632b97899013fdb704f3381515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacd90b4632b97899013fdb704f3381515">_DMA_STATUS_RESETVALUE</a>&#160;&#160;&#160;0x100B0000UL</td></tr>
<tr class="separator:gacd90b4632b97899013fdb704f3381515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea33317e78a704009ba74c3eca4f1fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaea33317e78a704009ba74c3eca4f1fe7">_DMA_STATUS_MASK</a>&#160;&#160;&#160;0x001F00F1UL</td></tr>
<tr class="separator:gaea33317e78a704009ba74c3eca4f1fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ebbf0d899b79550c533149c3147c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa4ebbf0d899b79550c533149c3147c4b">DMA_STATUS_EN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:gaa4ebbf0d899b79550c533149c3147c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d60f6595e4fdba10540da532a87954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa0d60f6595e4fdba10540da532a87954">_DMA_STATUS_EN_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa0d60f6595e4fdba10540da532a87954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaed10590d1bd44cb981672a9c970050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadaed10590d1bd44cb981672a9c970050">_DMA_STATUS_EN_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gadaed10590d1bd44cb981672a9c970050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea301f6913d2305adafab9d1beee60f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaea301f6913d2305adafab9d1beee60f5">_DMA_STATUS_EN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaea301f6913d2305adafab9d1beee60f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0022a9e388fefae83f37cbc36fdfcf78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0022a9e388fefae83f37cbc36fdfcf78">DMA_STATUS_EN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaea301f6913d2305adafab9d1beee60f5">_DMA_STATUS_EN_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga0022a9e388fefae83f37cbc36fdfcf78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d5b864076193f26472919974a19cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga64d5b864076193f26472919974a19cf7">_DMA_STATUS_STATE_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga64d5b864076193f26472919974a19cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34311d933da2ad07f596a42b28a3bb3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga34311d933da2ad07f596a42b28a3bb3d">_DMA_STATUS_STATE_MASK</a>&#160;&#160;&#160;0xF0UL</td></tr>
<tr class="separator:ga34311d933da2ad07f596a42b28a3bb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc81d58b7b7697ed14704f4d83892b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5fc81d58b7b7697ed14704f4d83892b5">_DMA_STATUS_STATE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5fc81d58b7b7697ed14704f4d83892b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373ca42ab2188ff5a688ab0c4e971255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga373ca42ab2188ff5a688ab0c4e971255">_DMA_STATUS_STATE_IDLE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga373ca42ab2188ff5a688ab0c4e971255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadf2a556bd7291d79d84f0d5da23671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaadf2a556bd7291d79d84f0d5da23671">_DMA_STATUS_STATE_RDCHCTRLDATA</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gaaadf2a556bd7291d79d84f0d5da23671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8273b57c95cbb56ecb8e3a01846abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaea8273b57c95cbb56ecb8e3a01846abe">_DMA_STATUS_STATE_RDSRCENDPTR</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gaea8273b57c95cbb56ecb8e3a01846abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b7e37fe391455975a28072136fa7a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab0b7e37fe391455975a28072136fa7a6">_DMA_STATUS_STATE_RDDSTENDPTR</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gab0b7e37fe391455975a28072136fa7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a9173642fcb2ba957f72ead6078098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga66a9173642fcb2ba957f72ead6078098">_DMA_STATUS_STATE_RDSRCDATA</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga66a9173642fcb2ba957f72ead6078098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2c12419cbefcfa9fd9095aa6fc4561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4e2c12419cbefcfa9fd9095aa6fc4561">_DMA_STATUS_STATE_WRDSTDATA</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga4e2c12419cbefcfa9fd9095aa6fc4561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3669745e47ae38c0ddd1802e35da1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae3669745e47ae38c0ddd1802e35da1e8">_DMA_STATUS_STATE_WAITREQCLR</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:gae3669745e47ae38c0ddd1802e35da1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30279c7bb54b4a2b929dbcad67fce4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga30279c7bb54b4a2b929dbcad67fce4c9">_DMA_STATUS_STATE_WRCHCTRLDATA</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:ga30279c7bb54b4a2b929dbcad67fce4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc07894e802e59089e71fd9efdbcdec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaccc07894e802e59089e71fd9efdbcdec">_DMA_STATUS_STATE_STALLED</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:gaccc07894e802e59089e71fd9efdbcdec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07774a9be4607bce23a210508027edc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga07774a9be4607bce23a210508027edc5">_DMA_STATUS_STATE_DONE</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:ga07774a9be4607bce23a210508027edc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf64c3259635b37bec935358a0f68086a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf64c3259635b37bec935358a0f68086a">_DMA_STATUS_STATE_PERSCATTRANS</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:gaf64c3259635b37bec935358a0f68086a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161afa373c83e6414d42e33e7d4af138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga161afa373c83e6414d42e33e7d4af138">DMA_STATUS_STATE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5fc81d58b7b7697ed14704f4d83892b5">_DMA_STATUS_STATE_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga161afa373c83e6414d42e33e7d4af138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2012a9340aeacdd304b4c5bb56f8b756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2012a9340aeacdd304b4c5bb56f8b756">DMA_STATUS_STATE_IDLE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga373ca42ab2188ff5a688ab0c4e971255">_DMA_STATUS_STATE_IDLE</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga2012a9340aeacdd304b4c5bb56f8b756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6425fdcd4a904f3588d10e140e093d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6425fdcd4a904f3588d10e140e093d04">DMA_STATUS_STATE_RDCHCTRLDATA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaadf2a556bd7291d79d84f0d5da23671">_DMA_STATUS_STATE_RDCHCTRLDATA</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga6425fdcd4a904f3588d10e140e093d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d9e2e399bf3643c96ac00aa4b28cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga91d9e2e399bf3643c96ac00aa4b28cb7">DMA_STATUS_STATE_RDSRCENDPTR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaea8273b57c95cbb56ecb8e3a01846abe">_DMA_STATUS_STATE_RDSRCENDPTR</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga91d9e2e399bf3643c96ac00aa4b28cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad35d1b761b587f6aad09865b58e50bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad35d1b761b587f6aad09865b58e50bea">DMA_STATUS_STATE_RDDSTENDPTR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab0b7e37fe391455975a28072136fa7a6">_DMA_STATUS_STATE_RDDSTENDPTR</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gad35d1b761b587f6aad09865b58e50bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2a678458971d5c4c3e2fdd4b5057ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1a2a678458971d5c4c3e2fdd4b5057ff">DMA_STATUS_STATE_RDSRCDATA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga66a9173642fcb2ba957f72ead6078098">_DMA_STATUS_STATE_RDSRCDATA</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga1a2a678458971d5c4c3e2fdd4b5057ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fcf881c9d572cf2491549d58e9d63f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7fcf881c9d572cf2491549d58e9d63f7">DMA_STATUS_STATE_WRDSTDATA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4e2c12419cbefcfa9fd9095aa6fc4561">_DMA_STATUS_STATE_WRDSTDATA</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga7fcf881c9d572cf2491549d58e9d63f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405cd4043e3dc6c58ceafa11778538a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga405cd4043e3dc6c58ceafa11778538a4">DMA_STATUS_STATE_WAITREQCLR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae3669745e47ae38c0ddd1802e35da1e8">_DMA_STATUS_STATE_WAITREQCLR</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga405cd4043e3dc6c58ceafa11778538a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b1ecc10aacb577f48aef77b022c0735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9b1ecc10aacb577f48aef77b022c0735">DMA_STATUS_STATE_WRCHCTRLDATA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga30279c7bb54b4a2b929dbcad67fce4c9">_DMA_STATUS_STATE_WRCHCTRLDATA</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga9b1ecc10aacb577f48aef77b022c0735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa1b47c8b1456d49df1f144ad811213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0fa1b47c8b1456d49df1f144ad811213">DMA_STATUS_STATE_STALLED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaccc07894e802e59089e71fd9efdbcdec">_DMA_STATUS_STATE_STALLED</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga0fa1b47c8b1456d49df1f144ad811213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405c39e8c006efdbd017b044ab64c0cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga405c39e8c006efdbd017b044ab64c0cb">DMA_STATUS_STATE_DONE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga07774a9be4607bce23a210508027edc5">_DMA_STATUS_STATE_DONE</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga405c39e8c006efdbd017b044ab64c0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedfad1994bf3451f78e44cf5cbdd10a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaeedfad1994bf3451f78e44cf5cbdd10a">DMA_STATUS_STATE_PERSCATTRANS</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf64c3259635b37bec935358a0f68086a">_DMA_STATUS_STATE_PERSCATTRANS</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gaeedfad1994bf3451f78e44cf5cbdd10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae827fc1efe28749d5b612bc60ca4c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9ae827fc1efe28749d5b612bc60ca4c1">_DMA_STATUS_CHNUM_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga9ae827fc1efe28749d5b612bc60ca4c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa76b997f130d4cee3e52cfedcd9bfadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa76b997f130d4cee3e52cfedcd9bfadf">_DMA_STATUS_CHNUM_MASK</a>&#160;&#160;&#160;0x1F0000UL</td></tr>
<tr class="separator:gaa76b997f130d4cee3e52cfedcd9bfadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d29bd7dde9da2943451036ddc57c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga03d29bd7dde9da2943451036ddc57c74">_DMA_STATUS_CHNUM_DEFAULT</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:ga03d29bd7dde9da2943451036ddc57c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14af2bdf6008b86e6a380f02e31386c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad14af2bdf6008b86e6a380f02e31386c">DMA_STATUS_CHNUM_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga03d29bd7dde9da2943451036ddc57c74">_DMA_STATUS_CHNUM_DEFAULT</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gad14af2bdf6008b86e6a380f02e31386c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90198e1bedf914a70db25cc68aedb99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab90198e1bedf914a70db25cc68aedb99">_DMA_CONFIG_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab90198e1bedf914a70db25cc68aedb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926fd50cba450b4090cc75ad1b9985df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga926fd50cba450b4090cc75ad1b9985df">_DMA_CONFIG_MASK</a>&#160;&#160;&#160;0x00000021UL</td></tr>
<tr class="separator:ga926fd50cba450b4090cc75ad1b9985df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81aa7ec1a6e990962b9ee3df8f82c711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga81aa7ec1a6e990962b9ee3df8f82c711">DMA_CONFIG_EN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga81aa7ec1a6e990962b9ee3df8f82c711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173294a771ff2ea7b767b22d57baff40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga173294a771ff2ea7b767b22d57baff40">_DMA_CONFIG_EN_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga173294a771ff2ea7b767b22d57baff40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8190300fc7a8b873ebfcb883119fe46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad8190300fc7a8b873ebfcb883119fe46">_DMA_CONFIG_EN_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gad8190300fc7a8b873ebfcb883119fe46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382f1997ddfe39e39c2d3594e02fe45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga382f1997ddfe39e39c2d3594e02fe45d">_DMA_CONFIG_EN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga382f1997ddfe39e39c2d3594e02fe45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04417301893c1c0aac33d8b001818e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga04417301893c1c0aac33d8b001818e2f">DMA_CONFIG_EN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga382f1997ddfe39e39c2d3594e02fe45d">_DMA_CONFIG_EN_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga04417301893c1c0aac33d8b001818e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9942cb4bbf0bee23640cfa11013d8afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9942cb4bbf0bee23640cfa11013d8afe">DMA_CONFIG_CHPROT</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga9942cb4bbf0bee23640cfa11013d8afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c46484750e13e3576bead09faf24af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga65c46484750e13e3576bead09faf24af">_DMA_CONFIG_CHPROT_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga65c46484750e13e3576bead09faf24af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10ca2f3d02f6497d0ac261407c253a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf10ca2f3d02f6497d0ac261407c253a7">_DMA_CONFIG_CHPROT_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gaf10ca2f3d02f6497d0ac261407c253a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e212830275a28758fcc0ee7a1d57d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4e212830275a28758fcc0ee7a1d57d37">_DMA_CONFIG_CHPROT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4e212830275a28758fcc0ee7a1d57d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d647a30b5cc8f74ccf506e5aaeec3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga42d647a30b5cc8f74ccf506e5aaeec3f">DMA_CONFIG_CHPROT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4e212830275a28758fcc0ee7a1d57d37">_DMA_CONFIG_CHPROT_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga42d647a30b5cc8f74ccf506e5aaeec3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb29abcb7a08f68645d4b289cbd05d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabb29abcb7a08f68645d4b289cbd05d42">_DMA_CTRLBASE_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gabb29abcb7a08f68645d4b289cbd05d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3d3ac6410688fc3f74ad991835955c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1a3d3ac6410688fc3f74ad991835955c">_DMA_CTRLBASE_MASK</a>&#160;&#160;&#160;0xFFFFFFFFUL</td></tr>
<tr class="separator:ga1a3d3ac6410688fc3f74ad991835955c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3f1ab8af0660259e0aa5d73cfd711e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3d3f1ab8af0660259e0aa5d73cfd711e">_DMA_CTRLBASE_CTRLBASE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3d3f1ab8af0660259e0aa5d73cfd711e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa32925cf20e987b00245472d73efcb61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa32925cf20e987b00245472d73efcb61">_DMA_CTRLBASE_CTRLBASE_MASK</a>&#160;&#160;&#160;0xFFFFFFFFUL</td></tr>
<tr class="separator:gaa32925cf20e987b00245472d73efcb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09cf2fb84bb69731d3be00dd64772f0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga09cf2fb84bb69731d3be00dd64772f0b">_DMA_CTRLBASE_CTRLBASE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga09cf2fb84bb69731d3be00dd64772f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd3fc302e00b3f3cec907a0149b8d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaafd3fc302e00b3f3cec907a0149b8d5a">DMA_CTRLBASE_CTRLBASE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga09cf2fb84bb69731d3be00dd64772f0b">_DMA_CTRLBASE_CTRLBASE_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaafd3fc302e00b3f3cec907a0149b8d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd5384a8efb63d67ccb46d44dd287eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5bd5384a8efb63d67ccb46d44dd287eb">_DMA_ALTCTRLBASE_RESETVALUE</a>&#160;&#160;&#160;0x00000100UL</td></tr>
<tr class="separator:ga5bd5384a8efb63d67ccb46d44dd287eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeece3398e062459a284b0cf69cb1ddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadeece3398e062459a284b0cf69cb1ddb">_DMA_ALTCTRLBASE_MASK</a>&#160;&#160;&#160;0xFFFFFFFFUL</td></tr>
<tr class="separator:gadeece3398e062459a284b0cf69cb1ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28218dcc5ed9c4ec54287f20af196f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga28218dcc5ed9c4ec54287f20af196f95">_DMA_ALTCTRLBASE_ALTCTRLBASE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga28218dcc5ed9c4ec54287f20af196f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634a72ca7386aa52449acbc28aae5b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga634a72ca7386aa52449acbc28aae5b62">_DMA_ALTCTRLBASE_ALTCTRLBASE_MASK</a>&#160;&#160;&#160;0xFFFFFFFFUL</td></tr>
<tr class="separator:ga634a72ca7386aa52449acbc28aae5b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b3a81e049ca412289cb20229151b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad4b3a81e049ca412289cb20229151b2e">_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT</a>&#160;&#160;&#160;0x00000100UL</td></tr>
<tr class="separator:gad4b3a81e049ca412289cb20229151b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f4ff4036c83da80e34256a910c5e18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga83f4ff4036c83da80e34256a910c5e18">DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad4b3a81e049ca412289cb20229151b2e">_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga83f4ff4036c83da80e34256a910c5e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga470812c2a34e13581d1d91856478707d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga470812c2a34e13581d1d91856478707d">_DMA_CHWAITSTATUS_RESETVALUE</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:ga470812c2a34e13581d1d91856478707d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga979125bad60ccbec4a64a2220e077ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga979125bad60ccbec4a64a2220e077ae1">_DMA_CHWAITSTATUS_MASK</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:ga979125bad60ccbec4a64a2220e077ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be27518e202c32beab24941a9aa9f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2be27518e202c32beab24941a9aa9f56">DMA_CHWAITSTATUS_CH0WAITSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga2be27518e202c32beab24941a9aa9f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f4397e4540efbe894297c26ee0b1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga67f4397e4540efbe894297c26ee0b1ce">_DMA_CHWAITSTATUS_CH0WAITSTATUS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga67f4397e4540efbe894297c26ee0b1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da33af6c8b308d91d707fdc9552d4c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1da33af6c8b308d91d707fdc9552d4c5">_DMA_CHWAITSTATUS_CH0WAITSTATUS_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga1da33af6c8b308d91d707fdc9552d4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a7bff1c5a3cfef1124108c21a46dd85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3a7bff1c5a3cfef1124108c21a46dd85">_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga3a7bff1c5a3cfef1124108c21a46dd85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae21d399c8272f3762996aad21af39d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaae21d399c8272f3762996aad21af39d6">DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3a7bff1c5a3cfef1124108c21a46dd85">_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaae21d399c8272f3762996aad21af39d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae934e57291f6777ff49bb879e4610da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae934e57291f6777ff49bb879e4610da4">DMA_CHWAITSTATUS_CH1WAITSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gae934e57291f6777ff49bb879e4610da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5091782f10cf1f46c686e485c782eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf5091782f10cf1f46c686e485c782eee">_DMA_CHWAITSTATUS_CH1WAITSTATUS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf5091782f10cf1f46c686e485c782eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ccc8b4cf71d3c5d6d94fc67bdd4e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga21ccc8b4cf71d3c5d6d94fc67bdd4e6b">_DMA_CHWAITSTATUS_CH1WAITSTATUS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga21ccc8b4cf71d3c5d6d94fc67bdd4e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17eb606914809d67130a5cde7f8cbb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga17eb606914809d67130a5cde7f8cbb9d">_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga17eb606914809d67130a5cde7f8cbb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738f81654da194aa25dcd3a11a8241bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga738f81654da194aa25dcd3a11a8241bc">DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga17eb606914809d67130a5cde7f8cbb9d">_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga738f81654da194aa25dcd3a11a8241bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c415d5e00d92ea5edaf0af3ad2659b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5c415d5e00d92ea5edaf0af3ad2659b0">DMA_CHWAITSTATUS_CH2WAITSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga5c415d5e00d92ea5edaf0af3ad2659b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e32f6c59290665735c315bb5a9f11bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0e32f6c59290665735c315bb5a9f11bb">_DMA_CHWAITSTATUS_CH2WAITSTATUS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0e32f6c59290665735c315bb5a9f11bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab832e001e1f6f677ccffd53c119c4cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab832e001e1f6f677ccffd53c119c4cfb">_DMA_CHWAITSTATUS_CH2WAITSTATUS_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:gab832e001e1f6f677ccffd53c119c4cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab15b6a3df1a465eb2d98d72705e7aef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab15b6a3df1a465eb2d98d72705e7aef5">_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gab15b6a3df1a465eb2d98d72705e7aef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a75e7998cc25fedb7b139074469f0b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1a75e7998cc25fedb7b139074469f0b9">DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab15b6a3df1a465eb2d98d72705e7aef5">_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga1a75e7998cc25fedb7b139074469f0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce42bd48848b8ec4442f87003db58b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7ce42bd48848b8ec4442f87003db58b7">DMA_CHWAITSTATUS_CH3WAITSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga7ce42bd48848b8ec4442f87003db58b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9653288b19a76c0f46f5c8eb6df2dcb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9653288b19a76c0f46f5c8eb6df2dcb7">_DMA_CHWAITSTATUS_CH3WAITSTATUS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga9653288b19a76c0f46f5c8eb6df2dcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155e7d5dcee0b5e0045082c1a552d662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga155e7d5dcee0b5e0045082c1a552d662">_DMA_CHWAITSTATUS_CH3WAITSTATUS_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga155e7d5dcee0b5e0045082c1a552d662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d1c453ad08311b237215237c87fd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga04d1c453ad08311b237215237c87fd7a">_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga04d1c453ad08311b237215237c87fd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5548a397011f5cb5d2a5ef464696f241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5548a397011f5cb5d2a5ef464696f241">DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga04d1c453ad08311b237215237c87fd7a">_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga5548a397011f5cb5d2a5ef464696f241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae252d8e33e5650ae3645faa9a93e74e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae252d8e33e5650ae3645faa9a93e74e0">DMA_CHWAITSTATUS_CH4WAITSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gae252d8e33e5650ae3645faa9a93e74e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6179d6a000d9c2a17efb60b182cd9447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6179d6a000d9c2a17efb60b182cd9447">_DMA_CHWAITSTATUS_CH4WAITSTATUS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga6179d6a000d9c2a17efb60b182cd9447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga198caafd3f15de3e4384f6837411a6d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga198caafd3f15de3e4384f6837411a6d8">_DMA_CHWAITSTATUS_CH4WAITSTATUS_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga198caafd3f15de3e4384f6837411a6d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga958a7bb3f62bc556f89dde00635ab51c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga958a7bb3f62bc556f89dde00635ab51c">_DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga958a7bb3f62bc556f89dde00635ab51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaedfac237530c034fef67fc7e7471ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaedfac237530c034fef67fc7e7471ddf">DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga958a7bb3f62bc556f89dde00635ab51c">_DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gaaedfac237530c034fef67fc7e7471ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a1dfdbfe84e61c0e8329b9117bec6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga93a1dfdbfe84e61c0e8329b9117bec6c">DMA_CHWAITSTATUS_CH5WAITSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga93a1dfdbfe84e61c0e8329b9117bec6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419efca386cc0bd085e4af01548a278e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga419efca386cc0bd085e4af01548a278e">_DMA_CHWAITSTATUS_CH5WAITSTATUS_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga419efca386cc0bd085e4af01548a278e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871cf18df9eba4d4d40694562b3efde2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga871cf18df9eba4d4d40694562b3efde2">_DMA_CHWAITSTATUS_CH5WAITSTATUS_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga871cf18df9eba4d4d40694562b3efde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedca0ed99c3875c0bb1882b3220c65a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaedca0ed99c3875c0bb1882b3220c65a6">_DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gaedca0ed99c3875c0bb1882b3220c65a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59545b1b5211702504cfd9f2284b095f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga59545b1b5211702504cfd9f2284b095f">DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaedca0ed99c3875c0bb1882b3220c65a6">_DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga59545b1b5211702504cfd9f2284b095f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94cc49c8e9276a700e2d0ba29498359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad94cc49c8e9276a700e2d0ba29498359">DMA_CHWAITSTATUS_CH6WAITSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:gad94cc49c8e9276a700e2d0ba29498359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga912e212816e48afcdea945f1fe2986fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga912e212816e48afcdea945f1fe2986fc">_DMA_CHWAITSTATUS_CH6WAITSTATUS_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga912e212816e48afcdea945f1fe2986fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd396f090c0b1f444068e6ea709f3230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabd396f090c0b1f444068e6ea709f3230">_DMA_CHWAITSTATUS_CH6WAITSTATUS_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:gabd396f090c0b1f444068e6ea709f3230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f70d4c9764e0e0f9ef3be5f66aa7849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5f70d4c9764e0e0f9ef3be5f66aa7849">_DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga5f70d4c9764e0e0f9ef3be5f66aa7849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c2e82aae070b47c7757a0edb6ad3bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga97c2e82aae070b47c7757a0edb6ad3bd">DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5f70d4c9764e0e0f9ef3be5f66aa7849">_DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga97c2e82aae070b47c7757a0edb6ad3bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad301004991d1a26bb2adc30edf118d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad301004991d1a26bb2adc30edf118d0e">DMA_CHWAITSTATUS_CH7WAITSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:gad301004991d1a26bb2adc30edf118d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga051330d6c56b1fafa1481a2b2c7c60dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga051330d6c56b1fafa1481a2b2c7c60dc">_DMA_CHWAITSTATUS_CH7WAITSTATUS_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga051330d6c56b1fafa1481a2b2c7c60dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aef60c923e254431b999077a03f2eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3aef60c923e254431b999077a03f2eaa">_DMA_CHWAITSTATUS_CH7WAITSTATUS_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga3aef60c923e254431b999077a03f2eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a523d275e6f26b9066786386338f0ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3a523d275e6f26b9066786386338f0ce">_DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga3a523d275e6f26b9066786386338f0ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3ddce9cc5e63ac569c418bc06027bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa3ddce9cc5e63ac569c418bc06027bbd">DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3a523d275e6f26b9066786386338f0ce">_DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:gaa3ddce9cc5e63ac569c418bc06027bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392e4047120ab950d35c147108507858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga392e4047120ab950d35c147108507858">DMA_CHWAITSTATUS_CH8WAITSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:ga392e4047120ab950d35c147108507858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a5389d853fbd55c14b0a469030ef9d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4a5389d853fbd55c14b0a469030ef9d6">_DMA_CHWAITSTATUS_CH8WAITSTATUS_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga4a5389d853fbd55c14b0a469030ef9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7339f61d8f22833adb7311f691a53f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7339f61d8f22833adb7311f691a53f45">_DMA_CHWAITSTATUS_CH8WAITSTATUS_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:ga7339f61d8f22833adb7311f691a53f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579e4c10927b92df5c9f12e8eb6f711a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga579e4c10927b92df5c9f12e8eb6f711a">_DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga579e4c10927b92df5c9f12e8eb6f711a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0924b1e3b461bf6a296323b85173afd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0924b1e3b461bf6a296323b85173afd9">DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga579e4c10927b92df5c9f12e8eb6f711a">_DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga0924b1e3b461bf6a296323b85173afd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5e64ee512e6a9c8bf51982d755064a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacf5e64ee512e6a9c8bf51982d755064a">DMA_CHWAITSTATUS_CH9WAITSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:gacf5e64ee512e6a9c8bf51982d755064a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23348651798eb1d6ca0849d9dd410ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac23348651798eb1d6ca0849d9dd410ca">_DMA_CHWAITSTATUS_CH9WAITSTATUS_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gac23348651798eb1d6ca0849d9dd410ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc86cd4e3526cbe5fa4eb002a4648802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadc86cd4e3526cbe5fa4eb002a4648802">_DMA_CHWAITSTATUS_CH9WAITSTATUS_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:gadc86cd4e3526cbe5fa4eb002a4648802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e77ec170dda2438a6875436175349e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa7e77ec170dda2438a6875436175349e">_DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gaa7e77ec170dda2438a6875436175349e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78125c483ff6d1533b32d1ecb732776c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga78125c483ff6d1533b32d1ecb732776c">DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa7e77ec170dda2438a6875436175349e">_DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga78125c483ff6d1533b32d1ecb732776c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ee40c5c867bcccdbaf3af386c65c66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0ee40c5c867bcccdbaf3af386c65c66a">DMA_CHWAITSTATUS_CH10WAITSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga0ee40c5c867bcccdbaf3af386c65c66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga780e9894c21f077288a5b0567cf06d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga780e9894c21f077288a5b0567cf06d62">_DMA_CHWAITSTATUS_CH10WAITSTATUS_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga780e9894c21f077288a5b0567cf06d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2503f9d9f7694d9366b1879c8561dd57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2503f9d9f7694d9366b1879c8561dd57">_DMA_CHWAITSTATUS_CH10WAITSTATUS_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga2503f9d9f7694d9366b1879c8561dd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae79df5f83ca9365d5577caeff5633ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae79df5f83ca9365d5577caeff5633ee1">_DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gae79df5f83ca9365d5577caeff5633ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45145471e045643c50dbee3d28885481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga45145471e045643c50dbee3d28885481">DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae79df5f83ca9365d5577caeff5633ee1">_DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:ga45145471e045643c50dbee3d28885481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83ea347de7f104f8631b97903dc5220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab83ea347de7f104f8631b97903dc5220">DMA_CHWAITSTATUS_CH11WAITSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:gab83ea347de7f104f8631b97903dc5220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e0343ee84980ab092ff6be70e1a43d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac5e0343ee84980ab092ff6be70e1a43d">_DMA_CHWAITSTATUS_CH11WAITSTATUS_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gac5e0343ee84980ab092ff6be70e1a43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefca4011198badc31b7f28cf8ed5980e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaefca4011198badc31b7f28cf8ed5980e">_DMA_CHWAITSTATUS_CH11WAITSTATUS_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:gaefca4011198badc31b7f28cf8ed5980e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2f9402c8cde0a46043d383cb391410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9b2f9402c8cde0a46043d383cb391410">_DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga9b2f9402c8cde0a46043d383cb391410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818bb1bc5b16543715386efcf93c25bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga818bb1bc5b16543715386efcf93c25bc">DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9b2f9402c8cde0a46043d383cb391410">_DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga818bb1bc5b16543715386efcf93c25bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a140d3d652244da73c9b94d00b396aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7a140d3d652244da73c9b94d00b396aa">_DMA_CHSWREQ_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7a140d3d652244da73c9b94d00b396aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga263960bf474781d10bc02945cd2b193d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga263960bf474781d10bc02945cd2b193d">_DMA_CHSWREQ_MASK</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:ga263960bf474781d10bc02945cd2b193d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23da3d7a5285e88f0d68ff57158449cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga23da3d7a5285e88f0d68ff57158449cd">DMA_CHSWREQ_CH0SWREQ</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga23da3d7a5285e88f0d68ff57158449cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887e63425fddfb370bb1585df6c1ef41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga887e63425fddfb370bb1585df6c1ef41">_DMA_CHSWREQ_CH0SWREQ_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga887e63425fddfb370bb1585df6c1ef41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19087cdfc90fb71641f85bb703d3bbbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga19087cdfc90fb71641f85bb703d3bbbb">_DMA_CHSWREQ_CH0SWREQ_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga19087cdfc90fb71641f85bb703d3bbbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2496aa870f99a8ba64d5fb3109862d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac2496aa870f99a8ba64d5fb3109862d6">_DMA_CHSWREQ_CH0SWREQ_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac2496aa870f99a8ba64d5fb3109862d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabac0dd5d6723675b6965ac77e60e9ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaabac0dd5d6723675b6965ac77e60e9ec">DMA_CHSWREQ_CH0SWREQ_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac2496aa870f99a8ba64d5fb3109862d6">_DMA_CHSWREQ_CH0SWREQ_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaabac0dd5d6723675b6965ac77e60e9ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d23774c1a0e0cea5f1217f920fd994a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7d23774c1a0e0cea5f1217f920fd994a">DMA_CHSWREQ_CH1SWREQ</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga7d23774c1a0e0cea5f1217f920fd994a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60c9eb0f9d2db3029a7eb412159f2f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf60c9eb0f9d2db3029a7eb412159f2f5">_DMA_CHSWREQ_CH1SWREQ_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf60c9eb0f9d2db3029a7eb412159f2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f0ab82a9f72a9ae465a656006682c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga62f0ab82a9f72a9ae465a656006682c9">_DMA_CHSWREQ_CH1SWREQ_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga62f0ab82a9f72a9ae465a656006682c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4892da13b99258fe4d2476257ca47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabd4892da13b99258fe4d2476257ca47c">_DMA_CHSWREQ_CH1SWREQ_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gabd4892da13b99258fe4d2476257ca47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10645d02fa536e48cbe47273c98654c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa10645d02fa536e48cbe47273c98654c">DMA_CHSWREQ_CH1SWREQ_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabd4892da13b99258fe4d2476257ca47c">_DMA_CHSWREQ_CH1SWREQ_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gaa10645d02fa536e48cbe47273c98654c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga357190a7902b974809376f5553b35884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga357190a7902b974809376f5553b35884">DMA_CHSWREQ_CH2SWREQ</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga357190a7902b974809376f5553b35884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc23d105399cb83aa67a5cf9262c68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4dc23d105399cb83aa67a5cf9262c68d">_DMA_CHSWREQ_CH2SWREQ_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga4dc23d105399cb83aa67a5cf9262c68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6f20f86c195ae1422852515c8ddaae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4d6f20f86c195ae1422852515c8ddaae">_DMA_CHSWREQ_CH2SWREQ_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga4d6f20f86c195ae1422852515c8ddaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa70af4f5ad103a6804a795201f60d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0fa70af4f5ad103a6804a795201f60d5">_DMA_CHSWREQ_CH2SWREQ_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0fa70af4f5ad103a6804a795201f60d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga290458510325184b6170880a24a9019f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga290458510325184b6170880a24a9019f">DMA_CHSWREQ_CH2SWREQ_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0fa70af4f5ad103a6804a795201f60d5">_DMA_CHSWREQ_CH2SWREQ_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga290458510325184b6170880a24a9019f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga154034e172b5565eb833c14d87f1873b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga154034e172b5565eb833c14d87f1873b">DMA_CHSWREQ_CH3SWREQ</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga154034e172b5565eb833c14d87f1873b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf0a190b4dc7bd299c209fe49dd54237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaf0a190b4dc7bd299c209fe49dd54237">_DMA_CHSWREQ_CH3SWREQ_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaaf0a190b4dc7bd299c209fe49dd54237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35dc4d785d6db30743672089fcb67a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga35dc4d785d6db30743672089fcb67a24">_DMA_CHSWREQ_CH3SWREQ_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga35dc4d785d6db30743672089fcb67a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2abe66fd915f027fae56284364d2ff0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2abe66fd915f027fae56284364d2ff0c">_DMA_CHSWREQ_CH3SWREQ_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2abe66fd915f027fae56284364d2ff0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ca722bc2d21b7b6255ea09d1c4664b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga19ca722bc2d21b7b6255ea09d1c4664b">DMA_CHSWREQ_CH3SWREQ_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2abe66fd915f027fae56284364d2ff0c">_DMA_CHSWREQ_CH3SWREQ_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga19ca722bc2d21b7b6255ea09d1c4664b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad00ea8417675c2c6e30cc86f3fb898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1ad00ea8417675c2c6e30cc86f3fb898">DMA_CHSWREQ_CH4SWREQ</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga1ad00ea8417675c2c6e30cc86f3fb898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b2988d43c7a0000e97ee42f7b95609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac8b2988d43c7a0000e97ee42f7b95609">_DMA_CHSWREQ_CH4SWREQ_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gac8b2988d43c7a0000e97ee42f7b95609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6233c5e13e184d71102da7fe643a68e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6233c5e13e184d71102da7fe643a68e1">_DMA_CHSWREQ_CH4SWREQ_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga6233c5e13e184d71102da7fe643a68e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga536357a2566212451f4fd1b7a94cc454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga536357a2566212451f4fd1b7a94cc454">_DMA_CHSWREQ_CH4SWREQ_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga536357a2566212451f4fd1b7a94cc454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9772b335935a17ca715d8466fd8690af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9772b335935a17ca715d8466fd8690af">DMA_CHSWREQ_CH4SWREQ_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga536357a2566212451f4fd1b7a94cc454">_DMA_CHSWREQ_CH4SWREQ_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga9772b335935a17ca715d8466fd8690af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee9344ae889b91a6f0f5302bd35dce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8ee9344ae889b91a6f0f5302bd35dce1">DMA_CHSWREQ_CH5SWREQ</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga8ee9344ae889b91a6f0f5302bd35dce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c601b0fe1477f4b6b4365c640f771b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga01c601b0fe1477f4b6b4365c640f771b">_DMA_CHSWREQ_CH5SWREQ_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga01c601b0fe1477f4b6b4365c640f771b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05aff9f6936fbb5fda02b7454dfddbc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga05aff9f6936fbb5fda02b7454dfddbc8">_DMA_CHSWREQ_CH5SWREQ_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga05aff9f6936fbb5fda02b7454dfddbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe508f11b97e92d83c772ffe911a905a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafe508f11b97e92d83c772ffe911a905a">_DMA_CHSWREQ_CH5SWREQ_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gafe508f11b97e92d83c772ffe911a905a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1c03d5f7d7b58f7da15e70328d3916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaa1c03d5f7d7b58f7da15e70328d3916">DMA_CHSWREQ_CH5SWREQ_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafe508f11b97e92d83c772ffe911a905a">_DMA_CHSWREQ_CH5SWREQ_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gaaa1c03d5f7d7b58f7da15e70328d3916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb70c884bdc46daf8938f3a35e7f27d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadb70c884bdc46daf8938f3a35e7f27d5">DMA_CHSWREQ_CH6SWREQ</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:gadb70c884bdc46daf8938f3a35e7f27d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3918cb3a58ffef4c5379333f2eaa61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad3918cb3a58ffef4c5379333f2eaa61e">_DMA_CHSWREQ_CH6SWREQ_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gad3918cb3a58ffef4c5379333f2eaa61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b37264fbdfbcf1a1da629cded8dc5c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9b37264fbdfbcf1a1da629cded8dc5c7">_DMA_CHSWREQ_CH6SWREQ_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:ga9b37264fbdfbcf1a1da629cded8dc5c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35ce37c2c943b4b49339725542f5f0d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga35ce37c2c943b4b49339725542f5f0d6">_DMA_CHSWREQ_CH6SWREQ_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga35ce37c2c943b4b49339725542f5f0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca6c1630ef037250469021f561ce47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3ca6c1630ef037250469021f561ce47c">DMA_CHSWREQ_CH6SWREQ_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga35ce37c2c943b4b49339725542f5f0d6">_DMA_CHSWREQ_CH6SWREQ_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga3ca6c1630ef037250469021f561ce47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a5fcad518b1583492ec26b2e3808ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa4a5fcad518b1583492ec26b2e3808ef">DMA_CHSWREQ_CH7SWREQ</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:gaa4a5fcad518b1583492ec26b2e3808ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad87cd77ef4e4061130335714bc5d85db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad87cd77ef4e4061130335714bc5d85db">_DMA_CHSWREQ_CH7SWREQ_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gad87cd77ef4e4061130335714bc5d85db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9579741837ae147c6e990716793817e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad9579741837ae147c6e990716793817e">_DMA_CHSWREQ_CH7SWREQ_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:gad9579741837ae147c6e990716793817e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac02cd4d657b6e79b8cb5109a30529550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac02cd4d657b6e79b8cb5109a30529550">_DMA_CHSWREQ_CH7SWREQ_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac02cd4d657b6e79b8cb5109a30529550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46e19049bcd247a2523f86537ba9aaaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga46e19049bcd247a2523f86537ba9aaaa">DMA_CHSWREQ_CH7SWREQ_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac02cd4d657b6e79b8cb5109a30529550">_DMA_CHSWREQ_CH7SWREQ_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:ga46e19049bcd247a2523f86537ba9aaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae361be2092d7233c0b190ca0075fb093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae361be2092d7233c0b190ca0075fb093">DMA_CHSWREQ_CH8SWREQ</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:gae361be2092d7233c0b190ca0075fb093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600d73c51829708136ba46dcd51d735f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga600d73c51829708136ba46dcd51d735f">_DMA_CHSWREQ_CH8SWREQ_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga600d73c51829708136ba46dcd51d735f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0edc13003a9f02dcf772c41eac2b78c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0edc13003a9f02dcf772c41eac2b78c9">_DMA_CHSWREQ_CH8SWREQ_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:ga0edc13003a9f02dcf772c41eac2b78c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa57d872be55bd91e04ac9679b22237bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa57d872be55bd91e04ac9679b22237bb">_DMA_CHSWREQ_CH8SWREQ_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa57d872be55bd91e04ac9679b22237bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ec82dd3e8067d26644584fcf98be7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf9ec82dd3e8067d26644584fcf98be7d">DMA_CHSWREQ_CH8SWREQ_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa57d872be55bd91e04ac9679b22237bb">_DMA_CHSWREQ_CH8SWREQ_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gaf9ec82dd3e8067d26644584fcf98be7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8156c3d8927db0f17d7676d2fb12fd1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8156c3d8927db0f17d7676d2fb12fd1f">DMA_CHSWREQ_CH9SWREQ</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:ga8156c3d8927db0f17d7676d2fb12fd1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae685cab9b34d3989e1caa725cfaa1da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae685cab9b34d3989e1caa725cfaa1da5">_DMA_CHSWREQ_CH9SWREQ_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gae685cab9b34d3989e1caa725cfaa1da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1f733752dca184f8076b6fabda7e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5e1f733752dca184f8076b6fabda7e41">_DMA_CHSWREQ_CH9SWREQ_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:ga5e1f733752dca184f8076b6fabda7e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269e9c55440e11ab54c3af2a7e885470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga269e9c55440e11ab54c3af2a7e885470">_DMA_CHSWREQ_CH9SWREQ_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga269e9c55440e11ab54c3af2a7e885470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821fe84f350f860d17843bae7f7412dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga821fe84f350f860d17843bae7f7412dd">DMA_CHSWREQ_CH9SWREQ_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga269e9c55440e11ab54c3af2a7e885470">_DMA_CHSWREQ_CH9SWREQ_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga821fe84f350f860d17843bae7f7412dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028f0dcef94f764beda68ea796b367aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga028f0dcef94f764beda68ea796b367aa">DMA_CHSWREQ_CH10SWREQ</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga028f0dcef94f764beda68ea796b367aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad489d931d618e2f285cd00a8337a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7ad489d931d618e2f285cd00a8337a11">_DMA_CHSWREQ_CH10SWREQ_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga7ad489d931d618e2f285cd00a8337a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8fa8fc83834868931f2ad228a93df9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae8fa8fc83834868931f2ad228a93df9c">_DMA_CHSWREQ_CH10SWREQ_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:gae8fa8fc83834868931f2ad228a93df9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbe9e2bed3785a0492a96232e939ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8fbe9e2bed3785a0492a96232e939ac4">_DMA_CHSWREQ_CH10SWREQ_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8fbe9e2bed3785a0492a96232e939ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8858fa81474d39e110832b5289fe7ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad8858fa81474d39e110832b5289fe7ff">DMA_CHSWREQ_CH10SWREQ_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8fbe9e2bed3785a0492a96232e939ac4">_DMA_CHSWREQ_CH10SWREQ_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:gad8858fa81474d39e110832b5289fe7ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41bbd828abc246251bfcacfd437852ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga41bbd828abc246251bfcacfd437852ac">DMA_CHSWREQ_CH11SWREQ</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:ga41bbd828abc246251bfcacfd437852ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90bd41c09512791f794d8ecb4bcda0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga90bd41c09512791f794d8ecb4bcda0bc">_DMA_CHSWREQ_CH11SWREQ_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga90bd41c09512791f794d8ecb4bcda0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328471659477353975349ddbaf8a2817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga328471659477353975349ddbaf8a2817">_DMA_CHSWREQ_CH11SWREQ_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga328471659477353975349ddbaf8a2817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b53b1067506909876455a393a090481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7b53b1067506909876455a393a090481">_DMA_CHSWREQ_CH11SWREQ_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7b53b1067506909876455a393a090481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa985d81d50872c4e01012a07b0d6ea15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa985d81d50872c4e01012a07b0d6ea15">DMA_CHSWREQ_CH11SWREQ_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7b53b1067506909876455a393a090481">_DMA_CHSWREQ_CH11SWREQ_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:gaa985d81d50872c4e01012a07b0d6ea15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1941e894a09af0a2814fb252256f7416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1941e894a09af0a2814fb252256f7416">_DMA_CHUSEBURSTS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1941e894a09af0a2814fb252256f7416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19591d2c56176c5c1ffe01c9d4c23cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga19591d2c56176c5c1ffe01c9d4c23cb8">_DMA_CHUSEBURSTS_MASK</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:ga19591d2c56176c5c1ffe01c9d4c23cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff406152206e47f23fcbebb1d3fe543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2ff406152206e47f23fcbebb1d3fe543">DMA_CHUSEBURSTS_CH0USEBURSTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga2ff406152206e47f23fcbebb1d3fe543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908280097d7131d31e1ab5db22219084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga908280097d7131d31e1ab5db22219084">_DMA_CHUSEBURSTS_CH0USEBURSTS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga908280097d7131d31e1ab5db22219084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cf55ac86f1666a8bf769295a40ef3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga30cf55ac86f1666a8bf769295a40ef3c">_DMA_CHUSEBURSTS_CH0USEBURSTS_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga30cf55ac86f1666a8bf769295a40ef3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabef76415277cb2276d8e7feebdd2dc67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabef76415277cb2276d8e7feebdd2dc67">_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gabef76415277cb2276d8e7feebdd2dc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8ff6f74a190f31132d09e64b3d2275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6b8ff6f74a190f31132d09e64b3d2275">_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6b8ff6f74a190f31132d09e64b3d2275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3da530812d906f0f721df03f0e4d60f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3da530812d906f0f721df03f0e4d60f2">_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga3da530812d906f0f721df03f0e4d60f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55963c08f9236f5826ce94929709c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad55963c08f9236f5826ce94929709c1b">DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabef76415277cb2276d8e7feebdd2dc67">_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad55963c08f9236f5826ce94929709c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98379e3d5c9fa85861d27e8b0a1e20db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga98379e3d5c9fa85861d27e8b0a1e20db">DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6b8ff6f74a190f31132d09e64b3d2275">_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga98379e3d5c9fa85861d27e8b0a1e20db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82cfe283a8f593162dcc9a4adc68ef10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga82cfe283a8f593162dcc9a4adc68ef10">DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3da530812d906f0f721df03f0e4d60f2">_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga82cfe283a8f593162dcc9a4adc68ef10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42bb5589204b3c5d7e918b8864fc232b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga42bb5589204b3c5d7e918b8864fc232b">DMA_CHUSEBURSTS_CH1USEBURSTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga42bb5589204b3c5d7e918b8864fc232b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c0d26cd90b8823530dd50f1ac3fe3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga29c0d26cd90b8823530dd50f1ac3fe3a">_DMA_CHUSEBURSTS_CH1USEBURSTS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga29c0d26cd90b8823530dd50f1ac3fe3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga802c4ed15446941adad7f748abcc0ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga802c4ed15446941adad7f748abcc0ad5">_DMA_CHUSEBURSTS_CH1USEBURSTS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga802c4ed15446941adad7f748abcc0ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ddd5c269dddd72914e5a9e1a29bad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga64ddd5c269dddd72914e5a9e1a29bad9">_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga64ddd5c269dddd72914e5a9e1a29bad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405d1f59473bc3bfcd9afc4ca41090db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga405d1f59473bc3bfcd9afc4ca41090db">DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga64ddd5c269dddd72914e5a9e1a29bad9">_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga405d1f59473bc3bfcd9afc4ca41090db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab588defaa804e1b0a25cacb89a8c3436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab588defaa804e1b0a25cacb89a8c3436">DMA_CHUSEBURSTS_CH2USEBURSTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gab588defaa804e1b0a25cacb89a8c3436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59171c1c8ac07ec0ee7bd7264351a1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac59171c1c8ac07ec0ee7bd7264351a1f">_DMA_CHUSEBURSTS_CH2USEBURSTS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac59171c1c8ac07ec0ee7bd7264351a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd702d9077cd7f6df5f0ae484be1741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaefd702d9077cd7f6df5f0ae484be1741">_DMA_CHUSEBURSTS_CH2USEBURSTS_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:gaefd702d9077cd7f6df5f0ae484be1741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga218677975cc72080832b48776c8ad6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga218677975cc72080832b48776c8ad6e2">_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga218677975cc72080832b48776c8ad6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa54c1c392d6c3fba6da6159c36e57f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaa54c1c392d6c3fba6da6159c36e57f7">DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga218677975cc72080832b48776c8ad6e2">_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:gaaa54c1c392d6c3fba6da6159c36e57f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ca8a34ae88900e7557e83a0ec37086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga32ca8a34ae88900e7557e83a0ec37086">DMA_CHUSEBURSTS_CH3USEBURSTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga32ca8a34ae88900e7557e83a0ec37086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad095141a65c3f845afc55dfc425e35da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad095141a65c3f845afc55dfc425e35da">_DMA_CHUSEBURSTS_CH3USEBURSTS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gad095141a65c3f845afc55dfc425e35da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccca5f2829ca3ca5bf3f102fff1c7e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaccca5f2829ca3ca5bf3f102fff1c7e10">_DMA_CHUSEBURSTS_CH3USEBURSTS_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gaccca5f2829ca3ca5bf3f102fff1c7e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab321c9eadc911c861709e644a6490f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab321c9eadc911c861709e644a6490f0c">_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab321c9eadc911c861709e644a6490f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9a52bbc2eba985cb3d6869fa2e1701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8d9a52bbc2eba985cb3d6869fa2e1701">DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab321c9eadc911c861709e644a6490f0c">_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga8d9a52bbc2eba985cb3d6869fa2e1701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9297b0532baae03ab69d05250ba7df0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9297b0532baae03ab69d05250ba7df0d">DMA_CHUSEBURSTS_CH4USEBURSTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga9297b0532baae03ab69d05250ba7df0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc38968277f4638dd180366c3861c07d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafc38968277f4638dd180366c3861c07d">_DMA_CHUSEBURSTS_CH4USEBURSTS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gafc38968277f4638dd180366c3861c07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f5a33f091ec5cc81190fbea05504cd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6f5a33f091ec5cc81190fbea05504cd9">_DMA_CHUSEBURSTS_CH4USEBURSTS_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga6f5a33f091ec5cc81190fbea05504cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69149ecb02e5bd199db5c1a6014af121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga69149ecb02e5bd199db5c1a6014af121">_DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga69149ecb02e5bd199db5c1a6014af121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f2d5e71955ec331d785d4358a48eb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga44f2d5e71955ec331d785d4358a48eb3">DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga69149ecb02e5bd199db5c1a6014af121">_DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga44f2d5e71955ec331d785d4358a48eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24caa0d9c5779b00584055fecc96b8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga24caa0d9c5779b00584055fecc96b8ff">DMA_CHUSEBURSTS_CH5USEBURSTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga24caa0d9c5779b00584055fecc96b8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf8381dbf1fec411a422af0ba2e280d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabf8381dbf1fec411a422af0ba2e280d0">_DMA_CHUSEBURSTS_CH5USEBURSTS_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gabf8381dbf1fec411a422af0ba2e280d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6398f7114bbd417e239f15fa961bb4b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6398f7114bbd417e239f15fa961bb4b8">_DMA_CHUSEBURSTS_CH5USEBURSTS_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga6398f7114bbd417e239f15fa961bb4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d031666e888de1e799b4bd683faba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga17d031666e888de1e799b4bd683faba1">_DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga17d031666e888de1e799b4bd683faba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ed962f848d9521375da373458071da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga77ed962f848d9521375da373458071da">DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga17d031666e888de1e799b4bd683faba1">_DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga77ed962f848d9521375da373458071da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183cbde48592a162d5f05e07e19a74ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga183cbde48592a162d5f05e07e19a74ad">DMA_CHUSEBURSTS_CH6USEBURSTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga183cbde48592a162d5f05e07e19a74ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f4418f2ae979540dc4c99ad4e9a76e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga41f4418f2ae979540dc4c99ad4e9a76e">_DMA_CHUSEBURSTS_CH6USEBURSTS_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga41f4418f2ae979540dc4c99ad4e9a76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203def523be7893a3620f74d4758955e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga203def523be7893a3620f74d4758955e">_DMA_CHUSEBURSTS_CH6USEBURSTS_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:ga203def523be7893a3620f74d4758955e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d6ac00a471d92f3358581d27e320b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga33d6ac00a471d92f3358581d27e320b7">_DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga33d6ac00a471d92f3358581d27e320b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f5f05b777b68fb5412aeb9b3ef2183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga12f5f05b777b68fb5412aeb9b3ef2183">DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga33d6ac00a471d92f3358581d27e320b7">_DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga12f5f05b777b68fb5412aeb9b3ef2183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff752d0047b60530a8ee5d5b4a544184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaff752d0047b60530a8ee5d5b4a544184">DMA_CHUSEBURSTS_CH7USEBURSTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:gaff752d0047b60530a8ee5d5b4a544184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f0ec8532760696fd6dcfa804a4f9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga13f0ec8532760696fd6dcfa804a4f9d9">_DMA_CHUSEBURSTS_CH7USEBURSTS_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga13f0ec8532760696fd6dcfa804a4f9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad325ab07b9ebc96015dbb9cc4eb77065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad325ab07b9ebc96015dbb9cc4eb77065">_DMA_CHUSEBURSTS_CH7USEBURSTS_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:gad325ab07b9ebc96015dbb9cc4eb77065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e596bd42b78f7fe7fa19c831474bdc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1e596bd42b78f7fe7fa19c831474bdc9">_DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1e596bd42b78f7fe7fa19c831474bdc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3505dc0aa997b8c6a025d67bb138e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae3505dc0aa997b8c6a025d67bb138e85">DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1e596bd42b78f7fe7fa19c831474bdc9">_DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:gae3505dc0aa997b8c6a025d67bb138e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaec1d07bebe401459431a89bcf0401d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaec1d07bebe401459431a89bcf0401d1">DMA_CHUSEBURSTS_CH8USEBURSTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:gaaec1d07bebe401459431a89bcf0401d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6ccba688ab190b5509d2eccb9380233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab6ccba688ab190b5509d2eccb9380233">_DMA_CHUSEBURSTS_CH8USEBURSTS_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab6ccba688ab190b5509d2eccb9380233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa83dd730697171a1bf1912a74e754540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa83dd730697171a1bf1912a74e754540">_DMA_CHUSEBURSTS_CH8USEBURSTS_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:gaa83dd730697171a1bf1912a74e754540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30ddb0834a4ee9c39762022c3490537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa30ddb0834a4ee9c39762022c3490537">_DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa30ddb0834a4ee9c39762022c3490537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46fedc36a685094c311c1d4b62d4fd63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga46fedc36a685094c311c1d4b62d4fd63">DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa30ddb0834a4ee9c39762022c3490537">_DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga46fedc36a685094c311c1d4b62d4fd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb7a338543eee371e98655598f3c0267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadb7a338543eee371e98655598f3c0267">DMA_CHUSEBURSTS_CH9USEBURSTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:gadb7a338543eee371e98655598f3c0267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf83229e3e140568a809207284813c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaf83229e3e140568a809207284813c70">_DMA_CHUSEBURSTS_CH9USEBURSTS_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gaaf83229e3e140568a809207284813c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7f8a5f9071a262126dc9e66062254d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacf7f8a5f9071a262126dc9e66062254d">_DMA_CHUSEBURSTS_CH9USEBURSTS_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:gacf7f8a5f9071a262126dc9e66062254d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga547d2244543351ba917101454d543f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga547d2244543351ba917101454d543f41">_DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga547d2244543351ba917101454d543f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3a201acdcc21fb5118c9f9bf9ebc11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7d3a201acdcc21fb5118c9f9bf9ebc11">DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga547d2244543351ba917101454d543f41">_DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga7d3a201acdcc21fb5118c9f9bf9ebc11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f81e1a83ad0dd74174c17dcf91fa1f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0f81e1a83ad0dd74174c17dcf91fa1f9">DMA_CHUSEBURSTS_CH10USEBURSTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga0f81e1a83ad0dd74174c17dcf91fa1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a9702548dd25a2e660cd45adcc7685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa8a9702548dd25a2e660cd45adcc7685">_DMA_CHUSEBURSTS_CH10USEBURSTS_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaa8a9702548dd25a2e660cd45adcc7685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab26dfe26361619fcf1c0d7a2f48bd9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab26dfe26361619fcf1c0d7a2f48bd9d9">_DMA_CHUSEBURSTS_CH10USEBURSTS_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:gab26dfe26361619fcf1c0d7a2f48bd9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8cf654ae4a96c167996886400726b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac8cf654ae4a96c167996886400726b1c">_DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac8cf654ae4a96c167996886400726b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e34c5bc15e229fb2ae6dad1fd55d32e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2e34c5bc15e229fb2ae6dad1fd55d32e">DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac8cf654ae4a96c167996886400726b1c">_DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:ga2e34c5bc15e229fb2ae6dad1fd55d32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a787f104d336dfd1f75dce8e735d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga60a787f104d336dfd1f75dce8e735d06">DMA_CHUSEBURSTS_CH11USEBURSTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:ga60a787f104d336dfd1f75dce8e735d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24a9398f5fd578f0f2dceefc16f26843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga24a9398f5fd578f0f2dceefc16f26843">_DMA_CHUSEBURSTS_CH11USEBURSTS_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga24a9398f5fd578f0f2dceefc16f26843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c2414ed191a4455c8eb8b1b1248095b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1c2414ed191a4455c8eb8b1b1248095b">_DMA_CHUSEBURSTS_CH11USEBURSTS_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga1c2414ed191a4455c8eb8b1b1248095b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga597cb124e00da1bd0aed34f6f9c6c80f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga597cb124e00da1bd0aed34f6f9c6c80f">_DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga597cb124e00da1bd0aed34f6f9c6c80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4388218ebd44017e932d688bdf1bcbfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4388218ebd44017e932d688bdf1bcbfe">DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga597cb124e00da1bd0aed34f6f9c6c80f">_DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga4388218ebd44017e932d688bdf1bcbfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa777e09e29bb0731fa2a3c73e4acf5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa777e09e29bb0731fa2a3c73e4acf5f1">_DMA_CHUSEBURSTC_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa777e09e29bb0731fa2a3c73e4acf5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d000cd94c183eb65ce86a8b7ea49ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5d000cd94c183eb65ce86a8b7ea49ab5">_DMA_CHUSEBURSTC_MASK</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:ga5d000cd94c183eb65ce86a8b7ea49ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4bfdbcc5b0d6b7c2ee65fa107b91560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab4bfdbcc5b0d6b7c2ee65fa107b91560">DMA_CHUSEBURSTC_CH0USEBURSTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:gab4bfdbcc5b0d6b7c2ee65fa107b91560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3cde5d28956ba1d412f2de01783400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafe3cde5d28956ba1d412f2de01783400">_DMA_CHUSEBURSTC_CH0USEBURSTC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafe3cde5d28956ba1d412f2de01783400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a165a6505069fe22e9b8bd79c89cbf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8a165a6505069fe22e9b8bd79c89cbf2">_DMA_CHUSEBURSTC_CH0USEBURSTC_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga8a165a6505069fe22e9b8bd79c89cbf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab182dbcd1305b3c14877378857b92dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaab182dbcd1305b3c14877378857b92dc">_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaab182dbcd1305b3c14877378857b92dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad36c8e5c4ddd39db945abd3f2bc0be5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad36c8e5c4ddd39db945abd3f2bc0be5e">DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaab182dbcd1305b3c14877378857b92dc">_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad36c8e5c4ddd39db945abd3f2bc0be5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55039d908c1eaffb485abbab847903e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga55039d908c1eaffb485abbab847903e2">DMA_CHUSEBURSTC_CH1USEBURSTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga55039d908c1eaffb485abbab847903e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac86a40524848b8e4ed9f21815bca79eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac86a40524848b8e4ed9f21815bca79eb">_DMA_CHUSEBURSTC_CH1USEBURSTC_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac86a40524848b8e4ed9f21815bca79eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc9d9e0dc4a80319ced456a7e09b2466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafc9d9e0dc4a80319ced456a7e09b2466">_DMA_CHUSEBURSTC_CH1USEBURSTC_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:gafc9d9e0dc4a80319ced456a7e09b2466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10e05faea19581953516bb73c84f49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf10e05faea19581953516bb73c84f49d">_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf10e05faea19581953516bb73c84f49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85d498a3cc7effac1a72f83fd83eef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf85d498a3cc7effac1a72f83fd83eef2">DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf10e05faea19581953516bb73c84f49d">_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gaf85d498a3cc7effac1a72f83fd83eef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c3f49284b86dbd64c7a07991f2254e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1c3f49284b86dbd64c7a07991f2254e2">DMA_CHUSEBURSTC_CH2USEBURSTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga1c3f49284b86dbd64c7a07991f2254e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6d8bb903bcf4c424829d684a39af52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadf6d8bb903bcf4c424829d684a39af52">_DMA_CHUSEBURSTC_CH2USEBURSTC_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gadf6d8bb903bcf4c424829d684a39af52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fd6179c83bc3c426c9da333bfd0b078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2fd6179c83bc3c426c9da333bfd0b078">_DMA_CHUSEBURSTC_CH2USEBURSTC_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga2fd6179c83bc3c426c9da333bfd0b078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6641d325079bc55947d66a7f54330e99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6641d325079bc55947d66a7f54330e99">_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6641d325079bc55947d66a7f54330e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51097031754a23a1b3ade0e95486817e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga51097031754a23a1b3ade0e95486817e">DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6641d325079bc55947d66a7f54330e99">_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga51097031754a23a1b3ade0e95486817e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5d38668e9c30c6bb608038cff7c8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7b5d38668e9c30c6bb608038cff7c8e0">DMA_CHUSEBURSTC_CH3USEBURSTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga7b5d38668e9c30c6bb608038cff7c8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f27df44b1dbf9e6f86e68f2e469978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga96f27df44b1dbf9e6f86e68f2e469978">_DMA_CHUSEBURSTC_CH3USEBURSTC_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga96f27df44b1dbf9e6f86e68f2e469978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9688d1dae28f47b213a35ab56411eefd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9688d1dae28f47b213a35ab56411eefd">_DMA_CHUSEBURSTC_CH3USEBURSTC_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga9688d1dae28f47b213a35ab56411eefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07846a3f99059354b2b7eeab25278f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga07846a3f99059354b2b7eeab25278f3e">_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga07846a3f99059354b2b7eeab25278f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c4539553edb8f2b37d4f5df985f5de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga86c4539553edb8f2b37d4f5df985f5de">DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga07846a3f99059354b2b7eeab25278f3e">_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga86c4539553edb8f2b37d4f5df985f5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f36da176ce8279629b6d5fe14ef4884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5f36da176ce8279629b6d5fe14ef4884">DMA_CHUSEBURSTC_CH4USEBURSTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga5f36da176ce8279629b6d5fe14ef4884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2808b8844e8997e24858c7ae6020ec8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2808b8844e8997e24858c7ae6020ec8c">_DMA_CHUSEBURSTC_CH4USEBURSTC_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga2808b8844e8997e24858c7ae6020ec8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb03b7b90c5d9c1e6330ebab522cdc95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafb03b7b90c5d9c1e6330ebab522cdc95">_DMA_CHUSEBURSTC_CH4USEBURSTC_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gafb03b7b90c5d9c1e6330ebab522cdc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3c99a7afbffb2efaa07d545908c35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7a3c99a7afbffb2efaa07d545908c35c">_DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7a3c99a7afbffb2efaa07d545908c35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05667be5e7fa309e42b912d5c86885e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga05667be5e7fa309e42b912d5c86885e6">DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7a3c99a7afbffb2efaa07d545908c35c">_DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga05667be5e7fa309e42b912d5c86885e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf77a029d26e722d36b2b769be0676ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf77a029d26e722d36b2b769be0676ee2">DMA_CHUSEBURSTC_CH5USEBURSTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:gaf77a029d26e722d36b2b769be0676ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea387b947c6ff60cf958c07e2bb214e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4ea387b947c6ff60cf958c07e2bb214e">_DMA_CHUSEBURSTC_CH5USEBURSTC_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga4ea387b947c6ff60cf958c07e2bb214e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc0dba7dfcfa51ed0aa0bed1376f2028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafc0dba7dfcfa51ed0aa0bed1376f2028">_DMA_CHUSEBURSTC_CH5USEBURSTC_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gafc0dba7dfcfa51ed0aa0bed1376f2028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91c96b428cdf133bde1d8bb7a69be899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga91c96b428cdf133bde1d8bb7a69be899">_DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga91c96b428cdf133bde1d8bb7a69be899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6e4be637c799fc74d4fcd8f969baa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacc6e4be637c799fc74d4fcd8f969baa4">DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga91c96b428cdf133bde1d8bb7a69be899">_DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gacc6e4be637c799fc74d4fcd8f969baa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bfd884350afff20fe08bb65fa8421c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2bfd884350afff20fe08bb65fa8421c9">DMA_CHUSEBURSTC_CH6USEBURSTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga2bfd884350afff20fe08bb65fa8421c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga852b5d9b4bba1a08ff6b9c01f6d99e14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga852b5d9b4bba1a08ff6b9c01f6d99e14">_DMA_CHUSEBURSTC_CH6USEBURSTC_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga852b5d9b4bba1a08ff6b9c01f6d99e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0851b009c1eba7f203d6dc4ce3dcd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaad0851b009c1eba7f203d6dc4ce3dcd7">_DMA_CHUSEBURSTC_CH6USEBURSTC_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:gaad0851b009c1eba7f203d6dc4ce3dcd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f46747b894b8fd40d28443b5bcf489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga36f46747b894b8fd40d28443b5bcf489">_DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga36f46747b894b8fd40d28443b5bcf489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39248eb499b18fb8eb6050200e75262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae39248eb499b18fb8eb6050200e75262">DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga36f46747b894b8fd40d28443b5bcf489">_DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:gae39248eb499b18fb8eb6050200e75262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf9e80b20c35fe042fd54a09f948776f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaf9e80b20c35fe042fd54a09f948776f">DMA_CHUSEBURSTC_CH7USEBURSTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:gaaf9e80b20c35fe042fd54a09f948776f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb2fa00ceb69a26e790f36d680a8100c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadb2fa00ceb69a26e790f36d680a8100c">_DMA_CHUSEBURSTC_CH7USEBURSTC_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gadb2fa00ceb69a26e790f36d680a8100c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43cdf0ffda2b9290005a10c0857ee669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga43cdf0ffda2b9290005a10c0857ee669">_DMA_CHUSEBURSTC_CH7USEBURSTC_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga43cdf0ffda2b9290005a10c0857ee669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf863e7c3e0823105a1c3b02915fe75d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf863e7c3e0823105a1c3b02915fe75d8">_DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf863e7c3e0823105a1c3b02915fe75d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8409702bd8ef58035b87a53dafca601a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8409702bd8ef58035b87a53dafca601a">DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf863e7c3e0823105a1c3b02915fe75d8">_DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:ga8409702bd8ef58035b87a53dafca601a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebebf11f5ae0cc3799f7c37a345b4df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaebebf11f5ae0cc3799f7c37a345b4df5">DMA_CHUSEBURSTC_CH08USEBURSTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:gaebebf11f5ae0cc3799f7c37a345b4df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f67a29169159867b14bd3710efb6a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1f67a29169159867b14bd3710efb6a49">_DMA_CHUSEBURSTC_CH08USEBURSTC_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga1f67a29169159867b14bd3710efb6a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed59407cde7926d6e2f8ee0dcf95735f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaed59407cde7926d6e2f8ee0dcf95735f">_DMA_CHUSEBURSTC_CH08USEBURSTC_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:gaed59407cde7926d6e2f8ee0dcf95735f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8608e3795cd8e2e1712c28f4270e61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae8608e3795cd8e2e1712c28f4270e61d">_DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae8608e3795cd8e2e1712c28f4270e61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29178df07d124504af0837ea2c864d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga29178df07d124504af0837ea2c864d9f">DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae8608e3795cd8e2e1712c28f4270e61d">_DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga29178df07d124504af0837ea2c864d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29469c64f7c67270c7275a89db264d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga29469c64f7c67270c7275a89db264d7c">DMA_CHUSEBURSTC_CH9USEBURSTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:ga29469c64f7c67270c7275a89db264d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ad6dd68a8b25869fd08e1071bd1d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga64ad6dd68a8b25869fd08e1071bd1d96">_DMA_CHUSEBURSTC_CH9USEBURSTC_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga64ad6dd68a8b25869fd08e1071bd1d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd9744e5f592a39611cfe5fb9edd810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafcd9744e5f592a39611cfe5fb9edd810">_DMA_CHUSEBURSTC_CH9USEBURSTC_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:gafcd9744e5f592a39611cfe5fb9edd810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53696ece05e2be9bf4b14b64c8db3a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae53696ece05e2be9bf4b14b64c8db3a4">_DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae53696ece05e2be9bf4b14b64c8db3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f270ce0cecbb168ce0e39e3968a508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa8f270ce0cecbb168ce0e39e3968a508">DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae53696ece05e2be9bf4b14b64c8db3a4">_DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:gaa8f270ce0cecbb168ce0e39e3968a508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a9f92bcbf79596cb76c65bf364801a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae3a9f92bcbf79596cb76c65bf364801a">DMA_CHUSEBURSTC_CH10USEBURSTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:gae3a9f92bcbf79596cb76c65bf364801a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a868839f3b8c1701ed73d83fcdcd7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa9a868839f3b8c1701ed73d83fcdcd7c">_DMA_CHUSEBURSTC_CH10USEBURSTC_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaa9a868839f3b8c1701ed73d83fcdcd7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9162daf37722de253ad294fca2f8fa74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9162daf37722de253ad294fca2f8fa74">_DMA_CHUSEBURSTC_CH10USEBURSTC_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga9162daf37722de253ad294fca2f8fa74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804ce3788bfce43de4bfc9ecac4988fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga804ce3788bfce43de4bfc9ecac4988fe">_DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga804ce3788bfce43de4bfc9ecac4988fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ba4c0356d91ee4bcc8caeda6ab9efc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac8ba4c0356d91ee4bcc8caeda6ab9efc">DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga804ce3788bfce43de4bfc9ecac4988fe">_DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:gac8ba4c0356d91ee4bcc8caeda6ab9efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadb5c3410ef6525e01c857f20281f0cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaadb5c3410ef6525e01c857f20281f0cb">DMA_CHUSEBURSTC_CH11USEBURSTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:gaadb5c3410ef6525e01c857f20281f0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58ea5069ca3d2bcabc678d2940744225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga58ea5069ca3d2bcabc678d2940744225">_DMA_CHUSEBURSTC_CH11USEBURSTC_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga58ea5069ca3d2bcabc678d2940744225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga427340b0e9c6c46233e453ba2c201185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga427340b0e9c6c46233e453ba2c201185">_DMA_CHUSEBURSTC_CH11USEBURSTC_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga427340b0e9c6c46233e453ba2c201185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad625aed8ec4ce0b572068d99274f0f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad625aed8ec4ce0b572068d99274f0f6b">_DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad625aed8ec4ce0b572068d99274f0f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a7a8ad4e2fc5fd90541343312b835a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga50a7a8ad4e2fc5fd90541343312b835a">DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad625aed8ec4ce0b572068d99274f0f6b">_DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga50a7a8ad4e2fc5fd90541343312b835a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993c11b58c442aba2ad8828511568f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga993c11b58c442aba2ad8828511568f22">_DMA_CHREQMASKS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga993c11b58c442aba2ad8828511568f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54114f403e2d376752e3b19eab96fda5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga54114f403e2d376752e3b19eab96fda5">_DMA_CHREQMASKS_MASK</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:ga54114f403e2d376752e3b19eab96fda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5377ebe5374db2f0a175c084f61c268c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5377ebe5374db2f0a175c084f61c268c">DMA_CHREQMASKS_CH0REQMASKS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga5377ebe5374db2f0a175c084f61c268c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2bd40977f04b35a3fcad6142a8139ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad2bd40977f04b35a3fcad6142a8139ce">_DMA_CHREQMASKS_CH0REQMASKS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad2bd40977f04b35a3fcad6142a8139ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c22729eed6405317e4861a406d844e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4c22729eed6405317e4861a406d844e5">_DMA_CHREQMASKS_CH0REQMASKS_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga4c22729eed6405317e4861a406d844e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc97ea5b36851693cb69e7a21d812a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafc97ea5b36851693cb69e7a21d812a5e">_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gafc97ea5b36851693cb69e7a21d812a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f9f45f08df20ce2c77539ce738451a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga28f9f45f08df20ce2c77539ce738451a">DMA_CHREQMASKS_CH0REQMASKS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafc97ea5b36851693cb69e7a21d812a5e">_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga28f9f45f08df20ce2c77539ce738451a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626b25422301aa89ebea44a58a698324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga626b25422301aa89ebea44a58a698324">DMA_CHREQMASKS_CH1REQMASKS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga626b25422301aa89ebea44a58a698324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b27781d75db437efc821c90ed4c9099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2b27781d75db437efc821c90ed4c9099">_DMA_CHREQMASKS_CH1REQMASKS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2b27781d75db437efc821c90ed4c9099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga130af438b19240f5af9b8a3adfdcac71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga130af438b19240f5af9b8a3adfdcac71">_DMA_CHREQMASKS_CH1REQMASKS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga130af438b19240f5af9b8a3adfdcac71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10">_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga598e5355f085612484f856983986791d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga598e5355f085612484f856983986791d">DMA_CHREQMASKS_CH1REQMASKS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10">_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga598e5355f085612484f856983986791d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c9da9a9971fec51c01672cb9fef436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac4c9da9a9971fec51c01672cb9fef436">DMA_CHREQMASKS_CH2REQMASKS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gac4c9da9a9971fec51c01672cb9fef436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d2f9f4c0968e74d4f6d4692c39b6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad3d2f9f4c0968e74d4f6d4692c39b6d3">_DMA_CHREQMASKS_CH2REQMASKS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gad3d2f9f4c0968e74d4f6d4692c39b6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fe86d88b39428b1172ec0adbc9ee52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab2fe86d88b39428b1172ec0adbc9ee52">_DMA_CHREQMASKS_CH2REQMASKS_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:gab2fe86d88b39428b1172ec0adbc9ee52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93531f86b214d6ac018e00780f22710a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga93531f86b214d6ac018e00780f22710a">_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga93531f86b214d6ac018e00780f22710a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa0242426b02acbedc26459e38facf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabaa0242426b02acbedc26459e38facf9">DMA_CHREQMASKS_CH2REQMASKS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga93531f86b214d6ac018e00780f22710a">_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:gabaa0242426b02acbedc26459e38facf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9817a0b7691c23943ad1436565652c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3d9817a0b7691c23943ad1436565652c">DMA_CHREQMASKS_CH3REQMASKS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga3d9817a0b7691c23943ad1436565652c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb5d11bf686e32fbe7ee25f39fbc9fd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadb5d11bf686e32fbe7ee25f39fbc9fd7">_DMA_CHREQMASKS_CH3REQMASKS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gadb5d11bf686e32fbe7ee25f39fbc9fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f131564418eeae0ed8df0e261a4e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab1f131564418eeae0ed8df0e261a4e15">_DMA_CHREQMASKS_CH3REQMASKS_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gab1f131564418eeae0ed8df0e261a4e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5efd4ca20d13ae5215bb949e2c55c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa5efd4ca20d13ae5215bb949e2c55c11">_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa5efd4ca20d13ae5215bb949e2c55c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad10959d075ebc1132ce37e7223a37d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5ad10959d075ebc1132ce37e7223a37d">DMA_CHREQMASKS_CH3REQMASKS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa5efd4ca20d13ae5215bb949e2c55c11">_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga5ad10959d075ebc1132ce37e7223a37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca39bb0ce85f708d3ea1bed8328cc38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaca39bb0ce85f708d3ea1bed8328cc38d">DMA_CHREQMASKS_CH4REQMASKS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gaca39bb0ce85f708d3ea1bed8328cc38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad501b35a32b8e4ffbde8bb182c10da5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad501b35a32b8e4ffbde8bb182c10da5e">_DMA_CHREQMASKS_CH4REQMASKS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad501b35a32b8e4ffbde8bb182c10da5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf20b8b5264e86bd0c1e204c0005d47a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaf20b8b5264e86bd0c1e204c0005d47a">_DMA_CHREQMASKS_CH4REQMASKS_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gaaf20b8b5264e86bd0c1e204c0005d47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4604563242cc7409620698bcdbcb73fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4604563242cc7409620698bcdbcb73fd">_DMA_CHREQMASKS_CH4REQMASKS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4604563242cc7409620698bcdbcb73fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d98b62aee6b9f428dc2513f0f3983c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6d98b62aee6b9f428dc2513f0f3983c8">DMA_CHREQMASKS_CH4REQMASKS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4604563242cc7409620698bcdbcb73fd">_DMA_CHREQMASKS_CH4REQMASKS_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga6d98b62aee6b9f428dc2513f0f3983c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de8b92c5285dcf0421d4bf6bafb2a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2de8b92c5285dcf0421d4bf6bafb2a3f">DMA_CHREQMASKS_CH5REQMASKS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga2de8b92c5285dcf0421d4bf6bafb2a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf26786ae4f9a117ea01a82824456006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadf26786ae4f9a117ea01a82824456006">_DMA_CHREQMASKS_CH5REQMASKS_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gadf26786ae4f9a117ea01a82824456006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab89c22346382b5378f4875375e82cf6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab89c22346382b5378f4875375e82cf6a">_DMA_CHREQMASKS_CH5REQMASKS_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gab89c22346382b5378f4875375e82cf6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1708a28e0c9a951ccafb3e81ae51ea80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1708a28e0c9a951ccafb3e81ae51ea80">_DMA_CHREQMASKS_CH5REQMASKS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1708a28e0c9a951ccafb3e81ae51ea80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c56f36efb19856f6ba42a1c398b59d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad6c56f36efb19856f6ba42a1c398b59d">DMA_CHREQMASKS_CH5REQMASKS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1708a28e0c9a951ccafb3e81ae51ea80">_DMA_CHREQMASKS_CH5REQMASKS_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gad6c56f36efb19856f6ba42a1c398b59d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c5a0445940b3c53c6030ae64d3b5b7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0c5a0445940b3c53c6030ae64d3b5b7a">DMA_CHREQMASKS_CH6REQMASKS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga0c5a0445940b3c53c6030ae64d3b5b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68606a37184acfca2a5743e9b5211e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa68606a37184acfca2a5743e9b5211e1">_DMA_CHREQMASKS_CH6REQMASKS_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaa68606a37184acfca2a5743e9b5211e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7406de88f8e3301cec44b12a5d212724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7406de88f8e3301cec44b12a5d212724">_DMA_CHREQMASKS_CH6REQMASKS_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:ga7406de88f8e3301cec44b12a5d212724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539691bcecd365628b02357e95760446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga539691bcecd365628b02357e95760446">_DMA_CHREQMASKS_CH6REQMASKS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga539691bcecd365628b02357e95760446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae18f5930ffa1c7aa7eb1fb80060d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacae18f5930ffa1c7aa7eb1fb80060d6a">DMA_CHREQMASKS_CH6REQMASKS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga539691bcecd365628b02357e95760446">_DMA_CHREQMASKS_CH6REQMASKS_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:gacae18f5930ffa1c7aa7eb1fb80060d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c913732237a81c0e258b7a866bfbfaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9c913732237a81c0e258b7a866bfbfaf">DMA_CHREQMASKS_CH7REQMASKS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:ga9c913732237a81c0e258b7a866bfbfaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf725e851f1a2408b64c617145a72fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabf725e851f1a2408b64c617145a72fe5">_DMA_CHREQMASKS_CH7REQMASKS_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gabf725e851f1a2408b64c617145a72fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25f7d7a21cad7acc2c2f7902e5ea3f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga25f7d7a21cad7acc2c2f7902e5ea3f03">_DMA_CHREQMASKS_CH7REQMASKS_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga25f7d7a21cad7acc2c2f7902e5ea3f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d9bf1a91659e22add5e1d7a7edee33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa5d9bf1a91659e22add5e1d7a7edee33">_DMA_CHREQMASKS_CH7REQMASKS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa5d9bf1a91659e22add5e1d7a7edee33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818a9855bbe5dbd840347cbdc2ab2b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga818a9855bbe5dbd840347cbdc2ab2b68">DMA_CHREQMASKS_CH7REQMASKS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa5d9bf1a91659e22add5e1d7a7edee33">_DMA_CHREQMASKS_CH7REQMASKS_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:ga818a9855bbe5dbd840347cbdc2ab2b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cf6fd533a733c7611b4ae476eccc131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3cf6fd533a733c7611b4ae476eccc131">DMA_CHREQMASKS_CH8REQMASKS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:ga3cf6fd533a733c7611b4ae476eccc131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec69e818b2183e50842025418cb0f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafec69e818b2183e50842025418cb0f1b">_DMA_CHREQMASKS_CH8REQMASKS_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafec69e818b2183e50842025418cb0f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae736094335d8f9e7215bfc376797d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae736094335d8f9e7215bfc376797d238">_DMA_CHREQMASKS_CH8REQMASKS_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:gae736094335d8f9e7215bfc376797d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0564ecfe10b695e8ed1bd0b19baf8e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0564ecfe10b695e8ed1bd0b19baf8e3c">_DMA_CHREQMASKS_CH8REQMASKS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0564ecfe10b695e8ed1bd0b19baf8e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d5fe04c834be20e89bb30620fa59ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga32d5fe04c834be20e89bb30620fa59ab">DMA_CHREQMASKS_CH8REQMASKS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0564ecfe10b695e8ed1bd0b19baf8e3c">_DMA_CHREQMASKS_CH8REQMASKS_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga32d5fe04c834be20e89bb30620fa59ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa2afc728f7886a0dfa6b60052bf379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5fa2afc728f7886a0dfa6b60052bf379">DMA_CHREQMASKS_CH9REQMASKS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:ga5fa2afc728f7886a0dfa6b60052bf379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182392a611908e18988a796e077c489d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga182392a611908e18988a796e077c489d">_DMA_CHREQMASKS_CH9REQMASKS_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga182392a611908e18988a796e077c489d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga204e7e2722da7dde0172728890f90733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga204e7e2722da7dde0172728890f90733">_DMA_CHREQMASKS_CH9REQMASKS_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:ga204e7e2722da7dde0172728890f90733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741d9095de32cc9264da2324832b2120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga741d9095de32cc9264da2324832b2120">_DMA_CHREQMASKS_CH9REQMASKS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga741d9095de32cc9264da2324832b2120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d0bb3365c2c579c0bfa42d5342ed071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7d0bb3365c2c579c0bfa42d5342ed071">DMA_CHREQMASKS_CH9REQMASKS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga741d9095de32cc9264da2324832b2120">_DMA_CHREQMASKS_CH9REQMASKS_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga7d0bb3365c2c579c0bfa42d5342ed071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cd2b9c8ea58602edd5c56aa6a73cadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0cd2b9c8ea58602edd5c56aa6a73cadf">DMA_CHREQMASKS_CH10REQMASKS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga0cd2b9c8ea58602edd5c56aa6a73cadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5695e5a432b21727597e5201f174fc4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5695e5a432b21727597e5201f174fc4c">_DMA_CHREQMASKS_CH10REQMASKS_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga5695e5a432b21727597e5201f174fc4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac5ff20ca575baa06eb3274b406d7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1ac5ff20ca575baa06eb3274b406d7a1">_DMA_CHREQMASKS_CH10REQMASKS_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga1ac5ff20ca575baa06eb3274b406d7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70caa27e1fa6e00df357fb87de5dec70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga70caa27e1fa6e00df357fb87de5dec70">_DMA_CHREQMASKS_CH10REQMASKS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga70caa27e1fa6e00df357fb87de5dec70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4639018f770498e6f0b1bb7238a1f9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4639018f770498e6f0b1bb7238a1f9cf">DMA_CHREQMASKS_CH10REQMASKS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga70caa27e1fa6e00df357fb87de5dec70">_DMA_CHREQMASKS_CH10REQMASKS_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:ga4639018f770498e6f0b1bb7238a1f9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39fa0663d3ad0a7b1c5fa70157c24fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga39fa0663d3ad0a7b1c5fa70157c24fbf">DMA_CHREQMASKS_CH11REQMASKS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:ga39fa0663d3ad0a7b1c5fa70157c24fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ebfa0e0d5df4ce354980088270e900d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1ebfa0e0d5df4ce354980088270e900d">_DMA_CHREQMASKS_CH11REQMASKS_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga1ebfa0e0d5df4ce354980088270e900d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a59199218657442232e2b69444df5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga21a59199218657442232e2b69444df5e">_DMA_CHREQMASKS_CH11REQMASKS_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga21a59199218657442232e2b69444df5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3766dd8ba87b2d5d88c7914400fd5985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3766dd8ba87b2d5d88c7914400fd5985">_DMA_CHREQMASKS_CH11REQMASKS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga3766dd8ba87b2d5d88c7914400fd5985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764e80267e8b3ecc7024a9e5f849dd78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga764e80267e8b3ecc7024a9e5f849dd78">DMA_CHREQMASKS_CH11REQMASKS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3766dd8ba87b2d5d88c7914400fd5985">_DMA_CHREQMASKS_CH11REQMASKS_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga764e80267e8b3ecc7024a9e5f849dd78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb9fcf4f72148763f49b6443de6d258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaacb9fcf4f72148763f49b6443de6d258">_DMA_CHREQMASKC_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaacb9fcf4f72148763f49b6443de6d258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0ff687023c5a5ca90794888ba6d834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6b0ff687023c5a5ca90794888ba6d834">_DMA_CHREQMASKC_MASK</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:ga6b0ff687023c5a5ca90794888ba6d834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af910624a38489794ee8d57d75045fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9af910624a38489794ee8d57d75045fb">DMA_CHREQMASKC_CH0REQMASKC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga9af910624a38489794ee8d57d75045fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebec317ab7c77ecf264075bd33e08422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaebec317ab7c77ecf264075bd33e08422">_DMA_CHREQMASKC_CH0REQMASKC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaebec317ab7c77ecf264075bd33e08422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a3602d7b4f560db251d4ab08f840a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa7a3602d7b4f560db251d4ab08f840a5">_DMA_CHREQMASKC_CH0REQMASKC_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gaa7a3602d7b4f560db251d4ab08f840a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e225f4389c571b91cf45cbeb5d3c57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9e225f4389c571b91cf45cbeb5d3c57b">_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9e225f4389c571b91cf45cbeb5d3c57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25577904705e00bceed38828a11d634a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga25577904705e00bceed38828a11d634a">DMA_CHREQMASKC_CH0REQMASKC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9e225f4389c571b91cf45cbeb5d3c57b">_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga25577904705e00bceed38828a11d634a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbcbf832de08628a4fb9260b2a6c9ef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabbcbf832de08628a4fb9260b2a6c9ef8">DMA_CHREQMASKC_CH1REQMASKC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gabbcbf832de08628a4fb9260b2a6c9ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bd6761ca5cf62cab5d8367b23eaf085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1bd6761ca5cf62cab5d8367b23eaf085">_DMA_CHREQMASKC_CH1REQMASKC_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1bd6761ca5cf62cab5d8367b23eaf085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5bedb1c3f155a64b7d5d9ec916a187a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab5bedb1c3f155a64b7d5d9ec916a187a">_DMA_CHREQMASKC_CH1REQMASKC_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:gab5bedb1c3f155a64b7d5d9ec916a187a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae591a09f973277b7bb753cf6f70c0581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae591a09f973277b7bb753cf6f70c0581">_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae591a09f973277b7bb753cf6f70c0581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b058bc79b2e32d10ed9f1248d9150e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7b058bc79b2e32d10ed9f1248d9150e1">DMA_CHREQMASKC_CH1REQMASKC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae591a09f973277b7bb753cf6f70c0581">_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga7b058bc79b2e32d10ed9f1248d9150e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6df8b60a6e9627af3c6ea5a639900d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf6df8b60a6e9627af3c6ea5a639900d5">DMA_CHREQMASKC_CH2REQMASKC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gaf6df8b60a6e9627af3c6ea5a639900d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c5c6a398488a63ef2d00e48d7ed9801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6c5c6a398488a63ef2d00e48d7ed9801">_DMA_CHREQMASKC_CH2REQMASKC_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga6c5c6a398488a63ef2d00e48d7ed9801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dfd5552bc596cd4a5e50d70320748d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2dfd5552bc596cd4a5e50d70320748d0">_DMA_CHREQMASKC_CH2REQMASKC_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga2dfd5552bc596cd4a5e50d70320748d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a4ae4b378fc2da9212b9406d7b228da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6a4ae4b378fc2da9212b9406d7b228da">_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6a4ae4b378fc2da9212b9406d7b228da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eafaf6a7f026a0c094355497085e9ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2eafaf6a7f026a0c094355497085e9ae">DMA_CHREQMASKC_CH2REQMASKC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6a4ae4b378fc2da9212b9406d7b228da">_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga2eafaf6a7f026a0c094355497085e9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e63a5cd90c17f2025a6f53b885061d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2e63a5cd90c17f2025a6f53b885061d5">DMA_CHREQMASKC_CH3REQMASKC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga2e63a5cd90c17f2025a6f53b885061d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33776638699de1548379b67e10a1b5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga33776638699de1548379b67e10a1b5f1">_DMA_CHREQMASKC_CH3REQMASKC_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga33776638699de1548379b67e10a1b5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a5cd5bbc4f7dbaf80bc73441024901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga64a5cd5bbc4f7dbaf80bc73441024901">_DMA_CHREQMASKC_CH3REQMASKC_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga64a5cd5bbc4f7dbaf80bc73441024901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2365654cc79e1ceb08334ab798f0fa8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2365654cc79e1ceb08334ab798f0fa8a">_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2365654cc79e1ceb08334ab798f0fa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9ff650522730490b0a7c682920506a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2f9ff650522730490b0a7c682920506a">DMA_CHREQMASKC_CH3REQMASKC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2365654cc79e1ceb08334ab798f0fa8a">_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga2f9ff650522730490b0a7c682920506a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf3d769ef02b12a4c3e8a4ce6e15376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaaf3d769ef02b12a4c3e8a4ce6e15376">DMA_CHREQMASKC_CH4REQMASKC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gaaaf3d769ef02b12a4c3e8a4ce6e15376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96583f6eb5f1cd97aa226509002d29ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga96583f6eb5f1cd97aa226509002d29ec">_DMA_CHREQMASKC_CH4REQMASKC_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga96583f6eb5f1cd97aa226509002d29ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ee56a2e5314cfe9212faad05368a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab9ee56a2e5314cfe9212faad05368a91">_DMA_CHREQMASKC_CH4REQMASKC_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gab9ee56a2e5314cfe9212faad05368a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06967811f445c8e126bd4f538bedc094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga06967811f445c8e126bd4f538bedc094">_DMA_CHREQMASKC_CH4REQMASKC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga06967811f445c8e126bd4f538bedc094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723c384830fda84b651fdf5c6ab04719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga723c384830fda84b651fdf5c6ab04719">DMA_CHREQMASKC_CH4REQMASKC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga06967811f445c8e126bd4f538bedc094">_DMA_CHREQMASKC_CH4REQMASKC_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga723c384830fda84b651fdf5c6ab04719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7e41f44345ab2f4df705f3ce5927b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab7e41f44345ab2f4df705f3ce5927b90">DMA_CHREQMASKC_CH5REQMASKC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:gab7e41f44345ab2f4df705f3ce5927b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4ecb0ce2ced87d3381250db15e60a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2e4ecb0ce2ced87d3381250db15e60a2">_DMA_CHREQMASKC_CH5REQMASKC_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga2e4ecb0ce2ced87d3381250db15e60a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb354e9c3b0d5a1bd13e03c0ae2da84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabbb354e9c3b0d5a1bd13e03c0ae2da84">_DMA_CHREQMASKC_CH5REQMASKC_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gabbb354e9c3b0d5a1bd13e03c0ae2da84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd32c210a37ca84e9a49dd0d89b7b6ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadd32c210a37ca84e9a49dd0d89b7b6ae">_DMA_CHREQMASKC_CH5REQMASKC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gadd32c210a37ca84e9a49dd0d89b7b6ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd359acf883fa5ab982497f776ffa806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacd359acf883fa5ab982497f776ffa806">DMA_CHREQMASKC_CH5REQMASKC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadd32c210a37ca84e9a49dd0d89b7b6ae">_DMA_CHREQMASKC_CH5REQMASKC_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gacd359acf883fa5ab982497f776ffa806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a713c3e274b935a8a7fe2e28d65dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga29a713c3e274b935a8a7fe2e28d65dec">DMA_CHREQMASKC_CH6REQMASKC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga29a713c3e274b935a8a7fe2e28d65dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a9b915abb465760170677054b124cc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8a9b915abb465760170677054b124cc2">_DMA_CHREQMASKC_CH6REQMASKC_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga8a9b915abb465760170677054b124cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8785dbbf2479707d0ed7240059bb92b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8785dbbf2479707d0ed7240059bb92b0">_DMA_CHREQMASKC_CH6REQMASKC_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:ga8785dbbf2479707d0ed7240059bb92b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e604b9fb2ae75dc0faaf16889dad74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad7e604b9fb2ae75dc0faaf16889dad74">_DMA_CHREQMASKC_CH6REQMASKC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad7e604b9fb2ae75dc0faaf16889dad74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04366e358ee0e7294585ca3bb959f4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga04366e358ee0e7294585ca3bb959f4a2">DMA_CHREQMASKC_CH6REQMASKC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad7e604b9fb2ae75dc0faaf16889dad74">_DMA_CHREQMASKC_CH6REQMASKC_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga04366e358ee0e7294585ca3bb959f4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31154dcd8fc231b8c55517341edb6ffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga31154dcd8fc231b8c55517341edb6ffd">DMA_CHREQMASKC_CH7REQMASKC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:ga31154dcd8fc231b8c55517341edb6ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4b07a66b52bdfbf64780fe202cf48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabb4b07a66b52bdfbf64780fe202cf48f">_DMA_CHREQMASKC_CH7REQMASKC_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gabb4b07a66b52bdfbf64780fe202cf48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga617392f606af81c5a636c99d4194ee6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga617392f606af81c5a636c99d4194ee6a">_DMA_CHREQMASKC_CH7REQMASKC_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga617392f606af81c5a636c99d4194ee6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga806a99e00e5f5e602a079448cf12e6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga806a99e00e5f5e602a079448cf12e6d6">_DMA_CHREQMASKC_CH7REQMASKC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga806a99e00e5f5e602a079448cf12e6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffbf9596c8b995b537d80f2e43cc4abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaffbf9596c8b995b537d80f2e43cc4abb">DMA_CHREQMASKC_CH7REQMASKC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga806a99e00e5f5e602a079448cf12e6d6">_DMA_CHREQMASKC_CH7REQMASKC_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:gaffbf9596c8b995b537d80f2e43cc4abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3bf9431fa8e87713ef2ecdeba726bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaec3bf9431fa8e87713ef2ecdeba726bb">DMA_CHREQMASKC_CH8REQMASKC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:gaec3bf9431fa8e87713ef2ecdeba726bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc532926c13bc373121b373d32013cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0dc532926c13bc373121b373d32013cc">_DMA_CHREQMASKC_CH8REQMASKC_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga0dc532926c13bc373121b373d32013cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c49f2b9584410c605b5042c7d43dc24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9c49f2b9584410c605b5042c7d43dc24">_DMA_CHREQMASKC_CH8REQMASKC_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:ga9c49f2b9584410c605b5042c7d43dc24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7047381c324d1eea02d4dbcaf824fc8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7047381c324d1eea02d4dbcaf824fc8c">_DMA_CHREQMASKC_CH8REQMASKC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7047381c324d1eea02d4dbcaf824fc8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2039ae87af2ba8908389c51a046ef573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2039ae87af2ba8908389c51a046ef573">DMA_CHREQMASKC_CH8REQMASKC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7047381c324d1eea02d4dbcaf824fc8c">_DMA_CHREQMASKC_CH8REQMASKC_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga2039ae87af2ba8908389c51a046ef573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef14339bb782cb81d646dd15365d9454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaef14339bb782cb81d646dd15365d9454">DMA_CHREQMASKC_CH9REQMASKC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:gaef14339bb782cb81d646dd15365d9454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8c71fb9894c3db77323cb69a0db3830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad8c71fb9894c3db77323cb69a0db3830">_DMA_CHREQMASKC_CH9REQMASKC_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gad8c71fb9894c3db77323cb69a0db3830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf86cd157adbbc5d66271735367e4fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2cf86cd157adbbc5d66271735367e4fb">_DMA_CHREQMASKC_CH9REQMASKC_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:ga2cf86cd157adbbc5d66271735367e4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89736225497627a2439f824c1ac7cdd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga89736225497627a2439f824c1ac7cdd2">_DMA_CHREQMASKC_CH9REQMASKC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga89736225497627a2439f824c1ac7cdd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dcab448b80f35d4d565e0730ab1c393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7dcab448b80f35d4d565e0730ab1c393">DMA_CHREQMASKC_CH9REQMASKC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga89736225497627a2439f824c1ac7cdd2">_DMA_CHREQMASKC_CH9REQMASKC_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga7dcab448b80f35d4d565e0730ab1c393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b00286c35d9e148a64911c091d3d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga81b00286c35d9e148a64911c091d3d2d">DMA_CHREQMASKC_CH10REQMASKC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga81b00286c35d9e148a64911c091d3d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cac709b6ce0f7e3e1803a2314e1338d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8cac709b6ce0f7e3e1803a2314e1338d">_DMA_CHREQMASKC_CH10REQMASKC_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga8cac709b6ce0f7e3e1803a2314e1338d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29dc28ade9dcb0d22a341ab35457d7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga29dc28ade9dcb0d22a341ab35457d7ef">_DMA_CHREQMASKC_CH10REQMASKC_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga29dc28ade9dcb0d22a341ab35457d7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14cf8d6cdde95fe3b1f398372f208be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga14cf8d6cdde95fe3b1f398372f208be7">_DMA_CHREQMASKC_CH10REQMASKC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga14cf8d6cdde95fe3b1f398372f208be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e48f06e2baaf107accf1e42aa8679d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0e48f06e2baaf107accf1e42aa8679d7">DMA_CHREQMASKC_CH10REQMASKC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga14cf8d6cdde95fe3b1f398372f208be7">_DMA_CHREQMASKC_CH10REQMASKC_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:ga0e48f06e2baaf107accf1e42aa8679d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa12429efc06bc7a9d0ad046348285421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa12429efc06bc7a9d0ad046348285421">DMA_CHREQMASKC_CH11REQMASKC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:gaa12429efc06bc7a9d0ad046348285421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf0d55e79707ae65eede21d92f79649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9cf0d55e79707ae65eede21d92f79649">_DMA_CHREQMASKC_CH11REQMASKC_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga9cf0d55e79707ae65eede21d92f79649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace484eddf12099d416f282c8a29c9d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gace484eddf12099d416f282c8a29c9d37">_DMA_CHREQMASKC_CH11REQMASKC_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:gace484eddf12099d416f282c8a29c9d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebca68bb02aaafd663690ccf88696466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaebca68bb02aaafd663690ccf88696466">_DMA_CHREQMASKC_CH11REQMASKC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaebca68bb02aaafd663690ccf88696466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ca85a742171ebc995bef97c689c5de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga52ca85a742171ebc995bef97c689c5de">DMA_CHREQMASKC_CH11REQMASKC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaebca68bb02aaafd663690ccf88696466">_DMA_CHREQMASKC_CH11REQMASKC_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga52ca85a742171ebc995bef97c689c5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b3e05b61511e9756cbf4fcefd0e3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga86b3e05b61511e9756cbf4fcefd0e3f5">_DMA_CHENS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga86b3e05b61511e9756cbf4fcefd0e3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac874864898a857bfad5220d0f6e56175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac874864898a857bfad5220d0f6e56175">_DMA_CHENS_MASK</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:gac874864898a857bfad5220d0f6e56175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff45c74658e5d08259b63dcd645864b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0ff45c74658e5d08259b63dcd645864b">DMA_CHENS_CH0ENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga0ff45c74658e5d08259b63dcd645864b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b01b19cb9880ae2e68a93732b521457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9b01b19cb9880ae2e68a93732b521457">_DMA_CHENS_CH0ENS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9b01b19cb9880ae2e68a93732b521457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19ba755c0906d46abf22a693044e8b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad19ba755c0906d46abf22a693044e8b5">_DMA_CHENS_CH0ENS_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gad19ba755c0906d46abf22a693044e8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa076db7674479c34767c476b4ecad46a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa076db7674479c34767c476b4ecad46a">_DMA_CHENS_CH0ENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa076db7674479c34767c476b4ecad46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c002f0189eddcf61fecd3852f55ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae2c002f0189eddcf61fecd3852f55ea1">DMA_CHENS_CH0ENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa076db7674479c34767c476b4ecad46a">_DMA_CHENS_CH0ENS_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gae2c002f0189eddcf61fecd3852f55ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9635cfc4a61e1c8c2a0119870712293a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9635cfc4a61e1c8c2a0119870712293a">DMA_CHENS_CH1ENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga9635cfc4a61e1c8c2a0119870712293a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c23b89af84863b0eaf46fae7b8029db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8c23b89af84863b0eaf46fae7b8029db">_DMA_CHENS_CH1ENS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8c23b89af84863b0eaf46fae7b8029db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e39d0bc652f277cc8e0de9fe6f2832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga13e39d0bc652f277cc8e0de9fe6f2832">_DMA_CHENS_CH1ENS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga13e39d0bc652f277cc8e0de9fe6f2832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8862df0982148a1f2c223e293106b4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8862df0982148a1f2c223e293106b4c8">_DMA_CHENS_CH1ENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8862df0982148a1f2c223e293106b4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c3aa4c5b942a04770a06a93a9b1a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae6c3aa4c5b942a04770a06a93a9b1a63">DMA_CHENS_CH1ENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8862df0982148a1f2c223e293106b4c8">_DMA_CHENS_CH1ENS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gae6c3aa4c5b942a04770a06a93a9b1a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c044628dd75f30a59e5a53d9687e40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3c044628dd75f30a59e5a53d9687e40a">DMA_CHENS_CH2ENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga3c044628dd75f30a59e5a53d9687e40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89079e8101357af8b3ff6973b437079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac89079e8101357af8b3ff6973b437079">_DMA_CHENS_CH2ENS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac89079e8101357af8b3ff6973b437079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6157ef84f9800793fd08c1dc78a41d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6157ef84f9800793fd08c1dc78a41d24">_DMA_CHENS_CH2ENS_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga6157ef84f9800793fd08c1dc78a41d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35ede389a2420f27221e1ba791221fa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga35ede389a2420f27221e1ba791221fa6">_DMA_CHENS_CH2ENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga35ede389a2420f27221e1ba791221fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3417b1925b0f33b9e70b106e2a9483df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3417b1925b0f33b9e70b106e2a9483df">DMA_CHENS_CH2ENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga35ede389a2420f27221e1ba791221fa6">_DMA_CHENS_CH2ENS_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga3417b1925b0f33b9e70b106e2a9483df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b35122f0793cc6f45c8fbab34e777e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga24b35122f0793cc6f45c8fbab34e777e">DMA_CHENS_CH3ENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga24b35122f0793cc6f45c8fbab34e777e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad775addf2ab980e50bc354a0696197a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad775addf2ab980e50bc354a0696197a5">_DMA_CHENS_CH3ENS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gad775addf2ab980e50bc354a0696197a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a5abcf9c41389156ecdc4a29ae3bd6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4a5abcf9c41389156ecdc4a29ae3bd6f">_DMA_CHENS_CH3ENS_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga4a5abcf9c41389156ecdc4a29ae3bd6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga227c4ca76584bc933762c7a15a37369a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga227c4ca76584bc933762c7a15a37369a">_DMA_CHENS_CH3ENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga227c4ca76584bc933762c7a15a37369a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb6e780186cc00bd6c436cf2da8374c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafb6e780186cc00bd6c436cf2da8374c9">DMA_CHENS_CH3ENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga227c4ca76584bc933762c7a15a37369a">_DMA_CHENS_CH3ENS_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:gafb6e780186cc00bd6c436cf2da8374c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a61090735ebd5a4679ba23ae81aad6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4a61090735ebd5a4679ba23ae81aad6f">DMA_CHENS_CH4ENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga4a61090735ebd5a4679ba23ae81aad6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc2cda5aaa7a75d948fa9fd8c204b28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0fc2cda5aaa7a75d948fa9fd8c204b28">_DMA_CHENS_CH4ENS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga0fc2cda5aaa7a75d948fa9fd8c204b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4189d27882f068f692d41842f958a2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4189d27882f068f692d41842f958a2a8">_DMA_CHENS_CH4ENS_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga4189d27882f068f692d41842f958a2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6978d954382612b0a83f643f5d5476fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6978d954382612b0a83f643f5d5476fa">_DMA_CHENS_CH4ENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6978d954382612b0a83f643f5d5476fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac540101ba729c429d1fba5b692cf333c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac540101ba729c429d1fba5b692cf333c">DMA_CHENS_CH4ENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6978d954382612b0a83f643f5d5476fa">_DMA_CHENS_CH4ENS_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gac540101ba729c429d1fba5b692cf333c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9437e24ae5b8fcdd625d4bdb67204cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9437e24ae5b8fcdd625d4bdb67204cd7">DMA_CHENS_CH5ENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga9437e24ae5b8fcdd625d4bdb67204cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f4dadd3c4d3499c7ce6c3365cf84eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga27f4dadd3c4d3499c7ce6c3365cf84eb">_DMA_CHENS_CH5ENS_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga27f4dadd3c4d3499c7ce6c3365cf84eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfe3f6ae6617a7b8acb75dfddc9f3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5bfe3f6ae6617a7b8acb75dfddc9f3ed">_DMA_CHENS_CH5ENS_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga5bfe3f6ae6617a7b8acb75dfddc9f3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41032d5e16ae0f03ef3c279e2aa3f17d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga41032d5e16ae0f03ef3c279e2aa3f17d">_DMA_CHENS_CH5ENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga41032d5e16ae0f03ef3c279e2aa3f17d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga068efb5cb719eb8d9f591e76a78b136e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga068efb5cb719eb8d9f591e76a78b136e">DMA_CHENS_CH5ENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga41032d5e16ae0f03ef3c279e2aa3f17d">_DMA_CHENS_CH5ENS_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga068efb5cb719eb8d9f591e76a78b136e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga190283bb0acb91747300cb626daccc28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga190283bb0acb91747300cb626daccc28">DMA_CHENS_CH6ENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga190283bb0acb91747300cb626daccc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4a25ec734c3986fa5e5e976a7d61dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabd4a25ec734c3986fa5e5e976a7d61dd">_DMA_CHENS_CH6ENS_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gabd4a25ec734c3986fa5e5e976a7d61dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698fb10be38d3203f1eec52f4ea48782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga698fb10be38d3203f1eec52f4ea48782">_DMA_CHENS_CH6ENS_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:ga698fb10be38d3203f1eec52f4ea48782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39200e633a8956bfd3f45d481cbb93e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga39200e633a8956bfd3f45d481cbb93e7">_DMA_CHENS_CH6ENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga39200e633a8956bfd3f45d481cbb93e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0534fd1a6332e406680cfec4c6ceec99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0534fd1a6332e406680cfec4c6ceec99">DMA_CHENS_CH6ENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga39200e633a8956bfd3f45d481cbb93e7">_DMA_CHENS_CH6ENS_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga0534fd1a6332e406680cfec4c6ceec99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3c2c531617e753d553d14b12819eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6e3c2c531617e753d553d14b12819eea">DMA_CHENS_CH7ENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:ga6e3c2c531617e753d553d14b12819eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0733223033bd8228911af3bd6854111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae0733223033bd8228911af3bd6854111">_DMA_CHENS_CH7ENS_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gae0733223033bd8228911af3bd6854111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d83256777413c8d76b70f846af1a4d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3d83256777413c8d76b70f846af1a4d1">_DMA_CHENS_CH7ENS_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga3d83256777413c8d76b70f846af1a4d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf6f88ccf1232816d49602ef0d9c656a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaf6f88ccf1232816d49602ef0d9c656a">_DMA_CHENS_CH7ENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaaf6f88ccf1232816d49602ef0d9c656a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ee6562bab6970ee4eeefc6b54291d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9ee6562bab6970ee4eeefc6b54291d2d">DMA_CHENS_CH7ENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaf6f88ccf1232816d49602ef0d9c656a">_DMA_CHENS_CH7ENS_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:ga9ee6562bab6970ee4eeefc6b54291d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf11da6df50cb5739995516caa814c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabf11da6df50cb5739995516caa814c7f">DMA_CHENS_CH8ENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:gabf11da6df50cb5739995516caa814c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f1a1485e60c537eb60d471cb15838f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad6f1a1485e60c537eb60d471cb15838f">_DMA_CHENS_CH8ENS_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gad6f1a1485e60c537eb60d471cb15838f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b226c5451e67eec714d9de7916eaaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga95b226c5451e67eec714d9de7916eaaa">_DMA_CHENS_CH8ENS_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:ga95b226c5451e67eec714d9de7916eaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2a131d40b54bc50fc7f2f8ba703af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1f2a131d40b54bc50fc7f2f8ba703af8">_DMA_CHENS_CH8ENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1f2a131d40b54bc50fc7f2f8ba703af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27c6548b09325bcb948f86407646fcf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga27c6548b09325bcb948f86407646fcf4">DMA_CHENS_CH8ENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1f2a131d40b54bc50fc7f2f8ba703af8">_DMA_CHENS_CH8ENS_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga27c6548b09325bcb948f86407646fcf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80cf6e3672d392d8d77b7696c02556c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga80cf6e3672d392d8d77b7696c02556c9">DMA_CHENS_CH9ENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:ga80cf6e3672d392d8d77b7696c02556c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7871fbd52468c5a91b9585bcf263ae40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7871fbd52468c5a91b9585bcf263ae40">_DMA_CHENS_CH9ENS_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga7871fbd52468c5a91b9585bcf263ae40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf444ad8ccda97558c537882c9f0f9353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf444ad8ccda97558c537882c9f0f9353">_DMA_CHENS_CH9ENS_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:gaf444ad8ccda97558c537882c9f0f9353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b2b857dd9dcf4d0a560cb93bd2a603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga42b2b857dd9dcf4d0a560cb93bd2a603">_DMA_CHENS_CH9ENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga42b2b857dd9dcf4d0a560cb93bd2a603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952696ad6d4adbfbf9919c24721813f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga952696ad6d4adbfbf9919c24721813f3">DMA_CHENS_CH9ENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga42b2b857dd9dcf4d0a560cb93bd2a603">_DMA_CHENS_CH9ENS_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga952696ad6d4adbfbf9919c24721813f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe2ee5c98d77008334f4b7c59d8cd23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6fe2ee5c98d77008334f4b7c59d8cd23">DMA_CHENS_CH10ENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga6fe2ee5c98d77008334f4b7c59d8cd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac038c182c193c2eab7d9d152aefc5ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac038c182c193c2eab7d9d152aefc5ac8">_DMA_CHENS_CH10ENS_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gac038c182c193c2eab7d9d152aefc5ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d9b9a2534baa0d9f2ce2811794ff26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad3d9b9a2534baa0d9f2ce2811794ff26">_DMA_CHENS_CH10ENS_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:gad3d9b9a2534baa0d9f2ce2811794ff26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7de697e4894108f6620291f6d6c64d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa7de697e4894108f6620291f6d6c64d5">_DMA_CHENS_CH10ENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa7de697e4894108f6620291f6d6c64d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d1ce81f8820a9a257b0a8e5acf32667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9d1ce81f8820a9a257b0a8e5acf32667">DMA_CHENS_CH10ENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa7de697e4894108f6620291f6d6c64d5">_DMA_CHENS_CH10ENS_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:ga9d1ce81f8820a9a257b0a8e5acf32667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe6ec14fa61f48b543cb69d09bb6ac3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafe6ec14fa61f48b543cb69d09bb6ac3e">DMA_CHENS_CH11ENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:gafe6ec14fa61f48b543cb69d09bb6ac3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea733d01cddc2a9755a3a611a9adecc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaea733d01cddc2a9755a3a611a9adecc9">_DMA_CHENS_CH11ENS_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gaea733d01cddc2a9755a3a611a9adecc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65fe12938f07c34fd3abdb66befd5659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga65fe12938f07c34fd3abdb66befd5659">_DMA_CHENS_CH11ENS_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga65fe12938f07c34fd3abdb66befd5659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaac0bd93146f5fb89524ce3bd4d1dc70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaac0bd93146f5fb89524ce3bd4d1dc70">_DMA_CHENS_CH11ENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaaac0bd93146f5fb89524ce3bd4d1dc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcac1e7d48b1bdb8b6c036841108752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaadcac1e7d48b1bdb8b6c036841108752">DMA_CHENS_CH11ENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaac0bd93146f5fb89524ce3bd4d1dc70">_DMA_CHENS_CH11ENS_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:gaadcac1e7d48b1bdb8b6c036841108752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf124dfd05cc858565d57878ecc4731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5cf124dfd05cc858565d57878ecc4731">_DMA_CHENC_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5cf124dfd05cc858565d57878ecc4731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae655e8c5e567264285610b6a59988bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae655e8c5e567264285610b6a59988bb5">_DMA_CHENC_MASK</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:gae655e8c5e567264285610b6a59988bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d5d3d575383435cd1d1b6e2d9dee92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga35d5d3d575383435cd1d1b6e2d9dee92">DMA_CHENC_CH0ENC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga35d5d3d575383435cd1d1b6e2d9dee92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25df885eed3ced50e60fac7552abb351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga25df885eed3ced50e60fac7552abb351">_DMA_CHENC_CH0ENC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga25df885eed3ced50e60fac7552abb351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1238fee8a8084ebe3e39543ecf05ef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab1238fee8a8084ebe3e39543ecf05ef5">_DMA_CHENC_CH0ENC_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gab1238fee8a8084ebe3e39543ecf05ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab588706dc25fa04b5945b43ef514d4bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab588706dc25fa04b5945b43ef514d4bf">_DMA_CHENC_CH0ENC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab588706dc25fa04b5945b43ef514d4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22202f4a64dfa718aaf6b667ad1b15ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga22202f4a64dfa718aaf6b667ad1b15ef">DMA_CHENC_CH0ENC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab588706dc25fa04b5945b43ef514d4bf">_DMA_CHENC_CH0ENC_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga22202f4a64dfa718aaf6b667ad1b15ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b366c4cfe34b7b22702032ad2d4847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga92b366c4cfe34b7b22702032ad2d4847">DMA_CHENC_CH1ENC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga92b366c4cfe34b7b22702032ad2d4847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab606f7252bcbdb2e8ba7914a26bcb88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab606f7252bcbdb2e8ba7914a26bcb88e">_DMA_CHENC_CH1ENC_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab606f7252bcbdb2e8ba7914a26bcb88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a664be5f4736458a91c02bf44e2e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga73a664be5f4736458a91c02bf44e2e21">_DMA_CHENC_CH1ENC_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga73a664be5f4736458a91c02bf44e2e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab115bba94ad1583a5bae09e6c89e4105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab115bba94ad1583a5bae09e6c89e4105">_DMA_CHENC_CH1ENC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab115bba94ad1583a5bae09e6c89e4105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48471b34b4eaa83749604aa4dc83500d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga48471b34b4eaa83749604aa4dc83500d">DMA_CHENC_CH1ENC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab115bba94ad1583a5bae09e6c89e4105">_DMA_CHENC_CH1ENC_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga48471b34b4eaa83749604aa4dc83500d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a944b622e28ac37ee730883b14f13e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae7a944b622e28ac37ee730883b14f13e">DMA_CHENC_CH2ENC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gae7a944b622e28ac37ee730883b14f13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37f39bf65a4c524a2a09956485aec14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae37f39bf65a4c524a2a09956485aec14">_DMA_CHENC_CH2ENC_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae37f39bf65a4c524a2a09956485aec14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0f7a78109d735f115c2042b5cb18bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9a0f7a78109d735f115c2042b5cb18bb">_DMA_CHENC_CH2ENC_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga9a0f7a78109d735f115c2042b5cb18bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga836a32303a9068cd5568b9e09120130e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga836a32303a9068cd5568b9e09120130e">_DMA_CHENC_CH2ENC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga836a32303a9068cd5568b9e09120130e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9306ee3c7a4b45e9738c41aacab103a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9306ee3c7a4b45e9738c41aacab103a0">DMA_CHENC_CH2ENC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga836a32303a9068cd5568b9e09120130e">_DMA_CHENC_CH2ENC_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga9306ee3c7a4b45e9738c41aacab103a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca64b255430ca1e8549a09a8e4ae1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaafca64b255430ca1e8549a09a8e4ae1a">DMA_CHENC_CH3ENC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:gaafca64b255430ca1e8549a09a8e4ae1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0830337a5ada3c946ff9f56e1e87086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa0830337a5ada3c946ff9f56e1e87086">_DMA_CHENC_CH3ENC_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaa0830337a5ada3c946ff9f56e1e87086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf670e44e71e6ef9e84f9076e292e36b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadf670e44e71e6ef9e84f9076e292e36b">_DMA_CHENC_CH3ENC_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gadf670e44e71e6ef9e84f9076e292e36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736c2fe973ea209babd6288e6bf88a60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga736c2fe973ea209babd6288e6bf88a60">_DMA_CHENC_CH3ENC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga736c2fe973ea209babd6288e6bf88a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db5df14316e43cfa5f7842f8e860782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5db5df14316e43cfa5f7842f8e860782">DMA_CHENC_CH3ENC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga736c2fe973ea209babd6288e6bf88a60">_DMA_CHENC_CH3ENC_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga5db5df14316e43cfa5f7842f8e860782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a59bd0e20eb593fa2fa7b108233f910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2a59bd0e20eb593fa2fa7b108233f910">DMA_CHENC_CH4ENC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga2a59bd0e20eb593fa2fa7b108233f910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545e8bf9c90be22cf7adacc61f8a9159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga545e8bf9c90be22cf7adacc61f8a9159">_DMA_CHENC_CH4ENC_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga545e8bf9c90be22cf7adacc61f8a9159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae82793be0258c25d2b941291b28de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1ae82793be0258c25d2b941291b28de1">_DMA_CHENC_CH4ENC_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga1ae82793be0258c25d2b941291b28de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f330169e746d4779caf43970493d001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8f330169e746d4779caf43970493d001">_DMA_CHENC_CH4ENC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8f330169e746d4779caf43970493d001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7fc3bb626e7546deb81477d2e53376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabe7fc3bb626e7546deb81477d2e53376">DMA_CHENC_CH4ENC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8f330169e746d4779caf43970493d001">_DMA_CHENC_CH4ENC_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gabe7fc3bb626e7546deb81477d2e53376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga814e04dc0c32cddab505146788d0ae4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga814e04dc0c32cddab505146788d0ae4b">DMA_CHENC_CH5ENC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga814e04dc0c32cddab505146788d0ae4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84d17e626c4e8243c86e34e9727725b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga84d17e626c4e8243c86e34e9727725b1">_DMA_CHENC_CH5ENC_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga84d17e626c4e8243c86e34e9727725b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949d0c96c97f14e87bfca1a41bca2783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga949d0c96c97f14e87bfca1a41bca2783">_DMA_CHENC_CH5ENC_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga949d0c96c97f14e87bfca1a41bca2783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4c13147148fe8747dd9ff1984ab227a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf4c13147148fe8747dd9ff1984ab227a">_DMA_CHENC_CH5ENC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf4c13147148fe8747dd9ff1984ab227a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d89067953cfccc9e2b0a95b9e621c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8d89067953cfccc9e2b0a95b9e621c4c">DMA_CHENC_CH5ENC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf4c13147148fe8747dd9ff1984ab227a">_DMA_CHENC_CH5ENC_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga8d89067953cfccc9e2b0a95b9e621c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a15bb12b68232f9f28b9d4c582e297c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8a15bb12b68232f9f28b9d4c582e297c">DMA_CHENC_CH6ENC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga8a15bb12b68232f9f28b9d4c582e297c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27b3ada0f2c4d057dddf4f60eb96c46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa27b3ada0f2c4d057dddf4f60eb96c46">_DMA_CHENC_CH6ENC_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaa27b3ada0f2c4d057dddf4f60eb96c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8821fa425f26d44ec370b03e7fc9e53c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8821fa425f26d44ec370b03e7fc9e53c">_DMA_CHENC_CH6ENC_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:ga8821fa425f26d44ec370b03e7fc9e53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef92f55e7ddb69faa2229d12f8ea697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4ef92f55e7ddb69faa2229d12f8ea697">_DMA_CHENC_CH6ENC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4ef92f55e7ddb69faa2229d12f8ea697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga440b092eccad17d223dbcf81d59d060b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga440b092eccad17d223dbcf81d59d060b">DMA_CHENC_CH6ENC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4ef92f55e7ddb69faa2229d12f8ea697">_DMA_CHENC_CH6ENC_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga440b092eccad17d223dbcf81d59d060b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf4e427fc2bd2c0fd779fb444a523b22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacf4e427fc2bd2c0fd779fb444a523b22">DMA_CHENC_CH7ENC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:gacf4e427fc2bd2c0fd779fb444a523b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5eee8b40e7b6e34d8460cef27dbbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0b5eee8b40e7b6e34d8460cef27dbbe5">_DMA_CHENC_CH7ENC_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga0b5eee8b40e7b6e34d8460cef27dbbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1820a7f22b8240dd74718bb954d382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5e1820a7f22b8240dd74718bb954d382">_DMA_CHENC_CH7ENC_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga5e1820a7f22b8240dd74718bb954d382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa40033c545e9a9fca9d20771b9034ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa40033c545e9a9fca9d20771b9034ce2">_DMA_CHENC_CH7ENC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa40033c545e9a9fca9d20771b9034ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101f2d1e3ac8e6f02499d498abbef812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga101f2d1e3ac8e6f02499d498abbef812">DMA_CHENC_CH7ENC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa40033c545e9a9fca9d20771b9034ce2">_DMA_CHENC_CH7ENC_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:ga101f2d1e3ac8e6f02499d498abbef812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52593a18d62a13949337ce8a9c6930c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga52593a18d62a13949337ce8a9c6930c1">DMA_CHENC_CH8ENC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:ga52593a18d62a13949337ce8a9c6930c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga572055da09a5bb51f2a736337dc2cba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga572055da09a5bb51f2a736337dc2cba1">_DMA_CHENC_CH8ENC_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga572055da09a5bb51f2a736337dc2cba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a6d09ce7e2004c182af5f5ee21c682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga90a6d09ce7e2004c182af5f5ee21c682">_DMA_CHENC_CH8ENC_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:ga90a6d09ce7e2004c182af5f5ee21c682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b08e24bd4309899b6264f090871c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad2b08e24bd4309899b6264f090871c12">_DMA_CHENC_CH8ENC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad2b08e24bd4309899b6264f090871c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346cc75b109ebf1a5dcd2f3768a4a401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga346cc75b109ebf1a5dcd2f3768a4a401">DMA_CHENC_CH8ENC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad2b08e24bd4309899b6264f090871c12">_DMA_CHENC_CH8ENC_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga346cc75b109ebf1a5dcd2f3768a4a401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a1769da52b325cbe839c2b21520eca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6a1769da52b325cbe839c2b21520eca1">DMA_CHENC_CH9ENC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:ga6a1769da52b325cbe839c2b21520eca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7106fee22b3f8a238e25fc0e7168a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa7106fee22b3f8a238e25fc0e7168a44">_DMA_CHENC_CH9ENC_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gaa7106fee22b3f8a238e25fc0e7168a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cfc4fc0d0d769ec54141b116249e0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0cfc4fc0d0d769ec54141b116249e0af">_DMA_CHENC_CH9ENC_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:ga0cfc4fc0d0d769ec54141b116249e0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986cd331b055ec61492879f6571aec9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga986cd331b055ec61492879f6571aec9f">_DMA_CHENC_CH9ENC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga986cd331b055ec61492879f6571aec9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb5b73815b5eaa42946b51548d2a1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3cb5b73815b5eaa42946b51548d2a1dc">DMA_CHENC_CH9ENC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga986cd331b055ec61492879f6571aec9f">_DMA_CHENC_CH9ENC_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga3cb5b73815b5eaa42946b51548d2a1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98b7473029e41853f7bde3eed34ce454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga98b7473029e41853f7bde3eed34ce454">DMA_CHENC_CH10ENC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga98b7473029e41853f7bde3eed34ce454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6955f87cc0f295e9e996e4dc12c3856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad6955f87cc0f295e9e996e4dc12c3856">_DMA_CHENC_CH10ENC_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gad6955f87cc0f295e9e996e4dc12c3856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a4bdf60491692fac0dc38e002eff34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga52a4bdf60491692fac0dc38e002eff34">_DMA_CHENC_CH10ENC_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga52a4bdf60491692fac0dc38e002eff34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085988f8a45e7c1b6d84a22e7d44fff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga085988f8a45e7c1b6d84a22e7d44fff1">_DMA_CHENC_CH10ENC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga085988f8a45e7c1b6d84a22e7d44fff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17be851557156c993de7c21baba6ae16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga17be851557156c993de7c21baba6ae16">DMA_CHENC_CH10ENC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga085988f8a45e7c1b6d84a22e7d44fff1">_DMA_CHENC_CH10ENC_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:ga17be851557156c993de7c21baba6ae16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7543948438d6fc9aface3c6d971d9eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7543948438d6fc9aface3c6d971d9eb2">DMA_CHENC_CH11ENC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:ga7543948438d6fc9aface3c6d971d9eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bcf1bbc6a65c800b476b70b1c4cfb52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2bcf1bbc6a65c800b476b70b1c4cfb52">_DMA_CHENC_CH11ENC_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga2bcf1bbc6a65c800b476b70b1c4cfb52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07ac3d3d9736b357735928c77bf3ca99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga07ac3d3d9736b357735928c77bf3ca99">_DMA_CHENC_CH11ENC_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga07ac3d3d9736b357735928c77bf3ca99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebaacdf9bcf68514e2af72c76cbce71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9ebaacdf9bcf68514e2af72c76cbce71">_DMA_CHENC_CH11ENC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9ebaacdf9bcf68514e2af72c76cbce71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4606a06f3f6eb90177919951762e9f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4606a06f3f6eb90177919951762e9f26">DMA_CHENC_CH11ENC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9ebaacdf9bcf68514e2af72c76cbce71">_DMA_CHENC_CH11ENC_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga4606a06f3f6eb90177919951762e9f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd2d2f322ee761ff5024ff8a2fb5e8f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadd2d2f322ee761ff5024ff8a2fb5e8f5">_DMA_CHALTS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gadd2d2f322ee761ff5024ff8a2fb5e8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b14de47152c5c6c322be59ebc86165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga81b14de47152c5c6c322be59ebc86165">_DMA_CHALTS_MASK</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:ga81b14de47152c5c6c322be59ebc86165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga613418fb0799e7247179ac93163a767f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga613418fb0799e7247179ac93163a767f">DMA_CHALTS_CH0ALTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga613418fb0799e7247179ac93163a767f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51b3fceeffcc0e9231309783e03554a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad51b3fceeffcc0e9231309783e03554a">_DMA_CHALTS_CH0ALTS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad51b3fceeffcc0e9231309783e03554a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc3fb8a648065a1ac88355ef85e44ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9bc3fb8a648065a1ac88355ef85e44ab">_DMA_CHALTS_CH0ALTS_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga9bc3fb8a648065a1ac88355ef85e44ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d751c15deaf5e136fa7566b53bb7b85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1d751c15deaf5e136fa7566b53bb7b85">_DMA_CHALTS_CH0ALTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1d751c15deaf5e136fa7566b53bb7b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa54ec7c7973183897876c530f978a9f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa54ec7c7973183897876c530f978a9f0">DMA_CHALTS_CH0ALTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1d751c15deaf5e136fa7566b53bb7b85">_DMA_CHALTS_CH0ALTS_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaa54ec7c7973183897876c530f978a9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83167edd154a5daf99c8608100088b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab83167edd154a5daf99c8608100088b7">DMA_CHALTS_CH1ALTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gab83167edd154a5daf99c8608100088b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4899bc261cdbce884efb93f469043ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf4899bc261cdbce884efb93f469043ca">_DMA_CHALTS_CH1ALTS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf4899bc261cdbce884efb93f469043ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace50c041a428cae2ea015975e83bc88c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gace50c041a428cae2ea015975e83bc88c">_DMA_CHALTS_CH1ALTS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:gace50c041a428cae2ea015975e83bc88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9df90a3330bfbe42989aeb0b0a51aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae9df90a3330bfbe42989aeb0b0a51aa7">_DMA_CHALTS_CH1ALTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae9df90a3330bfbe42989aeb0b0a51aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae49b3527d4de1e9723906f5fc035356c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae49b3527d4de1e9723906f5fc035356c">DMA_CHALTS_CH1ALTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae9df90a3330bfbe42989aeb0b0a51aa7">_DMA_CHALTS_CH1ALTS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gae49b3527d4de1e9723906f5fc035356c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7738cfbf25a156a773026b9c28c37dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7738cfbf25a156a773026b9c28c37dda">DMA_CHALTS_CH2ALTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga7738cfbf25a156a773026b9c28c37dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0790f60d53f14a8dc68b08cada62c0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0790f60d53f14a8dc68b08cada62c0d3">_DMA_CHALTS_CH2ALTS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0790f60d53f14a8dc68b08cada62c0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd21971d2efbd628393c7b103e60e44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabd21971d2efbd628393c7b103e60e44e">_DMA_CHALTS_CH2ALTS_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:gabd21971d2efbd628393c7b103e60e44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a779c0d25a8c02f43ecb54aed976488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1a779c0d25a8c02f43ecb54aed976488">_DMA_CHALTS_CH2ALTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1a779c0d25a8c02f43ecb54aed976488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa706c71ab018584bac1aad5d2ece3001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa706c71ab018584bac1aad5d2ece3001">DMA_CHALTS_CH2ALTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1a779c0d25a8c02f43ecb54aed976488">_DMA_CHALTS_CH2ALTS_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:gaa706c71ab018584bac1aad5d2ece3001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048035204cf3ed4cfd6ec1427d460670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga048035204cf3ed4cfd6ec1427d460670">DMA_CHALTS_CH3ALTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga048035204cf3ed4cfd6ec1427d460670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1155cfe68203851c1bebb3d4d4f03086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1155cfe68203851c1bebb3d4d4f03086">_DMA_CHALTS_CH3ALTS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga1155cfe68203851c1bebb3d4d4f03086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa044a2da0ded76c66829de8cc4a8f111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa044a2da0ded76c66829de8cc4a8f111">_DMA_CHALTS_CH3ALTS_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gaa044a2da0ded76c66829de8cc4a8f111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8b2b1a9b3d4f1319a06eef43db6b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5d8b2b1a9b3d4f1319a06eef43db6b90">_DMA_CHALTS_CH3ALTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5d8b2b1a9b3d4f1319a06eef43db6b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a7345f778eb92be85705a2fe433fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf2a7345f778eb92be85705a2fe433fe5">DMA_CHALTS_CH3ALTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5d8b2b1a9b3d4f1319a06eef43db6b90">_DMA_CHALTS_CH3ALTS_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:gaf2a7345f778eb92be85705a2fe433fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe171b8d3b83c8b2586d28c2307ad7a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafe171b8d3b83c8b2586d28c2307ad7a5">DMA_CHALTS_CH4ALTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gafe171b8d3b83c8b2586d28c2307ad7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf87adc0c8f14b0234910df5541c8890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabf87adc0c8f14b0234910df5541c8890">_DMA_CHALTS_CH4ALTS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gabf87adc0c8f14b0234910df5541c8890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2f0cd787b6a346eabb36d1d409f039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4d2f0cd787b6a346eabb36d1d409f039">_DMA_CHALTS_CH4ALTS_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga4d2f0cd787b6a346eabb36d1d409f039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d9749531ef2a53d366bdb830147b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa2d9749531ef2a53d366bdb830147b04">_DMA_CHALTS_CH4ALTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa2d9749531ef2a53d366bdb830147b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4677c4f84edfdf13ea4e47a1ce5ce302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4677c4f84edfdf13ea4e47a1ce5ce302">DMA_CHALTS_CH4ALTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa2d9749531ef2a53d366bdb830147b04">_DMA_CHALTS_CH4ALTS_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga4677c4f84edfdf13ea4e47a1ce5ce302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d696693fdcc69510ed4972dbba5117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga39d696693fdcc69510ed4972dbba5117">DMA_CHALTS_CH5ALTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga39d696693fdcc69510ed4972dbba5117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121284eb531163dd58ce38e9362e6516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga121284eb531163dd58ce38e9362e6516">_DMA_CHALTS_CH5ALTS_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga121284eb531163dd58ce38e9362e6516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542e3984b5a30b7ce8eb6ac8d5d2d3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga542e3984b5a30b7ce8eb6ac8d5d2d3d8">_DMA_CHALTS_CH5ALTS_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga542e3984b5a30b7ce8eb6ac8d5d2d3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15027780bd30bc27e88b390e665e9e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga15027780bd30bc27e88b390e665e9e10">_DMA_CHALTS_CH5ALTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga15027780bd30bc27e88b390e665e9e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac30002e404beee68eb6f4af5038ab77d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac30002e404beee68eb6f4af5038ab77d">DMA_CHALTS_CH5ALTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga15027780bd30bc27e88b390e665e9e10">_DMA_CHALTS_CH5ALTS_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gac30002e404beee68eb6f4af5038ab77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51ad45da88a8e5b6638134fe6884466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad51ad45da88a8e5b6638134fe6884466">DMA_CHALTS_CH6ALTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:gad51ad45da88a8e5b6638134fe6884466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cfa8b06043bc6e968c6b122216776ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6cfa8b06043bc6e968c6b122216776ab">_DMA_CHALTS_CH6ALTS_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga6cfa8b06043bc6e968c6b122216776ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29e1cabedc9810174b78207bca360a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac29e1cabedc9810174b78207bca360a6">_DMA_CHALTS_CH6ALTS_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:gac29e1cabedc9810174b78207bca360a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4483dd9ad698bdda9bfca54254431e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4483dd9ad698bdda9bfca54254431e94">_DMA_CHALTS_CH6ALTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4483dd9ad698bdda9bfca54254431e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga198af2b8de4a57c6096ab48710e49b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga198af2b8de4a57c6096ab48710e49b0a">DMA_CHALTS_CH6ALTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4483dd9ad698bdda9bfca54254431e94">_DMA_CHALTS_CH6ALTS_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga198af2b8de4a57c6096ab48710e49b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e9c3f1e31e9837fc7015a96daeb823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad4e9c3f1e31e9837fc7015a96daeb823">DMA_CHALTS_CH7ALTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:gad4e9c3f1e31e9837fc7015a96daeb823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga708c0a7245362c46e099dc083d058950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga708c0a7245362c46e099dc083d058950">_DMA_CHALTS_CH7ALTS_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga708c0a7245362c46e099dc083d058950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f5df17c6fac8cd74925a12aae96938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga78f5df17c6fac8cd74925a12aae96938">_DMA_CHALTS_CH7ALTS_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga78f5df17c6fac8cd74925a12aae96938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57528b2d0c4b50168f19ecae71e6e879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga57528b2d0c4b50168f19ecae71e6e879">_DMA_CHALTS_CH7ALTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga57528b2d0c4b50168f19ecae71e6e879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f110c61c91062a032cfd5b05642102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga57f110c61c91062a032cfd5b05642102">DMA_CHALTS_CH7ALTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga57528b2d0c4b50168f19ecae71e6e879">_DMA_CHALTS_CH7ALTS_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:ga57f110c61c91062a032cfd5b05642102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26820fd0ac3e27a03de3b3ce4f879f39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga26820fd0ac3e27a03de3b3ce4f879f39">DMA_CHALTS_CH8ALTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:ga26820fd0ac3e27a03de3b3ce4f879f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0541f3f921a05def06dc790a4a66fcda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0541f3f921a05def06dc790a4a66fcda">_DMA_CHALTS_CH8ALTS_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga0541f3f921a05def06dc790a4a66fcda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef41c668a65a955b39d1f3d42567bb1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaef41c668a65a955b39d1f3d42567bb1e">_DMA_CHALTS_CH8ALTS_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:gaef41c668a65a955b39d1f3d42567bb1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga580c773e2e85e1f6f99b2bdb6e573262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga580c773e2e85e1f6f99b2bdb6e573262">_DMA_CHALTS_CH8ALTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga580c773e2e85e1f6f99b2bdb6e573262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d33acd5d669eb5618aee4502d282dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6d33acd5d669eb5618aee4502d282dd1">DMA_CHALTS_CH8ALTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga580c773e2e85e1f6f99b2bdb6e573262">_DMA_CHALTS_CH8ALTS_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga6d33acd5d669eb5618aee4502d282dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf39ee42cff9f15084736c24c9ef0ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabf39ee42cff9f15084736c24c9ef0ca1">DMA_CHALTS_CH9ALTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:gabf39ee42cff9f15084736c24c9ef0ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3c0d8ef706e492b27008abff4aedc4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac3c0d8ef706e492b27008abff4aedc4f">_DMA_CHALTS_CH9ALTS_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gac3c0d8ef706e492b27008abff4aedc4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8a99dc67b02d30bc235a55b87934026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf8a99dc67b02d30bc235a55b87934026">_DMA_CHALTS_CH9ALTS_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:gaf8a99dc67b02d30bc235a55b87934026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8b37cb213d996c36d08b9c58dec685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8b8b37cb213d996c36d08b9c58dec685">_DMA_CHALTS_CH9ALTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8b8b37cb213d996c36d08b9c58dec685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc380007c7d15da2e6be632a1ace2f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaafc380007c7d15da2e6be632a1ace2f6">DMA_CHALTS_CH9ALTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8b8b37cb213d996c36d08b9c58dec685">_DMA_CHALTS_CH9ALTS_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:gaafc380007c7d15da2e6be632a1ace2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08034913d75eb92bb0b629d37abce841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga08034913d75eb92bb0b629d37abce841">DMA_CHALTS_CH10ALTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga08034913d75eb92bb0b629d37abce841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87780cc9170052bce03fcbedcc1acf19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga87780cc9170052bce03fcbedcc1acf19">_DMA_CHALTS_CH10ALTS_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga87780cc9170052bce03fcbedcc1acf19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5c69460f6033d299981ae14215298d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafa5c69460f6033d299981ae14215298d">_DMA_CHALTS_CH10ALTS_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:gafa5c69460f6033d299981ae14215298d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7796cc1354b2183ef01ad636ae31927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf7796cc1354b2183ef01ad636ae31927">_DMA_CHALTS_CH10ALTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf7796cc1354b2183ef01ad636ae31927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0316b76486e5be2cfe327b0e5affbc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac0316b76486e5be2cfe327b0e5affbc3">DMA_CHALTS_CH10ALTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf7796cc1354b2183ef01ad636ae31927">_DMA_CHALTS_CH10ALTS_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:gac0316b76486e5be2cfe327b0e5affbc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5230f4d1dd6ef2fa40549a5d47986816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5230f4d1dd6ef2fa40549a5d47986816">DMA_CHALTS_CH11ALTS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:ga5230f4d1dd6ef2fa40549a5d47986816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b578c7753fa001c037e3da53e909997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9b578c7753fa001c037e3da53e909997">_DMA_CHALTS_CH11ALTS_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga9b578c7753fa001c037e3da53e909997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29372f7e48f003830f1b6f26bc13a092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga29372f7e48f003830f1b6f26bc13a092">_DMA_CHALTS_CH11ALTS_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga29372f7e48f003830f1b6f26bc13a092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ecf39cb763b1589cbf46b1cb76de97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa2ecf39cb763b1589cbf46b1cb76de97">_DMA_CHALTS_CH11ALTS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa2ecf39cb763b1589cbf46b1cb76de97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5201be6feca54a881287b26e74df2a0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5201be6feca54a881287b26e74df2a0e">DMA_CHALTS_CH11ALTS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa2ecf39cb763b1589cbf46b1cb76de97">_DMA_CHALTS_CH11ALTS_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga5201be6feca54a881287b26e74df2a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eec0d07ba3840c14c15ea38d6aa085b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0eec0d07ba3840c14c15ea38d6aa085b">_DMA_CHALTC_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0eec0d07ba3840c14c15ea38d6aa085b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc36f2eabc3184da58fc37032217f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8cc36f2eabc3184da58fc37032217f38">_DMA_CHALTC_MASK</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:ga8cc36f2eabc3184da58fc37032217f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511af0db142c89640d5a701e356c0300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga511af0db142c89640d5a701e356c0300">DMA_CHALTC_CH0ALTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga511af0db142c89640d5a701e356c0300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74de4494b5cee26a310e232f67cbff3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga74de4494b5cee26a310e232f67cbff3d">_DMA_CHALTC_CH0ALTC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga74de4494b5cee26a310e232f67cbff3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60adf7c7300beb0d0e02ff40cd5c4be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga60adf7c7300beb0d0e02ff40cd5c4be4">_DMA_CHALTC_CH0ALTC_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga60adf7c7300beb0d0e02ff40cd5c4be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e677040d3f7a08d35010caae94fffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga26e677040d3f7a08d35010caae94fffc">_DMA_CHALTC_CH0ALTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga26e677040d3f7a08d35010caae94fffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3881163fa7d248ce6e5dc219e18ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7a3881163fa7d248ce6e5dc219e18ea7">DMA_CHALTC_CH0ALTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga26e677040d3f7a08d35010caae94fffc">_DMA_CHALTC_CH0ALTC_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga7a3881163fa7d248ce6e5dc219e18ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e2f045a0534efd76fdc2da493605a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga05e2f045a0534efd76fdc2da493605a9">DMA_CHALTC_CH1ALTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga05e2f045a0534efd76fdc2da493605a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a663045d7110eaf87337a4d96367181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7a663045d7110eaf87337a4d96367181">_DMA_CHALTC_CH1ALTC_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7a663045d7110eaf87337a4d96367181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4958f96c46f64aecc75e34f98a5f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9c4958f96c46f64aecc75e34f98a5f00">_DMA_CHALTC_CH1ALTC_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga9c4958f96c46f64aecc75e34f98a5f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf759837436d1cf793175452481799715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf759837436d1cf793175452481799715">_DMA_CHALTC_CH1ALTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf759837436d1cf793175452481799715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0341c20dbbcffd9a67a7cf7269e4cb09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0341c20dbbcffd9a67a7cf7269e4cb09">DMA_CHALTC_CH1ALTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf759837436d1cf793175452481799715">_DMA_CHALTC_CH1ALTC_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga0341c20dbbcffd9a67a7cf7269e4cb09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5def0cf4048c90fc2e1546324c245c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5def0cf4048c90fc2e1546324c245c08">DMA_CHALTC_CH2ALTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga5def0cf4048c90fc2e1546324c245c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e3488182fb1b3c8961de0002084dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga75e3488182fb1b3c8961de0002084dfc">_DMA_CHALTC_CH2ALTC_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga75e3488182fb1b3c8961de0002084dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5cfee97763a6400e6a2a2201c2fb658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf5cfee97763a6400e6a2a2201c2fb658">_DMA_CHALTC_CH2ALTC_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:gaf5cfee97763a6400e6a2a2201c2fb658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbbeffa6a1b2c850ee7f462bba2093f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8fbbeffa6a1b2c850ee7f462bba2093f">_DMA_CHALTC_CH2ALTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8fbbeffa6a1b2c850ee7f462bba2093f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f75f8149bbdf4535c58b092fd31d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga37f75f8149bbdf4535c58b092fd31d66">DMA_CHALTC_CH2ALTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8fbbeffa6a1b2c850ee7f462bba2093f">_DMA_CHALTC_CH2ALTC_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga37f75f8149bbdf4535c58b092fd31d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24257997abb94b463b9c104e43a01ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga24257997abb94b463b9c104e43a01ce2">DMA_CHALTC_CH3ALTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga24257997abb94b463b9c104e43a01ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60134fe3ab56879a61b8ab8311dd3cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga60134fe3ab56879a61b8ab8311dd3cc6">_DMA_CHALTC_CH3ALTC_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga60134fe3ab56879a61b8ab8311dd3cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b9ed6e6bd1fadbab12598a2ceaab28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab1b9ed6e6bd1fadbab12598a2ceaab28">_DMA_CHALTC_CH3ALTC_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gab1b9ed6e6bd1fadbab12598a2ceaab28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db54974f58057d62d944d39ff80e564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4db54974f58057d62d944d39ff80e564">_DMA_CHALTC_CH3ALTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4db54974f58057d62d944d39ff80e564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214964bfec83e6643b7991ff93b7d4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga214964bfec83e6643b7991ff93b7d4e7">DMA_CHALTC_CH3ALTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4db54974f58057d62d944d39ff80e564">_DMA_CHALTC_CH3ALTC_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga214964bfec83e6643b7991ff93b7d4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a7dec837ee6581822cb8f74a259409c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8a7dec837ee6581822cb8f74a259409c">DMA_CHALTC_CH4ALTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga8a7dec837ee6581822cb8f74a259409c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc2b10b705b42acf05843198082b9e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6fc2b10b705b42acf05843198082b9e1">_DMA_CHALTC_CH4ALTC_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga6fc2b10b705b42acf05843198082b9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga870d5759441a8fe6a06f8e5c63aa8d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga870d5759441a8fe6a06f8e5c63aa8d55">_DMA_CHALTC_CH4ALTC_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga870d5759441a8fe6a06f8e5c63aa8d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad580715adb266598509822ba66ee17d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad580715adb266598509822ba66ee17d5">_DMA_CHALTC_CH4ALTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad580715adb266598509822ba66ee17d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c0f465ac102c5932c5c10e8cbff788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga28c0f465ac102c5932c5c10e8cbff788">DMA_CHALTC_CH4ALTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad580715adb266598509822ba66ee17d5">_DMA_CHALTC_CH4ALTC_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga28c0f465ac102c5932c5c10e8cbff788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58fe5d31b279243c92b4c6cf16743c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga58fe5d31b279243c92b4c6cf16743c61">DMA_CHALTC_CH5ALTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga58fe5d31b279243c92b4c6cf16743c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9b65586a310eeb0dcd7737479a7a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadc9b65586a310eeb0dcd7737479a7a12">_DMA_CHALTC_CH5ALTC_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gadc9b65586a310eeb0dcd7737479a7a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3223425d68ced74f11f7389feed6bb58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3223425d68ced74f11f7389feed6bb58">_DMA_CHALTC_CH5ALTC_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga3223425d68ced74f11f7389feed6bb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e6fec83ed0b7a19a66d59cb84f8b571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4e6fec83ed0b7a19a66d59cb84f8b571">_DMA_CHALTC_CH5ALTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4e6fec83ed0b7a19a66d59cb84f8b571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d530ea7553e3576c0420c86ef574674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5d530ea7553e3576c0420c86ef574674">DMA_CHALTC_CH5ALTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4e6fec83ed0b7a19a66d59cb84f8b571">_DMA_CHALTC_CH5ALTC_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga5d530ea7553e3576c0420c86ef574674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0edda71f2e4dd8b4f774b65e335fc140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0edda71f2e4dd8b4f774b65e335fc140">DMA_CHALTC_CH6ALTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga0edda71f2e4dd8b4f774b65e335fc140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f6fb3444c04e92a2f5e45f61ff5ae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga64f6fb3444c04e92a2f5e45f61ff5ae7">_DMA_CHALTC_CH6ALTC_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga64f6fb3444c04e92a2f5e45f61ff5ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf699980e7fbef840fc8cc24726c4ea85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf699980e7fbef840fc8cc24726c4ea85">_DMA_CHALTC_CH6ALTC_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:gaf699980e7fbef840fc8cc24726c4ea85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056ac5b8c33bbe5996b8944fabea4c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga056ac5b8c33bbe5996b8944fabea4c97">_DMA_CHALTC_CH6ALTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga056ac5b8c33bbe5996b8944fabea4c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436905e99d04047ebd67b45adaba391f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga436905e99d04047ebd67b45adaba391f">DMA_CHALTC_CH6ALTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga056ac5b8c33bbe5996b8944fabea4c97">_DMA_CHALTC_CH6ALTC_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga436905e99d04047ebd67b45adaba391f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68143bca63adfb25b1e22715c6f48e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga68143bca63adfb25b1e22715c6f48e74">DMA_CHALTC_CH7ALTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:ga68143bca63adfb25b1e22715c6f48e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803726e64f4865095a44b3908d8a8d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga803726e64f4865095a44b3908d8a8d13">_DMA_CHALTC_CH7ALTC_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga803726e64f4865095a44b3908d8a8d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb555ad5a7986deff3c2edd7e3dfb541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacb555ad5a7986deff3c2edd7e3dfb541">_DMA_CHALTC_CH7ALTC_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:gacb555ad5a7986deff3c2edd7e3dfb541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3f270acb64c2e896a3d367a2f72a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaff3f270acb64c2e896a3d367a2f72a52">_DMA_CHALTC_CH7ALTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaff3f270acb64c2e896a3d367a2f72a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f2876e434ab3f5febaa186b984af8d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3f2876e434ab3f5febaa186b984af8d5">DMA_CHALTC_CH7ALTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaff3f270acb64c2e896a3d367a2f72a52">_DMA_CHALTC_CH7ALTC_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:ga3f2876e434ab3f5febaa186b984af8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e55b7d99681d35e90662e20feb6476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad4e55b7d99681d35e90662e20feb6476">DMA_CHALTC_CH8ALTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:gad4e55b7d99681d35e90662e20feb6476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4844a7118209fb89e5f3d6c1d8ffafd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa4844a7118209fb89e5f3d6c1d8ffafd">_DMA_CHALTC_CH8ALTC_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaa4844a7118209fb89e5f3d6c1d8ffafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67099e0eaeab38ed3a1ba90de2379363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga67099e0eaeab38ed3a1ba90de2379363">_DMA_CHALTC_CH8ALTC_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:ga67099e0eaeab38ed3a1ba90de2379363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82438177e1285fd809a008a32a7385e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga82438177e1285fd809a008a32a7385e0">_DMA_CHALTC_CH8ALTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga82438177e1285fd809a008a32a7385e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974b35a7db29b8d37a764224a174479f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga974b35a7db29b8d37a764224a174479f">DMA_CHALTC_CH8ALTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga82438177e1285fd809a008a32a7385e0">_DMA_CHALTC_CH8ALTC_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga974b35a7db29b8d37a764224a174479f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabaefd0dd2fbae0f0d4a6a4adacf9524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaabaefd0dd2fbae0f0d4a6a4adacf9524">DMA_CHALTC_CH9ALTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:gaabaefd0dd2fbae0f0d4a6a4adacf9524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4ceb5697635559b2c11c5b94cc52e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8a4ceb5697635559b2c11c5b94cc52e3">_DMA_CHALTC_CH9ALTC_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga8a4ceb5697635559b2c11c5b94cc52e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f94226f19536cb92090517231bd1ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6f94226f19536cb92090517231bd1ae0">_DMA_CHALTC_CH9ALTC_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:ga6f94226f19536cb92090517231bd1ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ccf5045f0781c23be219cc91821d0bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8ccf5045f0781c23be219cc91821d0bf">_DMA_CHALTC_CH9ALTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8ccf5045f0781c23be219cc91821d0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46ed8db886609ff497f018716cb15a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga46ed8db886609ff497f018716cb15a42">DMA_CHALTC_CH9ALTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8ccf5045f0781c23be219cc91821d0bf">_DMA_CHALTC_CH9ALTC_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga46ed8db886609ff497f018716cb15a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f10fa44c32e2d1365aa8946ae8db640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5f10fa44c32e2d1365aa8946ae8db640">DMA_CHALTC_CH10ALTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga5f10fa44c32e2d1365aa8946ae8db640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382ba83be7844d76631b30aace3acf56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga382ba83be7844d76631b30aace3acf56">_DMA_CHALTC_CH10ALTC_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga382ba83be7844d76631b30aace3acf56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cecc181a29a3c920867cfe424b7577b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7cecc181a29a3c920867cfe424b7577b">_DMA_CHALTC_CH10ALTC_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga7cecc181a29a3c920867cfe424b7577b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebf713d79c10c3c421d22ce1d5d3f4c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaebf713d79c10c3c421d22ce1d5d3f4c7">_DMA_CHALTC_CH10ALTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaebf713d79c10c3c421d22ce1d5d3f4c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebca545470c11caff0fd5be57fb54c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaebca545470c11caff0fd5be57fb54c62">DMA_CHALTC_CH10ALTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaebf713d79c10c3c421d22ce1d5d3f4c7">_DMA_CHALTC_CH10ALTC_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:gaebca545470c11caff0fd5be57fb54c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf5b902321cc3e78e9781e695a2594e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabf5b902321cc3e78e9781e695a2594e3">DMA_CHALTC_CH11ALTC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:gabf5b902321cc3e78e9781e695a2594e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfe71262c28d94e7b2dbe9d4eaeb1570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacfe71262c28d94e7b2dbe9d4eaeb1570">_DMA_CHALTC_CH11ALTC_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gacfe71262c28d94e7b2dbe9d4eaeb1570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3cbc2ae86173635b868b25dd405d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5c3cbc2ae86173635b868b25dd405d30">_DMA_CHALTC_CH11ALTC_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga5c3cbc2ae86173635b868b25dd405d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd59028237074a33c96b27130970d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5dd59028237074a33c96b27130970d32">_DMA_CHALTC_CH11ALTC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5dd59028237074a33c96b27130970d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e0924d53118f3584e7cffdcc6e79fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga42e0924d53118f3584e7cffdcc6e79fd">DMA_CHALTC_CH11ALTC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5dd59028237074a33c96b27130970d32">_DMA_CHALTC_CH11ALTC_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga42e0924d53118f3584e7cffdcc6e79fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9daf0b6586e2fa32dd4318581a5ee097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9daf0b6586e2fa32dd4318581a5ee097">_DMA_CHPRIS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9daf0b6586e2fa32dd4318581a5ee097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d9267c2a82e200f8c21ca6b47b3dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga79d9267c2a82e200f8c21ca6b47b3dae">_DMA_CHPRIS_MASK</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:ga79d9267c2a82e200f8c21ca6b47b3dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8aae23375b72eaf9398b0dfe0a9958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3b8aae23375b72eaf9398b0dfe0a9958">DMA_CHPRIS_CH0PRIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga3b8aae23375b72eaf9398b0dfe0a9958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa74c12fb13c4c1992d85684ec68a36d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafa74c12fb13c4c1992d85684ec68a36d">_DMA_CHPRIS_CH0PRIS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafa74c12fb13c4c1992d85684ec68a36d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d307b044f83ba2cec73d0c0423d2ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab9d307b044f83ba2cec73d0c0423d2ce">_DMA_CHPRIS_CH0PRIS_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gab9d307b044f83ba2cec73d0c0423d2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74fd32abbf751cd896459afb92a7c81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga74fd32abbf751cd896459afb92a7c81f">_DMA_CHPRIS_CH0PRIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga74fd32abbf751cd896459afb92a7c81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991b1ee70c4a5e9ea6c1ac510d4344b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga991b1ee70c4a5e9ea6c1ac510d4344b8">DMA_CHPRIS_CH0PRIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga74fd32abbf751cd896459afb92a7c81f">_DMA_CHPRIS_CH0PRIS_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga991b1ee70c4a5e9ea6c1ac510d4344b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4245120034c44573ea4089f3a7962f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4245120034c44573ea4089f3a7962f0d">DMA_CHPRIS_CH1PRIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga4245120034c44573ea4089f3a7962f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f6648ed2db93670744712633ebe8c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1f6648ed2db93670744712633ebe8c6d">_DMA_CHPRIS_CH1PRIS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1f6648ed2db93670744712633ebe8c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2f7c5e32b052266cf5f1fefb0315e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8e2f7c5e32b052266cf5f1fefb0315e2">_DMA_CHPRIS_CH1PRIS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga8e2f7c5e32b052266cf5f1fefb0315e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4cc67d1ec61d3acfb24304f0dbd59d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae4cc67d1ec61d3acfb24304f0dbd59d3">_DMA_CHPRIS_CH1PRIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae4cc67d1ec61d3acfb24304f0dbd59d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga385bb04dc349096942748d090385c2a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga385bb04dc349096942748d090385c2a1">DMA_CHPRIS_CH1PRIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae4cc67d1ec61d3acfb24304f0dbd59d3">_DMA_CHPRIS_CH1PRIS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga385bb04dc349096942748d090385c2a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e9151ccd4188763a82ab42bc06d55e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga11e9151ccd4188763a82ab42bc06d55e">DMA_CHPRIS_CH2PRIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga11e9151ccd4188763a82ab42bc06d55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab805fd2b31fe212e9d84411d1b54b99f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab805fd2b31fe212e9d84411d1b54b99f">_DMA_CHPRIS_CH2PRIS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gab805fd2b31fe212e9d84411d1b54b99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea2f9b83e145e5a5f780040b2b167da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafea2f9b83e145e5a5f780040b2b167da">_DMA_CHPRIS_CH2PRIS_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:gafea2f9b83e145e5a5f780040b2b167da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f7af3fe12c48ca0948f4fe8e1cb1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga56f7af3fe12c48ca0948f4fe8e1cb1f5">_DMA_CHPRIS_CH2PRIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga56f7af3fe12c48ca0948f4fe8e1cb1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31ff7d3c88297e6642d5bcf039efcbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga31ff7d3c88297e6642d5bcf039efcbf1">DMA_CHPRIS_CH2PRIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga56f7af3fe12c48ca0948f4fe8e1cb1f5">_DMA_CHPRIS_CH2PRIS_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga31ff7d3c88297e6642d5bcf039efcbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0837ad5d87ce0e10c7950db207272d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad0837ad5d87ce0e10c7950db207272d4">DMA_CHPRIS_CH3PRIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:gad0837ad5d87ce0e10c7950db207272d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e73e49868b330b0b6c15757f18aebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf7e73e49868b330b0b6c15757f18aebf">_DMA_CHPRIS_CH3PRIS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaf7e73e49868b330b0b6c15757f18aebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab227d80ecc2fbbfcbdfd5705f762ba48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab227d80ecc2fbbfcbdfd5705f762ba48">_DMA_CHPRIS_CH3PRIS_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gab227d80ecc2fbbfcbdfd5705f762ba48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bca4bd8fe47647e8d4e1e2efe575d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7bca4bd8fe47647e8d4e1e2efe575d3b">_DMA_CHPRIS_CH3PRIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7bca4bd8fe47647e8d4e1e2efe575d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e64a388c03275c438755bf6ff94c445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6e64a388c03275c438755bf6ff94c445">DMA_CHPRIS_CH3PRIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7bca4bd8fe47647e8d4e1e2efe575d3b">_DMA_CHPRIS_CH3PRIS_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga6e64a388c03275c438755bf6ff94c445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299ed3bd0ba11abcd89eff9e7cdadbc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga299ed3bd0ba11abcd89eff9e7cdadbc8">DMA_CHPRIS_CH4PRIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga299ed3bd0ba11abcd89eff9e7cdadbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180b7a816bc41a431856cf8c314f91de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga180b7a816bc41a431856cf8c314f91de">_DMA_CHPRIS_CH4PRIS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga180b7a816bc41a431856cf8c314f91de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6962c4b30f63f771c1472c8f76d83bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad6962c4b30f63f771c1472c8f76d83bf">_DMA_CHPRIS_CH4PRIS_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gad6962c4b30f63f771c1472c8f76d83bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff1abc823c8772319e86d343cf5afde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0ff1abc823c8772319e86d343cf5afde">_DMA_CHPRIS_CH4PRIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0ff1abc823c8772319e86d343cf5afde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga088d56e897fe05b5b19f7071a5636ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga088d56e897fe05b5b19f7071a5636ca1">DMA_CHPRIS_CH4PRIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0ff1abc823c8772319e86d343cf5afde">_DMA_CHPRIS_CH4PRIS_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga088d56e897fe05b5b19f7071a5636ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c52b6e6015ada3be2d3b2f622572bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3c52b6e6015ada3be2d3b2f622572bbe">DMA_CHPRIS_CH5PRIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga3c52b6e6015ada3be2d3b2f622572bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8abb73279fac57a9503f14126eb5cccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8abb73279fac57a9503f14126eb5cccd">_DMA_CHPRIS_CH5PRIS_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga8abb73279fac57a9503f14126eb5cccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59b8eafb3963903ea83570d97ebdab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad59b8eafb3963903ea83570d97ebdab5">_DMA_CHPRIS_CH5PRIS_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gad59b8eafb3963903ea83570d97ebdab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e80ee5e62b1e966d77f09b92b23c300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1e80ee5e62b1e966d77f09b92b23c300">_DMA_CHPRIS_CH5PRIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1e80ee5e62b1e966d77f09b92b23c300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb6f107918f35901410de74a4098818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafdb6f107918f35901410de74a4098818">DMA_CHPRIS_CH5PRIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1e80ee5e62b1e966d77f09b92b23c300">_DMA_CHPRIS_CH5PRIS_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gafdb6f107918f35901410de74a4098818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5240f8be35e91c7abd07191acb73ce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa5240f8be35e91c7abd07191acb73ce7">DMA_CHPRIS_CH6PRIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:gaa5240f8be35e91c7abd07191acb73ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de7e3258a6d961f64943cf09fc3e460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2de7e3258a6d961f64943cf09fc3e460">_DMA_CHPRIS_CH6PRIS_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga2de7e3258a6d961f64943cf09fc3e460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fc3a5bdab950db9e9b9d6bfb52978a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad2fc3a5bdab950db9e9b9d6bfb52978a">_DMA_CHPRIS_CH6PRIS_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:gad2fc3a5bdab950db9e9b9d6bfb52978a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d0bbbe6ab831acb69033f88ac103358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7d0bbbe6ab831acb69033f88ac103358">_DMA_CHPRIS_CH6PRIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7d0bbbe6ab831acb69033f88ac103358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6214bc38ce72991674241668e6cd2946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6214bc38ce72991674241668e6cd2946">DMA_CHPRIS_CH6PRIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7d0bbbe6ab831acb69033f88ac103358">_DMA_CHPRIS_CH6PRIS_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga6214bc38ce72991674241668e6cd2946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef45e1b2f36131d488d860ce0acb131e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaef45e1b2f36131d488d860ce0acb131e">DMA_CHPRIS_CH7PRIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:gaef45e1b2f36131d488d860ce0acb131e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12209516c287d357adcf1953d87df379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga12209516c287d357adcf1953d87df379">_DMA_CHPRIS_CH7PRIS_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga12209516c287d357adcf1953d87df379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f9d9027974d3719e8bf1afd3e78bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga72f9d9027974d3719e8bf1afd3e78bab">_DMA_CHPRIS_CH7PRIS_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga72f9d9027974d3719e8bf1afd3e78bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a8f82862eb33983236fa6417d245f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf9a8f82862eb33983236fa6417d245f3">_DMA_CHPRIS_CH7PRIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf9a8f82862eb33983236fa6417d245f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8107e87376d057c56ca6fa1d5b77403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab8107e87376d057c56ca6fa1d5b77403">DMA_CHPRIS_CH7PRIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf9a8f82862eb33983236fa6417d245f3">_DMA_CHPRIS_CH7PRIS_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:gab8107e87376d057c56ca6fa1d5b77403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64bbefb97fda2c1c68107ce1547f66c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga64bbefb97fda2c1c68107ce1547f66c4">DMA_CHPRIS_CH8PRIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:ga64bbefb97fda2c1c68107ce1547f66c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d31b9476cf3264c89a7e49891bf685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae0d31b9476cf3264c89a7e49891bf685">_DMA_CHPRIS_CH8PRIS_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae0d31b9476cf3264c89a7e49891bf685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a5ca9a385c5d8fd8bcb5aba3c62649a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3a5ca9a385c5d8fd8bcb5aba3c62649a">_DMA_CHPRIS_CH8PRIS_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:ga3a5ca9a385c5d8fd8bcb5aba3c62649a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7f4e0729fe8f41047933fceafa6a80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab7f4e0729fe8f41047933fceafa6a80d">_DMA_CHPRIS_CH8PRIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab7f4e0729fe8f41047933fceafa6a80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5ae8bb79f262b54eba3db7b34bb0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2b5ae8bb79f262b54eba3db7b34bb0e9">DMA_CHPRIS_CH8PRIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab7f4e0729fe8f41047933fceafa6a80d">_DMA_CHPRIS_CH8PRIS_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga2b5ae8bb79f262b54eba3db7b34bb0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3283b112959952cd6899d3d86ab2aa6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3283b112959952cd6899d3d86ab2aa6e">DMA_CHPRIS_CH9PRIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:ga3283b112959952cd6899d3d86ab2aa6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976755fa416b8ddf0e22811c71554106"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga976755fa416b8ddf0e22811c71554106">_DMA_CHPRIS_CH9PRIS_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga976755fa416b8ddf0e22811c71554106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49c9edf22dba5a8d88894612a31670a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga49c9edf22dba5a8d88894612a31670a1">_DMA_CHPRIS_CH9PRIS_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:ga49c9edf22dba5a8d88894612a31670a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga809789f987fc466306dc1e1a0256899f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga809789f987fc466306dc1e1a0256899f">_DMA_CHPRIS_CH9PRIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga809789f987fc466306dc1e1a0256899f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d21148831913778933b500097a66b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5d21148831913778933b500097a66b05">DMA_CHPRIS_CH9PRIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga809789f987fc466306dc1e1a0256899f">_DMA_CHPRIS_CH9PRIS_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga5d21148831913778933b500097a66b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4c3454bd6699f91b0b54ca21e41414f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf4c3454bd6699f91b0b54ca21e41414f">DMA_CHPRIS_CH10PRIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:gaf4c3454bd6699f91b0b54ca21e41414f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1677c124d3180ccaa1d7e5278f352292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1677c124d3180ccaa1d7e5278f352292">_DMA_CHPRIS_CH10PRIS_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga1677c124d3180ccaa1d7e5278f352292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed786248b53d1e9f72f715da815a85b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6ed786248b53d1e9f72f715da815a85b">_DMA_CHPRIS_CH10PRIS_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga6ed786248b53d1e9f72f715da815a85b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b340be9ceab91ce0593bae43b9038c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga83b340be9ceab91ce0593bae43b9038c">_DMA_CHPRIS_CH10PRIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga83b340be9ceab91ce0593bae43b9038c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad288ecccc0a1f8bee134bcd16d4c86e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad288ecccc0a1f8bee134bcd16d4c86e6">DMA_CHPRIS_CH10PRIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga83b340be9ceab91ce0593bae43b9038c">_DMA_CHPRIS_CH10PRIS_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:gad288ecccc0a1f8bee134bcd16d4c86e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f3e6373080e921f64bae19e7ab4705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga24f3e6373080e921f64bae19e7ab4705">DMA_CHPRIS_CH11PRIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:ga24f3e6373080e921f64bae19e7ab4705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502ab38cbae4c31c7a3c044ef615b847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga502ab38cbae4c31c7a3c044ef615b847">_DMA_CHPRIS_CH11PRIS_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga502ab38cbae4c31c7a3c044ef615b847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9dd6b0b5c7e553d9cc8409c1b93656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2f9dd6b0b5c7e553d9cc8409c1b93656">_DMA_CHPRIS_CH11PRIS_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga2f9dd6b0b5c7e553d9cc8409c1b93656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bac998b6cc69f38695e591aeb6a9627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8bac998b6cc69f38695e591aeb6a9627">_DMA_CHPRIS_CH11PRIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8bac998b6cc69f38695e591aeb6a9627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6dc663275545f0851e621e629ac1e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3a6dc663275545f0851e621e629ac1e7">DMA_CHPRIS_CH11PRIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8bac998b6cc69f38695e591aeb6a9627">_DMA_CHPRIS_CH11PRIS_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga3a6dc663275545f0851e621e629ac1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadeb7787f8f32c14c0276c2abb417f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaadeb7787f8f32c14c0276c2abb417f7b">_DMA_CHPRIC_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaadeb7787f8f32c14c0276c2abb417f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga192afe390dcccda2b96bc2b236dd5666"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga192afe390dcccda2b96bc2b236dd5666">_DMA_CHPRIC_MASK</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:ga192afe390dcccda2b96bc2b236dd5666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff68ef83e232f6eac622238c65084ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5ff68ef83e232f6eac622238c65084ba">DMA_CHPRIC_CH0PRIC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga5ff68ef83e232f6eac622238c65084ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga189fb8c590b999349183333012f4e70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga189fb8c590b999349183333012f4e70d">_DMA_CHPRIC_CH0PRIC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga189fb8c590b999349183333012f4e70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c1e2d89a389055a4028b5406ff94fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga88c1e2d89a389055a4028b5406ff94fa">_DMA_CHPRIC_CH0PRIC_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga88c1e2d89a389055a4028b5406ff94fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf0d7ed7c444a4fcb7c88a87895c61f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaf0d7ed7c444a4fcb7c88a87895c61f5">_DMA_CHPRIC_CH0PRIC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaaf0d7ed7c444a4fcb7c88a87895c61f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4df490dae82239dcb98398c775d258bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4df490dae82239dcb98398c775d258bf">DMA_CHPRIC_CH0PRIC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaf0d7ed7c444a4fcb7c88a87895c61f5">_DMA_CHPRIC_CH0PRIC_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga4df490dae82239dcb98398c775d258bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4324c7fb59cc3a2f150395193c8c96a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4324c7fb59cc3a2f150395193c8c96a5">DMA_CHPRIC_CH1PRIC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga4324c7fb59cc3a2f150395193c8c96a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga744f18c61317d3ce541ec27b109989f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga744f18c61317d3ce541ec27b109989f6">_DMA_CHPRIC_CH1PRIC_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga744f18c61317d3ce541ec27b109989f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b1f08516b78ab005f707ce5b396d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga28b1f08516b78ab005f707ce5b396d72">_DMA_CHPRIC_CH1PRIC_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga28b1f08516b78ab005f707ce5b396d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b4c9805d1f2be425e2f7ce329aa069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga03b4c9805d1f2be425e2f7ce329aa069">_DMA_CHPRIC_CH1PRIC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga03b4c9805d1f2be425e2f7ce329aa069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f899434d32cdf887c087fa70bcd415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad0f899434d32cdf887c087fa70bcd415">DMA_CHPRIC_CH1PRIC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga03b4c9805d1f2be425e2f7ce329aa069">_DMA_CHPRIC_CH1PRIC_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gad0f899434d32cdf887c087fa70bcd415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb62ce6d3214ca9bbb4ebe7832307eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacb62ce6d3214ca9bbb4ebe7832307eeb">DMA_CHPRIC_CH2PRIC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gacb62ce6d3214ca9bbb4ebe7832307eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fe70e0eff208788180eab5568115bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac9fe70e0eff208788180eab5568115bd">_DMA_CHPRIC_CH2PRIC_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac9fe70e0eff208788180eab5568115bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad84681c02ca6065d0c9dcd271b02b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6ad84681c02ca6065d0c9dcd271b02b0">_DMA_CHPRIC_CH2PRIC_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga6ad84681c02ca6065d0c9dcd271b02b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga215a9b755d7b36e8ab38ca1ba8878545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga215a9b755d7b36e8ab38ca1ba8878545">_DMA_CHPRIC_CH2PRIC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga215a9b755d7b36e8ab38ca1ba8878545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352efbfef9acf0b353862a193b7de1d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga352efbfef9acf0b353862a193b7de1d0">DMA_CHPRIC_CH2PRIC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga215a9b755d7b36e8ab38ca1ba8878545">_DMA_CHPRIC_CH2PRIC_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga352efbfef9acf0b353862a193b7de1d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b2b57ff1d13614652901f2f27ab233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga88b2b57ff1d13614652901f2f27ab233">DMA_CHPRIC_CH3PRIC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga88b2b57ff1d13614652901f2f27ab233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ddf40b027248d91274316461f19fd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4ddf40b027248d91274316461f19fd74">_DMA_CHPRIC_CH3PRIC_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga4ddf40b027248d91274316461f19fd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe068fe7e6583a5c18e50a40cf27ed84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabe068fe7e6583a5c18e50a40cf27ed84">_DMA_CHPRIC_CH3PRIC_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gabe068fe7e6583a5c18e50a40cf27ed84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81aa7d82e5ffea3462e3bcf1a3c258d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga81aa7d82e5ffea3462e3bcf1a3c258d3">_DMA_CHPRIC_CH3PRIC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga81aa7d82e5ffea3462e3bcf1a3c258d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49d3cc9d4c00dc6874d997b75880c963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga49d3cc9d4c00dc6874d997b75880c963">DMA_CHPRIC_CH3PRIC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga81aa7d82e5ffea3462e3bcf1a3c258d3">_DMA_CHPRIC_CH3PRIC_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga49d3cc9d4c00dc6874d997b75880c963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9e8327d33f6ff455450320729889842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae9e8327d33f6ff455450320729889842">DMA_CHPRIC_CH4PRIC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gae9e8327d33f6ff455450320729889842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf4d0f198774d0586bb9d8377a2d2273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabf4d0f198774d0586bb9d8377a2d2273">_DMA_CHPRIC_CH4PRIC_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gabf4d0f198774d0586bb9d8377a2d2273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d23f68d713c5c29fae227a25ce4ca0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2d23f68d713c5c29fae227a25ce4ca0d">_DMA_CHPRIC_CH4PRIC_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga2d23f68d713c5c29fae227a25ce4ca0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660dbce8443669c5f31d0419b7c9b277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga660dbce8443669c5f31d0419b7c9b277">_DMA_CHPRIC_CH4PRIC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga660dbce8443669c5f31d0419b7c9b277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e1ff0717bb90be7294958317e8de1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga26e1ff0717bb90be7294958317e8de1a">DMA_CHPRIC_CH4PRIC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga660dbce8443669c5f31d0419b7c9b277">_DMA_CHPRIC_CH4PRIC_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga26e1ff0717bb90be7294958317e8de1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf46213e736f8beab07ae07576828f6f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf46213e736f8beab07ae07576828f6f2">DMA_CHPRIC_CH5PRIC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:gaf46213e736f8beab07ae07576828f6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fcfc3ff051e0ad8bec60456b44bd556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5fcfc3ff051e0ad8bec60456b44bd556">_DMA_CHPRIC_CH5PRIC_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga5fcfc3ff051e0ad8bec60456b44bd556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b78894b9053468a43dff6d14a118902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6b78894b9053468a43dff6d14a118902">_DMA_CHPRIC_CH5PRIC_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga6b78894b9053468a43dff6d14a118902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293f493bacd788d9f03a18ff17b2d94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga293f493bacd788d9f03a18ff17b2d94e">_DMA_CHPRIC_CH5PRIC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga293f493bacd788d9f03a18ff17b2d94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4beaa86030a99f2cc5133f83f1626ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4beaa86030a99f2cc5133f83f1626ee3">DMA_CHPRIC_CH5PRIC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga293f493bacd788d9f03a18ff17b2d94e">_DMA_CHPRIC_CH5PRIC_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga4beaa86030a99f2cc5133f83f1626ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7d5ccfb5516381050194dd89b1a3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabc7d5ccfb5516381050194dd89b1a3d8">DMA_CHPRIC_CH6PRIC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:gabc7d5ccfb5516381050194dd89b1a3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e5ef8783022287790b3176fb70d0f27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6e5ef8783022287790b3176fb70d0f27">_DMA_CHPRIC_CH6PRIC_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga6e5ef8783022287790b3176fb70d0f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc86a9a1ecb582c440e2e2b023f80d4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacc86a9a1ecb582c440e2e2b023f80d4b">_DMA_CHPRIC_CH6PRIC_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:gacc86a9a1ecb582c440e2e2b023f80d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga368278ccd3d5a47fcab455386cc4ed6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga368278ccd3d5a47fcab455386cc4ed6a">_DMA_CHPRIC_CH6PRIC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga368278ccd3d5a47fcab455386cc4ed6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7227826c435aed178361e22035702d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7227826c435aed178361e22035702d7b">DMA_CHPRIC_CH6PRIC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga368278ccd3d5a47fcab455386cc4ed6a">_DMA_CHPRIC_CH6PRIC_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga7227826c435aed178361e22035702d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4a20a30ef06ed263b5dde729fe7492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafc4a20a30ef06ed263b5dde729fe7492">DMA_CHPRIC_CH7PRIC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:gafc4a20a30ef06ed263b5dde729fe7492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb0ad9314a997b641568179af580458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaeb0ad9314a997b641568179af580458">_DMA_CHPRIC_CH7PRIC_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaaeb0ad9314a997b641568179af580458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9790e3c8b3a314aa4e73061fb9e165b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad9790e3c8b3a314aa4e73061fb9e165b">_DMA_CHPRIC_CH7PRIC_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:gad9790e3c8b3a314aa4e73061fb9e165b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551867a95c99f58e517c2e84af0dc752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga551867a95c99f58e517c2e84af0dc752">_DMA_CHPRIC_CH7PRIC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga551867a95c99f58e517c2e84af0dc752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f9b4c9c13de6766f4b1e097c77d5a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga66f9b4c9c13de6766f4b1e097c77d5a3">DMA_CHPRIC_CH7PRIC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga551867a95c99f58e517c2e84af0dc752">_DMA_CHPRIC_CH7PRIC_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:ga66f9b4c9c13de6766f4b1e097c77d5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b39ebd85db19d1e8ac268d8e96690e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4b39ebd85db19d1e8ac268d8e96690e9">DMA_CHPRIC_CH8PRIC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:ga4b39ebd85db19d1e8ac268d8e96690e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9386715752f4a1907cb7af9b163654ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9386715752f4a1907cb7af9b163654ab">_DMA_CHPRIC_CH8PRIC_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga9386715752f4a1907cb7af9b163654ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04dfb32c0fead4075f52f26542ff75d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga04dfb32c0fead4075f52f26542ff75d6">_DMA_CHPRIC_CH8PRIC_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:ga04dfb32c0fead4075f52f26542ff75d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c4884b73cf0b027ca9640ec780ab5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac2c4884b73cf0b027ca9640ec780ab5a">_DMA_CHPRIC_CH8PRIC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac2c4884b73cf0b027ca9640ec780ab5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2973ab0684c58e2bb150b7bde85f8fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2973ab0684c58e2bb150b7bde85f8fcd">DMA_CHPRIC_CH8PRIC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac2c4884b73cf0b027ca9640ec780ab5a">_DMA_CHPRIC_CH8PRIC_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga2973ab0684c58e2bb150b7bde85f8fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f33c6858781c1a61695c1171c825b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2f33c6858781c1a61695c1171c825b72">DMA_CHPRIC_CH9PRIC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:ga2f33c6858781c1a61695c1171c825b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e42ed66b407c3c88dcf4e7c3d482b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6e42ed66b407c3c88dcf4e7c3d482b6f">_DMA_CHPRIC_CH9PRIC_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga6e42ed66b407c3c88dcf4e7c3d482b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga437eb4c44a89837895acc1fcf11938ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga437eb4c44a89837895acc1fcf11938ca">_DMA_CHPRIC_CH9PRIC_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:ga437eb4c44a89837895acc1fcf11938ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc7ba3b9de99dfaa5cfc1ffd35e4feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6dc7ba3b9de99dfaa5cfc1ffd35e4feb">_DMA_CHPRIC_CH9PRIC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6dc7ba3b9de99dfaa5cfc1ffd35e4feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fb27c910a08ce28bb20609bec5a8a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab4fb27c910a08ce28bb20609bec5a8a0">DMA_CHPRIC_CH9PRIC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6dc7ba3b9de99dfaa5cfc1ffd35e4feb">_DMA_CHPRIC_CH9PRIC_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:gab4fb27c910a08ce28bb20609bec5a8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e079ca43fd2ee3a3ce3addead13ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga55e079ca43fd2ee3a3ce3addead13ed8">DMA_CHPRIC_CH10PRIC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga55e079ca43fd2ee3a3ce3addead13ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafef5e3bc693cad64fb19a591a9e7a18f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafef5e3bc693cad64fb19a591a9e7a18f">_DMA_CHPRIC_CH10PRIC_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gafef5e3bc693cad64fb19a591a9e7a18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528869a17c011640518d8149891213fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga528869a17c011640518d8149891213fe">_DMA_CHPRIC_CH10PRIC_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga528869a17c011640518d8149891213fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a186f0ffe90a5eec6c2d12070bf4333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4a186f0ffe90a5eec6c2d12070bf4333">_DMA_CHPRIC_CH10PRIC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4a186f0ffe90a5eec6c2d12070bf4333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52374f7671abc7e5af1c590ed534074d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga52374f7671abc7e5af1c590ed534074d">DMA_CHPRIC_CH10PRIC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4a186f0ffe90a5eec6c2d12070bf4333">_DMA_CHPRIC_CH10PRIC_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:ga52374f7671abc7e5af1c590ed534074d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad09d6b78dc1339cb05697abf363364b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad09d6b78dc1339cb05697abf363364b6">DMA_CHPRIC_CH11PRIC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:gad09d6b78dc1339cb05697abf363364b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadacc1277a8c722e5231da25211beb6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadacc1277a8c722e5231da25211beb6ec">_DMA_CHPRIC_CH11PRIC_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gadacc1277a8c722e5231da25211beb6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248da2d60327ae5960f2e8ef20f18051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga248da2d60327ae5960f2e8ef20f18051">_DMA_CHPRIC_CH11PRIC_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga248da2d60327ae5960f2e8ef20f18051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga836d7804b5a6895c924df2c47ef03cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga836d7804b5a6895c924df2c47ef03cef">_DMA_CHPRIC_CH11PRIC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga836d7804b5a6895c924df2c47ef03cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042a1ff8c0705b6293cd4d37409b9828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga042a1ff8c0705b6293cd4d37409b9828">DMA_CHPRIC_CH11PRIC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga836d7804b5a6895c924df2c47ef03cef">_DMA_CHPRIC_CH11PRIC_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga042a1ff8c0705b6293cd4d37409b9828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad184c7bcd66cc743d49c05d7001af5cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad184c7bcd66cc743d49c05d7001af5cb">_DMA_ERRORC_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad184c7bcd66cc743d49c05d7001af5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga523632c688bb41df44cb9237599f474b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga523632c688bb41df44cb9237599f474b">_DMA_ERRORC_MASK</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga523632c688bb41df44cb9237599f474b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a72da743d1b4b5044077696e382f819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1a72da743d1b4b5044077696e382f819">DMA_ERRORC_ERRORC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga1a72da743d1b4b5044077696e382f819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66f6e9e80ad9925423f7e9e7321c67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab66f6e9e80ad9925423f7e9e7321c67b">_DMA_ERRORC_ERRORC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab66f6e9e80ad9925423f7e9e7321c67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293d9323a9478f854df0d2e6c99d96ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga293d9323a9478f854df0d2e6c99d96ce">_DMA_ERRORC_ERRORC_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga293d9323a9478f854df0d2e6c99d96ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7f99594aa94975c40c1cc596b4dca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2a7f99594aa94975c40c1cc596b4dca5">_DMA_ERRORC_ERRORC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2a7f99594aa94975c40c1cc596b4dca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cc17f9a5c414fae65f2cc0d5cea8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab1cc17f9a5c414fae65f2cc0d5cea8e4">DMA_ERRORC_ERRORC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2a7f99594aa94975c40c1cc596b4dca5">_DMA_ERRORC_ERRORC_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab1cc17f9a5c414fae65f2cc0d5cea8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c67126153ce05dc19bd7c3a9bc53b01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9c67126153ce05dc19bd7c3a9bc53b01">_DMA_CHREQSTATUS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9c67126153ce05dc19bd7c3a9bc53b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1227e0733df8865fcf9796529d2a7fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1227e0733df8865fcf9796529d2a7fb0">_DMA_CHREQSTATUS_MASK</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:ga1227e0733df8865fcf9796529d2a7fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06000644ae9c3272fdb92778f1b72029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga06000644ae9c3272fdb92778f1b72029">DMA_CHREQSTATUS_CH0REQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga06000644ae9c3272fdb92778f1b72029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5592df173223f1f7e85ba57bd9b3c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8f5592df173223f1f7e85ba57bd9b3c7">_DMA_CHREQSTATUS_CH0REQSTATUS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8f5592df173223f1f7e85ba57bd9b3c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd11116b238de0d461ec8c862f47d65c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafd11116b238de0d461ec8c862f47d65c">_DMA_CHREQSTATUS_CH0REQSTATUS_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gafd11116b238de0d461ec8c862f47d65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0152da899e50169a0542d20fc3133e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0152da899e50169a0542d20fc3133e5e">_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0152da899e50169a0542d20fc3133e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc9516df62011880f4242d522e4bf94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5cc9516df62011880f4242d522e4bf94">DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0152da899e50169a0542d20fc3133e5e">_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga5cc9516df62011880f4242d522e4bf94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6560f1e76ca6fdf2a726f76875665424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6560f1e76ca6fdf2a726f76875665424">DMA_CHREQSTATUS_CH1REQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga6560f1e76ca6fdf2a726f76875665424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f33bf6d091743fad5647647334d106d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1f33bf6d091743fad5647647334d106d">_DMA_CHREQSTATUS_CH1REQSTATUS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1f33bf6d091743fad5647647334d106d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47af3fc45b5e3431dbaacf986104c049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga47af3fc45b5e3431dbaacf986104c049">_DMA_CHREQSTATUS_CH1REQSTATUS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga47af3fc45b5e3431dbaacf986104c049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f59e62cbb66bf1fdd4438f9622d1fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8f59e62cbb66bf1fdd4438f9622d1fee">_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8f59e62cbb66bf1fdd4438f9622d1fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52102b5e01079c79d6c37c3d2fa7e07f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga52102b5e01079c79d6c37c3d2fa7e07f">DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8f59e62cbb66bf1fdd4438f9622d1fee">_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga52102b5e01079c79d6c37c3d2fa7e07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5a454ce1cdc913edbec452a87d4a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gada5a454ce1cdc913edbec452a87d4a85">DMA_CHREQSTATUS_CH2REQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gada5a454ce1cdc913edbec452a87d4a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga198a02e171a666d9660d7952629a8cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga198a02e171a666d9660d7952629a8cf3">_DMA_CHREQSTATUS_CH2REQSTATUS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga198a02e171a666d9660d7952629a8cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e923a3a9b668171dce0d2bece029018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9e923a3a9b668171dce0d2bece029018">_DMA_CHREQSTATUS_CH2REQSTATUS_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga9e923a3a9b668171dce0d2bece029018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9708b0a7f21566e70fd00ad764532cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf9708b0a7f21566e70fd00ad764532cd">_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf9708b0a7f21566e70fd00ad764532cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b71d15e0f5c86dc476173c62c04f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga24b71d15e0f5c86dc476173c62c04f9f">DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf9708b0a7f21566e70fd00ad764532cd">_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga24b71d15e0f5c86dc476173c62c04f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74172c3852d72dc1b421be3d2104fa31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga74172c3852d72dc1b421be3d2104fa31">DMA_CHREQSTATUS_CH3REQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga74172c3852d72dc1b421be3d2104fa31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89bfd255c4e597337671c1a59e22d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf89bfd255c4e597337671c1a59e22d01">_DMA_CHREQSTATUS_CH3REQSTATUS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaf89bfd255c4e597337671c1a59e22d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de830a37a8c54392713d93da9417057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3de830a37a8c54392713d93da9417057">_DMA_CHREQSTATUS_CH3REQSTATUS_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga3de830a37a8c54392713d93da9417057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a0ae2e4521a2bec9775d46ddd23f0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga19a0ae2e4521a2bec9775d46ddd23f0b">_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga19a0ae2e4521a2bec9775d46ddd23f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8df0d773d381312331668ef7b88dcba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae8df0d773d381312331668ef7b88dcba">DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga19a0ae2e4521a2bec9775d46ddd23f0b">_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:gae8df0d773d381312331668ef7b88dcba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c82fd3d5b739f826f79d22946a8af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga62c82fd3d5b739f826f79d22946a8af9">DMA_CHREQSTATUS_CH4REQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga62c82fd3d5b739f826f79d22946a8af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1d7723ab37e855619d0bcf1011c21d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf1d7723ab37e855619d0bcf1011c21d8">_DMA_CHREQSTATUS_CH4REQSTATUS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaf1d7723ab37e855619d0bcf1011c21d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f8203bb8ac2678cb83b7102c0f06499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9f8203bb8ac2678cb83b7102c0f06499">_DMA_CHREQSTATUS_CH4REQSTATUS_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga9f8203bb8ac2678cb83b7102c0f06499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23848b8ffc6a917a5f7150b848863bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga23848b8ffc6a917a5f7150b848863bd2">_DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga23848b8ffc6a917a5f7150b848863bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84aaf37f9ae6010033c364c84d61d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa84aaf37f9ae6010033c364c84d61d33">DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga23848b8ffc6a917a5f7150b848863bd2">_DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gaa84aaf37f9ae6010033c364c84d61d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf64f6dcf537672a9e195ad6175696980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf64f6dcf537672a9e195ad6175696980">DMA_CHREQSTATUS_CH5REQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:gaf64f6dcf537672a9e195ad6175696980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b28f5b0694bfd6c8e677eb2d8ac56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae5b28f5b0694bfd6c8e677eb2d8ac56a">_DMA_CHREQSTATUS_CH5REQSTATUS_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae5b28f5b0694bfd6c8e677eb2d8ac56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b13bc9523705eacad12222223e21eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8b13bc9523705eacad12222223e21eed">_DMA_CHREQSTATUS_CH5REQSTATUS_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga8b13bc9523705eacad12222223e21eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9730c3bd4359ea882bcbc6d7739d675c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9730c3bd4359ea882bcbc6d7739d675c">_DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9730c3bd4359ea882bcbc6d7739d675c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd1419fe212dc11be75473295698707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7dd1419fe212dc11be75473295698707">DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9730c3bd4359ea882bcbc6d7739d675c">_DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga7dd1419fe212dc11be75473295698707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9acea832e1b0c6f7879af2d6a832a1cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9acea832e1b0c6f7879af2d6a832a1cf">DMA_CHREQSTATUS_CH6REQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga9acea832e1b0c6f7879af2d6a832a1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7f5874b17341ba9c0400264daca0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabc7f5874b17341ba9c0400264daca0cd">_DMA_CHREQSTATUS_CH6REQSTATUS_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gabc7f5874b17341ba9c0400264daca0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28952006e56641d1a960ec430d6cfc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa28952006e56641d1a960ec430d6cfc0">_DMA_CHREQSTATUS_CH6REQSTATUS_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:gaa28952006e56641d1a960ec430d6cfc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d0edefac04f08164445186c85e98128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2d0edefac04f08164445186c85e98128">_DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2d0edefac04f08164445186c85e98128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72464bfa86b4557909799d70c242891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac72464bfa86b4557909799d70c242891">DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2d0edefac04f08164445186c85e98128">_DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:gac72464bfa86b4557909799d70c242891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bc5f63581731f052259f837fabc8a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4bc5f63581731f052259f837fabc8a91">DMA_CHREQSTATUS_CH7REQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:ga4bc5f63581731f052259f837fabc8a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7863dd4983464214117cf6cd07d7856e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7863dd4983464214117cf6cd07d7856e">_DMA_CHREQSTATUS_CH7REQSTATUS_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga7863dd4983464214117cf6cd07d7856e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d6f144e91a63ad8752d352f18468ea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5d6f144e91a63ad8752d352f18468ea2">_DMA_CHREQSTATUS_CH7REQSTATUS_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga5d6f144e91a63ad8752d352f18468ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59195d6a8c6d1ff38a78657dda82611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa59195d6a8c6d1ff38a78657dda82611">_DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa59195d6a8c6d1ff38a78657dda82611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1ac219c560ac59bcb574b6ea6da47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gada1ac219c560ac59bcb574b6ea6da47b">DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa59195d6a8c6d1ff38a78657dda82611">_DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:gada1ac219c560ac59bcb574b6ea6da47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15bbd6c46bab7bae1c2acfea9f041aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf15bbd6c46bab7bae1c2acfea9f041aa">DMA_CHREQSTATUS_CH8REQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:gaf15bbd6c46bab7bae1c2acfea9f041aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155d0ba9b4eaddc9e77bc57cd6418da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga155d0ba9b4eaddc9e77bc57cd6418da1">_DMA_CHREQSTATUS_CH8REQSTATUS_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga155d0ba9b4eaddc9e77bc57cd6418da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3728129588f26392e8d5ad590f85f154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3728129588f26392e8d5ad590f85f154">_DMA_CHREQSTATUS_CH8REQSTATUS_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:ga3728129588f26392e8d5ad590f85f154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8575bd594356d3ad0ab72050fafccb8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8575bd594356d3ad0ab72050fafccb8e">_DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8575bd594356d3ad0ab72050fafccb8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc0ba88e5da03bd7f0ca7c8596bb1066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafc0ba88e5da03bd7f0ca7c8596bb1066">DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8575bd594356d3ad0ab72050fafccb8e">_DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gafc0ba88e5da03bd7f0ca7c8596bb1066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f668a04c4174349f144c2098b6b73cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9f668a04c4174349f144c2098b6b73cf">DMA_CHREQSTATUS_CH9REQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:ga9f668a04c4174349f144c2098b6b73cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e14673bbd589db2ebbb717646c272f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1e14673bbd589db2ebbb717646c272f4">_DMA_CHREQSTATUS_CH9REQSTATUS_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga1e14673bbd589db2ebbb717646c272f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc730372460e5c04dcf821a00269fff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabc730372460e5c04dcf821a00269fff6">_DMA_CHREQSTATUS_CH9REQSTATUS_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:gabc730372460e5c04dcf821a00269fff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f375124d34ee17603271ca5af70a81c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1f375124d34ee17603271ca5af70a81c">_DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1f375124d34ee17603271ca5af70a81c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d41a359afc33dc54388510b8ff31c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga56d41a359afc33dc54388510b8ff31c6">DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1f375124d34ee17603271ca5af70a81c">_DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga56d41a359afc33dc54388510b8ff31c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12434e8ea490af357881727263f1e887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga12434e8ea490af357881727263f1e887">DMA_CHREQSTATUS_CH10REQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga12434e8ea490af357881727263f1e887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga418632cf6353ac76f6e9b60b0b063e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga418632cf6353ac76f6e9b60b0b063e0a">_DMA_CHREQSTATUS_CH10REQSTATUS_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga418632cf6353ac76f6e9b60b0b063e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d562084664840e334369f162e43c877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0d562084664840e334369f162e43c877">_DMA_CHREQSTATUS_CH10REQSTATUS_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga0d562084664840e334369f162e43c877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd4880b14bd21d4a89c5c3834d9f9964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafd4880b14bd21d4a89c5c3834d9f9964">_DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gafd4880b14bd21d4a89c5c3834d9f9964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbdcf80cbee1071c11fd9e81ca274874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadbdcf80cbee1071c11fd9e81ca274874">DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafd4880b14bd21d4a89c5c3834d9f9964">_DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:gadbdcf80cbee1071c11fd9e81ca274874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga385ad56ea2548f61006e79c650cd8f80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga385ad56ea2548f61006e79c650cd8f80">DMA_CHREQSTATUS_CH11REQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:ga385ad56ea2548f61006e79c650cd8f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad883054488722231de94fb0413826c00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad883054488722231de94fb0413826c00">_DMA_CHREQSTATUS_CH11REQSTATUS_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gad883054488722231de94fb0413826c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae477d75badc150c1fa8486ac382a6ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae477d75badc150c1fa8486ac382a6ced">_DMA_CHREQSTATUS_CH11REQSTATUS_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:gae477d75badc150c1fa8486ac382a6ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a59307971f90e4ad5f87256d0aeacfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5a59307971f90e4ad5f87256d0aeacfe">_DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5a59307971f90e4ad5f87256d0aeacfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d36eb5d99b9c381d43718b8960ec7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8d36eb5d99b9c381d43718b8960ec7fe">DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5a59307971f90e4ad5f87256d0aeacfe">_DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga8d36eb5d99b9c381d43718b8960ec7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ac48fea9964f2c069c285ff7e102a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa0ac48fea9964f2c069c285ff7e102a1">_DMA_CHSREQSTATUS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa0ac48fea9964f2c069c285ff7e102a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d142899003cca875a9a1f51bf3e791c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7d142899003cca875a9a1f51bf3e791c">_DMA_CHSREQSTATUS_MASK</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:ga7d142899003cca875a9a1f51bf3e791c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bca57954035c721cf98c1c580c97e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8bca57954035c721cf98c1c580c97e69">DMA_CHSREQSTATUS_CH0SREQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga8bca57954035c721cf98c1c580c97e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e3a36e81aaf822ed3f84de64ee80091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1e3a36e81aaf822ed3f84de64ee80091">_DMA_CHSREQSTATUS_CH0SREQSTATUS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1e3a36e81aaf822ed3f84de64ee80091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7fd21d76c118803fa6112d22fab0d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf7fd21d76c118803fa6112d22fab0d37">_DMA_CHSREQSTATUS_CH0SREQSTATUS_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gaf7fd21d76c118803fa6112d22fab0d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08963e57c61ff0f5eff03f0bfbaad72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga08963e57c61ff0f5eff03f0bfbaad72d">_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga08963e57c61ff0f5eff03f0bfbaad72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4598d2c40c9b73bab75e1106affbdad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4598d2c40c9b73bab75e1106affbdad0">DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga08963e57c61ff0f5eff03f0bfbaad72d">_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga4598d2c40c9b73bab75e1106affbdad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a7de7ef3e0b33e86bcc40c5db0d088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga54a7de7ef3e0b33e86bcc40c5db0d088">DMA_CHSREQSTATUS_CH1SREQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga54a7de7ef3e0b33e86bcc40c5db0d088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca681317b4e3918106d28df1a69fa87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0ca681317b4e3918106d28df1a69fa87">_DMA_CHSREQSTATUS_CH1SREQSTATUS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0ca681317b4e3918106d28df1a69fa87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d90f70e0d5954748b1809b847b2be7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3d90f70e0d5954748b1809b847b2be7b">_DMA_CHSREQSTATUS_CH1SREQSTATUS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga3d90f70e0d5954748b1809b847b2be7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c06b003aa60c471c3b2fab51653a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf8c06b003aa60c471c3b2fab51653a15">_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf8c06b003aa60c471c3b2fab51653a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193cb364623c88cb508dca279b7e698b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga193cb364623c88cb508dca279b7e698b">DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf8c06b003aa60c471c3b2fab51653a15">_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga193cb364623c88cb508dca279b7e698b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d03bb897d9fe1bb9fae50820f447b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac1d03bb897d9fe1bb9fae50820f447b4">DMA_CHSREQSTATUS_CH2SREQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gac1d03bb897d9fe1bb9fae50820f447b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3083f1f73076c0102c88b85416ed2110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3083f1f73076c0102c88b85416ed2110">_DMA_CHSREQSTATUS_CH2SREQSTATUS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga3083f1f73076c0102c88b85416ed2110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8852a459c1825e61d10985c050e86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaea8852a459c1825e61d10985c050e86e">_DMA_CHSREQSTATUS_CH2SREQSTATUS_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:gaea8852a459c1825e61d10985c050e86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf4affb65c408ace40e8c17c66848ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaabf4affb65c408ace40e8c17c66848ef">_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaabf4affb65c408ace40e8c17c66848ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bdfe8f1d5a96d1ef1d3364a7dc5897a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2bdfe8f1d5a96d1ef1d3364a7dc5897a">DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaabf4affb65c408ace40e8c17c66848ef">_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga2bdfe8f1d5a96d1ef1d3364a7dc5897a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7e3e35eaf6892421d6e7b286a490d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafb7e3e35eaf6892421d6e7b286a490d5">DMA_CHSREQSTATUS_CH3SREQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:gafb7e3e35eaf6892421d6e7b286a490d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2222f8d27144678ab4ba0942c8b8781f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2222f8d27144678ab4ba0942c8b8781f">_DMA_CHSREQSTATUS_CH3SREQSTATUS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga2222f8d27144678ab4ba0942c8b8781f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2086fcbda231f1a8a1a1e946f41893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacb2086fcbda231f1a8a1a1e946f41893">_DMA_CHSREQSTATUS_CH3SREQSTATUS_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gacb2086fcbda231f1a8a1a1e946f41893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d8e31437498a8b6874dad047c746eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga95d8e31437498a8b6874dad047c746eb">_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga95d8e31437498a8b6874dad047c746eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed1415c8fad7709dde4311b0d66c602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabed1415c8fad7709dde4311b0d66c602">DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga95d8e31437498a8b6874dad047c746eb">_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:gabed1415c8fad7709dde4311b0d66c602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ced60eb83be417fffbd322fe4b0d6c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8ced60eb83be417fffbd322fe4b0d6c4">DMA_CHSREQSTATUS_CH4SREQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga8ced60eb83be417fffbd322fe4b0d6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a840d97f34d0d63983c73d6883a1a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5a840d97f34d0d63983c73d6883a1a53">_DMA_CHSREQSTATUS_CH4SREQSTATUS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga5a840d97f34d0d63983c73d6883a1a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f5b9744e308612819212e0a9f5fe39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae0f5b9744e308612819212e0a9f5fe39">_DMA_CHSREQSTATUS_CH4SREQSTATUS_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gae0f5b9744e308612819212e0a9f5fe39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb9dcd7c52924d58f4417ad07f1fbdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2eb9dcd7c52924d58f4417ad07f1fbdc">_DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2eb9dcd7c52924d58f4417ad07f1fbdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab34a2a86e2ada817af6998a135bf760b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab34a2a86e2ada817af6998a135bf760b">DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2eb9dcd7c52924d58f4417ad07f1fbdc">_DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gab34a2a86e2ada817af6998a135bf760b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44104a6766e70127964369bdf2290398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga44104a6766e70127964369bdf2290398">DMA_CHSREQSTATUS_CH5SREQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga44104a6766e70127964369bdf2290398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9652105ab7682ff248493ecb6036e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0b9652105ab7682ff248493ecb6036e5">_DMA_CHSREQSTATUS_CH5SREQSTATUS_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga0b9652105ab7682ff248493ecb6036e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10bb38bf69a347123ca07a578ac8c706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga10bb38bf69a347123ca07a578ac8c706">_DMA_CHSREQSTATUS_CH5SREQSTATUS_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga10bb38bf69a347123ca07a578ac8c706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dda0ac7329c79e3f2e611161d80737d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6dda0ac7329c79e3f2e611161d80737d">_DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6dda0ac7329c79e3f2e611161d80737d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded7a046b8d8eb762ccb0140bb923551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaded7a046b8d8eb762ccb0140bb923551">DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6dda0ac7329c79e3f2e611161d80737d">_DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gaded7a046b8d8eb762ccb0140bb923551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0dd3e28000f2782f0df933bd348da73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac0dd3e28000f2782f0df933bd348da73">DMA_CHSREQSTATUS_CH6SREQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:gac0dd3e28000f2782f0df933bd348da73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4963869b84caab78eabd3348c3025fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4963869b84caab78eabd3348c3025fc0">_DMA_CHSREQSTATUS_CH6SREQSTATUS_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga4963869b84caab78eabd3348c3025fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ed58af33138cc9508ba17f328f46a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf6ed58af33138cc9508ba17f328f46a1">_DMA_CHSREQSTATUS_CH6SREQSTATUS_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:gaf6ed58af33138cc9508ba17f328f46a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a96c285214f46494c15a3ffd8b9ecd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9a96c285214f46494c15a3ffd8b9ecd7">_DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9a96c285214f46494c15a3ffd8b9ecd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafdfca9ba45ade7179278f4dc2e1c1f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaafdfca9ba45ade7179278f4dc2e1c1f8">DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9a96c285214f46494c15a3ffd8b9ecd7">_DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:gaafdfca9ba45ade7179278f4dc2e1c1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41d0f281772262cdcbed2d7f386a6f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad41d0f281772262cdcbed2d7f386a6f9">DMA_CHSREQSTATUS_CH7SREQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:gad41d0f281772262cdcbed2d7f386a6f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c5b4e2dca04abcfa14d46315e52602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf0c5b4e2dca04abcfa14d46315e52602">_DMA_CHSREQSTATUS_CH7SREQSTATUS_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaf0c5b4e2dca04abcfa14d46315e52602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16d7f807d1963b11534ce2fdd17c0f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga16d7f807d1963b11534ce2fdd17c0f7a">_DMA_CHSREQSTATUS_CH7SREQSTATUS_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga16d7f807d1963b11534ce2fdd17c0f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0264e336f77f926c3a016d53b34d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2e0264e336f77f926c3a016d53b34d2a">_DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2e0264e336f77f926c3a016d53b34d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdfbafcccf167b2fd51174b3ae1661a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacdfbafcccf167b2fd51174b3ae1661a0">DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2e0264e336f77f926c3a016d53b34d2a">_DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:gacdfbafcccf167b2fd51174b3ae1661a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga388d4303aaa1d5256395386f4ea3f262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga388d4303aaa1d5256395386f4ea3f262">DMA_CHSREQSTATUS_CH8SREQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:ga388d4303aaa1d5256395386f4ea3f262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga613b8df571ee334d36713afe8e91bb1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga613b8df571ee334d36713afe8e91bb1c">_DMA_CHSREQSTATUS_CH8SREQSTATUS_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga613b8df571ee334d36713afe8e91bb1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0fc5983a203645df8d7283c2f4f7497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad0fc5983a203645df8d7283c2f4f7497">_DMA_CHSREQSTATUS_CH8SREQSTATUS_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:gad0fc5983a203645df8d7283c2f4f7497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef29c34ecccf7683723e5b62ed145378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaef29c34ecccf7683723e5b62ed145378">_DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaef29c34ecccf7683723e5b62ed145378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f9810cdf0aeeabd9e538681673525f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga36f9810cdf0aeeabd9e538681673525f">DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaef29c34ecccf7683723e5b62ed145378">_DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga36f9810cdf0aeeabd9e538681673525f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5616005dbe0d48793113e676483de6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5616005dbe0d48793113e676483de6cc">DMA_CHSREQSTATUS_CH9SREQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:ga5616005dbe0d48793113e676483de6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe8afa537eb1a3c9482a2c5ac4be7cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafe8afa537eb1a3c9482a2c5ac4be7cdb">_DMA_CHSREQSTATUS_CH9SREQSTATUS_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gafe8afa537eb1a3c9482a2c5ac4be7cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad70382ea44b29aca8595afcf5088a62b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad70382ea44b29aca8595afcf5088a62b">_DMA_CHSREQSTATUS_CH9SREQSTATUS_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:gad70382ea44b29aca8595afcf5088a62b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214e61eba15ea97659f3903f6319de3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga214e61eba15ea97659f3903f6319de3a">_DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga214e61eba15ea97659f3903f6319de3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f46f63be74a3fd8f8f213201a948415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2f46f63be74a3fd8f8f213201a948415">DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga214e61eba15ea97659f3903f6319de3a">_DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga2f46f63be74a3fd8f8f213201a948415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdcc1e3863b785f2a3b995643db7c62d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacdcc1e3863b785f2a3b995643db7c62d">DMA_CHSREQSTATUS_CH10SREQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:gacdcc1e3863b785f2a3b995643db7c62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e2bb012680814d638f348d0267b037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac8e2bb012680814d638f348d0267b037">_DMA_CHSREQSTATUS_CH10SREQSTATUS_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gac8e2bb012680814d638f348d0267b037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89eb56d38276be12abdd2d03df7f4862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga89eb56d38276be12abdd2d03df7f4862">_DMA_CHSREQSTATUS_CH10SREQSTATUS_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga89eb56d38276be12abdd2d03df7f4862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5bab6bc4560df77b4c816ca0f0fffb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac5bab6bc4560df77b4c816ca0f0fffb2">_DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac5bab6bc4560df77b4c816ca0f0fffb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8729f7b5b33cf7d07e96973dfbb232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4e8729f7b5b33cf7d07e96973dfbb232">DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac5bab6bc4560df77b4c816ca0f0fffb2">_DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:ga4e8729f7b5b33cf7d07e96973dfbb232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e98a171a942ec5c3c5087bc5f4cc24e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5e98a171a942ec5c3c5087bc5f4cc24e">DMA_CHSREQSTATUS_CH11SREQSTATUS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:ga5e98a171a942ec5c3c5087bc5f4cc24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4502b0fab463b70d60b782dccca6781f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4502b0fab463b70d60b782dccca6781f">_DMA_CHSREQSTATUS_CH11SREQSTATUS_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga4502b0fab463b70d60b782dccca6781f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab074577a2941cef3108454e0bf1f12f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab074577a2941cef3108454e0bf1f12f5">_DMA_CHSREQSTATUS_CH11SREQSTATUS_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:gab074577a2941cef3108454e0bf1f12f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ee8ed1327fa2762b2e0450121caf42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab3ee8ed1327fa2762b2e0450121caf42">_DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab3ee8ed1327fa2762b2e0450121caf42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5afd20928e4ada8f470769862e85458c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5afd20928e4ada8f470769862e85458c">DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab3ee8ed1327fa2762b2e0450121caf42">_DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga5afd20928e4ada8f470769862e85458c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df7e961452dfe5d42c4d6e59ca4a1c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5df7e961452dfe5d42c4d6e59ca4a1c6">_DMA_IF_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5df7e961452dfe5d42c4d6e59ca4a1c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaddbe4d70d3c2391cf26b18d7b5f1da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaddbe4d70d3c2391cf26b18d7b5f1da4">_DMA_IF_MASK</a>&#160;&#160;&#160;0x80000FFFUL</td></tr>
<tr class="separator:gaaddbe4d70d3c2391cf26b18d7b5f1da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga578445fc79000465bed22b93d72b99f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga578445fc79000465bed22b93d72b99f3">DMA_IF_CH0DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga578445fc79000465bed22b93d72b99f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4df21925584f869a1e14c72541a26e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4df21925584f869a1e14c72541a26e3b">_DMA_IF_CH0DONE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4df21925584f869a1e14c72541a26e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82660b6bddd7fa45e7aec24c80566f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga82660b6bddd7fa45e7aec24c80566f9d">_DMA_IF_CH0DONE_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga82660b6bddd7fa45e7aec24c80566f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf3d94f3ee779f0f6c06abc721e4b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacdf3d94f3ee779f0f6c06abc721e4b1d">_DMA_IF_CH0DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gacdf3d94f3ee779f0f6c06abc721e4b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3461d4649121fda6ef74fca6bdfbcf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf3461d4649121fda6ef74fca6bdfbcf8">DMA_IF_CH0DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacdf3d94f3ee779f0f6c06abc721e4b1d">_DMA_IF_CH0DONE_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaf3461d4649121fda6ef74fca6bdfbcf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb19f1904fdcffd6581e94b37ad0f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafdb19f1904fdcffd6581e94b37ad0f03">DMA_IF_CH1DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gafdb19f1904fdcffd6581e94b37ad0f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bbebf4f7f30eba22b366b9eeb6000e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3bbebf4f7f30eba22b366b9eeb6000e8">_DMA_IF_CH1DONE_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3bbebf4f7f30eba22b366b9eeb6000e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b476b83e50bab602f9df1bd9a7e78fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3b476b83e50bab602f9df1bd9a7e78fb">_DMA_IF_CH1DONE_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga3b476b83e50bab602f9df1bd9a7e78fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20d97ecf249abd572a02eef3434d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa20d97ecf249abd572a02eef3434d8b2">_DMA_IF_CH1DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa20d97ecf249abd572a02eef3434d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1687be4e50e981e402a654e6f44e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5a1687be4e50e981e402a654e6f44e41">DMA_IF_CH1DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa20d97ecf249abd572a02eef3434d8b2">_DMA_IF_CH1DONE_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga5a1687be4e50e981e402a654e6f44e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2afc88986f126109c322128fb2920d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf2afc88986f126109c322128fb2920d6">DMA_IF_CH2DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gaf2afc88986f126109c322128fb2920d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c419bcf0d968084d92997844be9bb31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3c419bcf0d968084d92997844be9bb31">_DMA_IF_CH2DONE_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga3c419bcf0d968084d92997844be9bb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6752877e93325db188b1557b8ab6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5a6752877e93325db188b1557b8ab6d2">_DMA_IF_CH2DONE_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga5a6752877e93325db188b1557b8ab6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7ff40dd7f821b847a511a7c2d4d3d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacf7ff40dd7f821b847a511a7c2d4d3d4">_DMA_IF_CH2DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gacf7ff40dd7f821b847a511a7c2d4d3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99a6a34b20ebb4f18e259fec70808d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga99a6a34b20ebb4f18e259fec70808d96">DMA_IF_CH2DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacf7ff40dd7f821b847a511a7c2d4d3d4">_DMA_IF_CH2DONE_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga99a6a34b20ebb4f18e259fec70808d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1012d713c12603a2d19226e4bce0fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa1012d713c12603a2d19226e4bce0fb2">DMA_IF_CH3DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:gaa1012d713c12603a2d19226e4bce0fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa740c98e6015b7d04001d22d04fe67be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa740c98e6015b7d04001d22d04fe67be">_DMA_IF_CH3DONE_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaa740c98e6015b7d04001d22d04fe67be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef57540973298203eecc08b595f1f078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaef57540973298203eecc08b595f1f078">_DMA_IF_CH3DONE_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gaef57540973298203eecc08b595f1f078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5c9efd878f5498d103c8c7e7f45f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7b5c9efd878f5498d103c8c7e7f45f37">_DMA_IF_CH3DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7b5c9efd878f5498d103c8c7e7f45f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc4a13e6f0ec623968fcff36e988f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7fc4a13e6f0ec623968fcff36e988f8b">DMA_IF_CH3DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7b5c9efd878f5498d103c8c7e7f45f37">_DMA_IF_CH3DONE_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga7fc4a13e6f0ec623968fcff36e988f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf75c70f7ae1b7150fcda089516b2e850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf75c70f7ae1b7150fcda089516b2e850">DMA_IF_CH4DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gaf75c70f7ae1b7150fcda089516b2e850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga794c2aa0f6d557fb96e897c13480f821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga794c2aa0f6d557fb96e897c13480f821">_DMA_IF_CH4DONE_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga794c2aa0f6d557fb96e897c13480f821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519064cf91cf3790ac89844a0fc007fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga519064cf91cf3790ac89844a0fc007fd">_DMA_IF_CH4DONE_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga519064cf91cf3790ac89844a0fc007fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7853d4d5b00795501a54f93517ffaf6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7853d4d5b00795501a54f93517ffaf6f">_DMA_IF_CH4DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7853d4d5b00795501a54f93517ffaf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f2d2d301273229e5c03f6783046757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad8f2d2d301273229e5c03f6783046757">DMA_IF_CH4DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7853d4d5b00795501a54f93517ffaf6f">_DMA_IF_CH4DONE_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gad8f2d2d301273229e5c03f6783046757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ea8c063110eab66fae23be80922048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga86ea8c063110eab66fae23be80922048">DMA_IF_CH5DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga86ea8c063110eab66fae23be80922048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4972ea6b34213794fe21c6ff45b6775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad4972ea6b34213794fe21c6ff45b6775">_DMA_IF_CH5DONE_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gad4972ea6b34213794fe21c6ff45b6775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1889bf4f91f196c933e03f1d7b62212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa1889bf4f91f196c933e03f1d7b62212">_DMA_IF_CH5DONE_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gaa1889bf4f91f196c933e03f1d7b62212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae716721dbbc4cfede8a6cdc300631fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae716721dbbc4cfede8a6cdc300631fb0">_DMA_IF_CH5DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae716721dbbc4cfede8a6cdc300631fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b34ff8b746edcc7646933026c36d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga18b34ff8b746edcc7646933026c36d74">DMA_IF_CH5DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae716721dbbc4cfede8a6cdc300631fb0">_DMA_IF_CH5DONE_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga18b34ff8b746edcc7646933026c36d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee9407c591b02472a6ed6106696c2d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6ee9407c591b02472a6ed6106696c2d9">DMA_IF_CH6DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga6ee9407c591b02472a6ed6106696c2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf0c858b398b51a60439802802ff013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8bf0c858b398b51a60439802802ff013">_DMA_IF_CH6DONE_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga8bf0c858b398b51a60439802802ff013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394e6480623ad2f32f72067dcaa88d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga394e6480623ad2f32f72067dcaa88d5e">_DMA_IF_CH6DONE_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:ga394e6480623ad2f32f72067dcaa88d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d30acb9c92bbd5f58f1a0e8b452eb24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3d30acb9c92bbd5f58f1a0e8b452eb24">_DMA_IF_CH6DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga3d30acb9c92bbd5f58f1a0e8b452eb24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d0e0a127fe91c607de310087063bed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga64d0e0a127fe91c607de310087063bed">DMA_IF_CH6DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3d30acb9c92bbd5f58f1a0e8b452eb24">_DMA_IF_CH6DONE_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga64d0e0a127fe91c607de310087063bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e9976dc6ec10b7ad2fbe829e4968b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8e9976dc6ec10b7ad2fbe829e4968b2d">DMA_IF_CH7DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:ga8e9976dc6ec10b7ad2fbe829e4968b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4356a3035bf4946d2fa5bb3d703e9812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4356a3035bf4946d2fa5bb3d703e9812">_DMA_IF_CH7DONE_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga4356a3035bf4946d2fa5bb3d703e9812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7558e432cbdfc6ade683361d44745c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabb7558e432cbdfc6ade683361d44745c">_DMA_IF_CH7DONE_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:gabb7558e432cbdfc6ade683361d44745c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec319dfc1e0c1047d3e64081590222df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaec319dfc1e0c1047d3e64081590222df">_DMA_IF_CH7DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaec319dfc1e0c1047d3e64081590222df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932ae82dbd15bfdb9faf6cdc4a124cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga932ae82dbd15bfdb9faf6cdc4a124cf1">DMA_IF_CH7DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaec319dfc1e0c1047d3e64081590222df">_DMA_IF_CH7DONE_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:ga932ae82dbd15bfdb9faf6cdc4a124cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5afab379e049b22f4e54b1157e8ddbe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5afab379e049b22f4e54b1157e8ddbe3">DMA_IF_CH8DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:ga5afab379e049b22f4e54b1157e8ddbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f5cc98cd956adab6473e490ec1e6bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6f5cc98cd956adab6473e490ec1e6bb3">_DMA_IF_CH8DONE_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga6f5cc98cd956adab6473e490ec1e6bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea946b0c7ddbdf21f3ddb32f4114cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9ea946b0c7ddbdf21f3ddb32f4114cc5">_DMA_IF_CH8DONE_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:ga9ea946b0c7ddbdf21f3ddb32f4114cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga389b5d825cc28b336f1eaf2ea76c0f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga389b5d825cc28b336f1eaf2ea76c0f6a">_DMA_IF_CH8DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga389b5d825cc28b336f1eaf2ea76c0f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407efab71651777b7765497ab5936eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga407efab71651777b7765497ab5936eaf">DMA_IF_CH8DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga389b5d825cc28b336f1eaf2ea76c0f6a">_DMA_IF_CH8DONE_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga407efab71651777b7765497ab5936eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7da6d4a16cd8b39fea6c7d78eaa246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8b7da6d4a16cd8b39fea6c7d78eaa246">DMA_IF_CH9DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:ga8b7da6d4a16cd8b39fea6c7d78eaa246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ab3ab235caeab324901c9713b01739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga21ab3ab235caeab324901c9713b01739">_DMA_IF_CH9DONE_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga21ab3ab235caeab324901c9713b01739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac666f89901e174fd8db26aa470f51b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac666f89901e174fd8db26aa470f51b5b">_DMA_IF_CH9DONE_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:gac666f89901e174fd8db26aa470f51b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fab4341971f7c491354fb5251aa4dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3fab4341971f7c491354fb5251aa4dce">_DMA_IF_CH9DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga3fab4341971f7c491354fb5251aa4dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab36fc68292f281ec60dcc541688ef5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab36fc68292f281ec60dcc541688ef5ca">DMA_IF_CH9DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3fab4341971f7c491354fb5251aa4dce">_DMA_IF_CH9DONE_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:gab36fc68292f281ec60dcc541688ef5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf804c12e9b30329d29707f581eedfede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf804c12e9b30329d29707f581eedfede">DMA_IF_CH10DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:gaf804c12e9b30329d29707f581eedfede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7350a04552183372b0cbd3174e1c387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf7350a04552183372b0cbd3174e1c387">_DMA_IF_CH10DONE_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaf7350a04552183372b0cbd3174e1c387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2e9146c2fd1f57834d91c671c7bcf92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa2e9146c2fd1f57834d91c671c7bcf92">_DMA_IF_CH10DONE_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:gaa2e9146c2fd1f57834d91c671c7bcf92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed045cbcd46aef2cdc862b91ccbaa32e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaed045cbcd46aef2cdc862b91ccbaa32e">_DMA_IF_CH10DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaed045cbcd46aef2cdc862b91ccbaa32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e7be4d46918381f0cebab559ac7078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga34e7be4d46918381f0cebab559ac7078">DMA_IF_CH10DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaed045cbcd46aef2cdc862b91ccbaa32e">_DMA_IF_CH10DONE_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:ga34e7be4d46918381f0cebab559ac7078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b450434d19fff21e19781fed5e0d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad7b450434d19fff21e19781fed5e0d03">DMA_IF_CH11DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:gad7b450434d19fff21e19781fed5e0d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8cde67514ed50cf3157915d3021310c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad8cde67514ed50cf3157915d3021310c">_DMA_IF_CH11DONE_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gad8cde67514ed50cf3157915d3021310c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952c1c1457e9cbc399594e934e39689f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga952c1c1457e9cbc399594e934e39689f">_DMA_IF_CH11DONE_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga952c1c1457e9cbc399594e934e39689f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1df13d0646286cff2534cce87adc32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7e1df13d0646286cff2534cce87adc32">_DMA_IF_CH11DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7e1df13d0646286cff2534cce87adc32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad79c64ec098161641d3014aeaaa423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8ad79c64ec098161641d3014aeaaa423">DMA_IF_CH11DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7e1df13d0646286cff2534cce87adc32">_DMA_IF_CH11DONE_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga8ad79c64ec098161641d3014aeaaa423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6eab4cb33928b0235cbdbf6695057e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac6eab4cb33928b0235cbdbf6695057e9">DMA_IF_ERR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td></tr>
<tr class="separator:gac6eab4cb33928b0235cbdbf6695057e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68482770be6fe28e5729152c2c2760fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga68482770be6fe28e5729152c2c2760fa">_DMA_IF_ERR_SHIFT</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga68482770be6fe28e5729152c2c2760fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9977e4ef3c1c84917f42a8c6b7eb315d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9977e4ef3c1c84917f42a8c6b7eb315d">_DMA_IF_ERR_MASK</a>&#160;&#160;&#160;0x80000000UL</td></tr>
<tr class="separator:ga9977e4ef3c1c84917f42a8c6b7eb315d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga667c216e0fe58a36ab7f7889c1c869ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga667c216e0fe58a36ab7f7889c1c869ee">_DMA_IF_ERR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga667c216e0fe58a36ab7f7889c1c869ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3267cefe58443abd86319092c139413c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3267cefe58443abd86319092c139413c">DMA_IF_ERR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga667c216e0fe58a36ab7f7889c1c869ee">_DMA_IF_ERR_DEFAULT</a> &lt;&lt; 31)</td></tr>
<tr class="separator:ga3267cefe58443abd86319092c139413c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d88e1d0c327cd35c7693b1566e14d7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3d88e1d0c327cd35c7693b1566e14d7a">_DMA_IFS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga3d88e1d0c327cd35c7693b1566e14d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadb437c7a4f96b8693a1a2642370268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacadb437c7a4f96b8693a1a2642370268">_DMA_IFS_MASK</a>&#160;&#160;&#160;0x80000FFFUL</td></tr>
<tr class="separator:gacadb437c7a4f96b8693a1a2642370268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60ca3d5d4b8cf3a512ae0ab94e77e62f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga60ca3d5d4b8cf3a512ae0ab94e77e62f">DMA_IFS_CH0DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga60ca3d5d4b8cf3a512ae0ab94e77e62f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2700736d41e2ef7aadd189d03647776a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2700736d41e2ef7aadd189d03647776a">_DMA_IFS_CH0DONE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2700736d41e2ef7aadd189d03647776a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a51687b6f22f0ca718d444c5cfd81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga09a51687b6f22f0ca718d444c5cfd81b">_DMA_IFS_CH0DONE_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga09a51687b6f22f0ca718d444c5cfd81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac185bb00309ceb991b518a4776523641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac185bb00309ceb991b518a4776523641">_DMA_IFS_CH0DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac185bb00309ceb991b518a4776523641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1425dd1a51ea8d27ed3c70ebea6be2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1425dd1a51ea8d27ed3c70ebea6be2d3">DMA_IFS_CH0DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac185bb00309ceb991b518a4776523641">_DMA_IFS_CH0DONE_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1425dd1a51ea8d27ed3c70ebea6be2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677c10eb7bed83883d9057ca050403d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga677c10eb7bed83883d9057ca050403d2">DMA_IFS_CH1DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga677c10eb7bed83883d9057ca050403d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13225b0f24cfd7d14df651a50f9f4ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga13225b0f24cfd7d14df651a50f9f4ae0">_DMA_IFS_CH1DONE_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga13225b0f24cfd7d14df651a50f9f4ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea9d5c53288bc3f4ff74917d7770343c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaea9d5c53288bc3f4ff74917d7770343c">_DMA_IFS_CH1DONE_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:gaea9d5c53288bc3f4ff74917d7770343c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c28356ad64e7b1a2f6fed2aa6c7370f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0c28356ad64e7b1a2f6fed2aa6c7370f">_DMA_IFS_CH1DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0c28356ad64e7b1a2f6fed2aa6c7370f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ab940da9bb228148184bbdcc8402a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga67ab940da9bb228148184bbdcc8402a5">DMA_IFS_CH1DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0c28356ad64e7b1a2f6fed2aa6c7370f">_DMA_IFS_CH1DONE_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga67ab940da9bb228148184bbdcc8402a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65eb0025ac7a468b11eda46b44054253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga65eb0025ac7a468b11eda46b44054253">DMA_IFS_CH2DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga65eb0025ac7a468b11eda46b44054253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b6ab0b4ae8b6a33d347f3f38e17ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae8b6ab0b4ae8b6a33d347f3f38e17ab7">_DMA_IFS_CH2DONE_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae8b6ab0b4ae8b6a33d347f3f38e17ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf93d9ba334956b8c08aeb3c156feb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4bf93d9ba334956b8c08aeb3c156feb0">_DMA_IFS_CH2DONE_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga4bf93d9ba334956b8c08aeb3c156feb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa77d1d4ed2107e584579ad0616b24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2fa77d1d4ed2107e584579ad0616b24b">_DMA_IFS_CH2DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2fa77d1d4ed2107e584579ad0616b24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga566aea8925025ed8cf6855d4c1163a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga566aea8925025ed8cf6855d4c1163a23">DMA_IFS_CH2DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2fa77d1d4ed2107e584579ad0616b24b">_DMA_IFS_CH2DONE_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga566aea8925025ed8cf6855d4c1163a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17869f514f8d6a6df5fc0ae1ac96f2f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga17869f514f8d6a6df5fc0ae1ac96f2f5">DMA_IFS_CH3DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga17869f514f8d6a6df5fc0ae1ac96f2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f5955dfb302b66da0a964f2b961ee7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0f5955dfb302b66da0a964f2b961ee7f">_DMA_IFS_CH3DONE_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga0f5955dfb302b66da0a964f2b961ee7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556c4816512e4cc6530054fba9d5d2a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga556c4816512e4cc6530054fba9d5d2a6">_DMA_IFS_CH3DONE_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga556c4816512e4cc6530054fba9d5d2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b0537a6a23e9cd1e91b6a2adffc82e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga97b0537a6a23e9cd1e91b6a2adffc82e">_DMA_IFS_CH3DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga97b0537a6a23e9cd1e91b6a2adffc82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6a8203baec1e04535e852dee502f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5a6a8203baec1e04535e852dee502f8f">DMA_IFS_CH3DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga97b0537a6a23e9cd1e91b6a2adffc82e">_DMA_IFS_CH3DONE_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga5a6a8203baec1e04535e852dee502f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59d97918c2e3863338322e069329fd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac59d97918c2e3863338322e069329fd7">DMA_IFS_CH4DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gac59d97918c2e3863338322e069329fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b0e8b5f0d86a1d3bbbc3c35511e2df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0b0e8b5f0d86a1d3bbbc3c35511e2df4">_DMA_IFS_CH4DONE_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga0b0e8b5f0d86a1d3bbbc3c35511e2df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c0ef770d6383f620664832552b9f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf5c0ef770d6383f620664832552b9f28">_DMA_IFS_CH4DONE_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gaf5c0ef770d6383f620664832552b9f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f5fd116a0e7f23a2aadd2ee850d9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga48f5fd116a0e7f23a2aadd2ee850d9bc">_DMA_IFS_CH4DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga48f5fd116a0e7f23a2aadd2ee850d9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e392ee887156a16cedcbeff8f540fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8e392ee887156a16cedcbeff8f540fec">DMA_IFS_CH4DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga48f5fd116a0e7f23a2aadd2ee850d9bc">_DMA_IFS_CH4DONE_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga8e392ee887156a16cedcbeff8f540fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9937d06d57299ea9a39e7324da12a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaae9937d06d57299ea9a39e7324da12a8">DMA_IFS_CH5DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:gaae9937d06d57299ea9a39e7324da12a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ac88808d29cb122aae0057c125d7c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga61ac88808d29cb122aae0057c125d7c9">_DMA_IFS_CH5DONE_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga61ac88808d29cb122aae0057c125d7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68350a1c4cb5fddbb3a5c5bfb118e28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga68350a1c4cb5fddbb3a5c5bfb118e28d">_DMA_IFS_CH5DONE_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga68350a1c4cb5fddbb3a5c5bfb118e28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f3c45d0c5ac720a1e1f6c8c9b636143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7f3c45d0c5ac720a1e1f6c8c9b636143">_DMA_IFS_CH5DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7f3c45d0c5ac720a1e1f6c8c9b636143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4013a5ef1eb90253fd552e9445f7c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadb4013a5ef1eb90253fd552e9445f7c8">DMA_IFS_CH5DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7f3c45d0c5ac720a1e1f6c8c9b636143">_DMA_IFS_CH5DONE_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gadb4013a5ef1eb90253fd552e9445f7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678a90cbb249ad8584c26c3c9d44c94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga678a90cbb249ad8584c26c3c9d44c94c">DMA_IFS_CH6DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga678a90cbb249ad8584c26c3c9d44c94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2e82bfb804ea0717baff88727d185c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3b2e82bfb804ea0717baff88727d185c">_DMA_IFS_CH6DONE_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga3b2e82bfb804ea0717baff88727d185c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga235ec236195df4a912850596ced55aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga235ec236195df4a912850596ced55aa9">_DMA_IFS_CH6DONE_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:ga235ec236195df4a912850596ced55aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd8e363872cd0b45a1ec4b4b0c6540c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadd8e363872cd0b45a1ec4b4b0c6540c6">_DMA_IFS_CH6DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gadd8e363872cd0b45a1ec4b4b0c6540c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4805fc52dc9ed6fa1e8631a3f307a2f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4805fc52dc9ed6fa1e8631a3f307a2f6">DMA_IFS_CH6DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadd8e363872cd0b45a1ec4b4b0c6540c6">_DMA_IFS_CH6DONE_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga4805fc52dc9ed6fa1e8631a3f307a2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9131c4955194f866846151c31777e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf9131c4955194f866846151c31777e56">DMA_IFS_CH7DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:gaf9131c4955194f866846151c31777e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9696cc3401ad05e7d633ec5def7d471b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9696cc3401ad05e7d633ec5def7d471b">_DMA_IFS_CH7DONE_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga9696cc3401ad05e7d633ec5def7d471b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd6aaacbf6fbc723252af942f732f58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7bd6aaacbf6fbc723252af942f732f58">_DMA_IFS_CH7DONE_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga7bd6aaacbf6fbc723252af942f732f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c13d34a412f72bcf5eb9b73b8a7a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga28c13d34a412f72bcf5eb9b73b8a7a42">_DMA_IFS_CH7DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga28c13d34a412f72bcf5eb9b73b8a7a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306f70af4a6409e07f8f0664d8fa0fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga306f70af4a6409e07f8f0664d8fa0fb6">DMA_IFS_CH7DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga28c13d34a412f72bcf5eb9b73b8a7a42">_DMA_IFS_CH7DONE_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:ga306f70af4a6409e07f8f0664d8fa0fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaf29c529c5a1ece1c5b496cab1e26d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacaf29c529c5a1ece1c5b496cab1e26d1">DMA_IFS_CH8DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:gacaf29c529c5a1ece1c5b496cab1e26d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a87306141598376efc4889411c77b51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9a87306141598376efc4889411c77b51">_DMA_IFS_CH8DONE_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga9a87306141598376efc4889411c77b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b0711bde5a0628e87f8245b9c24584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae1b0711bde5a0628e87f8245b9c24584">_DMA_IFS_CH8DONE_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:gae1b0711bde5a0628e87f8245b9c24584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ff52fdced2c47dc90ea0a24f2d05d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga80ff52fdced2c47dc90ea0a24f2d05d4">_DMA_IFS_CH8DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga80ff52fdced2c47dc90ea0a24f2d05d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa87cdc342325ad4711ffe4a052276e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa87cdc342325ad4711ffe4a052276e19">DMA_IFS_CH8DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga80ff52fdced2c47dc90ea0a24f2d05d4">_DMA_IFS_CH8DONE_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gaa87cdc342325ad4711ffe4a052276e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4744f462804047e87774913344f3e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab4744f462804047e87774913344f3e27">DMA_IFS_CH9DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:gab4744f462804047e87774913344f3e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400ce53696c8271d80bb3a72a1bab5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga400ce53696c8271d80bb3a72a1bab5cf">_DMA_IFS_CH9DONE_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga400ce53696c8271d80bb3a72a1bab5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc1ecaf3b9d6dc500997e416e379c9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7fc1ecaf3b9d6dc500997e416e379c9c">_DMA_IFS_CH9DONE_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:ga7fc1ecaf3b9d6dc500997e416e379c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236dab6c6fff66729e4edfc99c496860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga236dab6c6fff66729e4edfc99c496860">_DMA_IFS_CH9DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga236dab6c6fff66729e4edfc99c496860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71ae573baad2bd54a67e676d78a6a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa71ae573baad2bd54a67e676d78a6a5a">DMA_IFS_CH9DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga236dab6c6fff66729e4edfc99c496860">_DMA_IFS_CH9DONE_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:gaa71ae573baad2bd54a67e676d78a6a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5356c2c73e5e9f90d566712e5ac5bf4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5356c2c73e5e9f90d566712e5ac5bf4e">DMA_IFS_CH10DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga5356c2c73e5e9f90d566712e5ac5bf4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7209d8922ada7fed23fcff6f1eaac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaae7209d8922ada7fed23fcff6f1eaac9">_DMA_IFS_CH10DONE_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaae7209d8922ada7fed23fcff6f1eaac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6228b5c500505a97010c3cd527975f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2c6228b5c500505a97010c3cd527975f">_DMA_IFS_CH10DONE_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga2c6228b5c500505a97010c3cd527975f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f0afd543a5a6855af5cbc2bc228d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga68f0afd543a5a6855af5cbc2bc228d5d">_DMA_IFS_CH10DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga68f0afd543a5a6855af5cbc2bc228d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03243172a6f726bd96e223d842ed56c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga03243172a6f726bd96e223d842ed56c5">DMA_IFS_CH10DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga68f0afd543a5a6855af5cbc2bc228d5d">_DMA_IFS_CH10DONE_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:ga03243172a6f726bd96e223d842ed56c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0662aff5df58325319ad9445ac481eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0662aff5df58325319ad9445ac481eef">DMA_IFS_CH11DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:ga0662aff5df58325319ad9445ac481eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf13296ddf636ee775e18448e696b106a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf13296ddf636ee775e18448e696b106a">_DMA_IFS_CH11DONE_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gaf13296ddf636ee775e18448e696b106a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7951d2045732ed861b1b5f5af2ad41e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa7951d2045732ed861b1b5f5af2ad41e">_DMA_IFS_CH11DONE_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:gaa7951d2045732ed861b1b5f5af2ad41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga368d618f271a701686c8ea642f9b240b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga368d618f271a701686c8ea642f9b240b">_DMA_IFS_CH11DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga368d618f271a701686c8ea642f9b240b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d62c4f6c0421241c6afac499036fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga48d62c4f6c0421241c6afac499036fe1">DMA_IFS_CH11DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga368d618f271a701686c8ea642f9b240b">_DMA_IFS_CH11DONE_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga48d62c4f6c0421241c6afac499036fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a765a3aa429433500f038916d31c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga47a765a3aa429433500f038916d31c31">DMA_IFS_ERR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td></tr>
<tr class="separator:ga47a765a3aa429433500f038916d31c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9438ddb667f860b6ac7ba57013421662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9438ddb667f860b6ac7ba57013421662">_DMA_IFS_ERR_SHIFT</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga9438ddb667f860b6ac7ba57013421662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16da74bde8ccbf19961c8663c0292ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad16da74bde8ccbf19961c8663c0292ea">_DMA_IFS_ERR_MASK</a>&#160;&#160;&#160;0x80000000UL</td></tr>
<tr class="separator:gad16da74bde8ccbf19961c8663c0292ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40f03716362c4d85e34f250b4e33a0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad40f03716362c4d85e34f250b4e33a0e">_DMA_IFS_ERR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad40f03716362c4d85e34f250b4e33a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae58ab8a1cab6fcf511960aea64761fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae58ab8a1cab6fcf511960aea64761fd5">DMA_IFS_ERR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad40f03716362c4d85e34f250b4e33a0e">_DMA_IFS_ERR_DEFAULT</a> &lt;&lt; 31)</td></tr>
<tr class="separator:gae58ab8a1cab6fcf511960aea64761fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a00fd399186f5727470607d74a301e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7a00fd399186f5727470607d74a301e1">_DMA_IFC_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7a00fd399186f5727470607d74a301e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad73d84e149da011b738b795a33dbaee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad73d84e149da011b738b795a33dbaee0">_DMA_IFC_MASK</a>&#160;&#160;&#160;0x80000FFFUL</td></tr>
<tr class="separator:gad73d84e149da011b738b795a33dbaee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6bbfea2686ebe8c7c308aec61df8d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf6bbfea2686ebe8c7c308aec61df8d4e">DMA_IFC_CH0DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:gaf6bbfea2686ebe8c7c308aec61df8d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc375d7b1f26309eb2cca29d6ac890d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0fc375d7b1f26309eb2cca29d6ac890d">_DMA_IFC_CH0DONE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0fc375d7b1f26309eb2cca29d6ac890d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99704115f1eb97adaff45b241b95ef16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga99704115f1eb97adaff45b241b95ef16">_DMA_IFC_CH0DONE_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga99704115f1eb97adaff45b241b95ef16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ef389cafee3a4db680b96e1e8f0698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad3ef389cafee3a4db680b96e1e8f0698">_DMA_IFC_CH0DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad3ef389cafee3a4db680b96e1e8f0698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655a62a7037be4ead95dfc7753c7194a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga655a62a7037be4ead95dfc7753c7194a">DMA_IFC_CH0DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad3ef389cafee3a4db680b96e1e8f0698">_DMA_IFC_CH0DONE_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga655a62a7037be4ead95dfc7753c7194a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5eb58f018e2f7f77201af93c44f3fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab5eb58f018e2f7f77201af93c44f3fd2">DMA_IFC_CH1DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gab5eb58f018e2f7f77201af93c44f3fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d3d55c1fb9cc16a62e55ccbf3e972f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga85d3d55c1fb9cc16a62e55ccbf3e972f">_DMA_IFC_CH1DONE_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga85d3d55c1fb9cc16a62e55ccbf3e972f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a95388d78ec1fbfb55234a505ba98e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac5a95388d78ec1fbfb55234a505ba98e">_DMA_IFC_CH1DONE_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:gac5a95388d78ec1fbfb55234a505ba98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c56b8b0d277986ffcf450aadf6354b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2c56b8b0d277986ffcf450aadf6354b3">_DMA_IFC_CH1DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2c56b8b0d277986ffcf450aadf6354b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebef41e728ac70f484a84cfc7008a886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaebef41e728ac70f484a84cfc7008a886">DMA_IFC_CH1DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2c56b8b0d277986ffcf450aadf6354b3">_DMA_IFC_CH1DONE_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gaebef41e728ac70f484a84cfc7008a886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599389e2c151d95a787d5d7bbca1ceba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga599389e2c151d95a787d5d7bbca1ceba">DMA_IFC_CH2DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga599389e2c151d95a787d5d7bbca1ceba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea48c430e69aa76baafc9f9d6210cb14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaea48c430e69aa76baafc9f9d6210cb14">_DMA_IFC_CH2DONE_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaea48c430e69aa76baafc9f9d6210cb14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a7466408faaf07508e545f8c52c2f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga40a7466408faaf07508e545f8c52c2f5">_DMA_IFC_CH2DONE_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga40a7466408faaf07508e545f8c52c2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2693242d60c02285310d310571d786f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2693242d60c02285310d310571d786f6">_DMA_IFC_CH2DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2693242d60c02285310d310571d786f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a716ac40518228a8d6a789ccb2eaf89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0a716ac40518228a8d6a789ccb2eaf89">DMA_IFC_CH2DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2693242d60c02285310d310571d786f6">_DMA_IFC_CH2DONE_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga0a716ac40518228a8d6a789ccb2eaf89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb47a49a0e5d1c095b8d2cf05cc9281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1eb47a49a0e5d1c095b8d2cf05cc9281">DMA_IFC_CH3DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga1eb47a49a0e5d1c095b8d2cf05cc9281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818d25507dabdfbe96f9b149428a019c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga818d25507dabdfbe96f9b149428a019c">_DMA_IFC_CH3DONE_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga818d25507dabdfbe96f9b149428a019c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb697306a1377e0e71f1d897806e3f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafb697306a1377e0e71f1d897806e3f04">_DMA_IFC_CH3DONE_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gafb697306a1377e0e71f1d897806e3f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5ca9c9a5c7110748b81feb1bedeea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7b5ca9c9a5c7110748b81feb1bedeea8">_DMA_IFC_CH3DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7b5ca9c9a5c7110748b81feb1bedeea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga084cd51cafabb0f091cf0e448ac422fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga084cd51cafabb0f091cf0e448ac422fa">DMA_IFC_CH3DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7b5ca9c9a5c7110748b81feb1bedeea8">_DMA_IFC_CH3DONE_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga084cd51cafabb0f091cf0e448ac422fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c7a995e6b218825ed1d895e26bde54d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8c7a995e6b218825ed1d895e26bde54d">DMA_IFC_CH4DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga8c7a995e6b218825ed1d895e26bde54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a03157b4cf71fc5f7f9ee41f183db8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4a03157b4cf71fc5f7f9ee41f183db8e">_DMA_IFC_CH4DONE_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga4a03157b4cf71fc5f7f9ee41f183db8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9076e9faafbb3030a05f05f1f37a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafd9076e9faafbb3030a05f05f1f37a4b">_DMA_IFC_CH4DONE_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gafd9076e9faafbb3030a05f05f1f37a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e9ca5a069094ffb57880e9c4651fc01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9e9ca5a069094ffb57880e9c4651fc01">_DMA_IFC_CH4DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9e9ca5a069094ffb57880e9c4651fc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a60fca5e679d1d975fad698ff804a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga16a60fca5e679d1d975fad698ff804a1">DMA_IFC_CH4DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9e9ca5a069094ffb57880e9c4651fc01">_DMA_IFC_CH4DONE_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga16a60fca5e679d1d975fad698ff804a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9786f89dbba2f47e61e4d022cee4203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab9786f89dbba2f47e61e4d022cee4203">DMA_IFC_CH5DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:gab9786f89dbba2f47e61e4d022cee4203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a89ea7eef21a64f3977325a8c5ed14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga68a89ea7eef21a64f3977325a8c5ed14">_DMA_IFC_CH5DONE_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga68a89ea7eef21a64f3977325a8c5ed14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3967cba6a1433618cea355e35147bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad3967cba6a1433618cea355e35147bfc">_DMA_IFC_CH5DONE_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gad3967cba6a1433618cea355e35147bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga447a728bf54b3f22e85000d41fff3bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga447a728bf54b3f22e85000d41fff3bf9">_DMA_IFC_CH5DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga447a728bf54b3f22e85000d41fff3bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc3ecb4d4fc4bd8a250cd51f2266106"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8dc3ecb4d4fc4bd8a250cd51f2266106">DMA_IFC_CH5DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga447a728bf54b3f22e85000d41fff3bf9">_DMA_IFC_CH5DONE_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga8dc3ecb4d4fc4bd8a250cd51f2266106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a92535e23b196a0ed4dfb0ed5a2a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga09a92535e23b196a0ed4dfb0ed5a2a86">DMA_IFC_CH6DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga09a92535e23b196a0ed4dfb0ed5a2a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa31a2f9992482adb7438a97e4caabd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1fa31a2f9992482adb7438a97e4caabd">_DMA_IFC_CH6DONE_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga1fa31a2f9992482adb7438a97e4caabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6626a705af152d560bc54ce20a09b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac6626a705af152d560bc54ce20a09b2f">_DMA_IFC_CH6DONE_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:gac6626a705af152d560bc54ce20a09b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54e5f7d69581a6a4f3711acfe834045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac54e5f7d69581a6a4f3711acfe834045">_DMA_IFC_CH6DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac54e5f7d69581a6a4f3711acfe834045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48fb2412604da08aa2f1562e59613206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga48fb2412604da08aa2f1562e59613206">DMA_IFC_CH6DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac54e5f7d69581a6a4f3711acfe834045">_DMA_IFC_CH6DONE_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga48fb2412604da08aa2f1562e59613206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a5fcfa35726a16ad417dc3b14bf362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa9a5fcfa35726a16ad417dc3b14bf362">DMA_IFC_CH7DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:gaa9a5fcfa35726a16ad417dc3b14bf362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9baec2a462749308b45f4773f4e8710a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9baec2a462749308b45f4773f4e8710a">_DMA_IFC_CH7DONE_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga9baec2a462749308b45f4773f4e8710a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560d35b7aee64858859fd55518df99f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga560d35b7aee64858859fd55518df99f5">_DMA_IFC_CH7DONE_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga560d35b7aee64858859fd55518df99f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f955167df1292b5cc9a7dd0dbde73b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4f955167df1292b5cc9a7dd0dbde73b4">_DMA_IFC_CH7DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4f955167df1292b5cc9a7dd0dbde73b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c0d73576790b207d92eac75dde7fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac7c0d73576790b207d92eac75dde7fea">DMA_IFC_CH7DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4f955167df1292b5cc9a7dd0dbde73b4">_DMA_IFC_CH7DONE_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:gac7c0d73576790b207d92eac75dde7fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e1dea2dfce8b5822206e5f6a364524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf7e1dea2dfce8b5822206e5f6a364524">DMA_IFC_CH8DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:gaf7e1dea2dfce8b5822206e5f6a364524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae853d7a3481ef5eef675a418f5097907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae853d7a3481ef5eef675a418f5097907">_DMA_IFC_CH8DONE_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae853d7a3481ef5eef675a418f5097907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f98b4a720fa81cf089da2e8d4f50ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad6f98b4a720fa81cf089da2e8d4f50ed">_DMA_IFC_CH8DONE_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:gad6f98b4a720fa81cf089da2e8d4f50ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga789724657d79bf18d8cef28ca08e932a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga789724657d79bf18d8cef28ca08e932a">_DMA_IFC_CH8DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga789724657d79bf18d8cef28ca08e932a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11caf0299c3fda45c7c8d8b75907ec2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga11caf0299c3fda45c7c8d8b75907ec2e">DMA_IFC_CH8DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga789724657d79bf18d8cef28ca08e932a">_DMA_IFC_CH8DONE_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga11caf0299c3fda45c7c8d8b75907ec2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ac0a27e5a3fdd788225775102a9edc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3ac0a27e5a3fdd788225775102a9edc5">DMA_IFC_CH9DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:ga3ac0a27e5a3fdd788225775102a9edc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96500658e0cc9e8bb4fa1efc09d639a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga96500658e0cc9e8bb4fa1efc09d639a2">_DMA_IFC_CH9DONE_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga96500658e0cc9e8bb4fa1efc09d639a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe3b4887d0d678928754192cf3c7de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6fe3b4887d0d678928754192cf3c7de2">_DMA_IFC_CH9DONE_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:ga6fe3b4887d0d678928754192cf3c7de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a1c2c14736bd2718ef246830c78092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae1a1c2c14736bd2718ef246830c78092">_DMA_IFC_CH9DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae1a1c2c14736bd2718ef246830c78092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f9c12df17e033307e0f74062fbbd8fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8f9c12df17e033307e0f74062fbbd8fb">DMA_IFC_CH9DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae1a1c2c14736bd2718ef246830c78092">_DMA_IFC_CH9DONE_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga8f9c12df17e033307e0f74062fbbd8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68475b4c52f0fca5833a479adef5ed07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga68475b4c52f0fca5833a479adef5ed07">DMA_IFC_CH10DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga68475b4c52f0fca5833a479adef5ed07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5036f49f9e1dcc0f6a0f6b5b86c090d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf5036f49f9e1dcc0f6a0f6b5b86c090d">_DMA_IFC_CH10DONE_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaf5036f49f9e1dcc0f6a0f6b5b86c090d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba5fca78034ea56f23b03916309e8807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaba5fca78034ea56f23b03916309e8807">_DMA_IFC_CH10DONE_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:gaba5fca78034ea56f23b03916309e8807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92a4401601bdc067ff6020d14793b647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga92a4401601bdc067ff6020d14793b647">_DMA_IFC_CH10DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga92a4401601bdc067ff6020d14793b647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd2d30e71d30c7cafcf0f2c76ba6099a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafd2d30e71d30c7cafcf0f2c76ba6099a">DMA_IFC_CH10DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga92a4401601bdc067ff6020d14793b647">_DMA_IFC_CH10DONE_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:gafd2d30e71d30c7cafcf0f2c76ba6099a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1d76c383cb3982fed5d4e891ff354c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf1d76c383cb3982fed5d4e891ff354c8">DMA_IFC_CH11DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:gaf1d76c383cb3982fed5d4e891ff354c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b2de6488554a2b9f7e076cf678caac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae1b2de6488554a2b9f7e076cf678caac">_DMA_IFC_CH11DONE_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gae1b2de6488554a2b9f7e076cf678caac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a81dacdb0dc94ed3a46f95726174596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1a81dacdb0dc94ed3a46f95726174596">_DMA_IFC_CH11DONE_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga1a81dacdb0dc94ed3a46f95726174596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5459a8c1b4c18437cdac2a146ffa1c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5459a8c1b4c18437cdac2a146ffa1c6d">_DMA_IFC_CH11DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5459a8c1b4c18437cdac2a146ffa1c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6bd32afd6df0bec34ed1e7e173ab835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae6bd32afd6df0bec34ed1e7e173ab835">DMA_IFC_CH11DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5459a8c1b4c18437cdac2a146ffa1c6d">_DMA_IFC_CH11DONE_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:gae6bd32afd6df0bec34ed1e7e173ab835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1089e96ec9201ab9c6712ab96a9e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7d1089e96ec9201ab9c6712ab96a9e61">DMA_IFC_ERR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td></tr>
<tr class="separator:ga7d1089e96ec9201ab9c6712ab96a9e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b7c1d45c21b1ea45df6e2ef8c80fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga91b7c1d45c21b1ea45df6e2ef8c80fb0">_DMA_IFC_ERR_SHIFT</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga91b7c1d45c21b1ea45df6e2ef8c80fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01211f918ff25b99da929d8d6e710b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa01211f918ff25b99da929d8d6e710b4">_DMA_IFC_ERR_MASK</a>&#160;&#160;&#160;0x80000000UL</td></tr>
<tr class="separator:gaa01211f918ff25b99da929d8d6e710b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc1465611b6513525c73979372a9344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaedc1465611b6513525c73979372a9344">_DMA_IFC_ERR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaedc1465611b6513525c73979372a9344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d0bf36583e5e1dc9ca617159c44ed0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7d0bf36583e5e1dc9ca617159c44ed0c">DMA_IFC_ERR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaedc1465611b6513525c73979372a9344">_DMA_IFC_ERR_DEFAULT</a> &lt;&lt; 31)</td></tr>
<tr class="separator:ga7d0bf36583e5e1dc9ca617159c44ed0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d20c7381f385979f3dbb7f94757890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad8d20c7381f385979f3dbb7f94757890">_DMA_IEN_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad8d20c7381f385979f3dbb7f94757890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad420f4a3efb297cb5beaa8ae280875d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad420f4a3efb297cb5beaa8ae280875d7">_DMA_IEN_MASK</a>&#160;&#160;&#160;0x80000FFFUL</td></tr>
<tr class="separator:gad420f4a3efb297cb5beaa8ae280875d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51a08be9d6414cf9012385a3527d4df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa51a08be9d6414cf9012385a3527d4df">DMA_IEN_CH0DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:gaa51a08be9d6414cf9012385a3527d4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1720448f7ffea601b6e59b4c22018b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf1720448f7ffea601b6e59b4c22018b6">_DMA_IEN_CH0DONE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf1720448f7ffea601b6e59b4c22018b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917a0d83bd2cf2fdb80aaf8ffb7ef557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga917a0d83bd2cf2fdb80aaf8ffb7ef557">_DMA_IEN_CH0DONE_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga917a0d83bd2cf2fdb80aaf8ffb7ef557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbd6fe3f900cf54ff71a063e4bd0acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9dbd6fe3f900cf54ff71a063e4bd0acf">_DMA_IEN_CH0DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9dbd6fe3f900cf54ff71a063e4bd0acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8329555faac2632db8e92bafbbb0f2fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8329555faac2632db8e92bafbbb0f2fa">DMA_IEN_CH0DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9dbd6fe3f900cf54ff71a063e4bd0acf">_DMA_IEN_CH0DONE_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga8329555faac2632db8e92bafbbb0f2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47dfc0bdb4183996878d1b45b104c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab47dfc0bdb4183996878d1b45b104c7f">DMA_IEN_CH1DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gab47dfc0bdb4183996878d1b45b104c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab64987692fbf7b42110f754d9db35d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab64987692fbf7b42110f754d9db35d95">_DMA_IEN_CH1DONE_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab64987692fbf7b42110f754d9db35d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3de6fed90e06aa4dd79b71a7ce5308a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa3de6fed90e06aa4dd79b71a7ce5308a">_DMA_IEN_CH1DONE_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:gaa3de6fed90e06aa4dd79b71a7ce5308a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c8880dba74e6ae11aef0d673bb43b21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0c8880dba74e6ae11aef0d673bb43b21">_DMA_IEN_CH1DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0c8880dba74e6ae11aef0d673bb43b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634aff2e704f2fc55a3ccfe53ef8c74b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga634aff2e704f2fc55a3ccfe53ef8c74b">DMA_IEN_CH1DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0c8880dba74e6ae11aef0d673bb43b21">_DMA_IEN_CH1DONE_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga634aff2e704f2fc55a3ccfe53ef8c74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2b66296ba2b65f9f5b2dee6421a427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3a2b66296ba2b65f9f5b2dee6421a427">DMA_IEN_CH2DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga3a2b66296ba2b65f9f5b2dee6421a427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e2e8947d79b40e433b90e0e2c4efcd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1e2e8947d79b40e433b90e0e2c4efcd6">_DMA_IEN_CH2DONE_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga1e2e8947d79b40e433b90e0e2c4efcd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46df35fb2b44f06ac115d61e37938e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga46df35fb2b44f06ac115d61e37938e1b">_DMA_IEN_CH2DONE_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga46df35fb2b44f06ac115d61e37938e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454f171a216261a87629f0a55a6421fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga454f171a216261a87629f0a55a6421fd">_DMA_IEN_CH2DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga454f171a216261a87629f0a55a6421fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63d217c8754ffd9bdc64b1ee4bafaec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa63d217c8754ffd9bdc64b1ee4bafaec">DMA_IEN_CH2DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga454f171a216261a87629f0a55a6421fd">_DMA_IEN_CH2DONE_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:gaa63d217c8754ffd9bdc64b1ee4bafaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e02fb65fdafe4fccb37e95ecc7063c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6e02fb65fdafe4fccb37e95ecc7063c1">DMA_IEN_CH3DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga6e02fb65fdafe4fccb37e95ecc7063c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ff5c15aa64c149feedae8987a72444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac1ff5c15aa64c149feedae8987a72444">_DMA_IEN_CH3DONE_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gac1ff5c15aa64c149feedae8987a72444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba56eda5242447dbadeeacd8a021eb6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaba56eda5242447dbadeeacd8a021eb6e">_DMA_IEN_CH3DONE_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gaba56eda5242447dbadeeacd8a021eb6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e4d5052d2858fde3ecc9b0453c646dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5e4d5052d2858fde3ecc9b0453c646dc">_DMA_IEN_CH3DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5e4d5052d2858fde3ecc9b0453c646dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d187357c9c8622ba8cb9cb2954988ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7d187357c9c8622ba8cb9cb2954988ff">DMA_IEN_CH3DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5e4d5052d2858fde3ecc9b0453c646dc">_DMA_IEN_CH3DONE_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga7d187357c9c8622ba8cb9cb2954988ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c4ccd8fd7a630bf3d0af39db99bd55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga96c4ccd8fd7a630bf3d0af39db99bd55">DMA_IEN_CH4DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga96c4ccd8fd7a630bf3d0af39db99bd55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da9d847e02267f0ff25b67d5b7ff6ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2da9d847e02267f0ff25b67d5b7ff6ee">_DMA_IEN_CH4DONE_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga2da9d847e02267f0ff25b67d5b7ff6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43aa908f57256dd7c8ce067c319caaef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga43aa908f57256dd7c8ce067c319caaef">_DMA_IEN_CH4DONE_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga43aa908f57256dd7c8ce067c319caaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacfbdac271b80e3bf48c3500f661bfd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaacfbdac271b80e3bf48c3500f661bfd1">_DMA_IEN_CH4DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaacfbdac271b80e3bf48c3500f661bfd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8117f1c7976f0ee985aaa94302d119ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8117f1c7976f0ee985aaa94302d119ce">DMA_IEN_CH4DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaacfbdac271b80e3bf48c3500f661bfd1">_DMA_IEN_CH4DONE_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga8117f1c7976f0ee985aaa94302d119ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9050ec555913f759d454af3da9755200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9050ec555913f759d454af3da9755200">DMA_IEN_CH5DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga9050ec555913f759d454af3da9755200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033b9523bc510c398e1804a43e7c25c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga033b9523bc510c398e1804a43e7c25c9">_DMA_IEN_CH5DONE_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga033b9523bc510c398e1804a43e7c25c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad58fd657418f1fbd9b6de45c4e311951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad58fd657418f1fbd9b6de45c4e311951">_DMA_IEN_CH5DONE_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gad58fd657418f1fbd9b6de45c4e311951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18fa4bbedcf1c05a117a949d658b34a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga18fa4bbedcf1c05a117a949d658b34a0">_DMA_IEN_CH5DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga18fa4bbedcf1c05a117a949d658b34a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00967c8e1cc5ad36acc00d5b038896a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae00967c8e1cc5ad36acc00d5b038896a">DMA_IEN_CH5DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga18fa4bbedcf1c05a117a949d658b34a0">_DMA_IEN_CH5DONE_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gae00967c8e1cc5ad36acc00d5b038896a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66ebdc51583209203f02ac2b47c9a5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga66ebdc51583209203f02ac2b47c9a5f8">DMA_IEN_CH6DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga66ebdc51583209203f02ac2b47c9a5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec27ce4245a3ae08f317f817eaa7e6d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaec27ce4245a3ae08f317f817eaa7e6d4">_DMA_IEN_CH6DONE_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaec27ce4245a3ae08f317f817eaa7e6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf38e2dbcc659f5fa1bff1bb6cf5747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6bf38e2dbcc659f5fa1bff1bb6cf5747">_DMA_IEN_CH6DONE_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:ga6bf38e2dbcc659f5fa1bff1bb6cf5747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0675480dd1765aae36996b793094f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa0675480dd1765aae36996b793094f96">_DMA_IEN_CH6DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa0675480dd1765aae36996b793094f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24c42eff09bffbce5871f5d65e40096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad24c42eff09bffbce5871f5d65e40096">DMA_IEN_CH6DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa0675480dd1765aae36996b793094f96">_DMA_IEN_CH6DONE_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:gad24c42eff09bffbce5871f5d65e40096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe7e1ea2751fcd78a8508bf8de320c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafe7e1ea2751fcd78a8508bf8de320c6a">DMA_IEN_CH7DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:gafe7e1ea2751fcd78a8508bf8de320c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0635fd7b92382d223dc3faa188c6ac88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0635fd7b92382d223dc3faa188c6ac88">_DMA_IEN_CH7DONE_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga0635fd7b92382d223dc3faa188c6ac88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ccea9193e0fcd686951c9c19d180fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9ccea9193e0fcd686951c9c19d180fe4">_DMA_IEN_CH7DONE_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga9ccea9193e0fcd686951c9c19d180fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63679ce59e7eef30c11ce408fc175072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga63679ce59e7eef30c11ce408fc175072">_DMA_IEN_CH7DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga63679ce59e7eef30c11ce408fc175072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8be90de8ffa2c192f6dc56d2815a0568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8be90de8ffa2c192f6dc56d2815a0568">DMA_IEN_CH7DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga63679ce59e7eef30c11ce408fc175072">_DMA_IEN_CH7DONE_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:ga8be90de8ffa2c192f6dc56d2815a0568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53215008b32dd66a724d1ffb61f13f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga53215008b32dd66a724d1ffb61f13f26">DMA_IEN_CH8DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:ga53215008b32dd66a724d1ffb61f13f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab577785f019b5c80b24181c452ff16be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab577785f019b5c80b24181c452ff16be">_DMA_IEN_CH8DONE_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab577785f019b5c80b24181c452ff16be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd699bbb62282640dd026bd21fb8ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaccd699bbb62282640dd026bd21fb8ec2">_DMA_IEN_CH8DONE_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:gaccd699bbb62282640dd026bd21fb8ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbf0e729f6c591c66a1b0e3971e91f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadbf0e729f6c591c66a1b0e3971e91f43">_DMA_IEN_CH8DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gadbf0e729f6c591c66a1b0e3971e91f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35984ec73d7c4836bcbdda4248ec2bf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga35984ec73d7c4836bcbdda4248ec2bf8">DMA_IEN_CH8DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadbf0e729f6c591c66a1b0e3971e91f43">_DMA_IEN_CH8DONE_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga35984ec73d7c4836bcbdda4248ec2bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037f0a421bb1e9480f2003f877f595d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga037f0a421bb1e9480f2003f877f595d4">DMA_IEN_CH9DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:ga037f0a421bb1e9480f2003f877f595d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfaca804f0d7c80c408bad3fe1498b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1dfaca804f0d7c80c408bad3fe1498b2">_DMA_IEN_CH9DONE_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga1dfaca804f0d7c80c408bad3fe1498b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf9b90b962d414b8d63ecb3298a6578e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadf9b90b962d414b8d63ecb3298a6578e">_DMA_IEN_CH9DONE_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:gadf9b90b962d414b8d63ecb3298a6578e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa40ed775395adcb93fa9ef4006a6a38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaa40ed775395adcb93fa9ef4006a6a38">_DMA_IEN_CH9DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaaa40ed775395adcb93fa9ef4006a6a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa60b028a31cf73c81300914f04bbc0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa60b028a31cf73c81300914f04bbc0cd">DMA_IEN_CH9DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaa40ed775395adcb93fa9ef4006a6a38">_DMA_IEN_CH9DONE_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:gaa60b028a31cf73c81300914f04bbc0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2620befcf37007aa8fe05ba9af32038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf2620befcf37007aa8fe05ba9af32038">DMA_IEN_CH10DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:gaf2620befcf37007aa8fe05ba9af32038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf59134c7d0b959e2ed3e91cd5d30efb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabf59134c7d0b959e2ed3e91cd5d30efb">_DMA_IEN_CH10DONE_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gabf59134c7d0b959e2ed3e91cd5d30efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15dc729602a6f2924049f08694c41a4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga15dc729602a6f2924049f08694c41a4d">_DMA_IEN_CH10DONE_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga15dc729602a6f2924049f08694c41a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32b1c608354ff87e21ee321a34d7cb61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga32b1c608354ff87e21ee321a34d7cb61">_DMA_IEN_CH10DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga32b1c608354ff87e21ee321a34d7cb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a8fbfc4c8c083d7a73a070445c4e044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6a8fbfc4c8c083d7a73a070445c4e044">DMA_IEN_CH10DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga32b1c608354ff87e21ee321a34d7cb61">_DMA_IEN_CH10DONE_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:ga6a8fbfc4c8c083d7a73a070445c4e044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f209adfe4ceb9aaa807a9564262230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac4f209adfe4ceb9aaa807a9564262230">DMA_IEN_CH11DONE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:gac4f209adfe4ceb9aaa807a9564262230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e533467aeaeb0b70183236a561384d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga38e533467aeaeb0b70183236a561384d">_DMA_IEN_CH11DONE_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga38e533467aeaeb0b70183236a561384d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70c85ab80a8febd83045bf27c4b899e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga70c85ab80a8febd83045bf27c4b899e2">_DMA_IEN_CH11DONE_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga70c85ab80a8febd83045bf27c4b899e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88718b435c9742dc51cece205d84642e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga88718b435c9742dc51cece205d84642e">_DMA_IEN_CH11DONE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga88718b435c9742dc51cece205d84642e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dacf1a8a571be08f911498f713e2e35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1dacf1a8a571be08f911498f713e2e35">DMA_IEN_CH11DONE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga88718b435c9742dc51cece205d84642e">_DMA_IEN_CH11DONE_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga1dacf1a8a571be08f911498f713e2e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96964fe667fbb1699a64f3e5b5e2fa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa96964fe667fbb1699a64f3e5b5e2fa9">DMA_IEN_ERR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td></tr>
<tr class="separator:gaa96964fe667fbb1699a64f3e5b5e2fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b55d670670482693271472453a42a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga69b55d670670482693271472453a42a5">_DMA_IEN_ERR_SHIFT</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga69b55d670670482693271472453a42a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4bc7102f29c2f6a8f20815cfc475c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadb4bc7102f29c2f6a8f20815cfc475c5">_DMA_IEN_ERR_MASK</a>&#160;&#160;&#160;0x80000000UL</td></tr>
<tr class="separator:gadb4bc7102f29c2f6a8f20815cfc475c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360986d9d959fe614d62f90ca6851e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga360986d9d959fe614d62f90ca6851e8c">_DMA_IEN_ERR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga360986d9d959fe614d62f90ca6851e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4f33aac19c9518238e0d34e928d9c09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae4f33aac19c9518238e0d34e928d9c09">DMA_IEN_ERR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga360986d9d959fe614d62f90ca6851e8c">_DMA_IEN_ERR_DEFAULT</a> &lt;&lt; 31)</td></tr>
<tr class="separator:gae4f33aac19c9518238e0d34e928d9c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d1a2dce0e3df450eefde2c8ecd46832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4d1a2dce0e3df450eefde2c8ecd46832">_DMA_CTRL_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4d1a2dce0e3df450eefde2c8ecd46832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54712619ebbd75c4c619afdd26f2ebc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga54712619ebbd75c4c619afdd26f2ebc2">_DMA_CTRL_MASK</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga54712619ebbd75c4c619afdd26f2ebc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4282959f607bb790ec88e1cba91ea556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4282959f607bb790ec88e1cba91ea556">DMA_CTRL_DESCRECT</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga4282959f607bb790ec88e1cba91ea556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35516ce50571e2b02d3ede27bfe2cbcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga35516ce50571e2b02d3ede27bfe2cbcd">_DMA_CTRL_DESCRECT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga35516ce50571e2b02d3ede27bfe2cbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc5e3b9a13f59308361c950d704f8d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3cc5e3b9a13f59308361c950d704f8d8">_DMA_CTRL_DESCRECT_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga3cc5e3b9a13f59308361c950d704f8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e89bb6086c6e6c9b38c166eaf1ae02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad5e89bb6086c6e6c9b38c166eaf1ae02">_DMA_CTRL_DESCRECT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad5e89bb6086c6e6c9b38c166eaf1ae02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9eedbe73febc7d5a5e7b1ea6e31857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1c9eedbe73febc7d5a5e7b1ea6e31857">DMA_CTRL_DESCRECT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad5e89bb6086c6e6c9b38c166eaf1ae02">_DMA_CTRL_DESCRECT_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1c9eedbe73febc7d5a5e7b1ea6e31857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420b0119eb5a032367e048e17809b046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga420b0119eb5a032367e048e17809b046">DMA_CTRL_PRDU</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga420b0119eb5a032367e048e17809b046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8eabb79b1f2e52f86b467a68230194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0e8eabb79b1f2e52f86b467a68230194">_DMA_CTRL_PRDU_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0e8eabb79b1f2e52f86b467a68230194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ffda999f1744791a8253fdc53c0a052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7ffda999f1744791a8253fdc53c0a052">_DMA_CTRL_PRDU_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga7ffda999f1744791a8253fdc53c0a052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1694a8ef17a62766b629934ebf0b3caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1694a8ef17a62766b629934ebf0b3caa">_DMA_CTRL_PRDU_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1694a8ef17a62766b629934ebf0b3caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626f50a923a8378ebd9a27b946096abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga626f50a923a8378ebd9a27b946096abf">DMA_CTRL_PRDU_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1694a8ef17a62766b629934ebf0b3caa">_DMA_CTRL_PRDU_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga626f50a923a8378ebd9a27b946096abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c6528d2c69c2d8aaca67cd56a1bfa37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8c6528d2c69c2d8aaca67cd56a1bfa37">_DMA_RDS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8c6528d2c69c2d8aaca67cd56a1bfa37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga003fd7648d399d627ab6a36cb72a4dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga003fd7648d399d627ab6a36cb72a4dad">_DMA_RDS_MASK</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:ga003fd7648d399d627ab6a36cb72a4dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312993280b6fbb3b185bf9bb4b00b0c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga312993280b6fbb3b185bf9bb4b00b0c2">DMA_RDS_RDSCH0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga312993280b6fbb3b185bf9bb4b00b0c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ce3ed9c5fb156386943bc2d5fa1441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab7ce3ed9c5fb156386943bc2d5fa1441">_DMA_RDS_RDSCH0_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab7ce3ed9c5fb156386943bc2d5fa1441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77186a6755f7a0a28da00774584cbb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga77186a6755f7a0a28da00774584cbb40">_DMA_RDS_RDSCH0_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga77186a6755f7a0a28da00774584cbb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58eba6cbdfd828dfa1d9a3cd2d32e301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga58eba6cbdfd828dfa1d9a3cd2d32e301">_DMA_RDS_RDSCH0_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga58eba6cbdfd828dfa1d9a3cd2d32e301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd20a0281e0695244d750d5daf0632b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3dd20a0281e0695244d750d5daf0632b">DMA_RDS_RDSCH0_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga58eba6cbdfd828dfa1d9a3cd2d32e301">_DMA_RDS_RDSCH0_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga3dd20a0281e0695244d750d5daf0632b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7bb82d54618046fdef9023b2ec1fbe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf7bb82d54618046fdef9023b2ec1fbe1">DMA_RDS_RDSCH1</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gaf7bb82d54618046fdef9023b2ec1fbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2b46e402f9742e41cc0b43162b8ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaeb2b46e402f9742e41cc0b43162b8ca3">_DMA_RDS_RDSCH1_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaeb2b46e402f9742e41cc0b43162b8ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad37f7af60c18827fb4eba68802bc1927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad37f7af60c18827fb4eba68802bc1927">_DMA_RDS_RDSCH1_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:gad37f7af60c18827fb4eba68802bc1927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3315073ce1c9295802fd0e6ebf0a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0a3315073ce1c9295802fd0e6ebf0a92">_DMA_RDS_RDSCH1_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0a3315073ce1c9295802fd0e6ebf0a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfb8a340af609fbb22670b68c9064840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadfb8a340af609fbb22670b68c9064840">DMA_RDS_RDSCH1_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0a3315073ce1c9295802fd0e6ebf0a92">_DMA_RDS_RDSCH1_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gadfb8a340af609fbb22670b68c9064840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3842eed9c9177d42b70633366aed12fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3842eed9c9177d42b70633366aed12fd">DMA_RDS_RDSCH2</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga3842eed9c9177d42b70633366aed12fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362230032fa97cddaecef48ba01efe64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga362230032fa97cddaecef48ba01efe64">_DMA_RDS_RDSCH2_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga362230032fa97cddaecef48ba01efe64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37017954153b351baa2526961e0c797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae37017954153b351baa2526961e0c797">_DMA_RDS_RDSCH2_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:gae37017954153b351baa2526961e0c797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94c86ffe675ed80e31ff7a61f82499d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa94c86ffe675ed80e31ff7a61f82499d">_DMA_RDS_RDSCH2_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa94c86ffe675ed80e31ff7a61f82499d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf3eee33483c8e6f4894f47ce86bdbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaadf3eee33483c8e6f4894f47ce86bdbe">DMA_RDS_RDSCH2_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa94c86ffe675ed80e31ff7a61f82499d">_DMA_RDS_RDSCH2_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:gaadf3eee33483c8e6f4894f47ce86bdbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01afb38cc45eaf5a46b49a1805b5e4cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga01afb38cc45eaf5a46b49a1805b5e4cd">DMA_RDS_RDSCH3</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga01afb38cc45eaf5a46b49a1805b5e4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d88d84e60639add1a4e0206886e8893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3d88d84e60639add1a4e0206886e8893">_DMA_RDS_RDSCH3_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga3d88d84e60639add1a4e0206886e8893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad1b4715fe2f08fb5e80a62c59b1a60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7ad1b4715fe2f08fb5e80a62c59b1a60">_DMA_RDS_RDSCH3_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga7ad1b4715fe2f08fb5e80a62c59b1a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78827814e9cd7f741606434100e6edd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga78827814e9cd7f741606434100e6edd9">_DMA_RDS_RDSCH3_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga78827814e9cd7f741606434100e6edd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9176e02d7f129ce880790e539c19937b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9176e02d7f129ce880790e539c19937b">DMA_RDS_RDSCH3_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga78827814e9cd7f741606434100e6edd9">_DMA_RDS_RDSCH3_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga9176e02d7f129ce880790e539c19937b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa60fd74a31b8a8d3015407dcaa557d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa60fd74a31b8a8d3015407dcaa557d1d">DMA_RDS_RDSCH4</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gaa60fd74a31b8a8d3015407dcaa557d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe2babf10c0684bc4a060028cda80a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabe2babf10c0684bc4a060028cda80a3d">_DMA_RDS_RDSCH4_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gabe2babf10c0684bc4a060028cda80a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ce43e62f8b6fbd1bbf05104aec6df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac1ce43e62f8b6fbd1bbf05104aec6df5">_DMA_RDS_RDSCH4_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gac1ce43e62f8b6fbd1bbf05104aec6df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5392a8858e39e12fe0ce25dc36be18c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf5392a8858e39e12fe0ce25dc36be18c">_DMA_RDS_RDSCH4_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf5392a8858e39e12fe0ce25dc36be18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751e64331c3c98dae4f56098054fece4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga751e64331c3c98dae4f56098054fece4">DMA_RDS_RDSCH4_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf5392a8858e39e12fe0ce25dc36be18c">_DMA_RDS_RDSCH4_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga751e64331c3c98dae4f56098054fece4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa76e9c59a2f1a0d3c86c051c67e44c59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa76e9c59a2f1a0d3c86c051c67e44c59">DMA_RDS_RDSCH5</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:gaa76e9c59a2f1a0d3c86c051c67e44c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6b7567daf3b5532de26083efd578eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab6b7567daf3b5532de26083efd578eb1">_DMA_RDS_RDSCH5_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gab6b7567daf3b5532de26083efd578eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241b779abf31faca254be943a03aea01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga241b779abf31faca254be943a03aea01">_DMA_RDS_RDSCH5_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga241b779abf31faca254be943a03aea01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811a821186b7174b4d40e61d55b3a05c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga811a821186b7174b4d40e61d55b3a05c">_DMA_RDS_RDSCH5_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga811a821186b7174b4d40e61d55b3a05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601c68a48c6f91b66a8104b6e1be3a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga601c68a48c6f91b66a8104b6e1be3a32">DMA_RDS_RDSCH5_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga811a821186b7174b4d40e61d55b3a05c">_DMA_RDS_RDSCH5_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga601c68a48c6f91b66a8104b6e1be3a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ceea508828a4ad90dbc5bf55aa3612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac9ceea508828a4ad90dbc5bf55aa3612">DMA_RDS_RDSCH6</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:gac9ceea508828a4ad90dbc5bf55aa3612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60496d78656d4c4955bec041f107e01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga60496d78656d4c4955bec041f107e01a">_DMA_RDS_RDSCH6_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga60496d78656d4c4955bec041f107e01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb362912ca5c02843c06c165261cd523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaeb362912ca5c02843c06c165261cd523">_DMA_RDS_RDSCH6_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:gaeb362912ca5c02843c06c165261cd523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e31669150faf85900afbaec75143ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac7e31669150faf85900afbaec75143ea">_DMA_RDS_RDSCH6_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac7e31669150faf85900afbaec75143ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e5fe93a557f955ba07645693239df7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3e5fe93a557f955ba07645693239df7f">DMA_RDS_RDSCH6_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac7e31669150faf85900afbaec75143ea">_DMA_RDS_RDSCH6_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga3e5fe93a557f955ba07645693239df7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee0e6c9b3a926c28fc86902efb25fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8ee0e6c9b3a926c28fc86902efb25fb9">DMA_RDS_RDSCH7</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:ga8ee0e6c9b3a926c28fc86902efb25fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68331e4f4cfa85970ec11660e2c63a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga68331e4f4cfa85970ec11660e2c63a61">_DMA_RDS_RDSCH7_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga68331e4f4cfa85970ec11660e2c63a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5884750b105df0ab85754f34c03f6111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5884750b105df0ab85754f34c03f6111">_DMA_RDS_RDSCH7_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga5884750b105df0ab85754f34c03f6111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9188ba63c707cb05ca3063f0df8f4d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9188ba63c707cb05ca3063f0df8f4d68">_DMA_RDS_RDSCH7_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9188ba63c707cb05ca3063f0df8f4d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6294f8a469732a2e4356dbf1ba639cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad6294f8a469732a2e4356dbf1ba639cf">DMA_RDS_RDSCH7_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9188ba63c707cb05ca3063f0df8f4d68">_DMA_RDS_RDSCH7_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:gad6294f8a469732a2e4356dbf1ba639cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac52000dcc9c0c3d007dffed00ee0855b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac52000dcc9c0c3d007dffed00ee0855b">DMA_RDS_RDSCH8</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:gac52000dcc9c0c3d007dffed00ee0855b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9897852e0e3e1398d57bc68e2cc7c945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9897852e0e3e1398d57bc68e2cc7c945">_DMA_RDS_RDSCH8_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga9897852e0e3e1398d57bc68e2cc7c945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f0e3bfa6ec65e723fd1453eebfa296d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7f0e3bfa6ec65e723fd1453eebfa296d">_DMA_RDS_RDSCH8_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:ga7f0e3bfa6ec65e723fd1453eebfa296d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffd24dc32b8b7d0a3b7df2bde5d8b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9ffd24dc32b8b7d0a3b7df2bde5d8b54">_DMA_RDS_RDSCH8_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9ffd24dc32b8b7d0a3b7df2bde5d8b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88bde1f8cef29f0c0251ea1fcd8ba32d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga88bde1f8cef29f0c0251ea1fcd8ba32d">DMA_RDS_RDSCH8_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9ffd24dc32b8b7d0a3b7df2bde5d8b54">_DMA_RDS_RDSCH8_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga88bde1f8cef29f0c0251ea1fcd8ba32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660848d25274ddc4dd1dccb3579a1f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga660848d25274ddc4dd1dccb3579a1f67">DMA_RDS_RDSCH9</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:ga660848d25274ddc4dd1dccb3579a1f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1445026672915894b16516e76055b36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab1445026672915894b16516e76055b36">_DMA_RDS_RDSCH9_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gab1445026672915894b16516e76055b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393c744c7792852e4d5b053a3b2c32f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga393c744c7792852e4d5b053a3b2c32f8">_DMA_RDS_RDSCH9_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:ga393c744c7792852e4d5b053a3b2c32f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30986620f37b9f6e9149a79f89c790f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa30986620f37b9f6e9149a79f89c790f">_DMA_RDS_RDSCH9_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa30986620f37b9f6e9149a79f89c790f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d293d2c9da6bcf20de9b9747f4e4145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4d293d2c9da6bcf20de9b9747f4e4145">DMA_RDS_RDSCH9_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa30986620f37b9f6e9149a79f89c790f">_DMA_RDS_RDSCH9_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga4d293d2c9da6bcf20de9b9747f4e4145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad73f8b186f9fac9d7f4ac2735b1eeccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad73f8b186f9fac9d7f4ac2735b1eeccc">DMA_RDS_RDSCH10</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:gad73f8b186f9fac9d7f4ac2735b1eeccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ddc067ae5cc0c34d7292e44af0c5d0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7ddc067ae5cc0c34d7292e44af0c5d0b">_DMA_RDS_RDSCH10_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga7ddc067ae5cc0c34d7292e44af0c5d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f93555df155713b2e017e7d7312175b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4f93555df155713b2e017e7d7312175b">_DMA_RDS_RDSCH10_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga4f93555df155713b2e017e7d7312175b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a0f0e77326603c210b7891ee68ff0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga96a0f0e77326603c210b7891ee68ff0b">_DMA_RDS_RDSCH10_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga96a0f0e77326603c210b7891ee68ff0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga912e6471fadddf52dbefd042b643327d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga912e6471fadddf52dbefd042b643327d">DMA_RDS_RDSCH10_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga96a0f0e77326603c210b7891ee68ff0b">_DMA_RDS_RDSCH10_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:ga912e6471fadddf52dbefd042b643327d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e5821e745f0f05c7bba3e93b6e2790f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4e5821e745f0f05c7bba3e93b6e2790f">DMA_RDS_RDSCH11</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:ga4e5821e745f0f05c7bba3e93b6e2790f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac58a20efdd98d5014db6de044acd8445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac58a20efdd98d5014db6de044acd8445">_DMA_RDS_RDSCH11_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gac58a20efdd98d5014db6de044acd8445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41089a039e4d66625d6f7af532ba284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae41089a039e4d66625d6f7af532ba284">_DMA_RDS_RDSCH11_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:gae41089a039e4d66625d6f7af532ba284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ddd7c7a2a09c206496ed4d1f94897f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4ddd7c7a2a09c206496ed4d1f94897f5">_DMA_RDS_RDSCH11_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4ddd7c7a2a09c206496ed4d1f94897f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c21420ceffc8be77c3c4ad5a4854b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8c21420ceffc8be77c3c4ad5a4854b93">DMA_RDS_RDSCH11_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4ddd7c7a2a09c206496ed4d1f94897f5">_DMA_RDS_RDSCH11_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga8c21420ceffc8be77c3c4ad5a4854b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb73a0aae253cdccbc56a9a1fa4c8e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabb73a0aae253cdccbc56a9a1fa4c8e94">_DMA_LOOP0_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gabb73a0aae253cdccbc56a9a1fa4c8e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc39da3a2b73ed5dc209eb5ac498f7b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadc39da3a2b73ed5dc209eb5ac498f7b8">_DMA_LOOP0_MASK</a>&#160;&#160;&#160;0x000103FFUL</td></tr>
<tr class="separator:gadc39da3a2b73ed5dc209eb5ac498f7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49e11964092db6e3812ad65b00055f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga49e11964092db6e3812ad65b00055f03">_DMA_LOOP0_WIDTH_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga49e11964092db6e3812ad65b00055f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05eb941c777b6c302a46d857f03827be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga05eb941c777b6c302a46d857f03827be">_DMA_LOOP0_WIDTH_MASK</a>&#160;&#160;&#160;0x3FFUL</td></tr>
<tr class="separator:ga05eb941c777b6c302a46d857f03827be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b1238d8f039af7d6ddbef5e35407ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae2b1238d8f039af7d6ddbef5e35407ef">_DMA_LOOP0_WIDTH_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae2b1238d8f039af7d6ddbef5e35407ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243e962dd990e93581ef2a149467ec05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga243e962dd990e93581ef2a149467ec05">DMA_LOOP0_WIDTH_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae2b1238d8f039af7d6ddbef5e35407ef">_DMA_LOOP0_WIDTH_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga243e962dd990e93581ef2a149467ec05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcfc220f6d405b344f0564ffe281a7ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabcfc220f6d405b344f0564ffe281a7ca">DMA_LOOP0_EN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 16)</td></tr>
<tr class="separator:gabcfc220f6d405b344f0564ffe281a7ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d875afdb4a4da8fe9cf004980e6378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga76d875afdb4a4da8fe9cf004980e6378">_DMA_LOOP0_EN_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga76d875afdb4a4da8fe9cf004980e6378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga709d7afcf08211979d89e8c4729ca5a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga709d7afcf08211979d89e8c4729ca5a3">_DMA_LOOP0_EN_MASK</a>&#160;&#160;&#160;0x10000UL</td></tr>
<tr class="separator:ga709d7afcf08211979d89e8c4729ca5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ecd2ba07058a27dada64915800f777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga99ecd2ba07058a27dada64915800f777">_DMA_LOOP0_EN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga99ecd2ba07058a27dada64915800f777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0e235ccd773b9c6c8e8ac9112f8dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaad0e235ccd773b9c6c8e8ac9112f8dce">DMA_LOOP0_EN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga99ecd2ba07058a27dada64915800f777">_DMA_LOOP0_EN_DEFAULT</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gaad0e235ccd773b9c6c8e8ac9112f8dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53f8e61e675ce60237b2abb8cdd704e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad53f8e61e675ce60237b2abb8cdd704e">_DMA_LOOP1_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad53f8e61e675ce60237b2abb8cdd704e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3689c5f1be084cdbed8dfa5c80ea092c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3689c5f1be084cdbed8dfa5c80ea092c">_DMA_LOOP1_MASK</a>&#160;&#160;&#160;0x000103FFUL</td></tr>
<tr class="separator:ga3689c5f1be084cdbed8dfa5c80ea092c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3299bdac5fa14f9eb4e1ec3546d0f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad3299bdac5fa14f9eb4e1ec3546d0f8d">_DMA_LOOP1_WIDTH_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad3299bdac5fa14f9eb4e1ec3546d0f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5688b3e53284efc6aeec9d9661af1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafb5688b3e53284efc6aeec9d9661af1c">_DMA_LOOP1_WIDTH_MASK</a>&#160;&#160;&#160;0x3FFUL</td></tr>
<tr class="separator:gafb5688b3e53284efc6aeec9d9661af1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e447522f5419eff8c859c97ebb12b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga16e447522f5419eff8c859c97ebb12b3">_DMA_LOOP1_WIDTH_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga16e447522f5419eff8c859c97ebb12b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191a4ffc87ead00f113fe430a3c83d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga191a4ffc87ead00f113fe430a3c83d3e">DMA_LOOP1_WIDTH_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga16e447522f5419eff8c859c97ebb12b3">_DMA_LOOP1_WIDTH_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga191a4ffc87ead00f113fe430a3c83d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa06f07cc32e81cf1e88a32bb0b452626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa06f07cc32e81cf1e88a32bb0b452626">DMA_LOOP1_EN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 16)</td></tr>
<tr class="separator:gaa06f07cc32e81cf1e88a32bb0b452626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697f2077f37d93d3c569374a52994cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga697f2077f37d93d3c569374a52994cc0">_DMA_LOOP1_EN_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga697f2077f37d93d3c569374a52994cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eefb5117b0337a661a25dc4a528c689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5eefb5117b0337a661a25dc4a528c689">_DMA_LOOP1_EN_MASK</a>&#160;&#160;&#160;0x10000UL</td></tr>
<tr class="separator:ga5eefb5117b0337a661a25dc4a528c689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a700f770c498f23d9e6ec881a92970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga66a700f770c498f23d9e6ec881a92970">_DMA_LOOP1_EN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga66a700f770c498f23d9e6ec881a92970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144a98d9d38b019c7efefe49ee660092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga144a98d9d38b019c7efefe49ee660092">DMA_LOOP1_EN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga66a700f770c498f23d9e6ec881a92970">_DMA_LOOP1_EN_DEFAULT</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga144a98d9d38b019c7efefe49ee660092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b201f7a62a24bc94abfc871add4543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga77b201f7a62a24bc94abfc871add4543">_DMA_RECT0_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga77b201f7a62a24bc94abfc871add4543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac28b574fe129c1421ec8746db3b13611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac28b574fe129c1421ec8746db3b13611">_DMA_RECT0_MASK</a>&#160;&#160;&#160;0xFFFFFFFFUL</td></tr>
<tr class="separator:gac28b574fe129c1421ec8746db3b13611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc60abb94183dbc767e86fce3615990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4cc60abb94183dbc767e86fce3615990">_DMA_RECT0_HEIGHT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4cc60abb94183dbc767e86fce3615990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8223f96fad5cde95c932abeef45f296f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8223f96fad5cde95c932abeef45f296f">_DMA_RECT0_HEIGHT_MASK</a>&#160;&#160;&#160;0x3FFUL</td></tr>
<tr class="separator:ga8223f96fad5cde95c932abeef45f296f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064e208c2ae452a1787badb97f6ac15d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga064e208c2ae452a1787badb97f6ac15d">_DMA_RECT0_HEIGHT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga064e208c2ae452a1787badb97f6ac15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cda1c1fdd49392ce52a3c8907193453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9cda1c1fdd49392ce52a3c8907193453">DMA_RECT0_HEIGHT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga064e208c2ae452a1787badb97f6ac15d">_DMA_RECT0_HEIGHT_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga9cda1c1fdd49392ce52a3c8907193453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53588ddf9ff4b25eb4b0e0ec90d68d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga53588ddf9ff4b25eb4b0e0ec90d68d97">_DMA_RECT0_SRCSTRIDE_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga53588ddf9ff4b25eb4b0e0ec90d68d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cde14ffe2f68a6a65b061d8052eb7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8cde14ffe2f68a6a65b061d8052eb7a3">_DMA_RECT0_SRCSTRIDE_MASK</a>&#160;&#160;&#160;0x1FFC00UL</td></tr>
<tr class="separator:ga8cde14ffe2f68a6a65b061d8052eb7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa554a778ccb59dee1d4e248e070ef5cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa554a778ccb59dee1d4e248e070ef5cb">_DMA_RECT0_SRCSTRIDE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa554a778ccb59dee1d4e248e070ef5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38cb8751c8fb6fc2b573242ec7e3bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa38cb8751c8fb6fc2b573242ec7e3bab">DMA_RECT0_SRCSTRIDE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa554a778ccb59dee1d4e248e070ef5cb">_DMA_RECT0_SRCSTRIDE_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:gaa38cb8751c8fb6fc2b573242ec7e3bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0c5f6f427d8ed668d746ced7b51bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gada0c5f6f427d8ed668d746ced7b51bd2">_DMA_RECT0_DSTSTRIDE_SHIFT</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:gada0c5f6f427d8ed668d746ced7b51bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga164410d4afb4952d17931edc9474637f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga164410d4afb4952d17931edc9474637f">_DMA_RECT0_DSTSTRIDE_MASK</a>&#160;&#160;&#160;0xFFE00000UL</td></tr>
<tr class="separator:ga164410d4afb4952d17931edc9474637f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeba1e11cb1758de56c423d24a5aaa45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaeba1e11cb1758de56c423d24a5aaa45d">_DMA_RECT0_DSTSTRIDE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaeba1e11cb1758de56c423d24a5aaa45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b74dd6ce60041085b835a94dec56836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9b74dd6ce60041085b835a94dec56836">DMA_RECT0_DSTSTRIDE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaeba1e11cb1758de56c423d24a5aaa45d">_DMA_RECT0_DSTSTRIDE_DEFAULT</a> &lt;&lt; 21)</td></tr>
<tr class="separator:ga9b74dd6ce60041085b835a94dec56836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23a78ddc8563401d56bbbc99ae90cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac23a78ddc8563401d56bbbc99ae90cf1">_DMA_CH_CTRL_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac23a78ddc8563401d56bbbc99ae90cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a701cc3693aa9025a32df30b6d2004e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5a701cc3693aa9025a32df30b6d2004e">_DMA_CH_CTRL_MASK</a>&#160;&#160;&#160;0x003F000FUL</td></tr>
<tr class="separator:ga5a701cc3693aa9025a32df30b6d2004e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d1d2b9b264b981ac3c2c54cd01d6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga88d1d2b9b264b981ac3c2c54cd01d6bd">_DMA_CH_CTRL_SIGSEL_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga88d1d2b9b264b981ac3c2c54cd01d6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc8ad3ff9c8cf9a5f0567dfef1d3f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9cc8ad3ff9c8cf9a5f0567dfef1d3f07">_DMA_CH_CTRL_SIGSEL_MASK</a>&#160;&#160;&#160;0xFUL</td></tr>
<tr class="separator:ga9cc8ad3ff9c8cf9a5f0567dfef1d3f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac836f26506e87684b9112cdef29b3bb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac836f26506e87684b9112cdef29b3bb9">_DMA_CH_CTRL_SIGSEL_ADC0SINGLE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac836f26506e87684b9112cdef29b3bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dbfe0c3fdd197d6ff2c04b41389abb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2dbfe0c3fdd197d6ff2c04b41389abb6">_DMA_CH_CTRL_SIGSEL_DAC0CH0</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2dbfe0c3fdd197d6ff2c04b41389abb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58209ddefd2ad6b2e4b261e7b4b0dea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga58209ddefd2ad6b2e4b261e7b4b0dea2">_DMA_CH_CTRL_SIGSEL_USARTRF0RXDATAV</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga58209ddefd2ad6b2e4b261e7b4b0dea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e20ef2ef13d261a98472525c571089f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5e20ef2ef13d261a98472525c571089f">_DMA_CH_CTRL_SIGSEL_USART1RXDATAV</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5e20ef2ef13d261a98472525c571089f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c7af4e3c024d693852338c2068ff91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga58c7af4e3c024d693852338c2068ff91">_DMA_CH_CTRL_SIGSEL_USART2RXDATAV</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga58c7af4e3c024d693852338c2068ff91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f1f68195e913bf0d6d59c9e0f90fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae3f1f68195e913bf0d6d59c9e0f90fb5">_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae3f1f68195e913bf0d6d59c9e0f90fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade2e47c4e1911429ce0fd66e5ffba258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gade2e47c4e1911429ce0fd66e5ffba258">_DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gade2e47c4e1911429ce0fd66e5ffba258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab845a6a4c3bc02826a88153b6cc3dd49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab845a6a4c3bc02826a88153b6cc3dd49">_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab845a6a4c3bc02826a88153b6cc3dd49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345a788f65ac72507c4765b0653ad194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga345a788f65ac72507c4765b0653ad194">_DMA_CH_CTRL_SIGSEL_I2C1RXDATAV</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga345a788f65ac72507c4765b0653ad194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52a5137f019c991df6c39813d36d66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad52a5137f019c991df6c39813d36d66c">_DMA_CH_CTRL_SIGSEL_TIMER0UFOF</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad52a5137f019c991df6c39813d36d66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731024317d4242e9a1cf966c98bd0a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga731024317d4242e9a1cf966c98bd0a4a">_DMA_CH_CTRL_SIGSEL_TIMER1UFOF</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga731024317d4242e9a1cf966c98bd0a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1bfae19058eddcd8b06f5c38c20516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacb1bfae19058eddcd8b06f5c38c20516">_DMA_CH_CTRL_SIGSEL_TIMER2UFOF</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gacb1bfae19058eddcd8b06f5c38c20516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d162905d47a4d7be3653a9f1ca0476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga32d162905d47a4d7be3653a9f1ca0476">_DMA_CH_CTRL_SIGSEL_TIMER3UFOF</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga32d162905d47a4d7be3653a9f1ca0476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4af7f5e89c6b4899914ed42c339fcca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab4af7f5e89c6b4899914ed42c339fcca">_DMA_CH_CTRL_SIGSEL_UART0RXDATAV</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab4af7f5e89c6b4899914ed42c339fcca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc84e18e21d2788107e796a827f40967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacc84e18e21d2788107e796a827f40967">_DMA_CH_CTRL_SIGSEL_UART1RXDATAV</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gacc84e18e21d2788107e796a827f40967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a4b3dec5f833eb43adec60ff8ca911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa7a4b3dec5f833eb43adec60ff8ca911">_DMA_CH_CTRL_SIGSEL_MSCWDATA</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa7a4b3dec5f833eb43adec60ff8ca911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01bdf4bddf365cc5206ac8f52906dd1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga01bdf4bddf365cc5206ac8f52906dd1e">_DMA_CH_CTRL_SIGSEL_AESDATAWR</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga01bdf4bddf365cc5206ac8f52906dd1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b06fd9b8628cfe7bbf3c0bb0addfd55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9b06fd9b8628cfe7bbf3c0bb0addfd55">_DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9b06fd9b8628cfe7bbf3c0bb0addfd55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bc9931bab1e3f87b3027b34bb63f961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4bc9931bab1e3f87b3027b34bb63f961">_DMA_CH_CTRL_SIGSEL_ADC0SCAN</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga4bc9931bab1e3f87b3027b34bb63f961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeafc07435c2d18241bcdf51a9bd37615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaeafc07435c2d18241bcdf51a9bd37615">_DMA_CH_CTRL_SIGSEL_DAC0CH1</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gaeafc07435c2d18241bcdf51a9bd37615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad87df09ca77b8f4b7bc2c4d027b497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5ad87df09ca77b8f4b7bc2c4d027b497">_DMA_CH_CTRL_SIGSEL_USARTRF0TXBL</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga5ad87df09ca77b8f4b7bc2c4d027b497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga667453ef22f520514c86d7da0fd2ab61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga667453ef22f520514c86d7da0fd2ab61">_DMA_CH_CTRL_SIGSEL_USART1TXBL</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga667453ef22f520514c86d7da0fd2ab61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8550f996ad8d351aa0bdb3150ae059a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8550f996ad8d351aa0bdb3150ae059a1">_DMA_CH_CTRL_SIGSEL_USART2TXBL</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga8550f996ad8d351aa0bdb3150ae059a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249d52551a12697be36b243c93c0add6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga249d52551a12697be36b243c93c0add6">_DMA_CH_CTRL_SIGSEL_LEUART0TXBL</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga249d52551a12697be36b243c93c0add6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06241a50968ec08618984469ffe7b4c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga06241a50968ec08618984469ffe7b4c4">_DMA_CH_CTRL_SIGSEL_LEUART1TXBL</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga06241a50968ec08618984469ffe7b4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d99b50e636d9786e6922918ff99f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf2d99b50e636d9786e6922918ff99f70">_DMA_CH_CTRL_SIGSEL_I2C0TXBL</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gaf2d99b50e636d9786e6922918ff99f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36b4d0191bcf5d6ce75a591bfefc879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa36b4d0191bcf5d6ce75a591bfefc879">_DMA_CH_CTRL_SIGSEL_I2C1TXBL</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gaa36b4d0191bcf5d6ce75a591bfefc879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8bd0d1c9f368ffe8d02227853d31c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad8bd0d1c9f368ffe8d02227853d31c74">_DMA_CH_CTRL_SIGSEL_TIMER0CC0</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gad8bd0d1c9f368ffe8d02227853d31c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga814c4e3305a2854cd633162d281057b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga814c4e3305a2854cd633162d281057b6">_DMA_CH_CTRL_SIGSEL_TIMER1CC0</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga814c4e3305a2854cd633162d281057b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3800bc9ed23783dd520fb68474c44440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3800bc9ed23783dd520fb68474c44440">_DMA_CH_CTRL_SIGSEL_TIMER2CC0</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga3800bc9ed23783dd520fb68474c44440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9977a696eb00b3c88977b89ed33cbe09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9977a696eb00b3c88977b89ed33cbe09">_DMA_CH_CTRL_SIGSEL_TIMER3CC0</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga9977a696eb00b3c88977b89ed33cbe09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2139ab4f2cb34d66414a5b69b30da6bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2139ab4f2cb34d66414a5b69b30da6bc">_DMA_CH_CTRL_SIGSEL_UART0TXBL</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga2139ab4f2cb34d66414a5b69b30da6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga602fa31f345b4e9b5348d07bdbc9fb75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga602fa31f345b4e9b5348d07bdbc9fb75">_DMA_CH_CTRL_SIGSEL_UART1TXBL</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga602fa31f345b4e9b5348d07bdbc9fb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0acb000609f80482e38e4acd083434ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0acb000609f80482e38e4acd083434ef">_DMA_CH_CTRL_SIGSEL_AESXORDATAWR</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga0acb000609f80482e38e4acd083434ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f7e87b9b3002f10aca12208bdf6737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga81f7e87b9b3002f10aca12208bdf6737">_DMA_CH_CTRL_SIGSEL_USARTRF0TXEMPTY</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga81f7e87b9b3002f10aca12208bdf6737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf711e2def96a67c61feefbd222e3587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabf711e2def96a67c61feefbd222e3587">_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gabf711e2def96a67c61feefbd222e3587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08fcfc9b2f4934a22cf5923d8f9129de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga08fcfc9b2f4934a22cf5923d8f9129de">_DMA_CH_CTRL_SIGSEL_USART2TXEMPTY</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga08fcfc9b2f4934a22cf5923d8f9129de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace70c70136d0fb0dbeb9214a007afea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gace70c70136d0fb0dbeb9214a007afea5">_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gace70c70136d0fb0dbeb9214a007afea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd98a10dd9be2c7ff0d4a904f40a67e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7fd98a10dd9be2c7ff0d4a904f40a67e">_DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga7fd98a10dd9be2c7ff0d4a904f40a67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a708e22ed673dfc84b525331af5825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab6a708e22ed673dfc84b525331af5825">_DMA_CH_CTRL_SIGSEL_TIMER0CC1</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gab6a708e22ed673dfc84b525331af5825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ea5fc6cf26fe89eef71f5c6d25f409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab7ea5fc6cf26fe89eef71f5c6d25f409">_DMA_CH_CTRL_SIGSEL_TIMER1CC1</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gab7ea5fc6cf26fe89eef71f5c6d25f409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5fc25026ec4b4726b9d79b2ffa692f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9a5fc25026ec4b4726b9d79b2ffa692f">_DMA_CH_CTRL_SIGSEL_TIMER2CC1</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga9a5fc25026ec4b4726b9d79b2ffa692f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5171b1da332326cc8db66cf23a79a2ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5171b1da332326cc8db66cf23a79a2ab">_DMA_CH_CTRL_SIGSEL_TIMER3CC1</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga5171b1da332326cc8db66cf23a79a2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb6ff868d69ef93cc93cb68ec0be54f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafb6ff868d69ef93cc93cb68ec0be54f2">_DMA_CH_CTRL_SIGSEL_UART0TXEMPTY</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gafb6ff868d69ef93cc93cb68ec0be54f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8537d72bfd937c6fce7929f87a0aa9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8537d72bfd937c6fce7929f87a0aa9cb">_DMA_CH_CTRL_SIGSEL_UART1TXEMPTY</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga8537d72bfd937c6fce7929f87a0aa9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a8c795d61e7ded14fa9cbf0b164af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac2a8c795d61e7ded14fa9cbf0b164af8">_DMA_CH_CTRL_SIGSEL_AESDATARD</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gac2a8c795d61e7ded14fa9cbf0b164af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd8eb3fa4a247fbab60ec5f54803145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacdd8eb3fa4a247fbab60ec5f54803145">_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gacdd8eb3fa4a247fbab60ec5f54803145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b9945faf63e28c170cb8f831412b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga31b9945faf63e28c170cb8f831412b1d">_DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga31b9945faf63e28c170cb8f831412b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5afcbd67e82c5e734180b0a2efee0ec6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5afcbd67e82c5e734180b0a2efee0ec6">_DMA_CH_CTRL_SIGSEL_TIMER0CC2</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga5afcbd67e82c5e734180b0a2efee0ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cda5b75545b3b4d6ce49b13c8be80e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5cda5b75545b3b4d6ce49b13c8be80e6">_DMA_CH_CTRL_SIGSEL_TIMER1CC2</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga5cda5b75545b3b4d6ce49b13c8be80e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8870b6104a09eee4e18de61a5dc183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaff8870b6104a09eee4e18de61a5dc183">_DMA_CH_CTRL_SIGSEL_TIMER2CC2</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gaff8870b6104a09eee4e18de61a5dc183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0add1fe508bf4b3b81095eac86a8bb30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0add1fe508bf4b3b81095eac86a8bb30">_DMA_CH_CTRL_SIGSEL_TIMER3CC2</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga0add1fe508bf4b3b81095eac86a8bb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801819420811a4c9098fe98bd12162b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga801819420811a4c9098fe98bd12162b4">_DMA_CH_CTRL_SIGSEL_AESKEYWR</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga801819420811a4c9098fe98bd12162b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa8600dced140b98f178c3cdb2e46a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafa8600dced140b98f178c3cdb2e46a8e">_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gafa8600dced140b98f178c3cdb2e46a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2571f9b30251a04d1c4be90cba81af2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2571f9b30251a04d1c4be90cba81af2c">_DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga2571f9b30251a04d1c4be90cba81af2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga012b1206ac44c66aa35762c0ed7eb178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga012b1206ac44c66aa35762c0ed7eb178">DMA_CH_CTRL_SIGSEL_ADC0SINGLE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac836f26506e87684b9112cdef29b3bb9">_DMA_CH_CTRL_SIGSEL_ADC0SINGLE</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga012b1206ac44c66aa35762c0ed7eb178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa442c937b48e06d7c53c6bc9cc31a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafa442c937b48e06d7c53c6bc9cc31a7e">DMA_CH_CTRL_SIGSEL_DAC0CH0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2dbfe0c3fdd197d6ff2c04b41389abb6">_DMA_CH_CTRL_SIGSEL_DAC0CH0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gafa442c937b48e06d7c53c6bc9cc31a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadca9950b229c417fea0e1409aca293d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadca9950b229c417fea0e1409aca293d3">DMA_CH_CTRL_SIGSEL_USARTRF0RXDATAV</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga58209ddefd2ad6b2e4b261e7b4b0dea2">_DMA_CH_CTRL_SIGSEL_USARTRF0RXDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gadca9950b229c417fea0e1409aca293d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b16ecf4bc47e7ceeca9e72462651f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5b16ecf4bc47e7ceeca9e72462651f18">DMA_CH_CTRL_SIGSEL_USART1RXDATAV</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5e20ef2ef13d261a98472525c571089f">_DMA_CH_CTRL_SIGSEL_USART1RXDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga5b16ecf4bc47e7ceeca9e72462651f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad7941b6b85783188ab667665a8a018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1ad7941b6b85783188ab667665a8a018">DMA_CH_CTRL_SIGSEL_USART2RXDATAV</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga58c7af4e3c024d693852338c2068ff91">_DMA_CH_CTRL_SIGSEL_USART2RXDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1ad7941b6b85783188ab667665a8a018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1293dd2ac3b5594f9d84d2e40081db1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1293dd2ac3b5594f9d84d2e40081db1c">DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae3f1f68195e913bf0d6d59c9e0f90fb5">_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1293dd2ac3b5594f9d84d2e40081db1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1fe3b73d514413af651e26b9ec51ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf1fe3b73d514413af651e26b9ec51ec7">DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gade2e47c4e1911429ce0fd66e5ffba258">_DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaf1fe3b73d514413af651e26b9ec51ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06058c90f273636ed58ca97372245f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga06058c90f273636ed58ca97372245f98">DMA_CH_CTRL_SIGSEL_I2C0RXDATAV</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab845a6a4c3bc02826a88153b6cc3dd49">_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga06058c90f273636ed58ca97372245f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634f6b310c276fc54d3648bfe8e0ebd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga634f6b310c276fc54d3648bfe8e0ebd0">DMA_CH_CTRL_SIGSEL_I2C1RXDATAV</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga345a788f65ac72507c4765b0653ad194">_DMA_CH_CTRL_SIGSEL_I2C1RXDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga634f6b310c276fc54d3648bfe8e0ebd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d028eeee6256219a0213372aaabc816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5d028eeee6256219a0213372aaabc816">DMA_CH_CTRL_SIGSEL_TIMER0UFOF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad52a5137f019c991df6c39813d36d66c">_DMA_CH_CTRL_SIGSEL_TIMER0UFOF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga5d028eeee6256219a0213372aaabc816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fb7b0cfefa2ac321451200edd37aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga63fb7b0cfefa2ac321451200edd37aaf">DMA_CH_CTRL_SIGSEL_TIMER1UFOF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga731024317d4242e9a1cf966c98bd0a4a">_DMA_CH_CTRL_SIGSEL_TIMER1UFOF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga63fb7b0cfefa2ac321451200edd37aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d62c9f011872b6c6b386ec232976cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga36d62c9f011872b6c6b386ec232976cf">DMA_CH_CTRL_SIGSEL_TIMER2UFOF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacb1bfae19058eddcd8b06f5c38c20516">_DMA_CH_CTRL_SIGSEL_TIMER2UFOF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga36d62c9f011872b6c6b386ec232976cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c9a939ecc68a9ad47677f1afcbca13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac5c9a939ecc68a9ad47677f1afcbca13">DMA_CH_CTRL_SIGSEL_TIMER3UFOF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga32d162905d47a4d7be3653a9f1ca0476">_DMA_CH_CTRL_SIGSEL_TIMER3UFOF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gac5c9a939ecc68a9ad47677f1afcbca13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f9335f10a0c2401c15b4f32ac2287b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga64f9335f10a0c2401c15b4f32ac2287b">DMA_CH_CTRL_SIGSEL_UART0RXDATAV</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab4af7f5e89c6b4899914ed42c339fcca">_DMA_CH_CTRL_SIGSEL_UART0RXDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga64f9335f10a0c2401c15b4f32ac2287b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1180fff1c94d131832e75286446adf09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1180fff1c94d131832e75286446adf09">DMA_CH_CTRL_SIGSEL_UART1RXDATAV</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacc84e18e21d2788107e796a827f40967">_DMA_CH_CTRL_SIGSEL_UART1RXDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1180fff1c94d131832e75286446adf09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3bb51eb50464cea8ad75b4c3a70832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2b3bb51eb50464cea8ad75b4c3a70832">DMA_CH_CTRL_SIGSEL_MSCWDATA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa7a4b3dec5f833eb43adec60ff8ca911">_DMA_CH_CTRL_SIGSEL_MSCWDATA</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga2b3bb51eb50464cea8ad75b4c3a70832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7a0504ccff119d0bfe8918753b3991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0e7a0504ccff119d0bfe8918753b3991">DMA_CH_CTRL_SIGSEL_AESDATAWR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga01bdf4bddf365cc5206ac8f52906dd1e">_DMA_CH_CTRL_SIGSEL_AESDATAWR</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga0e7a0504ccff119d0bfe8918753b3991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3085030d496a2c4ba00f36c84cd6eb10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3085030d496a2c4ba00f36c84cd6eb10">DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9b06fd9b8628cfe7bbf3c0bb0addfd55">_DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga3085030d496a2c4ba00f36c84cd6eb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe5ee537be56251be3a40b32eadf86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadbe5ee537be56251be3a40b32eadf86e">DMA_CH_CTRL_SIGSEL_ADC0SCAN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4bc9931bab1e3f87b3027b34bb63f961">_DMA_CH_CTRL_SIGSEL_ADC0SCAN</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gadbe5ee537be56251be3a40b32eadf86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7cf3c1224752d4ebee365bacd3b3bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabe7cf3c1224752d4ebee365bacd3b3bc">DMA_CH_CTRL_SIGSEL_DAC0CH1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaeafc07435c2d18241bcdf51a9bd37615">_DMA_CH_CTRL_SIGSEL_DAC0CH1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gabe7cf3c1224752d4ebee365bacd3b3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33cfe57952b5e228af5063bb7b40e7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga33cfe57952b5e228af5063bb7b40e7db">DMA_CH_CTRL_SIGSEL_USARTRF0TXBL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5ad87df09ca77b8f4b7bc2c4d027b497">_DMA_CH_CTRL_SIGSEL_USARTRF0TXBL</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga33cfe57952b5e228af5063bb7b40e7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ecd954126a272e27b6a137436ea399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf3ecd954126a272e27b6a137436ea399">DMA_CH_CTRL_SIGSEL_USART1TXBL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga667453ef22f520514c86d7da0fd2ab61">_DMA_CH_CTRL_SIGSEL_USART1TXBL</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaf3ecd954126a272e27b6a137436ea399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada742316065edd153eb63915fad6c1cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gada742316065edd153eb63915fad6c1cc">DMA_CH_CTRL_SIGSEL_USART2TXBL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8550f996ad8d351aa0bdb3150ae059a1">_DMA_CH_CTRL_SIGSEL_USART2TXBL</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gada742316065edd153eb63915fad6c1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab18169a8e04b2d5138e8d24b3a20bbfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab18169a8e04b2d5138e8d24b3a20bbfc">DMA_CH_CTRL_SIGSEL_LEUART0TXBL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga249d52551a12697be36b243c93c0add6">_DMA_CH_CTRL_SIGSEL_LEUART0TXBL</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab18169a8e04b2d5138e8d24b3a20bbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09944e9bb79917228ea7194a27a9544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab09944e9bb79917228ea7194a27a9544">DMA_CH_CTRL_SIGSEL_LEUART1TXBL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga06241a50968ec08618984469ffe7b4c4">_DMA_CH_CTRL_SIGSEL_LEUART1TXBL</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab09944e9bb79917228ea7194a27a9544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed7806a0d265d6ea24aed17f9bb67c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6ed7806a0d265d6ea24aed17f9bb67c0">DMA_CH_CTRL_SIGSEL_I2C0TXBL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf2d99b50e636d9786e6922918ff99f70">_DMA_CH_CTRL_SIGSEL_I2C0TXBL</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga6ed7806a0d265d6ea24aed17f9bb67c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b6e9a5c6a109fef34fa846e9cca6431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8b6e9a5c6a109fef34fa846e9cca6431">DMA_CH_CTRL_SIGSEL_I2C1TXBL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa36b4d0191bcf5d6ce75a591bfefc879">_DMA_CH_CTRL_SIGSEL_I2C1TXBL</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga8b6e9a5c6a109fef34fa846e9cca6431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14b467e2e28c7912bd889606b1fca2db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga14b467e2e28c7912bd889606b1fca2db">DMA_CH_CTRL_SIGSEL_TIMER0CC0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad8bd0d1c9f368ffe8d02227853d31c74">_DMA_CH_CTRL_SIGSEL_TIMER0CC0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga14b467e2e28c7912bd889606b1fca2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga700ae34ae13d1669551004ed0fc417fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga700ae34ae13d1669551004ed0fc417fb">DMA_CH_CTRL_SIGSEL_TIMER1CC0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga814c4e3305a2854cd633162d281057b6">_DMA_CH_CTRL_SIGSEL_TIMER1CC0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga700ae34ae13d1669551004ed0fc417fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1ddb918cb0a31d40ea5c91482f9d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8b1ddb918cb0a31d40ea5c91482f9d98">DMA_CH_CTRL_SIGSEL_TIMER2CC0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3800bc9ed23783dd520fb68474c44440">_DMA_CH_CTRL_SIGSEL_TIMER2CC0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga8b1ddb918cb0a31d40ea5c91482f9d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f6d093333bb1500e9981258ca61959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga23f6d093333bb1500e9981258ca61959">DMA_CH_CTRL_SIGSEL_TIMER3CC0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9977a696eb00b3c88977b89ed33cbe09">_DMA_CH_CTRL_SIGSEL_TIMER3CC0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga23f6d093333bb1500e9981258ca61959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6853a6264a10762c2c0448a304b28c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab6853a6264a10762c2c0448a304b28c5">DMA_CH_CTRL_SIGSEL_UART0TXBL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2139ab4f2cb34d66414a5b69b30da6bc">_DMA_CH_CTRL_SIGSEL_UART0TXBL</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab6853a6264a10762c2c0448a304b28c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad218de1e5186acb19c82dab48dfb3db8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad218de1e5186acb19c82dab48dfb3db8">DMA_CH_CTRL_SIGSEL_UART1TXBL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga602fa31f345b4e9b5348d07bdbc9fb75">_DMA_CH_CTRL_SIGSEL_UART1TXBL</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad218de1e5186acb19c82dab48dfb3db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45abb398c8a32e74b8c6f50655a5fea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga45abb398c8a32e74b8c6f50655a5fea2">DMA_CH_CTRL_SIGSEL_AESXORDATAWR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0acb000609f80482e38e4acd083434ef">_DMA_CH_CTRL_SIGSEL_AESXORDATAWR</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga45abb398c8a32e74b8c6f50655a5fea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43619c690fee60b104f1d8fa6d44feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac43619c690fee60b104f1d8fa6d44feb">DMA_CH_CTRL_SIGSEL_USARTRF0TXEMPTY</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga81f7e87b9b3002f10aca12208bdf6737">_DMA_CH_CTRL_SIGSEL_USARTRF0TXEMPTY</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gac43619c690fee60b104f1d8fa6d44feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7353ffcf988021aee1d571323d5905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaee7353ffcf988021aee1d571323d5905">DMA_CH_CTRL_SIGSEL_USART1TXEMPTY</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabf711e2def96a67c61feefbd222e3587">_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaee7353ffcf988021aee1d571323d5905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5bcbe34c71f5e21ce00331c41f0f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gada5bcbe34c71f5e21ce00331c41f0f1b">DMA_CH_CTRL_SIGSEL_USART2TXEMPTY</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga08fcfc9b2f4934a22cf5923d8f9129de">_DMA_CH_CTRL_SIGSEL_USART2TXEMPTY</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gada5bcbe34c71f5e21ce00331c41f0f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04fa1e35bb2784337dd26f01365fc3d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga04fa1e35bb2784337dd26f01365fc3d2">DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gace70c70136d0fb0dbeb9214a007afea5">_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga04fa1e35bb2784337dd26f01365fc3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b9c571c03f1406c8d9273607a8c8313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5b9c571c03f1406c8d9273607a8c8313">DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7fd98a10dd9be2c7ff0d4a904f40a67e">_DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga5b9c571c03f1406c8d9273607a8c8313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9b69978e7339ce20673c4eac95e73a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7a9b69978e7339ce20673c4eac95e73a">DMA_CH_CTRL_SIGSEL_TIMER0CC1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab6a708e22ed673dfc84b525331af5825">_DMA_CH_CTRL_SIGSEL_TIMER0CC1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga7a9b69978e7339ce20673c4eac95e73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04940dd6b97418c6bfd9a0a53cddd127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga04940dd6b97418c6bfd9a0a53cddd127">DMA_CH_CTRL_SIGSEL_TIMER1CC1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab7ea5fc6cf26fe89eef71f5c6d25f409">_DMA_CH_CTRL_SIGSEL_TIMER1CC1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga04940dd6b97418c6bfd9a0a53cddd127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5dd557c36811b11359722e12b2c84ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab5dd557c36811b11359722e12b2c84ac">DMA_CH_CTRL_SIGSEL_TIMER2CC1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9a5fc25026ec4b4726b9d79b2ffa692f">_DMA_CH_CTRL_SIGSEL_TIMER2CC1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab5dd557c36811b11359722e12b2c84ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011f48686ea67cf46aa220711d85ce29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga011f48686ea67cf46aa220711d85ce29">DMA_CH_CTRL_SIGSEL_TIMER3CC1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5171b1da332326cc8db66cf23a79a2ab">_DMA_CH_CTRL_SIGSEL_TIMER3CC1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga011f48686ea67cf46aa220711d85ce29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0979f04d2b207b1bf1ef3130872591c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0979f04d2b207b1bf1ef3130872591c3">DMA_CH_CTRL_SIGSEL_UART0TXEMPTY</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafb6ff868d69ef93cc93cb68ec0be54f2">_DMA_CH_CTRL_SIGSEL_UART0TXEMPTY</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga0979f04d2b207b1bf1ef3130872591c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc134264cccc5a1c4f0ba5b886ec441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2cc134264cccc5a1c4f0ba5b886ec441">DMA_CH_CTRL_SIGSEL_UART1TXEMPTY</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8537d72bfd937c6fce7929f87a0aa9cb">_DMA_CH_CTRL_SIGSEL_UART1TXEMPTY</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga2cc134264cccc5a1c4f0ba5b886ec441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab460d4cf8c6ca8b966800f0fdeea81a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab460d4cf8c6ca8b966800f0fdeea81a5">DMA_CH_CTRL_SIGSEL_AESDATARD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac2a8c795d61e7ded14fa9cbf0b164af8">_DMA_CH_CTRL_SIGSEL_AESDATARD</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab460d4cf8c6ca8b966800f0fdeea81a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19c9809a7363181e0fa07cb4d2c711e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad19c9809a7363181e0fa07cb4d2c711e">DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacdd8eb3fa4a247fbab60ec5f54803145">_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad19c9809a7363181e0fa07cb4d2c711e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45769a8728faddc52121fa95efd5b339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga45769a8728faddc52121fa95efd5b339">DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga31b9945faf63e28c170cb8f831412b1d">_DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga45769a8728faddc52121fa95efd5b339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e2695e7fc8002f79945b0e34f9e815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf3e2695e7fc8002f79945b0e34f9e815">DMA_CH_CTRL_SIGSEL_TIMER0CC2</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5afcbd67e82c5e734180b0a2efee0ec6">_DMA_CH_CTRL_SIGSEL_TIMER0CC2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaf3e2695e7fc8002f79945b0e34f9e815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d688faae23077a6f9e41c58caa9a295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1d688faae23077a6f9e41c58caa9a295">DMA_CH_CTRL_SIGSEL_TIMER1CC2</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5cda5b75545b3b4d6ce49b13c8be80e6">_DMA_CH_CTRL_SIGSEL_TIMER1CC2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1d688faae23077a6f9e41c58caa9a295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81e0cc73bf9b6ce896ed67e1e2bc455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac81e0cc73bf9b6ce896ed67e1e2bc455">DMA_CH_CTRL_SIGSEL_TIMER2CC2</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaff8870b6104a09eee4e18de61a5dc183">_DMA_CH_CTRL_SIGSEL_TIMER2CC2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gac81e0cc73bf9b6ce896ed67e1e2bc455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12d930a140bcccac906196ff5473440c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga12d930a140bcccac906196ff5473440c">DMA_CH_CTRL_SIGSEL_TIMER3CC2</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0add1fe508bf4b3b81095eac86a8bb30">_DMA_CH_CTRL_SIGSEL_TIMER3CC2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga12d930a140bcccac906196ff5473440c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4475079fd648bccdcf153a442ed8753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa4475079fd648bccdcf153a442ed8753">DMA_CH_CTRL_SIGSEL_AESKEYWR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga801819420811a4c9098fe98bd12162b4">_DMA_CH_CTRL_SIGSEL_AESKEYWR</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaa4475079fd648bccdcf153a442ed8753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89251e868e07048e1c11f93fe964c2ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga89251e868e07048e1c11f93fe964c2ad">DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafa8600dced140b98f178c3cdb2e46a8e">_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga89251e868e07048e1c11f93fe964c2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42989a04e7bdec6ab9dd2551af3a9745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga42989a04e7bdec6ab9dd2551af3a9745">DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2571f9b30251a04d1c4be90cba81af2c">_DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga42989a04e7bdec6ab9dd2551af3a9745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f2e27a9f83fb8e0604aa7495808889e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8f2e27a9f83fb8e0604aa7495808889e">_DMA_CH_CTRL_SOURCESEL_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga8f2e27a9f83fb8e0604aa7495808889e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9b6ec66563ebd626fb495c139945b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafa9b6ec66563ebd626fb495c139945b9">_DMA_CH_CTRL_SOURCESEL_MASK</a>&#160;&#160;&#160;0x3F0000UL</td></tr>
<tr class="separator:gafa9b6ec66563ebd626fb495c139945b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga135d2d80175b1e41ae442277d9e01222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga135d2d80175b1e41ae442277d9e01222">_DMA_CH_CTRL_SOURCESEL_NONE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga135d2d80175b1e41ae442277d9e01222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga095c8a29067cd22c9967bea5f7b28b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga095c8a29067cd22c9967bea5f7b28b39">_DMA_CH_CTRL_SOURCESEL_ADC0</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga095c8a29067cd22c9967bea5f7b28b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989f2c3ffd30ba872523dcc2848637ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga989f2c3ffd30ba872523dcc2848637ae">_DMA_CH_CTRL_SOURCESEL_DAC0</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:ga989f2c3ffd30ba872523dcc2848637ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398d12cbc09c15337c60996d83a2b626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga398d12cbc09c15337c60996d83a2b626">_DMA_CH_CTRL_SOURCESEL_USARTRF0</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:ga398d12cbc09c15337c60996d83a2b626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31f2e72e677c613e322d8dc6b782d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad31f2e72e677c613e322d8dc6b782d17">_DMA_CH_CTRL_SOURCESEL_USART1</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:gad31f2e72e677c613e322d8dc6b782d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077e6e6f4958cbd1fc0113015725d4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga077e6e6f4958cbd1fc0113015725d4d9">_DMA_CH_CTRL_SOURCESEL_USART2</a>&#160;&#160;&#160;0x0000000EUL</td></tr>
<tr class="separator:ga077e6e6f4958cbd1fc0113015725d4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a8e2a87baf285198f037d072290e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga27a8e2a87baf285198f037d072290e0d">_DMA_CH_CTRL_SOURCESEL_LEUART0</a>&#160;&#160;&#160;0x00000010UL</td></tr>
<tr class="separator:ga27a8e2a87baf285198f037d072290e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73ee0df6a621643c05b54bbf46994d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab73ee0df6a621643c05b54bbf46994d3">_DMA_CH_CTRL_SOURCESEL_LEUART1</a>&#160;&#160;&#160;0x00000011UL</td></tr>
<tr class="separator:gab73ee0df6a621643c05b54bbf46994d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a649958f8696144f36bab5bbee0d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga51a649958f8696144f36bab5bbee0d66">_DMA_CH_CTRL_SOURCESEL_I2C0</a>&#160;&#160;&#160;0x00000014UL</td></tr>
<tr class="separator:ga51a649958f8696144f36bab5bbee0d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga091aac96f8988eb5148c38af8ef9ed0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga091aac96f8988eb5148c38af8ef9ed0d">_DMA_CH_CTRL_SOURCESEL_I2C1</a>&#160;&#160;&#160;0x00000015UL</td></tr>
<tr class="separator:ga091aac96f8988eb5148c38af8ef9ed0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddfcbd200de03ce62518c8b74591544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1ddfcbd200de03ce62518c8b74591544">_DMA_CH_CTRL_SOURCESEL_TIMER0</a>&#160;&#160;&#160;0x00000018UL</td></tr>
<tr class="separator:ga1ddfcbd200de03ce62518c8b74591544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad73d3990037bce55b78258e643d7d3a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad73d3990037bce55b78258e643d7d3a0">_DMA_CH_CTRL_SOURCESEL_TIMER1</a>&#160;&#160;&#160;0x00000019UL</td></tr>
<tr class="separator:gad73d3990037bce55b78258e643d7d3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2191df625cd1b28e2bceba686f433c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2191df625cd1b28e2bceba686f433c6e">_DMA_CH_CTRL_SOURCESEL_TIMER2</a>&#160;&#160;&#160;0x0000001AUL</td></tr>
<tr class="separator:ga2191df625cd1b28e2bceba686f433c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2942d4f1a117d1c6c120cad705bf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5e2942d4f1a117d1c6c120cad705bf3b">_DMA_CH_CTRL_SOURCESEL_TIMER3</a>&#160;&#160;&#160;0x0000001BUL</td></tr>
<tr class="separator:ga5e2942d4f1a117d1c6c120cad705bf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf280d451c0dd20ea6f1045d9c47583a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf280d451c0dd20ea6f1045d9c47583a3">_DMA_CH_CTRL_SOURCESEL_UART0</a>&#160;&#160;&#160;0x0000002CUL</td></tr>
<tr class="separator:gaf280d451c0dd20ea6f1045d9c47583a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65de036dd202656b993710fccbb07f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga65de036dd202656b993710fccbb07f53">_DMA_CH_CTRL_SOURCESEL_UART1</a>&#160;&#160;&#160;0x0000002DUL</td></tr>
<tr class="separator:ga65de036dd202656b993710fccbb07f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e1c65ea2e97e793ef7c5c28cc17f9c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2e1c65ea2e97e793ef7c5c28cc17f9c9">_DMA_CH_CTRL_SOURCESEL_MSC</a>&#160;&#160;&#160;0x00000030UL</td></tr>
<tr class="separator:ga2e1c65ea2e97e793ef7c5c28cc17f9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44721664aaaad0443e69ce1a15bb1579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga44721664aaaad0443e69ce1a15bb1579">_DMA_CH_CTRL_SOURCESEL_AES</a>&#160;&#160;&#160;0x00000031UL</td></tr>
<tr class="separator:ga44721664aaaad0443e69ce1a15bb1579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1523f32b7e8b2a9668f24eed0df75f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1523f32b7e8b2a9668f24eed0df75f8c">_DMA_CH_CTRL_SOURCESEL_LESENSE</a>&#160;&#160;&#160;0x00000032UL</td></tr>
<tr class="separator:ga1523f32b7e8b2a9668f24eed0df75f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa78dd4529d020eed2ecf30ca7558007d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa78dd4529d020eed2ecf30ca7558007d">DMA_CH_CTRL_SOURCESEL_NONE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga135d2d80175b1e41ae442277d9e01222">_DMA_CH_CTRL_SOURCESEL_NONE</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gaa78dd4529d020eed2ecf30ca7558007d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213db1dc63a0e9e99ba1f348974b5fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga213db1dc63a0e9e99ba1f348974b5fa2">DMA_CH_CTRL_SOURCESEL_ADC0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga095c8a29067cd22c9967bea5f7b28b39">_DMA_CH_CTRL_SOURCESEL_ADC0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga213db1dc63a0e9e99ba1f348974b5fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35fb5be616b8f2cc32d12704ca7ab563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga35fb5be616b8f2cc32d12704ca7ab563">DMA_CH_CTRL_SOURCESEL_DAC0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga989f2c3ffd30ba872523dcc2848637ae">_DMA_CH_CTRL_SOURCESEL_DAC0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga35fb5be616b8f2cc32d12704ca7ab563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f38666a9654e630b91f72505d33ca05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6f38666a9654e630b91f72505d33ca05">DMA_CH_CTRL_SOURCESEL_USARTRF0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga398d12cbc09c15337c60996d83a2b626">_DMA_CH_CTRL_SOURCESEL_USARTRF0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga6f38666a9654e630b91f72505d33ca05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e7eb94ba04b58a642d61b64ab95f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga40e7eb94ba04b58a642d61b64ab95f8e">DMA_CH_CTRL_SOURCESEL_USART1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad31f2e72e677c613e322d8dc6b782d17">_DMA_CH_CTRL_SOURCESEL_USART1</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga40e7eb94ba04b58a642d61b64ab95f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc1a34d39f06b571c27aafd1fe06614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3dc1a34d39f06b571c27aafd1fe06614">DMA_CH_CTRL_SOURCESEL_USART2</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga077e6e6f4958cbd1fc0113015725d4d9">_DMA_CH_CTRL_SOURCESEL_USART2</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga3dc1a34d39f06b571c27aafd1fe06614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50eba1059c5fda99a64a66c078e8386c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga50eba1059c5fda99a64a66c078e8386c">DMA_CH_CTRL_SOURCESEL_LEUART0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga27a8e2a87baf285198f037d072290e0d">_DMA_CH_CTRL_SOURCESEL_LEUART0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga50eba1059c5fda99a64a66c078e8386c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee301da635cd7dd31f68a018b9deb9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6ee301da635cd7dd31f68a018b9deb9b">DMA_CH_CTRL_SOURCESEL_LEUART1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab73ee0df6a621643c05b54bbf46994d3">_DMA_CH_CTRL_SOURCESEL_LEUART1</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga6ee301da635cd7dd31f68a018b9deb9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4203948e69c2ccebffc35ba5c9667e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4203948e69c2ccebffc35ba5c9667e43">DMA_CH_CTRL_SOURCESEL_I2C0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga51a649958f8696144f36bab5bbee0d66">_DMA_CH_CTRL_SOURCESEL_I2C0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga4203948e69c2ccebffc35ba5c9667e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8980539e7ec36d9290612ef39bfe1be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf8980539e7ec36d9290612ef39bfe1be">DMA_CH_CTRL_SOURCESEL_I2C1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga091aac96f8988eb5148c38af8ef9ed0d">_DMA_CH_CTRL_SOURCESEL_I2C1</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gaf8980539e7ec36d9290612ef39bfe1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4b3bde8ff8cbd44cce878c5dab238d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae4b3bde8ff8cbd44cce878c5dab238d4">DMA_CH_CTRL_SOURCESEL_TIMER0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1ddfcbd200de03ce62518c8b74591544">_DMA_CH_CTRL_SOURCESEL_TIMER0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gae4b3bde8ff8cbd44cce878c5dab238d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fa2d58bb90ba72e6193c039fe36edd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7fa2d58bb90ba72e6193c039fe36edd0">DMA_CH_CTRL_SOURCESEL_TIMER1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad73d3990037bce55b78258e643d7d3a0">_DMA_CH_CTRL_SOURCESEL_TIMER1</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga7fa2d58bb90ba72e6193c039fe36edd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131474280b4a6584dfb141947f1c6fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga131474280b4a6584dfb141947f1c6fa1">DMA_CH_CTRL_SOURCESEL_TIMER2</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2191df625cd1b28e2bceba686f433c6e">_DMA_CH_CTRL_SOURCESEL_TIMER2</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga131474280b4a6584dfb141947f1c6fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae86c166f2e1df6bb2c5cd4cbd614075b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae86c166f2e1df6bb2c5cd4cbd614075b">DMA_CH_CTRL_SOURCESEL_TIMER3</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5e2942d4f1a117d1c6c120cad705bf3b">_DMA_CH_CTRL_SOURCESEL_TIMER3</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gae86c166f2e1df6bb2c5cd4cbd614075b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456792e70808de5a7a26248dcec7166a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga456792e70808de5a7a26248dcec7166a">DMA_CH_CTRL_SOURCESEL_UART0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf280d451c0dd20ea6f1045d9c47583a3">_DMA_CH_CTRL_SOURCESEL_UART0</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga456792e70808de5a7a26248dcec7166a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844144b13669fff701bf66ddd26e5113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga844144b13669fff701bf66ddd26e5113">DMA_CH_CTRL_SOURCESEL_UART1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga65de036dd202656b993710fccbb07f53">_DMA_CH_CTRL_SOURCESEL_UART1</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga844144b13669fff701bf66ddd26e5113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b6443632398c1a2162e6002fa5a06c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa6b6443632398c1a2162e6002fa5a06c">DMA_CH_CTRL_SOURCESEL_MSC</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2e1c65ea2e97e793ef7c5c28cc17f9c9">_DMA_CH_CTRL_SOURCESEL_MSC</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gaa6b6443632398c1a2162e6002fa5a06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ceb8c513ccdb74de880a9f6e72813f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3ceb8c513ccdb74de880a9f6e72813f2">DMA_CH_CTRL_SOURCESEL_AES</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga44721664aaaad0443e69ce1a15bb1579">_DMA_CH_CTRL_SOURCESEL_AES</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga3ceb8c513ccdb74de880a9f6e72813f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a63371dd0b0a83f34089e0e27401077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5a63371dd0b0a83f34089e0e27401077">DMA_CH_CTRL_SOURCESEL_LESENSE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1523f32b7e8b2a9668f24eed0df75f8c">_DMA_CH_CTRL_SOURCESEL_LESENSE</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga5a63371dd0b0a83f34089e0e27401077"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gad4b3a81e049ca412289cb20229151b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4b3a81e049ca412289cb20229151b2e">&#9670;&nbsp;</a></span>_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT&#160;&#160;&#160;0x00000100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_ALTCTRLBASE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00157">157</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga634a72ca7386aa52449acbc28aae5b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga634a72ca7386aa52449acbc28aae5b62">&#9670;&nbsp;</a></span>_DMA_ALTCTRLBASE_ALTCTRLBASE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ALTCTRLBASE_ALTCTRLBASE_MASK&#160;&#160;&#160;0xFFFFFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_ALTCTRLBASE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00156">156</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga28218dcc5ed9c4ec54287f20af196f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28218dcc5ed9c4ec54287f20af196f95">&#9670;&nbsp;</a></span>_DMA_ALTCTRLBASE_ALTCTRLBASE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ALTCTRLBASE_ALTCTRLBASE_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_ALTCTRLBASE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00155">155</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadeece3398e062459a284b0cf69cb1ddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadeece3398e062459a284b0cf69cb1ddb">&#9670;&nbsp;</a></span>_DMA_ALTCTRLBASE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ALTCTRLBASE_MASK&#160;&#160;&#160;0xFFFFFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_ALTCTRLBASE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00154">154</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5bd5384a8efb63d67ccb46d44dd287eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bd5384a8efb63d67ccb46d44dd287eb">&#9670;&nbsp;</a></span>_DMA_ALTCTRLBASE_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ALTCTRLBASE_RESETVALUE&#160;&#160;&#160;0x00000100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_ALTCTRLBASE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00153">153</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5a701cc3693aa9025a32df30b6d2004e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a701cc3693aa9025a32df30b6d2004e">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_MASK&#160;&#160;&#160;0x003F000FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01467">1467</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac23a78ddc8563401d56bbbc99ae90cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac23a78ddc8563401d56bbbc99ae90cf1">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01466">1466</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4bc9931bab1e3f87b3027b34bb63f961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bc9931bab1e3f87b3027b34bb63f961">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_ADC0SCAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_ADC0SCAN&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode ADC0SCAN for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01488">1488</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac836f26506e87684b9112cdef29b3bb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac836f26506e87684b9112cdef29b3bb9">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_ADC0SINGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_ADC0SINGLE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode ADC0SINGLE for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01470">1470</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac2a8c795d61e7ded14fa9cbf0b164af8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2a8c795d61e7ded14fa9cbf0b164af8">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_AESDATARD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_AESDATARD&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode AESDATARD for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01515">1515</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga01bdf4bddf365cc5206ac8f52906dd1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01bdf4bddf365cc5206ac8f52906dd1e">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_AESDATAWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_AESDATAWR&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode AESDATAWR for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01486">1486</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga801819420811a4c9098fe98bd12162b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga801819420811a4c9098fe98bd12162b4">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_AESKEYWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_AESKEYWR&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode AESKEYWR for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01522">1522</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0acb000609f80482e38e4acd083434ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0acb000609f80482e38e4acd083434ef">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_AESXORDATAWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_AESXORDATAWR&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode AESXORDATAWR for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01503">1503</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2dbfe0c3fdd197d6ff2c04b41389abb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dbfe0c3fdd197d6ff2c04b41389abb6">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_DAC0CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_DAC0CH0&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DAC0CH0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01471">1471</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaeafc07435c2d18241bcdf51a9bd37615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeafc07435c2d18241bcdf51a9bd37615">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_DAC0CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_DAC0CH1&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DAC0CH1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01489">1489</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab845a6a4c3bc02826a88153b6cc3dd49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab845a6a4c3bc02826a88153b6cc3dd49">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_I2C0RXDATAV&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode I2C0RXDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01477">1477</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf2d99b50e636d9786e6922918ff99f70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2d99b50e636d9786e6922918ff99f70">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_I2C0TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_I2C0TXBL&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode I2C0TXBL for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01495">1495</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga345a788f65ac72507c4765b0653ad194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga345a788f65ac72507c4765b0653ad194">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_I2C1RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_I2C1RXDATAV&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode I2C1RXDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01478">1478</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa36b4d0191bcf5d6ce75a591bfefc879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa36b4d0191bcf5d6ce75a591bfefc879">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_I2C1TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_I2C1TXBL&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode I2C1TXBL for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01496">1496</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9b06fd9b8628cfe7bbf3c0bb0addfd55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b06fd9b8628cfe7bbf3c0bb0addfd55">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSEBUFDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01487">1487</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae3f1f68195e913bf0d6d59c9e0f90fb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3f1f68195e913bf0d6d59c9e0f90fb5">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LEUART0RXDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01475">1475</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga249d52551a12697be36b243c93c0add6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga249d52551a12697be36b243c93c0add6">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_LEUART0TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_LEUART0TXBL&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LEUART0TXBL for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01493">1493</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gace70c70136d0fb0dbeb9214a007afea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace70c70136d0fb0dbeb9214a007afea5">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LEUART0TXEMPTY for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01507">1507</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gade2e47c4e1911429ce0fd66e5ffba258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade2e47c4e1911429ce0fd66e5ffba258">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LEUART1RXDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01476">1476</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga06241a50968ec08618984469ffe7b4c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06241a50968ec08618984469ffe7b4c4">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_LEUART1TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_LEUART1TXBL&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LEUART1TXBL for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01494">1494</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7fd98a10dd9be2c7ff0d4a904f40a67e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fd98a10dd9be2c7ff0d4a904f40a67e">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LEUART1TXEMPTY for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01508">1508</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9cc8ad3ff9c8cf9a5f0567dfef1d3f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cc8ad3ff9c8cf9a5f0567dfef1d3f07">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_MASK&#160;&#160;&#160;0xFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_SIGSEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01469">1469</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa7a4b3dec5f833eb43adec60ff8ca911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7a4b3dec5f833eb43adec60ff8ca911">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_MSCWDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_MSCWDATA&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode MSCWDATA for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01485">1485</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga88d1d2b9b264b981ac3c2c54cd01d6bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88d1d2b9b264b981ac3c2c54cd01d6bd">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_SIGSEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01468">1468</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad8bd0d1c9f368ffe8d02227853d31c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8bd0d1c9f368ffe8d02227853d31c74">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_TIMER0CC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER0CC0&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER0CC0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01497">1497</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab6a708e22ed673dfc84b525331af5825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6a708e22ed673dfc84b525331af5825">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_TIMER0CC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER0CC1&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER0CC1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01509">1509</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5afcbd67e82c5e734180b0a2efee0ec6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5afcbd67e82c5e734180b0a2efee0ec6">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_TIMER0CC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER0CC2&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER0CC2 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01518">1518</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad52a5137f019c991df6c39813d36d66c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad52a5137f019c991df6c39813d36d66c">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_TIMER0UFOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER0UFOF&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER0UFOF for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01479">1479</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga814c4e3305a2854cd633162d281057b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga814c4e3305a2854cd633162d281057b6">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_TIMER1CC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER1CC0&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER1CC0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01498">1498</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab7ea5fc6cf26fe89eef71f5c6d25f409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7ea5fc6cf26fe89eef71f5c6d25f409">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_TIMER1CC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER1CC1&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER1CC1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01510">1510</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5cda5b75545b3b4d6ce49b13c8be80e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cda5b75545b3b4d6ce49b13c8be80e6">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_TIMER1CC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER1CC2&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER1CC2 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01519">1519</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga731024317d4242e9a1cf966c98bd0a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga731024317d4242e9a1cf966c98bd0a4a">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_TIMER1UFOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER1UFOF&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER1UFOF for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01480">1480</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3800bc9ed23783dd520fb68474c44440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3800bc9ed23783dd520fb68474c44440">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_TIMER2CC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER2CC0&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER2CC0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01499">1499</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9a5fc25026ec4b4726b9d79b2ffa692f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a5fc25026ec4b4726b9d79b2ffa692f">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_TIMER2CC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER2CC1&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER2CC1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01511">1511</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaff8870b6104a09eee4e18de61a5dc183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff8870b6104a09eee4e18de61a5dc183">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_TIMER2CC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER2CC2&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER2CC2 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01520">1520</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacb1bfae19058eddcd8b06f5c38c20516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb1bfae19058eddcd8b06f5c38c20516">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_TIMER2UFOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER2UFOF&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER2UFOF for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01481">1481</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9977a696eb00b3c88977b89ed33cbe09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9977a696eb00b3c88977b89ed33cbe09">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_TIMER3CC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER3CC0&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER3CC0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01500">1500</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5171b1da332326cc8db66cf23a79a2ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5171b1da332326cc8db66cf23a79a2ab">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_TIMER3CC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER3CC1&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER3CC1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01512">1512</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0add1fe508bf4b3b81095eac86a8bb30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0add1fe508bf4b3b81095eac86a8bb30">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_TIMER3CC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER3CC2&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER3CC2 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01521">1521</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga32d162905d47a4d7be3653a9f1ca0476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32d162905d47a4d7be3653a9f1ca0476">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_TIMER3UFOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER3UFOF&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER3UFOF for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01482">1482</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab4af7f5e89c6b4899914ed42c339fcca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4af7f5e89c6b4899914ed42c339fcca">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_UART0RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_UART0RXDATAV&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode UART0RXDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01483">1483</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2139ab4f2cb34d66414a5b69b30da6bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2139ab4f2cb34d66414a5b69b30da6bc">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_UART0TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_UART0TXBL&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode UART0TXBL for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01501">1501</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafb6ff868d69ef93cc93cb68ec0be54f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb6ff868d69ef93cc93cb68ec0be54f2">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_UART0TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_UART0TXEMPTY&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode UART0TXEMPTY for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01513">1513</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacc84e18e21d2788107e796a827f40967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc84e18e21d2788107e796a827f40967">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_UART1RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_UART1RXDATAV&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode UART1RXDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01484">1484</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga602fa31f345b4e9b5348d07bdbc9fb75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga602fa31f345b4e9b5348d07bdbc9fb75">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_UART1TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_UART1TXBL&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode UART1TXBL for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01502">1502</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8537d72bfd937c6fce7929f87a0aa9cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8537d72bfd937c6fce7929f87a0aa9cb">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_UART1TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_UART1TXEMPTY&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode UART1TXEMPTY for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01514">1514</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5e20ef2ef13d261a98472525c571089f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e20ef2ef13d261a98472525c571089f">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_USART1RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART1RXDATAV&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART1RXDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01473">1473</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacdd8eb3fa4a247fbab60ec5f54803145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdd8eb3fa4a247fbab60ec5f54803145">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART1RXDATAVRIGHT for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01516">1516</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga667453ef22f520514c86d7da0fd2ab61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga667453ef22f520514c86d7da0fd2ab61">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_USART1TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART1TXBL&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART1TXBL for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01491">1491</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafa8600dced140b98f178c3cdb2e46a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa8600dced140b98f178c3cdb2e46a8e">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART1TXBLRIGHT for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01523">1523</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabf711e2def96a67c61feefbd222e3587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf711e2def96a67c61feefbd222e3587">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART1TXEMPTY&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART1TXEMPTY for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01505">1505</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga58c7af4e3c024d693852338c2068ff91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58c7af4e3c024d693852338c2068ff91">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_USART2RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART2RXDATAV&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART2RXDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01474">1474</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga31b9945faf63e28c170cb8f831412b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31b9945faf63e28c170cb8f831412b1d">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART2RXDATAVRIGHT for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01517">1517</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8550f996ad8d351aa0bdb3150ae059a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8550f996ad8d351aa0bdb3150ae059a1">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_USART2TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART2TXBL&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART2TXBL for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01492">1492</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2571f9b30251a04d1c4be90cba81af2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2571f9b30251a04d1c4be90cba81af2c">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART2TXBLRIGHT for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01524">1524</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga08fcfc9b2f4934a22cf5923d8f9129de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08fcfc9b2f4934a22cf5923d8f9129de">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_USART2TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART2TXEMPTY&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART2TXEMPTY for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01506">1506</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga58209ddefd2ad6b2e4b261e7b4b0dea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58209ddefd2ad6b2e4b261e7b4b0dea2">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_USARTRF0RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USARTRF0RXDATAV&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USARTRF0RXDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01472">1472</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5ad87df09ca77b8f4b7bc2c4d027b497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ad87df09ca77b8f4b7bc2c4d027b497">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_USARTRF0TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USARTRF0TXBL&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USARTRF0TXBL for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01490">1490</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga81f7e87b9b3002f10aca12208bdf6737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81f7e87b9b3002f10aca12208bdf6737">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SIGSEL_USARTRF0TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USARTRF0TXEMPTY&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USARTRF0TXEMPTY for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01504">1504</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga095c8a29067cd22c9967bea5f7b28b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga095c8a29067cd22c9967bea5f7b28b39">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_ADC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_ADC0&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode ADC0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01583">1583</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga44721664aaaad0443e69ce1a15bb1579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44721664aaaad0443e69ce1a15bb1579">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_AES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_AES&#160;&#160;&#160;0x00000031UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode AES for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01599">1599</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga989f2c3ffd30ba872523dcc2848637ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga989f2c3ffd30ba872523dcc2848637ae">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_DAC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_DAC0&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DAC0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01584">1584</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga51a649958f8696144f36bab5bbee0d66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51a649958f8696144f36bab5bbee0d66">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_I2C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_I2C0&#160;&#160;&#160;0x00000014UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode I2C0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01590">1590</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga091aac96f8988eb5148c38af8ef9ed0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga091aac96f8988eb5148c38af8ef9ed0d">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_I2C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_I2C1&#160;&#160;&#160;0x00000015UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode I2C1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01591">1591</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1523f32b7e8b2a9668f24eed0df75f8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1523f32b7e8b2a9668f24eed0df75f8c">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_LESENSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_LESENSE&#160;&#160;&#160;0x00000032UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LESENSE for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01600">1600</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga27a8e2a87baf285198f037d072290e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27a8e2a87baf285198f037d072290e0d">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_LEUART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_LEUART0&#160;&#160;&#160;0x00000010UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LEUART0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01588">1588</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab73ee0df6a621643c05b54bbf46994d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab73ee0df6a621643c05b54bbf46994d3">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_LEUART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_LEUART1&#160;&#160;&#160;0x00000011UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LEUART1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01589">1589</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafa9b6ec66563ebd626fb495c139945b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa9b6ec66563ebd626fb495c139945b9">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_MASK&#160;&#160;&#160;0x3F0000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_SOURCESEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01581">1581</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2e1c65ea2e97e793ef7c5c28cc17f9c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e1c65ea2e97e793ef7c5c28cc17f9c9">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_MSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_MSC&#160;&#160;&#160;0x00000030UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode MSC for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01598">1598</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga135d2d80175b1e41ae442277d9e01222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga135d2d80175b1e41ae442277d9e01222">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_NONE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode NONE for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01582">1582</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8f2e27a9f83fb8e0604aa7495808889e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f2e27a9f83fb8e0604aa7495808889e">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_SOURCESEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01580">1580</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1ddfcbd200de03ce62518c8b74591544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ddfcbd200de03ce62518c8b74591544">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_TIMER0&#160;&#160;&#160;0x00000018UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01592">1592</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad73d3990037bce55b78258e643d7d3a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad73d3990037bce55b78258e643d7d3a0">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_TIMER1&#160;&#160;&#160;0x00000019UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01593">1593</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2191df625cd1b28e2bceba686f433c6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2191df625cd1b28e2bceba686f433c6e">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_TIMER2&#160;&#160;&#160;0x0000001AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER2 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01594">1594</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5e2942d4f1a117d1c6c120cad705bf3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e2942d4f1a117d1c6c120cad705bf3b">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_TIMER3&#160;&#160;&#160;0x0000001BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TIMER3 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01595">1595</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf280d451c0dd20ea6f1045d9c47583a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf280d451c0dd20ea6f1045d9c47583a3">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_UART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_UART0&#160;&#160;&#160;0x0000002CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode UART0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01596">1596</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga65de036dd202656b993710fccbb07f53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65de036dd202656b993710fccbb07f53">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_UART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_UART1&#160;&#160;&#160;0x0000002DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode UART1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01597">1597</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad31f2e72e677c613e322d8dc6b782d17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad31f2e72e677c613e322d8dc6b782d17">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_USART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_USART1&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01586">1586</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga077e6e6f4958cbd1fc0113015725d4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga077e6e6f4958cbd1fc0113015725d4d9">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_USART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_USART2&#160;&#160;&#160;0x0000000EUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USART2 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01587">1587</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga398d12cbc09c15337c60996d83a2b626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga398d12cbc09c15337c60996d83a2b626">&#9670;&nbsp;</a></span>_DMA_CH_CTRL_SOURCESEL_USARTRF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_USARTRF0&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode USARTRF0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01585">1585</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga26e677040d3f7a08d35010caae94fffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26e677040d3f7a08d35010caae94fffc">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH0ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH0ALTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00746">746</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga60adf7c7300beb0d0e02ff40cd5c4be4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60adf7c7300beb0d0e02ff40cd5c4be4">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH0ALTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH0ALTC_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00745">745</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga74de4494b5cee26a310e232f67cbff3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74de4494b5cee26a310e232f67cbff3d">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH0ALTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH0ALTC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00744">744</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaebf713d79c10c3c421d22ce1d5d3f4c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebf713d79c10c3c421d22ce1d5d3f4c7">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH10ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH10ALTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00796">796</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7cecc181a29a3c920867cfe424b7577b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cecc181a29a3c920867cfe424b7577b">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH10ALTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH10ALTC_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH10ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00795">795</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga382ba83be7844d76631b30aace3acf56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga382ba83be7844d76631b30aace3acf56">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH10ALTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH10ALTC_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH10ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00794">794</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5dd59028237074a33c96b27130970d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dd59028237074a33c96b27130970d32">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH11ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH11ALTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00801">801</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5c3cbc2ae86173635b868b25dd405d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c3cbc2ae86173635b868b25dd405d30">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH11ALTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH11ALTC_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH11ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00800">800</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacfe71262c28d94e7b2dbe9d4eaeb1570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfe71262c28d94e7b2dbe9d4eaeb1570">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH11ALTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH11ALTC_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH11ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00799">799</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf759837436d1cf793175452481799715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf759837436d1cf793175452481799715">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH1ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH1ALTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00751">751</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9c4958f96c46f64aecc75e34f98a5f00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c4958f96c46f64aecc75e34f98a5f00">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH1ALTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH1ALTC_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00750">750</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7a663045d7110eaf87337a4d96367181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a663045d7110eaf87337a4d96367181">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH1ALTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH1ALTC_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00749">749</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8fbbeffa6a1b2c850ee7f462bba2093f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fbbeffa6a1b2c850ee7f462bba2093f">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH2ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH2ALTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00756">756</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf5cfee97763a6400e6a2a2201c2fb658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5cfee97763a6400e6a2a2201c2fb658">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH2ALTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH2ALTC_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00755">755</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga75e3488182fb1b3c8961de0002084dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75e3488182fb1b3c8961de0002084dfc">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH2ALTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH2ALTC_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00754">754</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4db54974f58057d62d944d39ff80e564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4db54974f58057d62d944d39ff80e564">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH3ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH3ALTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00761">761</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab1b9ed6e6bd1fadbab12598a2ceaab28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1b9ed6e6bd1fadbab12598a2ceaab28">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH3ALTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH3ALTC_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00760">760</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga60134fe3ab56879a61b8ab8311dd3cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60134fe3ab56879a61b8ab8311dd3cc6">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH3ALTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH3ALTC_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00759">759</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad580715adb266598509822ba66ee17d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad580715adb266598509822ba66ee17d5">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH4ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH4ALTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00766">766</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga870d5759441a8fe6a06f8e5c63aa8d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga870d5759441a8fe6a06f8e5c63aa8d55">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH4ALTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH4ALTC_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00765">765</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6fc2b10b705b42acf05843198082b9e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fc2b10b705b42acf05843198082b9e1">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH4ALTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH4ALTC_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00764">764</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4e6fec83ed0b7a19a66d59cb84f8b571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e6fec83ed0b7a19a66d59cb84f8b571">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH5ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH5ALTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00771">771</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3223425d68ced74f11f7389feed6bb58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3223425d68ced74f11f7389feed6bb58">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH5ALTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH5ALTC_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00770">770</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadc9b65586a310eeb0dcd7737479a7a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc9b65586a310eeb0dcd7737479a7a12">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH5ALTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH5ALTC_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00769">769</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga056ac5b8c33bbe5996b8944fabea4c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga056ac5b8c33bbe5996b8944fabea4c97">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH6ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH6ALTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00776">776</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf699980e7fbef840fc8cc24726c4ea85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf699980e7fbef840fc8cc24726c4ea85">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH6ALTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH6ALTC_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH6ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00775">775</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga64f6fb3444c04e92a2f5e45f61ff5ae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64f6fb3444c04e92a2f5e45f61ff5ae7">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH6ALTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH6ALTC_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH6ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00774">774</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaff3f270acb64c2e896a3d367a2f72a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff3f270acb64c2e896a3d367a2f72a52">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH7ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH7ALTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00781">781</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacb555ad5a7986deff3c2edd7e3dfb541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb555ad5a7986deff3c2edd7e3dfb541">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH7ALTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH7ALTC_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH7ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00780">780</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga803726e64f4865095a44b3908d8a8d13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga803726e64f4865095a44b3908d8a8d13">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH7ALTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH7ALTC_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH7ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00779">779</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga82438177e1285fd809a008a32a7385e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82438177e1285fd809a008a32a7385e0">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH8ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH8ALTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00786">786</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga67099e0eaeab38ed3a1ba90de2379363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67099e0eaeab38ed3a1ba90de2379363">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH8ALTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH8ALTC_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH8ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00785">785</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa4844a7118209fb89e5f3d6c1d8ffafd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4844a7118209fb89e5f3d6c1d8ffafd">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH8ALTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH8ALTC_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH8ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00784">784</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8ccf5045f0781c23be219cc91821d0bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ccf5045f0781c23be219cc91821d0bf">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH9ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH9ALTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00791">791</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6f94226f19536cb92090517231bd1ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f94226f19536cb92090517231bd1ae0">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH9ALTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH9ALTC_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH9ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00790">790</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8a4ceb5697635559b2c11c5b94cc52e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a4ceb5697635559b2c11c5b94cc52e3">&#9670;&nbsp;</a></span>_DMA_CHALTC_CH9ALTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH9ALTC_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH9ALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00789">789</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8cc36f2eabc3184da58fc37032217f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cc36f2eabc3184da58fc37032217f38">&#9670;&nbsp;</a></span>_DMA_CHALTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_MASK&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00742">742</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0eec0d07ba3840c14c15ea38d6aa085b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eec0d07ba3840c14c15ea38d6aa085b">&#9670;&nbsp;</a></span>_DMA_CHALTC_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00741">741</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1d751c15deaf5e136fa7566b53bb7b85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d751c15deaf5e136fa7566b53bb7b85">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH0ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH0ALTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00682">682</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9bc3fb8a648065a1ac88355ef85e44ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bc3fb8a648065a1ac88355ef85e44ab">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH0ALTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH0ALTS_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00681">681</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad51b3fceeffcc0e9231309783e03554a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad51b3fceeffcc0e9231309783e03554a">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH0ALTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH0ALTS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00680">680</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf7796cc1354b2183ef01ad636ae31927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7796cc1354b2183ef01ad636ae31927">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH10ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH10ALTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00732">732</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafa5c69460f6033d299981ae14215298d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa5c69460f6033d299981ae14215298d">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH10ALTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH10ALTS_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH10ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00731">731</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga87780cc9170052bce03fcbedcc1acf19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87780cc9170052bce03fcbedcc1acf19">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH10ALTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH10ALTS_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH10ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00730">730</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa2ecf39cb763b1589cbf46b1cb76de97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2ecf39cb763b1589cbf46b1cb76de97">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH11ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH11ALTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00737">737</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga29372f7e48f003830f1b6f26bc13a092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29372f7e48f003830f1b6f26bc13a092">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH11ALTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH11ALTS_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH11ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00736">736</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9b578c7753fa001c037e3da53e909997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b578c7753fa001c037e3da53e909997">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH11ALTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH11ALTS_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH11ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00735">735</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae9df90a3330bfbe42989aeb0b0a51aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9df90a3330bfbe42989aeb0b0a51aa7">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH1ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH1ALTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00687">687</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gace50c041a428cae2ea015975e83bc88c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace50c041a428cae2ea015975e83bc88c">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH1ALTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH1ALTS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00686">686</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf4899bc261cdbce884efb93f469043ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4899bc261cdbce884efb93f469043ca">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH1ALTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH1ALTS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00685">685</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1a779c0d25a8c02f43ecb54aed976488"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a779c0d25a8c02f43ecb54aed976488">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH2ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH2ALTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00692">692</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabd21971d2efbd628393c7b103e60e44e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd21971d2efbd628393c7b103e60e44e">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH2ALTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH2ALTS_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00691">691</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0790f60d53f14a8dc68b08cada62c0d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0790f60d53f14a8dc68b08cada62c0d3">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH2ALTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH2ALTS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00690">690</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5d8b2b1a9b3d4f1319a06eef43db6b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d8b2b1a9b3d4f1319a06eef43db6b90">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH3ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH3ALTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00697">697</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa044a2da0ded76c66829de8cc4a8f111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa044a2da0ded76c66829de8cc4a8f111">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH3ALTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH3ALTS_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00696">696</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1155cfe68203851c1bebb3d4d4f03086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1155cfe68203851c1bebb3d4d4f03086">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH3ALTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH3ALTS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00695">695</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa2d9749531ef2a53d366bdb830147b04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2d9749531ef2a53d366bdb830147b04">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH4ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH4ALTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00702">702</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4d2f0cd787b6a346eabb36d1d409f039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d2f0cd787b6a346eabb36d1d409f039">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH4ALTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH4ALTS_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00701">701</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabf87adc0c8f14b0234910df5541c8890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf87adc0c8f14b0234910df5541c8890">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH4ALTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH4ALTS_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00700">700</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga15027780bd30bc27e88b390e665e9e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15027780bd30bc27e88b390e665e9e10">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH5ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH5ALTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00707">707</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga542e3984b5a30b7ce8eb6ac8d5d2d3d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga542e3984b5a30b7ce8eb6ac8d5d2d3d8">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH5ALTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH5ALTS_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00706">706</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga121284eb531163dd58ce38e9362e6516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga121284eb531163dd58ce38e9362e6516">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH5ALTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH5ALTS_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00705">705</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4483dd9ad698bdda9bfca54254431e94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4483dd9ad698bdda9bfca54254431e94">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH6ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH6ALTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00712">712</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac29e1cabedc9810174b78207bca360a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac29e1cabedc9810174b78207bca360a6">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH6ALTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH6ALTS_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH6ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00711">711</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6cfa8b06043bc6e968c6b122216776ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cfa8b06043bc6e968c6b122216776ab">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH6ALTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH6ALTS_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH6ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00710">710</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga57528b2d0c4b50168f19ecae71e6e879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57528b2d0c4b50168f19ecae71e6e879">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH7ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH7ALTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00717">717</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga78f5df17c6fac8cd74925a12aae96938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78f5df17c6fac8cd74925a12aae96938">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH7ALTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH7ALTS_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH7ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00716">716</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga708c0a7245362c46e099dc083d058950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga708c0a7245362c46e099dc083d058950">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH7ALTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH7ALTS_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH7ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00715">715</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga580c773e2e85e1f6f99b2bdb6e573262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga580c773e2e85e1f6f99b2bdb6e573262">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH8ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH8ALTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00722">722</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaef41c668a65a955b39d1f3d42567bb1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef41c668a65a955b39d1f3d42567bb1e">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH8ALTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH8ALTS_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH8ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00721">721</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0541f3f921a05def06dc790a4a66fcda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0541f3f921a05def06dc790a4a66fcda">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH8ALTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH8ALTS_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH8ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00720">720</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8b8b37cb213d996c36d08b9c58dec685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b8b37cb213d996c36d08b9c58dec685">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH9ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH9ALTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00727">727</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf8a99dc67b02d30bc235a55b87934026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8a99dc67b02d30bc235a55b87934026">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH9ALTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH9ALTS_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH9ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00726">726</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac3c0d8ef706e492b27008abff4aedc4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3c0d8ef706e492b27008abff4aedc4f">&#9670;&nbsp;</a></span>_DMA_CHALTS_CH9ALTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH9ALTS_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH9ALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00725">725</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga81b14de47152c5c6c322be59ebc86165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81b14de47152c5c6c322be59ebc86165">&#9670;&nbsp;</a></span>_DMA_CHALTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_MASK&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00678">678</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadd2d2f322ee761ff5024ff8a2fb5e8f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd2d2f322ee761ff5024ff8a2fb5e8f5">&#9670;&nbsp;</a></span>_DMA_CHALTS_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00677">677</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab588706dc25fa04b5945b43ef514d4bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab588706dc25fa04b5945b43ef514d4bf">&#9670;&nbsp;</a></span>_DMA_CHENC_CH0ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH0ENC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00618">618</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab1238fee8a8084ebe3e39543ecf05ef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1238fee8a8084ebe3e39543ecf05ef5">&#9670;&nbsp;</a></span>_DMA_CHENC_CH0ENC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH0ENC_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00617">617</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga25df885eed3ced50e60fac7552abb351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25df885eed3ced50e60fac7552abb351">&#9670;&nbsp;</a></span>_DMA_CHENC_CH0ENC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH0ENC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00616">616</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga085988f8a45e7c1b6d84a22e7d44fff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga085988f8a45e7c1b6d84a22e7d44fff1">&#9670;&nbsp;</a></span>_DMA_CHENC_CH10ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH10ENC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00668">668</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga52a4bdf60491692fac0dc38e002eff34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52a4bdf60491692fac0dc38e002eff34">&#9670;&nbsp;</a></span>_DMA_CHENC_CH10ENC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH10ENC_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH10ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00667">667</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad6955f87cc0f295e9e996e4dc12c3856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6955f87cc0f295e9e996e4dc12c3856">&#9670;&nbsp;</a></span>_DMA_CHENC_CH10ENC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH10ENC_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH10ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00666">666</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9ebaacdf9bcf68514e2af72c76cbce71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ebaacdf9bcf68514e2af72c76cbce71">&#9670;&nbsp;</a></span>_DMA_CHENC_CH11ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH11ENC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00673">673</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga07ac3d3d9736b357735928c77bf3ca99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07ac3d3d9736b357735928c77bf3ca99">&#9670;&nbsp;</a></span>_DMA_CHENC_CH11ENC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH11ENC_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH11ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00672">672</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2bcf1bbc6a65c800b476b70b1c4cfb52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bcf1bbc6a65c800b476b70b1c4cfb52">&#9670;&nbsp;</a></span>_DMA_CHENC_CH11ENC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH11ENC_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH11ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00671">671</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab115bba94ad1583a5bae09e6c89e4105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab115bba94ad1583a5bae09e6c89e4105">&#9670;&nbsp;</a></span>_DMA_CHENC_CH1ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH1ENC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00623">623</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga73a664be5f4736458a91c02bf44e2e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73a664be5f4736458a91c02bf44e2e21">&#9670;&nbsp;</a></span>_DMA_CHENC_CH1ENC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH1ENC_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00622">622</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab606f7252bcbdb2e8ba7914a26bcb88e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab606f7252bcbdb2e8ba7914a26bcb88e">&#9670;&nbsp;</a></span>_DMA_CHENC_CH1ENC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH1ENC_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00621">621</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga836a32303a9068cd5568b9e09120130e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga836a32303a9068cd5568b9e09120130e">&#9670;&nbsp;</a></span>_DMA_CHENC_CH2ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH2ENC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00628">628</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9a0f7a78109d735f115c2042b5cb18bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a0f7a78109d735f115c2042b5cb18bb">&#9670;&nbsp;</a></span>_DMA_CHENC_CH2ENC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH2ENC_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00627">627</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae37f39bf65a4c524a2a09956485aec14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae37f39bf65a4c524a2a09956485aec14">&#9670;&nbsp;</a></span>_DMA_CHENC_CH2ENC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH2ENC_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00626">626</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga736c2fe973ea209babd6288e6bf88a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga736c2fe973ea209babd6288e6bf88a60">&#9670;&nbsp;</a></span>_DMA_CHENC_CH3ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH3ENC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00633">633</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadf670e44e71e6ef9e84f9076e292e36b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf670e44e71e6ef9e84f9076e292e36b">&#9670;&nbsp;</a></span>_DMA_CHENC_CH3ENC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH3ENC_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00632">632</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa0830337a5ada3c946ff9f56e1e87086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0830337a5ada3c946ff9f56e1e87086">&#9670;&nbsp;</a></span>_DMA_CHENC_CH3ENC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH3ENC_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00631">631</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8f330169e746d4779caf43970493d001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f330169e746d4779caf43970493d001">&#9670;&nbsp;</a></span>_DMA_CHENC_CH4ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH4ENC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00638">638</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1ae82793be0258c25d2b941291b28de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ae82793be0258c25d2b941291b28de1">&#9670;&nbsp;</a></span>_DMA_CHENC_CH4ENC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH4ENC_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00637">637</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga545e8bf9c90be22cf7adacc61f8a9159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga545e8bf9c90be22cf7adacc61f8a9159">&#9670;&nbsp;</a></span>_DMA_CHENC_CH4ENC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH4ENC_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00636">636</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf4c13147148fe8747dd9ff1984ab227a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4c13147148fe8747dd9ff1984ab227a">&#9670;&nbsp;</a></span>_DMA_CHENC_CH5ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH5ENC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00643">643</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga949d0c96c97f14e87bfca1a41bca2783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga949d0c96c97f14e87bfca1a41bca2783">&#9670;&nbsp;</a></span>_DMA_CHENC_CH5ENC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH5ENC_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00642">642</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga84d17e626c4e8243c86e34e9727725b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84d17e626c4e8243c86e34e9727725b1">&#9670;&nbsp;</a></span>_DMA_CHENC_CH5ENC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH5ENC_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00641">641</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4ef92f55e7ddb69faa2229d12f8ea697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ef92f55e7ddb69faa2229d12f8ea697">&#9670;&nbsp;</a></span>_DMA_CHENC_CH6ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH6ENC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00648">648</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8821fa425f26d44ec370b03e7fc9e53c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8821fa425f26d44ec370b03e7fc9e53c">&#9670;&nbsp;</a></span>_DMA_CHENC_CH6ENC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH6ENC_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH6ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00647">647</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa27b3ada0f2c4d057dddf4f60eb96c46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa27b3ada0f2c4d057dddf4f60eb96c46">&#9670;&nbsp;</a></span>_DMA_CHENC_CH6ENC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH6ENC_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH6ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00646">646</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa40033c545e9a9fca9d20771b9034ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa40033c545e9a9fca9d20771b9034ce2">&#9670;&nbsp;</a></span>_DMA_CHENC_CH7ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH7ENC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00653">653</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5e1820a7f22b8240dd74718bb954d382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1820a7f22b8240dd74718bb954d382">&#9670;&nbsp;</a></span>_DMA_CHENC_CH7ENC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH7ENC_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH7ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00652">652</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0b5eee8b40e7b6e34d8460cef27dbbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b5eee8b40e7b6e34d8460cef27dbbe5">&#9670;&nbsp;</a></span>_DMA_CHENC_CH7ENC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH7ENC_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH7ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00651">651</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad2b08e24bd4309899b6264f090871c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2b08e24bd4309899b6264f090871c12">&#9670;&nbsp;</a></span>_DMA_CHENC_CH8ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH8ENC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00658">658</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga90a6d09ce7e2004c182af5f5ee21c682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90a6d09ce7e2004c182af5f5ee21c682">&#9670;&nbsp;</a></span>_DMA_CHENC_CH8ENC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH8ENC_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH8ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00657">657</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga572055da09a5bb51f2a736337dc2cba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga572055da09a5bb51f2a736337dc2cba1">&#9670;&nbsp;</a></span>_DMA_CHENC_CH8ENC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH8ENC_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH8ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00656">656</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga986cd331b055ec61492879f6571aec9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga986cd331b055ec61492879f6571aec9f">&#9670;&nbsp;</a></span>_DMA_CHENC_CH9ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH9ENC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00663">663</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0cfc4fc0d0d769ec54141b116249e0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cfc4fc0d0d769ec54141b116249e0af">&#9670;&nbsp;</a></span>_DMA_CHENC_CH9ENC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH9ENC_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH9ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00662">662</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa7106fee22b3f8a238e25fc0e7168a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7106fee22b3f8a238e25fc0e7168a44">&#9670;&nbsp;</a></span>_DMA_CHENC_CH9ENC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH9ENC_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH9ENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00661">661</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae655e8c5e567264285610b6a59988bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae655e8c5e567264285610b6a59988bb5">&#9670;&nbsp;</a></span>_DMA_CHENC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_MASK&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00614">614</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5cf124dfd05cc858565d57878ecc4731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cf124dfd05cc858565d57878ecc4731">&#9670;&nbsp;</a></span>_DMA_CHENC_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00613">613</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa076db7674479c34767c476b4ecad46a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa076db7674479c34767c476b4ecad46a">&#9670;&nbsp;</a></span>_DMA_CHENS_CH0ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH0ENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00554">554</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad19ba755c0906d46abf22a693044e8b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad19ba755c0906d46abf22a693044e8b5">&#9670;&nbsp;</a></span>_DMA_CHENS_CH0ENS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH0ENS_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00553">553</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9b01b19cb9880ae2e68a93732b521457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b01b19cb9880ae2e68a93732b521457">&#9670;&nbsp;</a></span>_DMA_CHENS_CH0ENS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH0ENS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00552">552</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa7de697e4894108f6620291f6d6c64d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7de697e4894108f6620291f6d6c64d5">&#9670;&nbsp;</a></span>_DMA_CHENS_CH10ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH10ENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00604">604</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad3d9b9a2534baa0d9f2ce2811794ff26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3d9b9a2534baa0d9f2ce2811794ff26">&#9670;&nbsp;</a></span>_DMA_CHENS_CH10ENS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH10ENS_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH10ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00603">603</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac038c182c193c2eab7d9d152aefc5ac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac038c182c193c2eab7d9d152aefc5ac8">&#9670;&nbsp;</a></span>_DMA_CHENS_CH10ENS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH10ENS_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH10ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00602">602</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaaac0bd93146f5fb89524ce3bd4d1dc70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaac0bd93146f5fb89524ce3bd4d1dc70">&#9670;&nbsp;</a></span>_DMA_CHENS_CH11ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH11ENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00609">609</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga65fe12938f07c34fd3abdb66befd5659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65fe12938f07c34fd3abdb66befd5659">&#9670;&nbsp;</a></span>_DMA_CHENS_CH11ENS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH11ENS_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH11ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00608">608</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaea733d01cddc2a9755a3a611a9adecc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea733d01cddc2a9755a3a611a9adecc9">&#9670;&nbsp;</a></span>_DMA_CHENS_CH11ENS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH11ENS_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH11ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00607">607</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8862df0982148a1f2c223e293106b4c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8862df0982148a1f2c223e293106b4c8">&#9670;&nbsp;</a></span>_DMA_CHENS_CH1ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH1ENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00559">559</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga13e39d0bc652f277cc8e0de9fe6f2832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13e39d0bc652f277cc8e0de9fe6f2832">&#9670;&nbsp;</a></span>_DMA_CHENS_CH1ENS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH1ENS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00558">558</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8c23b89af84863b0eaf46fae7b8029db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c23b89af84863b0eaf46fae7b8029db">&#9670;&nbsp;</a></span>_DMA_CHENS_CH1ENS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH1ENS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00557">557</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga35ede389a2420f27221e1ba791221fa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35ede389a2420f27221e1ba791221fa6">&#9670;&nbsp;</a></span>_DMA_CHENS_CH2ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH2ENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00564">564</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6157ef84f9800793fd08c1dc78a41d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6157ef84f9800793fd08c1dc78a41d24">&#9670;&nbsp;</a></span>_DMA_CHENS_CH2ENS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH2ENS_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00563">563</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac89079e8101357af8b3ff6973b437079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac89079e8101357af8b3ff6973b437079">&#9670;&nbsp;</a></span>_DMA_CHENS_CH2ENS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH2ENS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00562">562</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga227c4ca76584bc933762c7a15a37369a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga227c4ca76584bc933762c7a15a37369a">&#9670;&nbsp;</a></span>_DMA_CHENS_CH3ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH3ENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00569">569</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4a5abcf9c41389156ecdc4a29ae3bd6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a5abcf9c41389156ecdc4a29ae3bd6f">&#9670;&nbsp;</a></span>_DMA_CHENS_CH3ENS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH3ENS_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00568">568</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad775addf2ab980e50bc354a0696197a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad775addf2ab980e50bc354a0696197a5">&#9670;&nbsp;</a></span>_DMA_CHENS_CH3ENS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH3ENS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00567">567</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6978d954382612b0a83f643f5d5476fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6978d954382612b0a83f643f5d5476fa">&#9670;&nbsp;</a></span>_DMA_CHENS_CH4ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH4ENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00574">574</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4189d27882f068f692d41842f958a2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4189d27882f068f692d41842f958a2a8">&#9670;&nbsp;</a></span>_DMA_CHENS_CH4ENS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH4ENS_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00573">573</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0fc2cda5aaa7a75d948fa9fd8c204b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fc2cda5aaa7a75d948fa9fd8c204b28">&#9670;&nbsp;</a></span>_DMA_CHENS_CH4ENS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH4ENS_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00572">572</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga41032d5e16ae0f03ef3c279e2aa3f17d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41032d5e16ae0f03ef3c279e2aa3f17d">&#9670;&nbsp;</a></span>_DMA_CHENS_CH5ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH5ENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00579">579</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5bfe3f6ae6617a7b8acb75dfddc9f3ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bfe3f6ae6617a7b8acb75dfddc9f3ed">&#9670;&nbsp;</a></span>_DMA_CHENS_CH5ENS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH5ENS_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00578">578</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga27f4dadd3c4d3499c7ce6c3365cf84eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27f4dadd3c4d3499c7ce6c3365cf84eb">&#9670;&nbsp;</a></span>_DMA_CHENS_CH5ENS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH5ENS_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00577">577</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga39200e633a8956bfd3f45d481cbb93e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39200e633a8956bfd3f45d481cbb93e7">&#9670;&nbsp;</a></span>_DMA_CHENS_CH6ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH6ENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00584">584</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga698fb10be38d3203f1eec52f4ea48782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga698fb10be38d3203f1eec52f4ea48782">&#9670;&nbsp;</a></span>_DMA_CHENS_CH6ENS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH6ENS_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH6ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00583">583</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabd4a25ec734c3986fa5e5e976a7d61dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd4a25ec734c3986fa5e5e976a7d61dd">&#9670;&nbsp;</a></span>_DMA_CHENS_CH6ENS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH6ENS_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH6ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00582">582</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaaf6f88ccf1232816d49602ef0d9c656a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf6f88ccf1232816d49602ef0d9c656a">&#9670;&nbsp;</a></span>_DMA_CHENS_CH7ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH7ENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00589">589</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3d83256777413c8d76b70f846af1a4d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d83256777413c8d76b70f846af1a4d1">&#9670;&nbsp;</a></span>_DMA_CHENS_CH7ENS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH7ENS_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH7ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00588">588</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae0733223033bd8228911af3bd6854111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0733223033bd8228911af3bd6854111">&#9670;&nbsp;</a></span>_DMA_CHENS_CH7ENS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH7ENS_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH7ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00587">587</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1f2a131d40b54bc50fc7f2f8ba703af8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f2a131d40b54bc50fc7f2f8ba703af8">&#9670;&nbsp;</a></span>_DMA_CHENS_CH8ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH8ENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00594">594</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga95b226c5451e67eec714d9de7916eaaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95b226c5451e67eec714d9de7916eaaa">&#9670;&nbsp;</a></span>_DMA_CHENS_CH8ENS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH8ENS_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH8ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00593">593</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad6f1a1485e60c537eb60d471cb15838f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6f1a1485e60c537eb60d471cb15838f">&#9670;&nbsp;</a></span>_DMA_CHENS_CH8ENS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH8ENS_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH8ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00592">592</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga42b2b857dd9dcf4d0a560cb93bd2a603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42b2b857dd9dcf4d0a560cb93bd2a603">&#9670;&nbsp;</a></span>_DMA_CHENS_CH9ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH9ENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00599">599</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf444ad8ccda97558c537882c9f0f9353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf444ad8ccda97558c537882c9f0f9353">&#9670;&nbsp;</a></span>_DMA_CHENS_CH9ENS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH9ENS_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH9ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00598">598</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7871fbd52468c5a91b9585bcf263ae40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7871fbd52468c5a91b9585bcf263ae40">&#9670;&nbsp;</a></span>_DMA_CHENS_CH9ENS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH9ENS_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH9ENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00597">597</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac874864898a857bfad5220d0f6e56175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac874864898a857bfad5220d0f6e56175">&#9670;&nbsp;</a></span>_DMA_CHENS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_MASK&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00550">550</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga86b3e05b61511e9756cbf4fcefd0e3f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86b3e05b61511e9756cbf4fcefd0e3f5">&#9670;&nbsp;</a></span>_DMA_CHENS_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00549">549</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaaf0d7ed7c444a4fcb7c88a87895c61f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf0d7ed7c444a4fcb7c88a87895c61f5">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH0PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH0PRIC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00874">874</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga88c1e2d89a389055a4028b5406ff94fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88c1e2d89a389055a4028b5406ff94fa">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH0PRIC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH0PRIC_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00873">873</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga189fb8c590b999349183333012f4e70d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga189fb8c590b999349183333012f4e70d">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH0PRIC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH0PRIC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00872">872</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4a186f0ffe90a5eec6c2d12070bf4333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a186f0ffe90a5eec6c2d12070bf4333">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH10PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH10PRIC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00924">924</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga528869a17c011640518d8149891213fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga528869a17c011640518d8149891213fe">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH10PRIC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH10PRIC_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH10PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00923">923</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafef5e3bc693cad64fb19a591a9e7a18f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafef5e3bc693cad64fb19a591a9e7a18f">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH10PRIC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH10PRIC_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH10PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00922">922</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga836d7804b5a6895c924df2c47ef03cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga836d7804b5a6895c924df2c47ef03cef">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH11PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH11PRIC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00929">929</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga248da2d60327ae5960f2e8ef20f18051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga248da2d60327ae5960f2e8ef20f18051">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH11PRIC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH11PRIC_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH11PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00928">928</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadacc1277a8c722e5231da25211beb6ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadacc1277a8c722e5231da25211beb6ec">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH11PRIC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH11PRIC_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH11PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00927">927</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga03b4c9805d1f2be425e2f7ce329aa069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03b4c9805d1f2be425e2f7ce329aa069">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH1PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH1PRIC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00879">879</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga28b1f08516b78ab005f707ce5b396d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28b1f08516b78ab005f707ce5b396d72">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH1PRIC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH1PRIC_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00878">878</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga744f18c61317d3ce541ec27b109989f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga744f18c61317d3ce541ec27b109989f6">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH1PRIC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH1PRIC_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00877">877</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga215a9b755d7b36e8ab38ca1ba8878545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga215a9b755d7b36e8ab38ca1ba8878545">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH2PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH2PRIC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00884">884</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6ad84681c02ca6065d0c9dcd271b02b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ad84681c02ca6065d0c9dcd271b02b0">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH2PRIC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH2PRIC_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00883">883</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac9fe70e0eff208788180eab5568115bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9fe70e0eff208788180eab5568115bd">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH2PRIC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH2PRIC_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00882">882</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga81aa7d82e5ffea3462e3bcf1a3c258d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81aa7d82e5ffea3462e3bcf1a3c258d3">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH3PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH3PRIC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00889">889</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabe068fe7e6583a5c18e50a40cf27ed84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe068fe7e6583a5c18e50a40cf27ed84">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH3PRIC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH3PRIC_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00888">888</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4ddf40b027248d91274316461f19fd74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ddf40b027248d91274316461f19fd74">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH3PRIC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH3PRIC_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00887">887</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga660dbce8443669c5f31d0419b7c9b277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga660dbce8443669c5f31d0419b7c9b277">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH4PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH4PRIC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00894">894</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2d23f68d713c5c29fae227a25ce4ca0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d23f68d713c5c29fae227a25ce4ca0d">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH4PRIC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH4PRIC_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00893">893</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabf4d0f198774d0586bb9d8377a2d2273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf4d0f198774d0586bb9d8377a2d2273">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH4PRIC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH4PRIC_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00892">892</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga293f493bacd788d9f03a18ff17b2d94e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga293f493bacd788d9f03a18ff17b2d94e">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH5PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH5PRIC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00899">899</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6b78894b9053468a43dff6d14a118902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b78894b9053468a43dff6d14a118902">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH5PRIC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH5PRIC_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00898">898</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5fcfc3ff051e0ad8bec60456b44bd556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fcfc3ff051e0ad8bec60456b44bd556">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH5PRIC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH5PRIC_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00897">897</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga368278ccd3d5a47fcab455386cc4ed6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga368278ccd3d5a47fcab455386cc4ed6a">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH6PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH6PRIC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00904">904</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacc86a9a1ecb582c440e2e2b023f80d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc86a9a1ecb582c440e2e2b023f80d4b">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH6PRIC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH6PRIC_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH6PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00903">903</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6e5ef8783022287790b3176fb70d0f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e5ef8783022287790b3176fb70d0f27">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH6PRIC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH6PRIC_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH6PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00902">902</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga551867a95c99f58e517c2e84af0dc752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga551867a95c99f58e517c2e84af0dc752">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH7PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH7PRIC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00909">909</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad9790e3c8b3a314aa4e73061fb9e165b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9790e3c8b3a314aa4e73061fb9e165b">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH7PRIC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH7PRIC_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH7PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00908">908</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaaeb0ad9314a997b641568179af580458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeb0ad9314a997b641568179af580458">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH7PRIC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH7PRIC_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH7PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00907">907</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac2c4884b73cf0b027ca9640ec780ab5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2c4884b73cf0b027ca9640ec780ab5a">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH8PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH8PRIC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00914">914</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga04dfb32c0fead4075f52f26542ff75d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04dfb32c0fead4075f52f26542ff75d6">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH8PRIC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH8PRIC_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH8PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00913">913</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9386715752f4a1907cb7af9b163654ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9386715752f4a1907cb7af9b163654ab">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH8PRIC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH8PRIC_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH8PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00912">912</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6dc7ba3b9de99dfaa5cfc1ffd35e4feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dc7ba3b9de99dfaa5cfc1ffd35e4feb">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH9PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH9PRIC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00919">919</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga437eb4c44a89837895acc1fcf11938ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga437eb4c44a89837895acc1fcf11938ca">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH9PRIC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH9PRIC_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH9PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00918">918</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6e42ed66b407c3c88dcf4e7c3d482b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e42ed66b407c3c88dcf4e7c3d482b6f">&#9670;&nbsp;</a></span>_DMA_CHPRIC_CH9PRIC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH9PRIC_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH9PRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00917">917</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga192afe390dcccda2b96bc2b236dd5666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga192afe390dcccda2b96bc2b236dd5666">&#9670;&nbsp;</a></span>_DMA_CHPRIC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_MASK&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00870">870</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaadeb7787f8f32c14c0276c2abb417f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadeb7787f8f32c14c0276c2abb417f7b">&#9670;&nbsp;</a></span>_DMA_CHPRIC_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00869">869</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga74fd32abbf751cd896459afb92a7c81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74fd32abbf751cd896459afb92a7c81f">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH0PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH0PRIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00810">810</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab9d307b044f83ba2cec73d0c0423d2ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9d307b044f83ba2cec73d0c0423d2ce">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH0PRIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH0PRIS_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00809">809</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafa74c12fb13c4c1992d85684ec68a36d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa74c12fb13c4c1992d85684ec68a36d">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH0PRIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH0PRIS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00808">808</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga83b340be9ceab91ce0593bae43b9038c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83b340be9ceab91ce0593bae43b9038c">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH10PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH10PRIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00860">860</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6ed786248b53d1e9f72f715da815a85b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ed786248b53d1e9f72f715da815a85b">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH10PRIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH10PRIS_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH10PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00859">859</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1677c124d3180ccaa1d7e5278f352292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1677c124d3180ccaa1d7e5278f352292">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH10PRIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH10PRIS_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH10PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00858">858</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8bac998b6cc69f38695e591aeb6a9627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bac998b6cc69f38695e591aeb6a9627">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH11PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH11PRIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00865">865</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2f9dd6b0b5c7e553d9cc8409c1b93656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f9dd6b0b5c7e553d9cc8409c1b93656">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH11PRIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH11PRIS_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH11PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00864">864</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga502ab38cbae4c31c7a3c044ef615b847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga502ab38cbae4c31c7a3c044ef615b847">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH11PRIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH11PRIS_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH11PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00863">863</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae4cc67d1ec61d3acfb24304f0dbd59d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4cc67d1ec61d3acfb24304f0dbd59d3">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH1PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH1PRIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00815">815</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8e2f7c5e32b052266cf5f1fefb0315e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e2f7c5e32b052266cf5f1fefb0315e2">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH1PRIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH1PRIS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00814">814</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1f6648ed2db93670744712633ebe8c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f6648ed2db93670744712633ebe8c6d">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH1PRIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH1PRIS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00813">813</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga56f7af3fe12c48ca0948f4fe8e1cb1f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56f7af3fe12c48ca0948f4fe8e1cb1f5">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH2PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH2PRIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00820">820</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafea2f9b83e145e5a5f780040b2b167da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafea2f9b83e145e5a5f780040b2b167da">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH2PRIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH2PRIS_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00819">819</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab805fd2b31fe212e9d84411d1b54b99f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab805fd2b31fe212e9d84411d1b54b99f">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH2PRIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH2PRIS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00818">818</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7bca4bd8fe47647e8d4e1e2efe575d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bca4bd8fe47647e8d4e1e2efe575d3b">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH3PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH3PRIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00825">825</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab227d80ecc2fbbfcbdfd5705f762ba48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab227d80ecc2fbbfcbdfd5705f762ba48">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH3PRIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH3PRIS_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00824">824</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf7e73e49868b330b0b6c15757f18aebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7e73e49868b330b0b6c15757f18aebf">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH3PRIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH3PRIS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00823">823</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0ff1abc823c8772319e86d343cf5afde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ff1abc823c8772319e86d343cf5afde">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH4PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH4PRIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00830">830</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad6962c4b30f63f771c1472c8f76d83bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6962c4b30f63f771c1472c8f76d83bf">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH4PRIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH4PRIS_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00829">829</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga180b7a816bc41a431856cf8c314f91de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga180b7a816bc41a431856cf8c314f91de">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH4PRIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH4PRIS_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00828">828</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1e80ee5e62b1e966d77f09b92b23c300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e80ee5e62b1e966d77f09b92b23c300">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH5PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH5PRIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00835">835</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad59b8eafb3963903ea83570d97ebdab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad59b8eafb3963903ea83570d97ebdab5">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH5PRIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH5PRIS_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00834">834</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8abb73279fac57a9503f14126eb5cccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8abb73279fac57a9503f14126eb5cccd">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH5PRIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH5PRIS_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00833">833</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7d0bbbe6ab831acb69033f88ac103358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d0bbbe6ab831acb69033f88ac103358">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH6PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH6PRIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00840">840</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad2fc3a5bdab950db9e9b9d6bfb52978a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2fc3a5bdab950db9e9b9d6bfb52978a">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH6PRIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH6PRIS_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH6PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00839">839</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2de7e3258a6d961f64943cf09fc3e460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2de7e3258a6d961f64943cf09fc3e460">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH6PRIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH6PRIS_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH6PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00838">838</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf9a8f82862eb33983236fa6417d245f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9a8f82862eb33983236fa6417d245f3">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH7PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH7PRIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00845">845</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga72f9d9027974d3719e8bf1afd3e78bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72f9d9027974d3719e8bf1afd3e78bab">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH7PRIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH7PRIS_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH7PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00844">844</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga12209516c287d357adcf1953d87df379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12209516c287d357adcf1953d87df379">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH7PRIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH7PRIS_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH7PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00843">843</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab7f4e0729fe8f41047933fceafa6a80d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7f4e0729fe8f41047933fceafa6a80d">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH8PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH8PRIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00850">850</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3a5ca9a385c5d8fd8bcb5aba3c62649a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a5ca9a385c5d8fd8bcb5aba3c62649a">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH8PRIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH8PRIS_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH8PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00849">849</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae0d31b9476cf3264c89a7e49891bf685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0d31b9476cf3264c89a7e49891bf685">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH8PRIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH8PRIS_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH8PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00848">848</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga809789f987fc466306dc1e1a0256899f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga809789f987fc466306dc1e1a0256899f">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH9PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH9PRIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00855">855</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga49c9edf22dba5a8d88894612a31670a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49c9edf22dba5a8d88894612a31670a1">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH9PRIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH9PRIS_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH9PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00854">854</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga976755fa416b8ddf0e22811c71554106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga976755fa416b8ddf0e22811c71554106">&#9670;&nbsp;</a></span>_DMA_CHPRIS_CH9PRIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH9PRIS_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH9PRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00853">853</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga79d9267c2a82e200f8c21ca6b47b3dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79d9267c2a82e200f8c21ca6b47b3dae">&#9670;&nbsp;</a></span>_DMA_CHPRIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_MASK&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00806">806</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9daf0b6586e2fa32dd4318581a5ee097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9daf0b6586e2fa32dd4318581a5ee097">&#9670;&nbsp;</a></span>_DMA_CHPRIS_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00805">805</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9e225f4389c571b91cf45cbeb5d3c57b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e225f4389c571b91cf45cbeb5d3c57b">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH0REQMASKC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00490">490</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa7a3602d7b4f560db251d4ab08f840a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7a3602d7b4f560db251d4ab08f840a5">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH0REQMASKC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH0REQMASKC_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00489">489</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaebec317ab7c77ecf264075bd33e08422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebec317ab7c77ecf264075bd33e08422">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH0REQMASKC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH0REQMASKC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00488">488</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga14cf8d6cdde95fe3b1f398372f208be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14cf8d6cdde95fe3b1f398372f208be7">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH10REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH10REQMASKC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00540">540</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga29dc28ade9dcb0d22a341ab35457d7ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29dc28ade9dcb0d22a341ab35457d7ef">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH10REQMASKC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH10REQMASKC_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH10REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00539">539</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8cac709b6ce0f7e3e1803a2314e1338d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cac709b6ce0f7e3e1803a2314e1338d">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH10REQMASKC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH10REQMASKC_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH10REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00538">538</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaebca68bb02aaafd663690ccf88696466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebca68bb02aaafd663690ccf88696466">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH11REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH11REQMASKC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00545">545</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gace484eddf12099d416f282c8a29c9d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace484eddf12099d416f282c8a29c9d37">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH11REQMASKC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH11REQMASKC_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH11REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00544">544</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9cf0d55e79707ae65eede21d92f79649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cf0d55e79707ae65eede21d92f79649">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH11REQMASKC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH11REQMASKC_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH11REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00543">543</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae591a09f973277b7bb753cf6f70c0581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae591a09f973277b7bb753cf6f70c0581">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH1REQMASKC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00495">495</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab5bedb1c3f155a64b7d5d9ec916a187a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5bedb1c3f155a64b7d5d9ec916a187a">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH1REQMASKC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH1REQMASKC_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00494">494</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1bd6761ca5cf62cab5d8367b23eaf085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bd6761ca5cf62cab5d8367b23eaf085">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH1REQMASKC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH1REQMASKC_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00493">493</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6a4ae4b378fc2da9212b9406d7b228da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a4ae4b378fc2da9212b9406d7b228da">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH2REQMASKC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00500">500</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2dfd5552bc596cd4a5e50d70320748d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dfd5552bc596cd4a5e50d70320748d0">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH2REQMASKC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH2REQMASKC_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00499">499</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6c5c6a398488a63ef2d00e48d7ed9801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c5c6a398488a63ef2d00e48d7ed9801">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH2REQMASKC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH2REQMASKC_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00498">498</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2365654cc79e1ceb08334ab798f0fa8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2365654cc79e1ceb08334ab798f0fa8a">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH3REQMASKC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00505">505</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga64a5cd5bbc4f7dbaf80bc73441024901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64a5cd5bbc4f7dbaf80bc73441024901">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH3REQMASKC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH3REQMASKC_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00504">504</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga33776638699de1548379b67e10a1b5f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33776638699de1548379b67e10a1b5f1">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH3REQMASKC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH3REQMASKC_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00503">503</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga06967811f445c8e126bd4f538bedc094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06967811f445c8e126bd4f538bedc094">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH4REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH4REQMASKC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00510">510</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab9ee56a2e5314cfe9212faad05368a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9ee56a2e5314cfe9212faad05368a91">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH4REQMASKC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH4REQMASKC_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00509">509</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga96583f6eb5f1cd97aa226509002d29ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96583f6eb5f1cd97aa226509002d29ec">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH4REQMASKC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH4REQMASKC_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00508">508</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadd32c210a37ca84e9a49dd0d89b7b6ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd32c210a37ca84e9a49dd0d89b7b6ae">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH5REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH5REQMASKC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00515">515</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabbb354e9c3b0d5a1bd13e03c0ae2da84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbb354e9c3b0d5a1bd13e03c0ae2da84">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH5REQMASKC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH5REQMASKC_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00514">514</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2e4ecb0ce2ced87d3381250db15e60a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e4ecb0ce2ced87d3381250db15e60a2">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH5REQMASKC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH5REQMASKC_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00513">513</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad7e604b9fb2ae75dc0faaf16889dad74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7e604b9fb2ae75dc0faaf16889dad74">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH6REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH6REQMASKC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00520">520</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8785dbbf2479707d0ed7240059bb92b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8785dbbf2479707d0ed7240059bb92b0">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH6REQMASKC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH6REQMASKC_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH6REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00519">519</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8a9b915abb465760170677054b124cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a9b915abb465760170677054b124cc2">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH6REQMASKC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH6REQMASKC_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH6REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00518">518</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga806a99e00e5f5e602a079448cf12e6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga806a99e00e5f5e602a079448cf12e6d6">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH7REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH7REQMASKC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00525">525</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga617392f606af81c5a636c99d4194ee6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga617392f606af81c5a636c99d4194ee6a">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH7REQMASKC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH7REQMASKC_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH7REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00524">524</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabb4b07a66b52bdfbf64780fe202cf48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb4b07a66b52bdfbf64780fe202cf48f">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH7REQMASKC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH7REQMASKC_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH7REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00523">523</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7047381c324d1eea02d4dbcaf824fc8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7047381c324d1eea02d4dbcaf824fc8c">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH8REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH8REQMASKC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00530">530</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9c49f2b9584410c605b5042c7d43dc24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c49f2b9584410c605b5042c7d43dc24">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH8REQMASKC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH8REQMASKC_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH8REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00529">529</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0dc532926c13bc373121b373d32013cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dc532926c13bc373121b373d32013cc">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH8REQMASKC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH8REQMASKC_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH8REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00528">528</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga89736225497627a2439f824c1ac7cdd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89736225497627a2439f824c1ac7cdd2">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH9REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH9REQMASKC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00535">535</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2cf86cd157adbbc5d66271735367e4fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cf86cd157adbbc5d66271735367e4fb">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH9REQMASKC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH9REQMASKC_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH9REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00534">534</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad8c71fb9894c3db77323cb69a0db3830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8c71fb9894c3db77323cb69a0db3830">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_CH9REQMASKC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH9REQMASKC_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH9REQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00533">533</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6b0ff687023c5a5ca90794888ba6d834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b0ff687023c5a5ca90794888ba6d834">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_MASK&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00486">486</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaacb9fcf4f72148763f49b6443de6d258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacb9fcf4f72148763f49b6443de6d258">&#9670;&nbsp;</a></span>_DMA_CHREQMASKC_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00485">485</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafc97ea5b36851693cb69e7a21d812a5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc97ea5b36851693cb69e7a21d812a5e">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH0REQMASKS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00426">426</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4c22729eed6405317e4861a406d844e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c22729eed6405317e4861a406d844e5">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH0REQMASKS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH0REQMASKS_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00425">425</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad2bd40977f04b35a3fcad6142a8139ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2bd40977f04b35a3fcad6142a8139ce">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH0REQMASKS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH0REQMASKS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00424">424</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga70caa27e1fa6e00df357fb87de5dec70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70caa27e1fa6e00df357fb87de5dec70">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH10REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH10REQMASKS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00476">476</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1ac5ff20ca575baa06eb3274b406d7a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ac5ff20ca575baa06eb3274b406d7a1">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH10REQMASKS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH10REQMASKS_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH10REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00475">475</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5695e5a432b21727597e5201f174fc4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5695e5a432b21727597e5201f174fc4c">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH10REQMASKS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH10REQMASKS_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH10REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00474">474</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3766dd8ba87b2d5d88c7914400fd5985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3766dd8ba87b2d5d88c7914400fd5985">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH11REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH11REQMASKS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00481">481</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga21a59199218657442232e2b69444df5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21a59199218657442232e2b69444df5e">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH11REQMASKS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH11REQMASKS_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH11REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00480">480</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1ebfa0e0d5df4ce354980088270e900d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ebfa0e0d5df4ce354980088270e900d">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH11REQMASKS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH11REQMASKS_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH11REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00479">479</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH1REQMASKS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00431">431</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga130af438b19240f5af9b8a3adfdcac71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga130af438b19240f5af9b8a3adfdcac71">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH1REQMASKS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH1REQMASKS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00430">430</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2b27781d75db437efc821c90ed4c9099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b27781d75db437efc821c90ed4c9099">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH1REQMASKS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH1REQMASKS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00429">429</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga93531f86b214d6ac018e00780f22710a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93531f86b214d6ac018e00780f22710a">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH2REQMASKS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00436">436</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab2fe86d88b39428b1172ec0adbc9ee52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2fe86d88b39428b1172ec0adbc9ee52">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH2REQMASKS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH2REQMASKS_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00435">435</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad3d2f9f4c0968e74d4f6d4692c39b6d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3d2f9f4c0968e74d4f6d4692c39b6d3">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH2REQMASKS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH2REQMASKS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00434">434</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa5efd4ca20d13ae5215bb949e2c55c11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5efd4ca20d13ae5215bb949e2c55c11">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH3REQMASKS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00441">441</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab1f131564418eeae0ed8df0e261a4e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1f131564418eeae0ed8df0e261a4e15">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH3REQMASKS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH3REQMASKS_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00440">440</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadb5d11bf686e32fbe7ee25f39fbc9fd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb5d11bf686e32fbe7ee25f39fbc9fd7">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH3REQMASKS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH3REQMASKS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00439">439</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4604563242cc7409620698bcdbcb73fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4604563242cc7409620698bcdbcb73fd">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH4REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH4REQMASKS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00446">446</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaaf20b8b5264e86bd0c1e204c0005d47a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf20b8b5264e86bd0c1e204c0005d47a">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH4REQMASKS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH4REQMASKS_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00445">445</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad501b35a32b8e4ffbde8bb182c10da5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad501b35a32b8e4ffbde8bb182c10da5e">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH4REQMASKS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH4REQMASKS_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00444">444</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1708a28e0c9a951ccafb3e81ae51ea80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1708a28e0c9a951ccafb3e81ae51ea80">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH5REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH5REQMASKS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00451">451</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab89c22346382b5378f4875375e82cf6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab89c22346382b5378f4875375e82cf6a">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH5REQMASKS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH5REQMASKS_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00450">450</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadf26786ae4f9a117ea01a82824456006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf26786ae4f9a117ea01a82824456006">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH5REQMASKS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH5REQMASKS_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00449">449</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga539691bcecd365628b02357e95760446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga539691bcecd365628b02357e95760446">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH6REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH6REQMASKS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00456">456</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7406de88f8e3301cec44b12a5d212724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7406de88f8e3301cec44b12a5d212724">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH6REQMASKS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH6REQMASKS_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH6REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00455">455</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa68606a37184acfca2a5743e9b5211e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa68606a37184acfca2a5743e9b5211e1">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH6REQMASKS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH6REQMASKS_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH6REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00454">454</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa5d9bf1a91659e22add5e1d7a7edee33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5d9bf1a91659e22add5e1d7a7edee33">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH7REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH7REQMASKS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00461">461</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga25f7d7a21cad7acc2c2f7902e5ea3f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25f7d7a21cad7acc2c2f7902e5ea3f03">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH7REQMASKS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH7REQMASKS_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH7REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00460">460</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabf725e851f1a2408b64c617145a72fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf725e851f1a2408b64c617145a72fe5">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH7REQMASKS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH7REQMASKS_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH7REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00459">459</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0564ecfe10b695e8ed1bd0b19baf8e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0564ecfe10b695e8ed1bd0b19baf8e3c">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH8REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH8REQMASKS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00466">466</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae736094335d8f9e7215bfc376797d238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae736094335d8f9e7215bfc376797d238">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH8REQMASKS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH8REQMASKS_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH8REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00465">465</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafec69e818b2183e50842025418cb0f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafec69e818b2183e50842025418cb0f1b">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH8REQMASKS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH8REQMASKS_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH8REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00464">464</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga741d9095de32cc9264da2324832b2120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga741d9095de32cc9264da2324832b2120">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH9REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH9REQMASKS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00471">471</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga204e7e2722da7dde0172728890f90733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga204e7e2722da7dde0172728890f90733">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH9REQMASKS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH9REQMASKS_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH9REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00470">470</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga182392a611908e18988a796e077c489d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga182392a611908e18988a796e077c489d">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_CH9REQMASKS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH9REQMASKS_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH9REQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00469">469</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga54114f403e2d376752e3b19eab96fda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54114f403e2d376752e3b19eab96fda5">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_MASK&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00422">422</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga993c11b58c442aba2ad8828511568f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga993c11b58c442aba2ad8828511568f22">&#9670;&nbsp;</a></span>_DMA_CHREQMASKS_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00421">421</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0152da899e50169a0542d20fc3133e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0152da899e50169a0542d20fc3133e5e">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00947">947</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafd11116b238de0d461ec8c862f47d65c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd11116b238de0d461ec8c862f47d65c">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH0REQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH0REQSTATUS_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00946">946</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8f5592df173223f1f7e85ba57bd9b3c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f5592df173223f1f7e85ba57bd9b3c7">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH0REQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH0REQSTATUS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00945">945</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafd4880b14bd21d4a89c5c3834d9f9964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd4880b14bd21d4a89c5c3834d9f9964">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00997">997</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0d562084664840e334369f162e43c877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d562084664840e334369f162e43c877">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH10REQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH10REQSTATUS_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH10REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00996">996</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga418632cf6353ac76f6e9b60b0b063e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga418632cf6353ac76f6e9b60b0b063e0a">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH10REQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH10REQSTATUS_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH10REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00995">995</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5a59307971f90e4ad5f87256d0aeacfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a59307971f90e4ad5f87256d0aeacfe">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01002">1002</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae477d75badc150c1fa8486ac382a6ced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae477d75badc150c1fa8486ac382a6ced">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH11REQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH11REQSTATUS_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH11REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01001">1001</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad883054488722231de94fb0413826c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad883054488722231de94fb0413826c00">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH11REQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH11REQSTATUS_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH11REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01000">1000</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8f59e62cbb66bf1fdd4438f9622d1fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f59e62cbb66bf1fdd4438f9622d1fee">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00952">952</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga47af3fc45b5e3431dbaacf986104c049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47af3fc45b5e3431dbaacf986104c049">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH1REQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH1REQSTATUS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00951">951</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1f33bf6d091743fad5647647334d106d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f33bf6d091743fad5647647334d106d">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH1REQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH1REQSTATUS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00950">950</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf9708b0a7f21566e70fd00ad764532cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9708b0a7f21566e70fd00ad764532cd">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00957">957</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9e923a3a9b668171dce0d2bece029018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e923a3a9b668171dce0d2bece029018">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH2REQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH2REQSTATUS_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00956">956</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga198a02e171a666d9660d7952629a8cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga198a02e171a666d9660d7952629a8cf3">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH2REQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH2REQSTATUS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00955">955</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga19a0ae2e4521a2bec9775d46ddd23f0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19a0ae2e4521a2bec9775d46ddd23f0b">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00962">962</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3de830a37a8c54392713d93da9417057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3de830a37a8c54392713d93da9417057">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH3REQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH3REQSTATUS_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00961">961</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf89bfd255c4e597337671c1a59e22d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf89bfd255c4e597337671c1a59e22d01">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH3REQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH3REQSTATUS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00960">960</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga23848b8ffc6a917a5f7150b848863bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23848b8ffc6a917a5f7150b848863bd2">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00967">967</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9f8203bb8ac2678cb83b7102c0f06499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f8203bb8ac2678cb83b7102c0f06499">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH4REQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH4REQSTATUS_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00966">966</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf1d7723ab37e855619d0bcf1011c21d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1d7723ab37e855619d0bcf1011c21d8">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH4REQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH4REQSTATUS_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00965">965</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9730c3bd4359ea882bcbc6d7739d675c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9730c3bd4359ea882bcbc6d7739d675c">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00972">972</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8b13bc9523705eacad12222223e21eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b13bc9523705eacad12222223e21eed">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH5REQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH5REQSTATUS_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00971">971</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae5b28f5b0694bfd6c8e677eb2d8ac56a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5b28f5b0694bfd6c8e677eb2d8ac56a">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH5REQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH5REQSTATUS_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00970">970</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2d0edefac04f08164445186c85e98128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d0edefac04f08164445186c85e98128">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00977">977</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa28952006e56641d1a960ec430d6cfc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa28952006e56641d1a960ec430d6cfc0">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH6REQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH6REQSTATUS_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH6REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00976">976</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabc7f5874b17341ba9c0400264daca0cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc7f5874b17341ba9c0400264daca0cd">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH6REQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH6REQSTATUS_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH6REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00975">975</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa59195d6a8c6d1ff38a78657dda82611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa59195d6a8c6d1ff38a78657dda82611">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00982">982</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5d6f144e91a63ad8752d352f18468ea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d6f144e91a63ad8752d352f18468ea2">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH7REQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH7REQSTATUS_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH7REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00981">981</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7863dd4983464214117cf6cd07d7856e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7863dd4983464214117cf6cd07d7856e">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH7REQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH7REQSTATUS_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH7REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00980">980</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8575bd594356d3ad0ab72050fafccb8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8575bd594356d3ad0ab72050fafccb8e">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00987">987</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3728129588f26392e8d5ad590f85f154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3728129588f26392e8d5ad590f85f154">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH8REQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH8REQSTATUS_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH8REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00986">986</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga155d0ba9b4eaddc9e77bc57cd6418da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga155d0ba9b4eaddc9e77bc57cd6418da1">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH8REQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH8REQSTATUS_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH8REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00985">985</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1f375124d34ee17603271ca5af70a81c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f375124d34ee17603271ca5af70a81c">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00992">992</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabc730372460e5c04dcf821a00269fff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc730372460e5c04dcf821a00269fff6">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH9REQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH9REQSTATUS_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH9REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00991">991</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1e14673bbd589db2ebbb717646c272f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e14673bbd589db2ebbb717646c272f4">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_CH9REQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH9REQSTATUS_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH9REQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00990">990</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1227e0733df8865fcf9796529d2a7fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1227e0733df8865fcf9796529d2a7fb0">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_MASK&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00943">943</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9c67126153ce05dc19bd7c3a9bc53b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c67126153ce05dc19bd7c3a9bc53b01">&#9670;&nbsp;</a></span>_DMA_CHREQSTATUS_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00942">942</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga08963e57c61ff0f5eff03f0bfbaad72d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08963e57c61ff0f5eff03f0bfbaad72d">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01011">1011</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf7fd21d76c118803fa6112d22fab0d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7fd21d76c118803fa6112d22fab0d37">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH0SREQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH0SREQSTATUS_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01010">1010</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1e3a36e81aaf822ed3f84de64ee80091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e3a36e81aaf822ed3f84de64ee80091">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH0SREQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH0SREQSTATUS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01009">1009</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac5bab6bc4560df77b4c816ca0f0fffb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5bab6bc4560df77b4c816ca0f0fffb2">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01061">1061</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga89eb56d38276be12abdd2d03df7f4862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89eb56d38276be12abdd2d03df7f4862">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH10SREQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH10SREQSTATUS_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH10SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01060">1060</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac8e2bb012680814d638f348d0267b037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8e2bb012680814d638f348d0267b037">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH10SREQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH10SREQSTATUS_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH10SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01059">1059</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab3ee8ed1327fa2762b2e0450121caf42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3ee8ed1327fa2762b2e0450121caf42">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01066">1066</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab074577a2941cef3108454e0bf1f12f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab074577a2941cef3108454e0bf1f12f5">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH11SREQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH11SREQSTATUS_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH11SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01065">1065</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4502b0fab463b70d60b782dccca6781f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4502b0fab463b70d60b782dccca6781f">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH11SREQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH11SREQSTATUS_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH11SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01064">1064</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf8c06b003aa60c471c3b2fab51653a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8c06b003aa60c471c3b2fab51653a15">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01016">1016</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3d90f70e0d5954748b1809b847b2be7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d90f70e0d5954748b1809b847b2be7b">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH1SREQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH1SREQSTATUS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01015">1015</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0ca681317b4e3918106d28df1a69fa87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ca681317b4e3918106d28df1a69fa87">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH1SREQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH1SREQSTATUS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01014">1014</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaabf4affb65c408ace40e8c17c66848ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabf4affb65c408ace40e8c17c66848ef">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01021">1021</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaea8852a459c1825e61d10985c050e86e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea8852a459c1825e61d10985c050e86e">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH2SREQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH2SREQSTATUS_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01020">1020</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3083f1f73076c0102c88b85416ed2110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3083f1f73076c0102c88b85416ed2110">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH2SREQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH2SREQSTATUS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01019">1019</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga95d8e31437498a8b6874dad047c746eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95d8e31437498a8b6874dad047c746eb">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01026">1026</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacb2086fcbda231f1a8a1a1e946f41893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb2086fcbda231f1a8a1a1e946f41893">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH3SREQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH3SREQSTATUS_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01025">1025</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2222f8d27144678ab4ba0942c8b8781f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2222f8d27144678ab4ba0942c8b8781f">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH3SREQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH3SREQSTATUS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01024">1024</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2eb9dcd7c52924d58f4417ad07f1fbdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eb9dcd7c52924d58f4417ad07f1fbdc">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01031">1031</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae0f5b9744e308612819212e0a9f5fe39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0f5b9744e308612819212e0a9f5fe39">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH4SREQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH4SREQSTATUS_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01030">1030</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5a840d97f34d0d63983c73d6883a1a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a840d97f34d0d63983c73d6883a1a53">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH4SREQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH4SREQSTATUS_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01029">1029</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6dda0ac7329c79e3f2e611161d80737d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dda0ac7329c79e3f2e611161d80737d">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01036">1036</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga10bb38bf69a347123ca07a578ac8c706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10bb38bf69a347123ca07a578ac8c706">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH5SREQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH5SREQSTATUS_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01035">1035</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0b9652105ab7682ff248493ecb6036e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b9652105ab7682ff248493ecb6036e5">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH5SREQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH5SREQSTATUS_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01034">1034</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9a96c285214f46494c15a3ffd8b9ecd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a96c285214f46494c15a3ffd8b9ecd7">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01041">1041</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf6ed58af33138cc9508ba17f328f46a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ed58af33138cc9508ba17f328f46a1">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH6SREQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH6SREQSTATUS_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH6SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01040">1040</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4963869b84caab78eabd3348c3025fc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4963869b84caab78eabd3348c3025fc0">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH6SREQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH6SREQSTATUS_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH6SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01039">1039</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2e0264e336f77f926c3a016d53b34d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e0264e336f77f926c3a016d53b34d2a">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01046">1046</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga16d7f807d1963b11534ce2fdd17c0f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16d7f807d1963b11534ce2fdd17c0f7a">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH7SREQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH7SREQSTATUS_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH7SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01045">1045</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf0c5b4e2dca04abcfa14d46315e52602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0c5b4e2dca04abcfa14d46315e52602">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH7SREQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH7SREQSTATUS_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH7SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01044">1044</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaef29c34ecccf7683723e5b62ed145378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef29c34ecccf7683723e5b62ed145378">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01051">1051</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad0fc5983a203645df8d7283c2f4f7497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0fc5983a203645df8d7283c2f4f7497">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH8SREQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH8SREQSTATUS_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH8SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01050">1050</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga613b8df571ee334d36713afe8e91bb1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga613b8df571ee334d36713afe8e91bb1c">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH8SREQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH8SREQSTATUS_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH8SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01049">1049</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga214e61eba15ea97659f3903f6319de3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga214e61eba15ea97659f3903f6319de3a">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01056">1056</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad70382ea44b29aca8595afcf5088a62b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad70382ea44b29aca8595afcf5088a62b">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH9SREQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH9SREQSTATUS_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH9SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01055">1055</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafe8afa537eb1a3c9482a2c5ac4be7cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe8afa537eb1a3c9482a2c5ac4be7cdb">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_CH9SREQSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH9SREQSTATUS_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH9SREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01054">1054</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7d142899003cca875a9a1f51bf3e791c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d142899003cca875a9a1f51bf3e791c">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_MASK&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01007">1007</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa0ac48fea9964f2c069c285ff7e102a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0ac48fea9964f2c069c285ff7e102a1">&#9670;&nbsp;</a></span>_DMA_CHSREQSTATUS_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01006">1006</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac2496aa870f99a8ba64d5fb3109862d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2496aa870f99a8ba64d5fb3109862d6">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH0SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH0SWREQ_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00230">230</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga19087cdfc90fb71641f85bb703d3bbbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19087cdfc90fb71641f85bb703d3bbbb">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH0SWREQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH0SWREQ_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00229">229</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga887e63425fddfb370bb1585df6c1ef41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga887e63425fddfb370bb1585df6c1ef41">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH0SWREQ_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH0SWREQ_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00228">228</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8fbe9e2bed3785a0492a96232e939ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fbe9e2bed3785a0492a96232e939ac4">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH10SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH10SWREQ_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00280">280</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae8fa8fc83834868931f2ad228a93df9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8fa8fc83834868931f2ad228a93df9c">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH10SWREQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH10SWREQ_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH10SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00279">279</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7ad489d931d618e2f285cd00a8337a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ad489d931d618e2f285cd00a8337a11">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH10SWREQ_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH10SWREQ_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH10SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00278">278</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7b53b1067506909876455a393a090481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b53b1067506909876455a393a090481">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH11SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH11SWREQ_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00285">285</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga328471659477353975349ddbaf8a2817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga328471659477353975349ddbaf8a2817">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH11SWREQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH11SWREQ_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH11SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00284">284</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga90bd41c09512791f794d8ecb4bcda0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90bd41c09512791f794d8ecb4bcda0bc">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH11SWREQ_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH11SWREQ_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH11SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00283">283</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabd4892da13b99258fe4d2476257ca47c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd4892da13b99258fe4d2476257ca47c">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH1SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH1SWREQ_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00235">235</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga62f0ab82a9f72a9ae465a656006682c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62f0ab82a9f72a9ae465a656006682c9">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH1SWREQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH1SWREQ_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00234">234</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf60c9eb0f9d2db3029a7eb412159f2f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf60c9eb0f9d2db3029a7eb412159f2f5">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH1SWREQ_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH1SWREQ_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00233">233</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0fa70af4f5ad103a6804a795201f60d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fa70af4f5ad103a6804a795201f60d5">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH2SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH2SWREQ_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00240">240</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4d6f20f86c195ae1422852515c8ddaae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d6f20f86c195ae1422852515c8ddaae">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH2SWREQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH2SWREQ_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00239">239</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4dc23d105399cb83aa67a5cf9262c68d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dc23d105399cb83aa67a5cf9262c68d">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH2SWREQ_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH2SWREQ_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00238">238</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2abe66fd915f027fae56284364d2ff0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2abe66fd915f027fae56284364d2ff0c">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH3SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH3SWREQ_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00245">245</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga35dc4d785d6db30743672089fcb67a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35dc4d785d6db30743672089fcb67a24">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH3SWREQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH3SWREQ_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00244">244</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaaf0a190b4dc7bd299c209fe49dd54237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf0a190b4dc7bd299c209fe49dd54237">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH3SWREQ_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH3SWREQ_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00243">243</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga536357a2566212451f4fd1b7a94cc454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga536357a2566212451f4fd1b7a94cc454">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH4SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH4SWREQ_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00250">250</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6233c5e13e184d71102da7fe643a68e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6233c5e13e184d71102da7fe643a68e1">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH4SWREQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH4SWREQ_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00249">249</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac8b2988d43c7a0000e97ee42f7b95609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8b2988d43c7a0000e97ee42f7b95609">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH4SWREQ_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH4SWREQ_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00248">248</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafe508f11b97e92d83c772ffe911a905a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe508f11b97e92d83c772ffe911a905a">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH5SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH5SWREQ_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00255">255</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga05aff9f6936fbb5fda02b7454dfddbc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05aff9f6936fbb5fda02b7454dfddbc8">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH5SWREQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH5SWREQ_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00254">254</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga01c601b0fe1477f4b6b4365c640f771b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01c601b0fe1477f4b6b4365c640f771b">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH5SWREQ_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH5SWREQ_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00253">253</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga35ce37c2c943b4b49339725542f5f0d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35ce37c2c943b4b49339725542f5f0d6">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH6SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH6SWREQ_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00260">260</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9b37264fbdfbcf1a1da629cded8dc5c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b37264fbdfbcf1a1da629cded8dc5c7">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH6SWREQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH6SWREQ_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH6SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00259">259</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad3918cb3a58ffef4c5379333f2eaa61e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3918cb3a58ffef4c5379333f2eaa61e">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH6SWREQ_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH6SWREQ_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH6SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00258">258</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac02cd4d657b6e79b8cb5109a30529550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac02cd4d657b6e79b8cb5109a30529550">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH7SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH7SWREQ_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00265">265</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad9579741837ae147c6e990716793817e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9579741837ae147c6e990716793817e">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH7SWREQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH7SWREQ_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH7SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00264">264</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad87cd77ef4e4061130335714bc5d85db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad87cd77ef4e4061130335714bc5d85db">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH7SWREQ_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH7SWREQ_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH7SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00263">263</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa57d872be55bd91e04ac9679b22237bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa57d872be55bd91e04ac9679b22237bb">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH8SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH8SWREQ_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00270">270</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0edc13003a9f02dcf772c41eac2b78c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0edc13003a9f02dcf772c41eac2b78c9">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH8SWREQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH8SWREQ_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH8SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00269">269</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga600d73c51829708136ba46dcd51d735f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga600d73c51829708136ba46dcd51d735f">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH8SWREQ_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH8SWREQ_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH8SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00268">268</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga269e9c55440e11ab54c3af2a7e885470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga269e9c55440e11ab54c3af2a7e885470">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH9SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH9SWREQ_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00275">275</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5e1f733752dca184f8076b6fabda7e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1f733752dca184f8076b6fabda7e41">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH9SWREQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH9SWREQ_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH9SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00274">274</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae685cab9b34d3989e1caa725cfaa1da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae685cab9b34d3989e1caa725cfaa1da5">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_CH9SWREQ_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH9SWREQ_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH9SWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00273">273</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga263960bf474781d10bc02945cd2b193d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga263960bf474781d10bc02945cd2b193d">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_MASK&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00226">226</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7a140d3d652244da73c9b94d00b396aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a140d3d652244da73c9b94d00b396aa">&#9670;&nbsp;</a></span>_DMA_CHSWREQ_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00225">225</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae8608e3795cd8e2e1712c28f4270e61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8608e3795cd8e2e1712c28f4270e61d">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00402">402</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaed59407cde7926d6e2f8ee0dcf95735f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed59407cde7926d6e2f8ee0dcf95735f">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH08USEBURSTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH08USEBURSTC_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH08USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00401">401</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1f67a29169159867b14bd3710efb6a49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f67a29169159867b14bd3710efb6a49">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH08USEBURSTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH08USEBURSTC_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH08USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00400">400</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaab182dbcd1305b3c14877378857b92dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab182dbcd1305b3c14877378857b92dc">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00362">362</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8a165a6505069fe22e9b8bd79c89cbf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a165a6505069fe22e9b8bd79c89cbf2">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH0USEBURSTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH0USEBURSTC_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00361">361</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafe3cde5d28956ba1d412f2de01783400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe3cde5d28956ba1d412f2de01783400">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH0USEBURSTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH0USEBURSTC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00360">360</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga804ce3788bfce43de4bfc9ecac4988fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga804ce3788bfce43de4bfc9ecac4988fe">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00412">412</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9162daf37722de253ad294fca2f8fa74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9162daf37722de253ad294fca2f8fa74">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH10USEBURSTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH10USEBURSTC_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH10USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00411">411</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa9a868839f3b8c1701ed73d83fcdcd7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9a868839f3b8c1701ed73d83fcdcd7c">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH10USEBURSTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH10USEBURSTC_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH10USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00410">410</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad625aed8ec4ce0b572068d99274f0f6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad625aed8ec4ce0b572068d99274f0f6b">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00417">417</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga427340b0e9c6c46233e453ba2c201185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga427340b0e9c6c46233e453ba2c201185">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH11USEBURSTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH11USEBURSTC_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH11USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00416">416</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga58ea5069ca3d2bcabc678d2940744225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58ea5069ca3d2bcabc678d2940744225">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH11USEBURSTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH11USEBURSTC_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH11USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00415">415</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf10e05faea19581953516bb73c84f49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf10e05faea19581953516bb73c84f49d">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00367">367</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafc9d9e0dc4a80319ced456a7e09b2466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc9d9e0dc4a80319ced456a7e09b2466">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH1USEBURSTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH1USEBURSTC_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00366">366</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac86a40524848b8e4ed9f21815bca79eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac86a40524848b8e4ed9f21815bca79eb">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH1USEBURSTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH1USEBURSTC_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00365">365</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6641d325079bc55947d66a7f54330e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6641d325079bc55947d66a7f54330e99">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00372">372</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2fd6179c83bc3c426c9da333bfd0b078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fd6179c83bc3c426c9da333bfd0b078">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH2USEBURSTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH2USEBURSTC_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00371">371</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadf6d8bb903bcf4c424829d684a39af52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf6d8bb903bcf4c424829d684a39af52">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH2USEBURSTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH2USEBURSTC_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00370">370</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga07846a3f99059354b2b7eeab25278f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07846a3f99059354b2b7eeab25278f3e">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00377">377</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9688d1dae28f47b213a35ab56411eefd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9688d1dae28f47b213a35ab56411eefd">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH3USEBURSTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH3USEBURSTC_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00376">376</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga96f27df44b1dbf9e6f86e68f2e469978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96f27df44b1dbf9e6f86e68f2e469978">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH3USEBURSTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH3USEBURSTC_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00375">375</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7a3c99a7afbffb2efaa07d545908c35c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a3c99a7afbffb2efaa07d545908c35c">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00382">382</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafb03b7b90c5d9c1e6330ebab522cdc95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb03b7b90c5d9c1e6330ebab522cdc95">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH4USEBURSTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH4USEBURSTC_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00381">381</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2808b8844e8997e24858c7ae6020ec8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2808b8844e8997e24858c7ae6020ec8c">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH4USEBURSTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH4USEBURSTC_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00380">380</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga91c96b428cdf133bde1d8bb7a69be899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91c96b428cdf133bde1d8bb7a69be899">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00387">387</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafc0dba7dfcfa51ed0aa0bed1376f2028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc0dba7dfcfa51ed0aa0bed1376f2028">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH5USEBURSTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH5USEBURSTC_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00386">386</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4ea387b947c6ff60cf958c07e2bb214e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ea387b947c6ff60cf958c07e2bb214e">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH5USEBURSTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH5USEBURSTC_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00385">385</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga36f46747b894b8fd40d28443b5bcf489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36f46747b894b8fd40d28443b5bcf489">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00392">392</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaad0851b009c1eba7f203d6dc4ce3dcd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad0851b009c1eba7f203d6dc4ce3dcd7">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH6USEBURSTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH6USEBURSTC_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH6USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00391">391</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga852b5d9b4bba1a08ff6b9c01f6d99e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga852b5d9b4bba1a08ff6b9c01f6d99e14">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH6USEBURSTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH6USEBURSTC_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH6USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00390">390</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf863e7c3e0823105a1c3b02915fe75d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf863e7c3e0823105a1c3b02915fe75d8">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00397">397</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga43cdf0ffda2b9290005a10c0857ee669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43cdf0ffda2b9290005a10c0857ee669">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH7USEBURSTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH7USEBURSTC_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH7USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00396">396</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadb2fa00ceb69a26e790f36d680a8100c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb2fa00ceb69a26e790f36d680a8100c">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH7USEBURSTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH7USEBURSTC_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH7USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00395">395</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae53696ece05e2be9bf4b14b64c8db3a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae53696ece05e2be9bf4b14b64c8db3a4">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00407">407</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafcd9744e5f592a39611cfe5fb9edd810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcd9744e5f592a39611cfe5fb9edd810">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH9USEBURSTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH9USEBURSTC_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH9USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00406">406</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga64ad6dd68a8b25869fd08e1071bd1d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64ad6dd68a8b25869fd08e1071bd1d96">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_CH9USEBURSTC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH9USEBURSTC_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH9USEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00405">405</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5d000cd94c183eb65ce86a8b7ea49ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d000cd94c183eb65ce86a8b7ea49ab5">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_MASK&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00358">358</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa777e09e29bb0731fa2a3c73e4acf5f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa777e09e29bb0731fa2a3c73e4acf5f1">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTC_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00357">357</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3da530812d906f0f721df03f0e4d60f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3da530812d906f0f721df03f0e4d60f2">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode BURSTONLY for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00296">296</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabef76415277cb2276d8e7feebdd2dc67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabef76415277cb2276d8e7feebdd2dc67">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00294">294</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga30cf55ac86f1666a8bf769295a40ef3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30cf55ac86f1666a8bf769295a40ef3c">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH0USEBURSTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00293">293</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga908280097d7131d31e1ab5db22219084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga908280097d7131d31e1ab5db22219084">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH0USEBURSTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00292">292</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6b8ff6f74a190f31132d09e64b3d2275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b8ff6f74a190f31132d09e64b3d2275">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode SINGLEANDBURST for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00295">295</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac8cf654ae4a96c167996886400726b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8cf654ae4a96c167996886400726b1c">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00348">348</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab26dfe26361619fcf1c0d7a2f48bd9d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab26dfe26361619fcf1c0d7a2f48bd9d9">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH10USEBURSTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH10USEBURSTS_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH10USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00347">347</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa8a9702548dd25a2e660cd45adcc7685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8a9702548dd25a2e660cd45adcc7685">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH10USEBURSTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH10USEBURSTS_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH10USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00346">346</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga597cb124e00da1bd0aed34f6f9c6c80f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga597cb124e00da1bd0aed34f6f9c6c80f">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00353">353</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1c2414ed191a4455c8eb8b1b1248095b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c2414ed191a4455c8eb8b1b1248095b">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH11USEBURSTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH11USEBURSTS_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH11USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00352">352</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga24a9398f5fd578f0f2dceefc16f26843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24a9398f5fd578f0f2dceefc16f26843">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH11USEBURSTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH11USEBURSTS_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH11USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00351">351</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga64ddd5c269dddd72914e5a9e1a29bad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64ddd5c269dddd72914e5a9e1a29bad9">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00303">303</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga802c4ed15446941adad7f748abcc0ad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga802c4ed15446941adad7f748abcc0ad5">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH1USEBURSTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH1USEBURSTS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00302">302</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga29c0d26cd90b8823530dd50f1ac3fe3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29c0d26cd90b8823530dd50f1ac3fe3a">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH1USEBURSTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH1USEBURSTS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00301">301</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga218677975cc72080832b48776c8ad6e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga218677975cc72080832b48776c8ad6e2">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00308">308</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaefd702d9077cd7f6df5f0ae484be1741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefd702d9077cd7f6df5f0ae484be1741">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH2USEBURSTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH2USEBURSTS_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00307">307</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac59171c1c8ac07ec0ee7bd7264351a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac59171c1c8ac07ec0ee7bd7264351a1f">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH2USEBURSTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH2USEBURSTS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00306">306</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab321c9eadc911c861709e644a6490f0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab321c9eadc911c861709e644a6490f0c">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00313">313</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaccca5f2829ca3ca5bf3f102fff1c7e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccca5f2829ca3ca5bf3f102fff1c7e10">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH3USEBURSTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH3USEBURSTS_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00312">312</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad095141a65c3f845afc55dfc425e35da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad095141a65c3f845afc55dfc425e35da">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH3USEBURSTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH3USEBURSTS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00311">311</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga69149ecb02e5bd199db5c1a6014af121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69149ecb02e5bd199db5c1a6014af121">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00318">318</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6f5a33f091ec5cc81190fbea05504cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f5a33f091ec5cc81190fbea05504cd9">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH4USEBURSTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH4USEBURSTS_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00317">317</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafc38968277f4638dd180366c3861c07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc38968277f4638dd180366c3861c07d">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH4USEBURSTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH4USEBURSTS_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00316">316</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga17d031666e888de1e799b4bd683faba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17d031666e888de1e799b4bd683faba1">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00323">323</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6398f7114bbd417e239f15fa961bb4b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6398f7114bbd417e239f15fa961bb4b8">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH5USEBURSTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH5USEBURSTS_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00322">322</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabf8381dbf1fec411a422af0ba2e280d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf8381dbf1fec411a422af0ba2e280d0">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH5USEBURSTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH5USEBURSTS_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00321">321</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga33d6ac00a471d92f3358581d27e320b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33d6ac00a471d92f3358581d27e320b7">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00328">328</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga203def523be7893a3620f74d4758955e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga203def523be7893a3620f74d4758955e">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH6USEBURSTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH6USEBURSTS_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH6USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00327">327</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga41f4418f2ae979540dc4c99ad4e9a76e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41f4418f2ae979540dc4c99ad4e9a76e">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH6USEBURSTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH6USEBURSTS_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH6USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00326">326</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1e596bd42b78f7fe7fa19c831474bdc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e596bd42b78f7fe7fa19c831474bdc9">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00333">333</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad325ab07b9ebc96015dbb9cc4eb77065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad325ab07b9ebc96015dbb9cc4eb77065">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH7USEBURSTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH7USEBURSTS_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH7USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00332">332</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga13f0ec8532760696fd6dcfa804a4f9d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13f0ec8532760696fd6dcfa804a4f9d9">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH7USEBURSTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH7USEBURSTS_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH7USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00331">331</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa30ddb0834a4ee9c39762022c3490537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa30ddb0834a4ee9c39762022c3490537">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00338">338</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa83dd730697171a1bf1912a74e754540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa83dd730697171a1bf1912a74e754540">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH8USEBURSTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH8USEBURSTS_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH8USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00337">337</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab6ccba688ab190b5509d2eccb9380233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6ccba688ab190b5509d2eccb9380233">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH8USEBURSTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH8USEBURSTS_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH8USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00336">336</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga547d2244543351ba917101454d543f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga547d2244543351ba917101454d543f41">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00343">343</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacf7f8a5f9071a262126dc9e66062254d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf7f8a5f9071a262126dc9e66062254d">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH9USEBURSTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH9USEBURSTS_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH9USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00342">342</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaaf83229e3e140568a809207284813c70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf83229e3e140568a809207284813c70">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_CH9USEBURSTS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH9USEBURSTS_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH9USEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00341">341</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga19591d2c56176c5c1ffe01c9d4c23cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19591d2c56176c5c1ffe01c9d4c23cb8">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_MASK&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00290">290</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1941e894a09af0a2814fb252256f7416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1941e894a09af0a2814fb252256f7416">&#9670;&nbsp;</a></span>_DMA_CHUSEBURSTS_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00289">289</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3a7bff1c5a3cfef1124108c21a46dd85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a7bff1c5a3cfef1124108c21a46dd85">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00166">166</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1da33af6c8b308d91d707fdc9552d4c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1da33af6c8b308d91d707fdc9552d4c5">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH0WAITSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH0WAITSTATUS_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00165">165</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga67f4397e4540efbe894297c26ee0b1ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67f4397e4540efbe894297c26ee0b1ce">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH0WAITSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH0WAITSTATUS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00164">164</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae79df5f83ca9365d5577caeff5633ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae79df5f83ca9365d5577caeff5633ee1">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00216">216</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2503f9d9f7694d9366b1879c8561dd57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2503f9d9f7694d9366b1879c8561dd57">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH10WAITSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH10WAITSTATUS_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH10WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00215">215</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga780e9894c21f077288a5b0567cf06d62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga780e9894c21f077288a5b0567cf06d62">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH10WAITSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH10WAITSTATUS_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH10WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00214">214</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9b2f9402c8cde0a46043d383cb391410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b2f9402c8cde0a46043d383cb391410">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00221">221</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaefca4011198badc31b7f28cf8ed5980e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefca4011198badc31b7f28cf8ed5980e">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH11WAITSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH11WAITSTATUS_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH11WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00220">220</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac5e0343ee84980ab092ff6be70e1a43d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5e0343ee84980ab092ff6be70e1a43d">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH11WAITSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH11WAITSTATUS_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH11WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00219">219</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga17eb606914809d67130a5cde7f8cbb9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17eb606914809d67130a5cde7f8cbb9d">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00171">171</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga21ccc8b4cf71d3c5d6d94fc67bdd4e6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21ccc8b4cf71d3c5d6d94fc67bdd4e6b">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH1WAITSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH1WAITSTATUS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00170">170</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf5091782f10cf1f46c686e485c782eee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5091782f10cf1f46c686e485c782eee">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH1WAITSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH1WAITSTATUS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00169">169</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab15b6a3df1a465eb2d98d72705e7aef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab15b6a3df1a465eb2d98d72705e7aef5">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00176">176</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab832e001e1f6f677ccffd53c119c4cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab832e001e1f6f677ccffd53c119c4cfb">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH2WAITSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH2WAITSTATUS_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00175">175</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0e32f6c59290665735c315bb5a9f11bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e32f6c59290665735c315bb5a9f11bb">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH2WAITSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH2WAITSTATUS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00174">174</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga04d1c453ad08311b237215237c87fd7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04d1c453ad08311b237215237c87fd7a">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00181">181</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga155e7d5dcee0b5e0045082c1a552d662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga155e7d5dcee0b5e0045082c1a552d662">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH3WAITSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH3WAITSTATUS_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00180">180</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9653288b19a76c0f46f5c8eb6df2dcb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9653288b19a76c0f46f5c8eb6df2dcb7">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH3WAITSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH3WAITSTATUS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00179">179</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga958a7bb3f62bc556f89dde00635ab51c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga958a7bb3f62bc556f89dde00635ab51c">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00186">186</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga198caafd3f15de3e4384f6837411a6d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga198caafd3f15de3e4384f6837411a6d8">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH4WAITSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH4WAITSTATUS_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00185">185</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6179d6a000d9c2a17efb60b182cd9447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6179d6a000d9c2a17efb60b182cd9447">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH4WAITSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH4WAITSTATUS_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00184">184</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaedca0ed99c3875c0bb1882b3220c65a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedca0ed99c3875c0bb1882b3220c65a6">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00191">191</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga871cf18df9eba4d4d40694562b3efde2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga871cf18df9eba4d4d40694562b3efde2">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH5WAITSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH5WAITSTATUS_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00190">190</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga419efca386cc0bd085e4af01548a278e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga419efca386cc0bd085e4af01548a278e">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH5WAITSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH5WAITSTATUS_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00189">189</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5f70d4c9764e0e0f9ef3be5f66aa7849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f70d4c9764e0e0f9ef3be5f66aa7849">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00196">196</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabd396f090c0b1f444068e6ea709f3230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd396f090c0b1f444068e6ea709f3230">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH6WAITSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH6WAITSTATUS_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH6WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00195">195</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga912e212816e48afcdea945f1fe2986fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga912e212816e48afcdea945f1fe2986fc">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH6WAITSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH6WAITSTATUS_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH6WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00194">194</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3a523d275e6f26b9066786386338f0ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a523d275e6f26b9066786386338f0ce">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00201">201</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3aef60c923e254431b999077a03f2eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aef60c923e254431b999077a03f2eaa">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH7WAITSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH7WAITSTATUS_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH7WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00200">200</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga051330d6c56b1fafa1481a2b2c7c60dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga051330d6c56b1fafa1481a2b2c7c60dc">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH7WAITSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH7WAITSTATUS_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH7WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00199">199</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga579e4c10927b92df5c9f12e8eb6f711a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga579e4c10927b92df5c9f12e8eb6f711a">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00206">206</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7339f61d8f22833adb7311f691a53f45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7339f61d8f22833adb7311f691a53f45">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH8WAITSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH8WAITSTATUS_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH8WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00205">205</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4a5389d853fbd55c14b0a469030ef9d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a5389d853fbd55c14b0a469030ef9d6">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH8WAITSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH8WAITSTATUS_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH8WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00204">204</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa7e77ec170dda2438a6875436175349e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7e77ec170dda2438a6875436175349e">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00211">211</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadc86cd4e3526cbe5fa4eb002a4648802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc86cd4e3526cbe5fa4eb002a4648802">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH9WAITSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH9WAITSTATUS_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH9WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00210">210</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac23348651798eb1d6ca0849d9dd410ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac23348651798eb1d6ca0849d9dd410ca">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_CH9WAITSTATUS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH9WAITSTATUS_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH9WAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00209">209</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga979125bad60ccbec4a64a2220e077ae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga979125bad60ccbec4a64a2220e077ae1">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_MASK&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00162">162</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga470812c2a34e13581d1d91856478707d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga470812c2a34e13581d1d91856478707d">&#9670;&nbsp;</a></span>_DMA_CHWAITSTATUS_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_RESETVALUE&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00161">161</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4e212830275a28758fcc0ee7a1d57d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e212830275a28758fcc0ee7a1d57d37">&#9670;&nbsp;</a></span>_DMA_CONFIG_CHPROT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_CHPROT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CONFIG </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00141">141</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf10ca2f3d02f6497d0ac261407c253a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf10ca2f3d02f6497d0ac261407c253a7">&#9670;&nbsp;</a></span>_DMA_CONFIG_CHPROT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_CHPROT_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CHPROT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00140">140</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga65c46484750e13e3576bead09faf24af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c46484750e13e3576bead09faf24af">&#9670;&nbsp;</a></span>_DMA_CONFIG_CHPROT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_CHPROT_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CHPROT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00139">139</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga382f1997ddfe39e39c2d3594e02fe45d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga382f1997ddfe39e39c2d3594e02fe45d">&#9670;&nbsp;</a></span>_DMA_CONFIG_EN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_EN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CONFIG </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00136">136</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad8190300fc7a8b873ebfcb883119fe46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8190300fc7a8b873ebfcb883119fe46">&#9670;&nbsp;</a></span>_DMA_CONFIG_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_EN_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_EN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00135">135</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga173294a771ff2ea7b767b22d57baff40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga173294a771ff2ea7b767b22d57baff40">&#9670;&nbsp;</a></span>_DMA_CONFIG_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_EN_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_EN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00134">134</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga926fd50cba450b4090cc75ad1b9985df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga926fd50cba450b4090cc75ad1b9985df">&#9670;&nbsp;</a></span>_DMA_CONFIG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_MASK&#160;&#160;&#160;0x00000021UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CONFIG </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00132">132</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab90198e1bedf914a70db25cc68aedb99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab90198e1bedf914a70db25cc68aedb99">&#9670;&nbsp;</a></span>_DMA_CONFIG_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CONFIG </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00131">131</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad5e89bb6086c6e6c9b38c166eaf1ae02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5e89bb6086c6e6c9b38c166eaf1ae02">&#9670;&nbsp;</a></span>_DMA_CTRL_DESCRECT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DESCRECT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01351">1351</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3cc5e3b9a13f59308361c950d704f8d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cc5e3b9a13f59308361c950d704f8d8">&#9670;&nbsp;</a></span>_DMA_CTRL_DESCRECT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DESCRECT_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_DESCRECT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01350">1350</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga35516ce50571e2b02d3ede27bfe2cbcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35516ce50571e2b02d3ede27bfe2cbcd">&#9670;&nbsp;</a></span>_DMA_CTRL_DESCRECT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DESCRECT_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_DESCRECT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01349">1349</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga54712619ebbd75c4c619afdd26f2ebc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54712619ebbd75c4c619afdd26f2ebc2">&#9670;&nbsp;</a></span>_DMA_CTRL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_MASK&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01347">1347</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1694a8ef17a62766b629934ebf0b3caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1694a8ef17a62766b629934ebf0b3caa">&#9670;&nbsp;</a></span>_DMA_CTRL_PRDU_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_PRDU_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01356">1356</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7ffda999f1744791a8253fdc53c0a052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ffda999f1744791a8253fdc53c0a052">&#9670;&nbsp;</a></span>_DMA_CTRL_PRDU_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_PRDU_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_PRDU </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01355">1355</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0e8eabb79b1f2e52f86b467a68230194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e8eabb79b1f2e52f86b467a68230194">&#9670;&nbsp;</a></span>_DMA_CTRL_PRDU_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_PRDU_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_PRDU </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01354">1354</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4d1a2dce0e3df450eefde2c8ecd46832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d1a2dce0e3df450eefde2c8ecd46832">&#9670;&nbsp;</a></span>_DMA_CTRL_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01346">1346</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga09cf2fb84bb69731d3be00dd64772f0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09cf2fb84bb69731d3be00dd64772f0b">&#9670;&nbsp;</a></span>_DMA_CTRLBASE_CTRLBASE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRLBASE_CTRLBASE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_CTRLBASE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00149">149</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa32925cf20e987b00245472d73efcb61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa32925cf20e987b00245472d73efcb61">&#9670;&nbsp;</a></span>_DMA_CTRLBASE_CTRLBASE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRLBASE_CTRLBASE_MASK&#160;&#160;&#160;0xFFFFFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CTRLBASE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00148">148</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3d3f1ab8af0660259e0aa5d73cfd711e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d3f1ab8af0660259e0aa5d73cfd711e">&#9670;&nbsp;</a></span>_DMA_CTRLBASE_CTRLBASE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRLBASE_CTRLBASE_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CTRLBASE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00147">147</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1a3d3ac6410688fc3f74ad991835955c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a3d3ac6410688fc3f74ad991835955c">&#9670;&nbsp;</a></span>_DMA_CTRLBASE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRLBASE_MASK&#160;&#160;&#160;0xFFFFFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CTRLBASE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00146">146</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabb29abcb7a08f68645d4b289cbd05d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb29abcb7a08f68645d4b289cbd05d42">&#9670;&nbsp;</a></span>_DMA_CTRLBASE_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRLBASE_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_CTRLBASE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00145">145</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2a7f99594aa94975c40c1cc596b4dca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a7f99594aa94975c40c1cc596b4dca5">&#9670;&nbsp;</a></span>_DMA_ERRORC_ERRORC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ERRORC_ERRORC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_ERRORC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00938">938</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga293d9323a9478f854df0d2e6c99d96ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga293d9323a9478f854df0d2e6c99d96ce">&#9670;&nbsp;</a></span>_DMA_ERRORC_ERRORC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ERRORC_ERRORC_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_ERRORC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00937">937</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab66f6e9e80ad9925423f7e9e7321c67b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab66f6e9e80ad9925423f7e9e7321c67b">&#9670;&nbsp;</a></span>_DMA_ERRORC_ERRORC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ERRORC_ERRORC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_ERRORC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00936">936</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga523632c688bb41df44cb9237599f474b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga523632c688bb41df44cb9237599f474b">&#9670;&nbsp;</a></span>_DMA_ERRORC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ERRORC_MASK&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_ERRORC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00934">934</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad184c7bcd66cc743d49c05d7001af5cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad184c7bcd66cc743d49c05d7001af5cb">&#9670;&nbsp;</a></span>_DMA_ERRORC_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ERRORC_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_ERRORC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00933">933</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9dbd6fe3f900cf54ff71a063e4bd0acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dbd6fe3f900cf54ff71a063e4bd0acf">&#9670;&nbsp;</a></span>_DMA_IEN_CH0DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH0DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01282">1282</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga917a0d83bd2cf2fdb80aaf8ffb7ef557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga917a0d83bd2cf2fdb80aaf8ffb7ef557">&#9670;&nbsp;</a></span>_DMA_IEN_CH0DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH0DONE_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01281">1281</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf1720448f7ffea601b6e59b4c22018b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1720448f7ffea601b6e59b4c22018b6">&#9670;&nbsp;</a></span>_DMA_IEN_CH0DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH0DONE_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01280">1280</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga32b1c608354ff87e21ee321a34d7cb61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32b1c608354ff87e21ee321a34d7cb61">&#9670;&nbsp;</a></span>_DMA_IEN_CH10DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH10DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01332">1332</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga15dc729602a6f2924049f08694c41a4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15dc729602a6f2924049f08694c41a4d">&#9670;&nbsp;</a></span>_DMA_IEN_CH10DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH10DONE_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH10DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01331">1331</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabf59134c7d0b959e2ed3e91cd5d30efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf59134c7d0b959e2ed3e91cd5d30efb">&#9670;&nbsp;</a></span>_DMA_IEN_CH10DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH10DONE_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH10DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01330">1330</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga88718b435c9742dc51cece205d84642e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88718b435c9742dc51cece205d84642e">&#9670;&nbsp;</a></span>_DMA_IEN_CH11DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH11DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01337">1337</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga70c85ab80a8febd83045bf27c4b899e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70c85ab80a8febd83045bf27c4b899e2">&#9670;&nbsp;</a></span>_DMA_IEN_CH11DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH11DONE_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH11DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01336">1336</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga38e533467aeaeb0b70183236a561384d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38e533467aeaeb0b70183236a561384d">&#9670;&nbsp;</a></span>_DMA_IEN_CH11DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH11DONE_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH11DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01335">1335</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0c8880dba74e6ae11aef0d673bb43b21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c8880dba74e6ae11aef0d673bb43b21">&#9670;&nbsp;</a></span>_DMA_IEN_CH1DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH1DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01287">1287</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa3de6fed90e06aa4dd79b71a7ce5308a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3de6fed90e06aa4dd79b71a7ce5308a">&#9670;&nbsp;</a></span>_DMA_IEN_CH1DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH1DONE_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01286">1286</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab64987692fbf7b42110f754d9db35d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab64987692fbf7b42110f754d9db35d95">&#9670;&nbsp;</a></span>_DMA_IEN_CH1DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH1DONE_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01285">1285</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga454f171a216261a87629f0a55a6421fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga454f171a216261a87629f0a55a6421fd">&#9670;&nbsp;</a></span>_DMA_IEN_CH2DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH2DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01292">1292</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga46df35fb2b44f06ac115d61e37938e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46df35fb2b44f06ac115d61e37938e1b">&#9670;&nbsp;</a></span>_DMA_IEN_CH2DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH2DONE_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01291">1291</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1e2e8947d79b40e433b90e0e2c4efcd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e2e8947d79b40e433b90e0e2c4efcd6">&#9670;&nbsp;</a></span>_DMA_IEN_CH2DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH2DONE_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01290">1290</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5e4d5052d2858fde3ecc9b0453c646dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e4d5052d2858fde3ecc9b0453c646dc">&#9670;&nbsp;</a></span>_DMA_IEN_CH3DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH3DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01297">1297</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaba56eda5242447dbadeeacd8a021eb6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba56eda5242447dbadeeacd8a021eb6e">&#9670;&nbsp;</a></span>_DMA_IEN_CH3DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH3DONE_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01296">1296</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac1ff5c15aa64c149feedae8987a72444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1ff5c15aa64c149feedae8987a72444">&#9670;&nbsp;</a></span>_DMA_IEN_CH3DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH3DONE_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01295">1295</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaacfbdac271b80e3bf48c3500f661bfd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacfbdac271b80e3bf48c3500f661bfd1">&#9670;&nbsp;</a></span>_DMA_IEN_CH4DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH4DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01302">1302</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga43aa908f57256dd7c8ce067c319caaef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43aa908f57256dd7c8ce067c319caaef">&#9670;&nbsp;</a></span>_DMA_IEN_CH4DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH4DONE_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01301">1301</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2da9d847e02267f0ff25b67d5b7ff6ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2da9d847e02267f0ff25b67d5b7ff6ee">&#9670;&nbsp;</a></span>_DMA_IEN_CH4DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH4DONE_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01300">1300</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga18fa4bbedcf1c05a117a949d658b34a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18fa4bbedcf1c05a117a949d658b34a0">&#9670;&nbsp;</a></span>_DMA_IEN_CH5DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH5DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01307">1307</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad58fd657418f1fbd9b6de45c4e311951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad58fd657418f1fbd9b6de45c4e311951">&#9670;&nbsp;</a></span>_DMA_IEN_CH5DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH5DONE_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01306">1306</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga033b9523bc510c398e1804a43e7c25c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga033b9523bc510c398e1804a43e7c25c9">&#9670;&nbsp;</a></span>_DMA_IEN_CH5DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH5DONE_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01305">1305</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa0675480dd1765aae36996b793094f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0675480dd1765aae36996b793094f96">&#9670;&nbsp;</a></span>_DMA_IEN_CH6DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH6DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01312">1312</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6bf38e2dbcc659f5fa1bff1bb6cf5747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bf38e2dbcc659f5fa1bff1bb6cf5747">&#9670;&nbsp;</a></span>_DMA_IEN_CH6DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH6DONE_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH6DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01311">1311</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaec27ce4245a3ae08f317f817eaa7e6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec27ce4245a3ae08f317f817eaa7e6d4">&#9670;&nbsp;</a></span>_DMA_IEN_CH6DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH6DONE_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH6DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01310">1310</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga63679ce59e7eef30c11ce408fc175072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63679ce59e7eef30c11ce408fc175072">&#9670;&nbsp;</a></span>_DMA_IEN_CH7DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH7DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01317">1317</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9ccea9193e0fcd686951c9c19d180fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ccea9193e0fcd686951c9c19d180fe4">&#9670;&nbsp;</a></span>_DMA_IEN_CH7DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH7DONE_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH7DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01316">1316</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0635fd7b92382d223dc3faa188c6ac88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0635fd7b92382d223dc3faa188c6ac88">&#9670;&nbsp;</a></span>_DMA_IEN_CH7DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH7DONE_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH7DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01315">1315</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadbf0e729f6c591c66a1b0e3971e91f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbf0e729f6c591c66a1b0e3971e91f43">&#9670;&nbsp;</a></span>_DMA_IEN_CH8DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH8DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01322">1322</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaccd699bbb62282640dd026bd21fb8ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccd699bbb62282640dd026bd21fb8ec2">&#9670;&nbsp;</a></span>_DMA_IEN_CH8DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH8DONE_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH8DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01321">1321</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab577785f019b5c80b24181c452ff16be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab577785f019b5c80b24181c452ff16be">&#9670;&nbsp;</a></span>_DMA_IEN_CH8DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH8DONE_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH8DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01320">1320</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaaa40ed775395adcb93fa9ef4006a6a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa40ed775395adcb93fa9ef4006a6a38">&#9670;&nbsp;</a></span>_DMA_IEN_CH9DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH9DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01327">1327</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadf9b90b962d414b8d63ecb3298a6578e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf9b90b962d414b8d63ecb3298a6578e">&#9670;&nbsp;</a></span>_DMA_IEN_CH9DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH9DONE_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH9DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01326">1326</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1dfaca804f0d7c80c408bad3fe1498b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dfaca804f0d7c80c408bad3fe1498b2">&#9670;&nbsp;</a></span>_DMA_IEN_CH9DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH9DONE_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH9DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01325">1325</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga360986d9d959fe614d62f90ca6851e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga360986d9d959fe614d62f90ca6851e8c">&#9670;&nbsp;</a></span>_DMA_IEN_ERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_ERR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01342">1342</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadb4bc7102f29c2f6a8f20815cfc475c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb4bc7102f29c2f6a8f20815cfc475c5">&#9670;&nbsp;</a></span>_DMA_IEN_ERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_ERR_MASK&#160;&#160;&#160;0x80000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_ERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01341">1341</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga69b55d670670482693271472453a42a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69b55d670670482693271472453a42a5">&#9670;&nbsp;</a></span>_DMA_IEN_ERR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_ERR_SHIFT&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_ERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01340">1340</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad420f4a3efb297cb5beaa8ae280875d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad420f4a3efb297cb5beaa8ae280875d7">&#9670;&nbsp;</a></span>_DMA_IEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_MASK&#160;&#160;&#160;0x80000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01278">1278</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad8d20c7381f385979f3dbb7f94757890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8d20c7381f385979f3dbb7f94757890">&#9670;&nbsp;</a></span>_DMA_IEN_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01277">1277</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacdf3d94f3ee779f0f6c06abc721e4b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdf3d94f3ee779f0f6c06abc721e4b1d">&#9670;&nbsp;</a></span>_DMA_IF_CH0DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH0DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01075">1075</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga82660b6bddd7fa45e7aec24c80566f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82660b6bddd7fa45e7aec24c80566f9d">&#9670;&nbsp;</a></span>_DMA_IF_CH0DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH0DONE_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01074">1074</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4df21925584f869a1e14c72541a26e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4df21925584f869a1e14c72541a26e3b">&#9670;&nbsp;</a></span>_DMA_IF_CH0DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH0DONE_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01073">1073</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaed045cbcd46aef2cdc862b91ccbaa32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed045cbcd46aef2cdc862b91ccbaa32e">&#9670;&nbsp;</a></span>_DMA_IF_CH10DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH10DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01125">1125</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa2e9146c2fd1f57834d91c671c7bcf92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2e9146c2fd1f57834d91c671c7bcf92">&#9670;&nbsp;</a></span>_DMA_IF_CH10DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH10DONE_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH10DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01124">1124</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf7350a04552183372b0cbd3174e1c387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7350a04552183372b0cbd3174e1c387">&#9670;&nbsp;</a></span>_DMA_IF_CH10DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH10DONE_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH10DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01123">1123</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7e1df13d0646286cff2534cce87adc32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e1df13d0646286cff2534cce87adc32">&#9670;&nbsp;</a></span>_DMA_IF_CH11DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH11DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01130">1130</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga952c1c1457e9cbc399594e934e39689f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga952c1c1457e9cbc399594e934e39689f">&#9670;&nbsp;</a></span>_DMA_IF_CH11DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH11DONE_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH11DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01129">1129</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad8cde67514ed50cf3157915d3021310c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8cde67514ed50cf3157915d3021310c">&#9670;&nbsp;</a></span>_DMA_IF_CH11DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH11DONE_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH11DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01128">1128</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa20d97ecf249abd572a02eef3434d8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa20d97ecf249abd572a02eef3434d8b2">&#9670;&nbsp;</a></span>_DMA_IF_CH1DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH1DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01080">1080</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3b476b83e50bab602f9df1bd9a7e78fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b476b83e50bab602f9df1bd9a7e78fb">&#9670;&nbsp;</a></span>_DMA_IF_CH1DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH1DONE_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01079">1079</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3bbebf4f7f30eba22b366b9eeb6000e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bbebf4f7f30eba22b366b9eeb6000e8">&#9670;&nbsp;</a></span>_DMA_IF_CH1DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH1DONE_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01078">1078</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacf7ff40dd7f821b847a511a7c2d4d3d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf7ff40dd7f821b847a511a7c2d4d3d4">&#9670;&nbsp;</a></span>_DMA_IF_CH2DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH2DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01085">1085</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5a6752877e93325db188b1557b8ab6d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a6752877e93325db188b1557b8ab6d2">&#9670;&nbsp;</a></span>_DMA_IF_CH2DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH2DONE_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01084">1084</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3c419bcf0d968084d92997844be9bb31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c419bcf0d968084d92997844be9bb31">&#9670;&nbsp;</a></span>_DMA_IF_CH2DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH2DONE_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01083">1083</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7b5c9efd878f5498d103c8c7e7f45f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b5c9efd878f5498d103c8c7e7f45f37">&#9670;&nbsp;</a></span>_DMA_IF_CH3DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH3DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01090">1090</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaef57540973298203eecc08b595f1f078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef57540973298203eecc08b595f1f078">&#9670;&nbsp;</a></span>_DMA_IF_CH3DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH3DONE_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01089">1089</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa740c98e6015b7d04001d22d04fe67be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa740c98e6015b7d04001d22d04fe67be">&#9670;&nbsp;</a></span>_DMA_IF_CH3DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH3DONE_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01088">1088</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7853d4d5b00795501a54f93517ffaf6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7853d4d5b00795501a54f93517ffaf6f">&#9670;&nbsp;</a></span>_DMA_IF_CH4DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH4DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01095">1095</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga519064cf91cf3790ac89844a0fc007fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga519064cf91cf3790ac89844a0fc007fd">&#9670;&nbsp;</a></span>_DMA_IF_CH4DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH4DONE_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01094">1094</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga794c2aa0f6d557fb96e897c13480f821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga794c2aa0f6d557fb96e897c13480f821">&#9670;&nbsp;</a></span>_DMA_IF_CH4DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH4DONE_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01093">1093</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae716721dbbc4cfede8a6cdc300631fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae716721dbbc4cfede8a6cdc300631fb0">&#9670;&nbsp;</a></span>_DMA_IF_CH5DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH5DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01100">1100</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa1889bf4f91f196c933e03f1d7b62212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1889bf4f91f196c933e03f1d7b62212">&#9670;&nbsp;</a></span>_DMA_IF_CH5DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH5DONE_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01099">1099</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad4972ea6b34213794fe21c6ff45b6775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4972ea6b34213794fe21c6ff45b6775">&#9670;&nbsp;</a></span>_DMA_IF_CH5DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH5DONE_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01098">1098</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3d30acb9c92bbd5f58f1a0e8b452eb24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d30acb9c92bbd5f58f1a0e8b452eb24">&#9670;&nbsp;</a></span>_DMA_IF_CH6DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH6DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01105">1105</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga394e6480623ad2f32f72067dcaa88d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga394e6480623ad2f32f72067dcaa88d5e">&#9670;&nbsp;</a></span>_DMA_IF_CH6DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH6DONE_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH6DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01104">1104</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8bf0c858b398b51a60439802802ff013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bf0c858b398b51a60439802802ff013">&#9670;&nbsp;</a></span>_DMA_IF_CH6DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH6DONE_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH6DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01103">1103</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaec319dfc1e0c1047d3e64081590222df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec319dfc1e0c1047d3e64081590222df">&#9670;&nbsp;</a></span>_DMA_IF_CH7DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH7DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01110">1110</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabb7558e432cbdfc6ade683361d44745c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb7558e432cbdfc6ade683361d44745c">&#9670;&nbsp;</a></span>_DMA_IF_CH7DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH7DONE_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH7DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01109">1109</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4356a3035bf4946d2fa5bb3d703e9812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4356a3035bf4946d2fa5bb3d703e9812">&#9670;&nbsp;</a></span>_DMA_IF_CH7DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH7DONE_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH7DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01108">1108</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga389b5d825cc28b336f1eaf2ea76c0f6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga389b5d825cc28b336f1eaf2ea76c0f6a">&#9670;&nbsp;</a></span>_DMA_IF_CH8DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH8DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01115">1115</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9ea946b0c7ddbdf21f3ddb32f4114cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ea946b0c7ddbdf21f3ddb32f4114cc5">&#9670;&nbsp;</a></span>_DMA_IF_CH8DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH8DONE_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH8DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01114">1114</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6f5cc98cd956adab6473e490ec1e6bb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f5cc98cd956adab6473e490ec1e6bb3">&#9670;&nbsp;</a></span>_DMA_IF_CH8DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH8DONE_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH8DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01113">1113</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3fab4341971f7c491354fb5251aa4dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fab4341971f7c491354fb5251aa4dce">&#9670;&nbsp;</a></span>_DMA_IF_CH9DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH9DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01120">1120</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac666f89901e174fd8db26aa470f51b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac666f89901e174fd8db26aa470f51b5b">&#9670;&nbsp;</a></span>_DMA_IF_CH9DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH9DONE_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH9DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01119">1119</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga21ab3ab235caeab324901c9713b01739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21ab3ab235caeab324901c9713b01739">&#9670;&nbsp;</a></span>_DMA_IF_CH9DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH9DONE_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH9DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01118">1118</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga667c216e0fe58a36ab7f7889c1c869ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga667c216e0fe58a36ab7f7889c1c869ee">&#9670;&nbsp;</a></span>_DMA_IF_ERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_ERR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01135">1135</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9977e4ef3c1c84917f42a8c6b7eb315d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9977e4ef3c1c84917f42a8c6b7eb315d">&#9670;&nbsp;</a></span>_DMA_IF_ERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_ERR_MASK&#160;&#160;&#160;0x80000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_ERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01134">1134</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga68482770be6fe28e5729152c2c2760fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68482770be6fe28e5729152c2c2760fa">&#9670;&nbsp;</a></span>_DMA_IF_ERR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_ERR_SHIFT&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_ERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01133">1133</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaaddbe4d70d3c2391cf26b18d7b5f1da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaddbe4d70d3c2391cf26b18d7b5f1da4">&#9670;&nbsp;</a></span>_DMA_IF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_MASK&#160;&#160;&#160;0x80000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01071">1071</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5df7e961452dfe5d42c4d6e59ca4a1c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5df7e961452dfe5d42c4d6e59ca4a1c6">&#9670;&nbsp;</a></span>_DMA_IF_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01070">1070</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad3ef389cafee3a4db680b96e1e8f0698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3ef389cafee3a4db680b96e1e8f0698">&#9670;&nbsp;</a></span>_DMA_IFC_CH0DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH0DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01213">1213</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga99704115f1eb97adaff45b241b95ef16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99704115f1eb97adaff45b241b95ef16">&#9670;&nbsp;</a></span>_DMA_IFC_CH0DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH0DONE_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01212">1212</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0fc375d7b1f26309eb2cca29d6ac890d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fc375d7b1f26309eb2cca29d6ac890d">&#9670;&nbsp;</a></span>_DMA_IFC_CH0DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH0DONE_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01211">1211</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga92a4401601bdc067ff6020d14793b647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92a4401601bdc067ff6020d14793b647">&#9670;&nbsp;</a></span>_DMA_IFC_CH10DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH10DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01263">1263</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaba5fca78034ea56f23b03916309e8807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba5fca78034ea56f23b03916309e8807">&#9670;&nbsp;</a></span>_DMA_IFC_CH10DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH10DONE_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH10DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01262">1262</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf5036f49f9e1dcc0f6a0f6b5b86c090d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5036f49f9e1dcc0f6a0f6b5b86c090d">&#9670;&nbsp;</a></span>_DMA_IFC_CH10DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH10DONE_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH10DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01261">1261</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5459a8c1b4c18437cdac2a146ffa1c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5459a8c1b4c18437cdac2a146ffa1c6d">&#9670;&nbsp;</a></span>_DMA_IFC_CH11DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH11DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01268">1268</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1a81dacdb0dc94ed3a46f95726174596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a81dacdb0dc94ed3a46f95726174596">&#9670;&nbsp;</a></span>_DMA_IFC_CH11DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH11DONE_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH11DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01267">1267</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae1b2de6488554a2b9f7e076cf678caac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1b2de6488554a2b9f7e076cf678caac">&#9670;&nbsp;</a></span>_DMA_IFC_CH11DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH11DONE_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH11DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01266">1266</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2c56b8b0d277986ffcf450aadf6354b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c56b8b0d277986ffcf450aadf6354b3">&#9670;&nbsp;</a></span>_DMA_IFC_CH1DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH1DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01218">1218</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac5a95388d78ec1fbfb55234a505ba98e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5a95388d78ec1fbfb55234a505ba98e">&#9670;&nbsp;</a></span>_DMA_IFC_CH1DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH1DONE_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01217">1217</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga85d3d55c1fb9cc16a62e55ccbf3e972f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85d3d55c1fb9cc16a62e55ccbf3e972f">&#9670;&nbsp;</a></span>_DMA_IFC_CH1DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH1DONE_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01216">1216</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2693242d60c02285310d310571d786f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2693242d60c02285310d310571d786f6">&#9670;&nbsp;</a></span>_DMA_IFC_CH2DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH2DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01223">1223</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga40a7466408faaf07508e545f8c52c2f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40a7466408faaf07508e545f8c52c2f5">&#9670;&nbsp;</a></span>_DMA_IFC_CH2DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH2DONE_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01222">1222</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaea48c430e69aa76baafc9f9d6210cb14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea48c430e69aa76baafc9f9d6210cb14">&#9670;&nbsp;</a></span>_DMA_IFC_CH2DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH2DONE_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01221">1221</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7b5ca9c9a5c7110748b81feb1bedeea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b5ca9c9a5c7110748b81feb1bedeea8">&#9670;&nbsp;</a></span>_DMA_IFC_CH3DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH3DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01228">1228</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafb697306a1377e0e71f1d897806e3f04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb697306a1377e0e71f1d897806e3f04">&#9670;&nbsp;</a></span>_DMA_IFC_CH3DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH3DONE_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01227">1227</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga818d25507dabdfbe96f9b149428a019c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga818d25507dabdfbe96f9b149428a019c">&#9670;&nbsp;</a></span>_DMA_IFC_CH3DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH3DONE_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01226">1226</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9e9ca5a069094ffb57880e9c4651fc01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e9ca5a069094ffb57880e9c4651fc01">&#9670;&nbsp;</a></span>_DMA_IFC_CH4DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH4DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01233">1233</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafd9076e9faafbb3030a05f05f1f37a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd9076e9faafbb3030a05f05f1f37a4b">&#9670;&nbsp;</a></span>_DMA_IFC_CH4DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH4DONE_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01232">1232</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4a03157b4cf71fc5f7f9ee41f183db8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a03157b4cf71fc5f7f9ee41f183db8e">&#9670;&nbsp;</a></span>_DMA_IFC_CH4DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH4DONE_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01231">1231</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga447a728bf54b3f22e85000d41fff3bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga447a728bf54b3f22e85000d41fff3bf9">&#9670;&nbsp;</a></span>_DMA_IFC_CH5DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH5DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01238">1238</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad3967cba6a1433618cea355e35147bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3967cba6a1433618cea355e35147bfc">&#9670;&nbsp;</a></span>_DMA_IFC_CH5DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH5DONE_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01237">1237</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga68a89ea7eef21a64f3977325a8c5ed14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68a89ea7eef21a64f3977325a8c5ed14">&#9670;&nbsp;</a></span>_DMA_IFC_CH5DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH5DONE_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01236">1236</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac54e5f7d69581a6a4f3711acfe834045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac54e5f7d69581a6a4f3711acfe834045">&#9670;&nbsp;</a></span>_DMA_IFC_CH6DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH6DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01243">1243</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac6626a705af152d560bc54ce20a09b2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6626a705af152d560bc54ce20a09b2f">&#9670;&nbsp;</a></span>_DMA_IFC_CH6DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH6DONE_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH6DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01242">1242</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1fa31a2f9992482adb7438a97e4caabd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fa31a2f9992482adb7438a97e4caabd">&#9670;&nbsp;</a></span>_DMA_IFC_CH6DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH6DONE_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH6DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01241">1241</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4f955167df1292b5cc9a7dd0dbde73b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f955167df1292b5cc9a7dd0dbde73b4">&#9670;&nbsp;</a></span>_DMA_IFC_CH7DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH7DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01248">1248</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga560d35b7aee64858859fd55518df99f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga560d35b7aee64858859fd55518df99f5">&#9670;&nbsp;</a></span>_DMA_IFC_CH7DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH7DONE_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH7DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01247">1247</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9baec2a462749308b45f4773f4e8710a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9baec2a462749308b45f4773f4e8710a">&#9670;&nbsp;</a></span>_DMA_IFC_CH7DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH7DONE_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH7DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01246">1246</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga789724657d79bf18d8cef28ca08e932a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga789724657d79bf18d8cef28ca08e932a">&#9670;&nbsp;</a></span>_DMA_IFC_CH8DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH8DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01253">1253</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad6f98b4a720fa81cf089da2e8d4f50ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6f98b4a720fa81cf089da2e8d4f50ed">&#9670;&nbsp;</a></span>_DMA_IFC_CH8DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH8DONE_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH8DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01252">1252</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae853d7a3481ef5eef675a418f5097907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae853d7a3481ef5eef675a418f5097907">&#9670;&nbsp;</a></span>_DMA_IFC_CH8DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH8DONE_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH8DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01251">1251</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae1a1c2c14736bd2718ef246830c78092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1a1c2c14736bd2718ef246830c78092">&#9670;&nbsp;</a></span>_DMA_IFC_CH9DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH9DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01258">1258</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6fe3b4887d0d678928754192cf3c7de2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fe3b4887d0d678928754192cf3c7de2">&#9670;&nbsp;</a></span>_DMA_IFC_CH9DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH9DONE_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH9DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01257">1257</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga96500658e0cc9e8bb4fa1efc09d639a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96500658e0cc9e8bb4fa1efc09d639a2">&#9670;&nbsp;</a></span>_DMA_IFC_CH9DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH9DONE_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH9DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01256">1256</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaedc1465611b6513525c73979372a9344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedc1465611b6513525c73979372a9344">&#9670;&nbsp;</a></span>_DMA_IFC_ERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_ERR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01273">1273</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa01211f918ff25b99da929d8d6e710b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa01211f918ff25b99da929d8d6e710b4">&#9670;&nbsp;</a></span>_DMA_IFC_ERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_ERR_MASK&#160;&#160;&#160;0x80000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_ERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01272">1272</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga91b7c1d45c21b1ea45df6e2ef8c80fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91b7c1d45c21b1ea45df6e2ef8c80fb0">&#9670;&nbsp;</a></span>_DMA_IFC_ERR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_ERR_SHIFT&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_ERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01271">1271</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad73d84e149da011b738b795a33dbaee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad73d84e149da011b738b795a33dbaee0">&#9670;&nbsp;</a></span>_DMA_IFC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_MASK&#160;&#160;&#160;0x80000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01209">1209</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7a00fd399186f5727470607d74a301e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a00fd399186f5727470607d74a301e1">&#9670;&nbsp;</a></span>_DMA_IFC_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01208">1208</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac185bb00309ceb991b518a4776523641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac185bb00309ceb991b518a4776523641">&#9670;&nbsp;</a></span>_DMA_IFS_CH0DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH0DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01144">1144</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga09a51687b6f22f0ca718d444c5cfd81b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09a51687b6f22f0ca718d444c5cfd81b">&#9670;&nbsp;</a></span>_DMA_IFS_CH0DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH0DONE_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH0DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01143">1143</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2700736d41e2ef7aadd189d03647776a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2700736d41e2ef7aadd189d03647776a">&#9670;&nbsp;</a></span>_DMA_IFS_CH0DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH0DONE_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH0DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01142">1142</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga68f0afd543a5a6855af5cbc2bc228d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68f0afd543a5a6855af5cbc2bc228d5d">&#9670;&nbsp;</a></span>_DMA_IFS_CH10DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH10DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01194">1194</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2c6228b5c500505a97010c3cd527975f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c6228b5c500505a97010c3cd527975f">&#9670;&nbsp;</a></span>_DMA_IFS_CH10DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH10DONE_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH10DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01193">1193</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaae7209d8922ada7fed23fcff6f1eaac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae7209d8922ada7fed23fcff6f1eaac9">&#9670;&nbsp;</a></span>_DMA_IFS_CH10DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH10DONE_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH10DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01192">1192</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga368d618f271a701686c8ea642f9b240b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga368d618f271a701686c8ea642f9b240b">&#9670;&nbsp;</a></span>_DMA_IFS_CH11DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH11DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01199">1199</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa7951d2045732ed861b1b5f5af2ad41e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7951d2045732ed861b1b5f5af2ad41e">&#9670;&nbsp;</a></span>_DMA_IFS_CH11DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH11DONE_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH11DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01198">1198</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf13296ddf636ee775e18448e696b106a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf13296ddf636ee775e18448e696b106a">&#9670;&nbsp;</a></span>_DMA_IFS_CH11DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH11DONE_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH11DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01197">1197</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0c28356ad64e7b1a2f6fed2aa6c7370f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c28356ad64e7b1a2f6fed2aa6c7370f">&#9670;&nbsp;</a></span>_DMA_IFS_CH1DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH1DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01149">1149</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaea9d5c53288bc3f4ff74917d7770343c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea9d5c53288bc3f4ff74917d7770343c">&#9670;&nbsp;</a></span>_DMA_IFS_CH1DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH1DONE_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH1DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01148">1148</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga13225b0f24cfd7d14df651a50f9f4ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13225b0f24cfd7d14df651a50f9f4ae0">&#9670;&nbsp;</a></span>_DMA_IFS_CH1DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH1DONE_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH1DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01147">1147</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2fa77d1d4ed2107e584579ad0616b24b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fa77d1d4ed2107e584579ad0616b24b">&#9670;&nbsp;</a></span>_DMA_IFS_CH2DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH2DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01154">1154</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4bf93d9ba334956b8c08aeb3c156feb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bf93d9ba334956b8c08aeb3c156feb0">&#9670;&nbsp;</a></span>_DMA_IFS_CH2DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH2DONE_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH2DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01153">1153</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae8b6ab0b4ae8b6a33d347f3f38e17ab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8b6ab0b4ae8b6a33d347f3f38e17ab7">&#9670;&nbsp;</a></span>_DMA_IFS_CH2DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH2DONE_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH2DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01152">1152</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga97b0537a6a23e9cd1e91b6a2adffc82e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97b0537a6a23e9cd1e91b6a2adffc82e">&#9670;&nbsp;</a></span>_DMA_IFS_CH3DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH3DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01159">1159</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga556c4816512e4cc6530054fba9d5d2a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga556c4816512e4cc6530054fba9d5d2a6">&#9670;&nbsp;</a></span>_DMA_IFS_CH3DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH3DONE_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH3DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01158">1158</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0f5955dfb302b66da0a964f2b961ee7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f5955dfb302b66da0a964f2b961ee7f">&#9670;&nbsp;</a></span>_DMA_IFS_CH3DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH3DONE_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH3DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01157">1157</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga48f5fd116a0e7f23a2aadd2ee850d9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48f5fd116a0e7f23a2aadd2ee850d9bc">&#9670;&nbsp;</a></span>_DMA_IFS_CH4DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH4DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01164">1164</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf5c0ef770d6383f620664832552b9f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5c0ef770d6383f620664832552b9f28">&#9670;&nbsp;</a></span>_DMA_IFS_CH4DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH4DONE_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH4DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01163">1163</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0b0e8b5f0d86a1d3bbbc3c35511e2df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b0e8b5f0d86a1d3bbbc3c35511e2df4">&#9670;&nbsp;</a></span>_DMA_IFS_CH4DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH4DONE_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH4DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01162">1162</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7f3c45d0c5ac720a1e1f6c8c9b636143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f3c45d0c5ac720a1e1f6c8c9b636143">&#9670;&nbsp;</a></span>_DMA_IFS_CH5DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH5DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01169">1169</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga68350a1c4cb5fddbb3a5c5bfb118e28d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68350a1c4cb5fddbb3a5c5bfb118e28d">&#9670;&nbsp;</a></span>_DMA_IFS_CH5DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH5DONE_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH5DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01168">1168</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga61ac88808d29cb122aae0057c125d7c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61ac88808d29cb122aae0057c125d7c9">&#9670;&nbsp;</a></span>_DMA_IFS_CH5DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH5DONE_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH5DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01167">1167</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadd8e363872cd0b45a1ec4b4b0c6540c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd8e363872cd0b45a1ec4b4b0c6540c6">&#9670;&nbsp;</a></span>_DMA_IFS_CH6DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH6DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01174">1174</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga235ec236195df4a912850596ced55aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga235ec236195df4a912850596ced55aa9">&#9670;&nbsp;</a></span>_DMA_IFS_CH6DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH6DONE_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH6DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01173">1173</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3b2e82bfb804ea0717baff88727d185c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b2e82bfb804ea0717baff88727d185c">&#9670;&nbsp;</a></span>_DMA_IFS_CH6DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH6DONE_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH6DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01172">1172</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga28c13d34a412f72bcf5eb9b73b8a7a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28c13d34a412f72bcf5eb9b73b8a7a42">&#9670;&nbsp;</a></span>_DMA_IFS_CH7DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH7DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01179">1179</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7bd6aaacbf6fbc723252af942f732f58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bd6aaacbf6fbc723252af942f732f58">&#9670;&nbsp;</a></span>_DMA_IFS_CH7DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH7DONE_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH7DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01178">1178</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9696cc3401ad05e7d633ec5def7d471b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9696cc3401ad05e7d633ec5def7d471b">&#9670;&nbsp;</a></span>_DMA_IFS_CH7DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH7DONE_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH7DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01177">1177</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga80ff52fdced2c47dc90ea0a24f2d05d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80ff52fdced2c47dc90ea0a24f2d05d4">&#9670;&nbsp;</a></span>_DMA_IFS_CH8DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH8DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01184">1184</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae1b0711bde5a0628e87f8245b9c24584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1b0711bde5a0628e87f8245b9c24584">&#9670;&nbsp;</a></span>_DMA_IFS_CH8DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH8DONE_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH8DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01183">1183</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9a87306141598376efc4889411c77b51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a87306141598376efc4889411c77b51">&#9670;&nbsp;</a></span>_DMA_IFS_CH8DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH8DONE_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH8DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01182">1182</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga236dab6c6fff66729e4edfc99c496860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga236dab6c6fff66729e4edfc99c496860">&#9670;&nbsp;</a></span>_DMA_IFS_CH9DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH9DONE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01189">1189</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7fc1ecaf3b9d6dc500997e416e379c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fc1ecaf3b9d6dc500997e416e379c9c">&#9670;&nbsp;</a></span>_DMA_IFS_CH9DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH9DONE_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CH9DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01188">1188</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga400ce53696c8271d80bb3a72a1bab5cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga400ce53696c8271d80bb3a72a1bab5cf">&#9670;&nbsp;</a></span>_DMA_IFS_CH9DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH9DONE_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CH9DONE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01187">1187</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad40f03716362c4d85e34f250b4e33a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad40f03716362c4d85e34f250b4e33a0e">&#9670;&nbsp;</a></span>_DMA_IFS_ERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_ERR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01204">1204</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad16da74bde8ccbf19961c8663c0292ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad16da74bde8ccbf19961c8663c0292ea">&#9670;&nbsp;</a></span>_DMA_IFS_ERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_ERR_MASK&#160;&#160;&#160;0x80000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_ERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01203">1203</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9438ddb667f860b6ac7ba57013421662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9438ddb667f860b6ac7ba57013421662">&#9670;&nbsp;</a></span>_DMA_IFS_ERR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_ERR_SHIFT&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_ERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01202">1202</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacadb437c7a4f96b8693a1a2642370268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacadb437c7a4f96b8693a1a2642370268">&#9670;&nbsp;</a></span>_DMA_IFS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_MASK&#160;&#160;&#160;0x80000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01140">1140</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3d88e1d0c327cd35c7693b1566e14d7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d88e1d0c327cd35c7693b1566e14d7a">&#9670;&nbsp;</a></span>_DMA_IFS_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01139">1139</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga99ecd2ba07058a27dada64915800f777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99ecd2ba07058a27dada64915800f777">&#9670;&nbsp;</a></span>_DMA_LOOP0_EN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP0_EN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_LOOP0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01433">1433</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga709d7afcf08211979d89e8c4729ca5a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga709d7afcf08211979d89e8c4729ca5a3">&#9670;&nbsp;</a></span>_DMA_LOOP0_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP0_EN_MASK&#160;&#160;&#160;0x10000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_EN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01432">1432</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga76d875afdb4a4da8fe9cf004980e6378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76d875afdb4a4da8fe9cf004980e6378">&#9670;&nbsp;</a></span>_DMA_LOOP0_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP0_EN_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_EN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01431">1431</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadc39da3a2b73ed5dc209eb5ac498f7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc39da3a2b73ed5dc209eb5ac498f7b8">&#9670;&nbsp;</a></span>_DMA_LOOP0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP0_MASK&#160;&#160;&#160;0x000103FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_LOOP0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01425">1425</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabb73a0aae253cdccbc56a9a1fa4c8e94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb73a0aae253cdccbc56a9a1fa4c8e94">&#9670;&nbsp;</a></span>_DMA_LOOP0_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP0_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_LOOP0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01424">1424</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae2b1238d8f039af7d6ddbef5e35407ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2b1238d8f039af7d6ddbef5e35407ef">&#9670;&nbsp;</a></span>_DMA_LOOP0_WIDTH_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP0_WIDTH_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_LOOP0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01428">1428</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga05eb941c777b6c302a46d857f03827be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05eb941c777b6c302a46d857f03827be">&#9670;&nbsp;</a></span>_DMA_LOOP0_WIDTH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP0_WIDTH_MASK&#160;&#160;&#160;0x3FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_WIDTH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01427">1427</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga49e11964092db6e3812ad65b00055f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49e11964092db6e3812ad65b00055f03">&#9670;&nbsp;</a></span>_DMA_LOOP0_WIDTH_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP0_WIDTH_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_WIDTH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01426">1426</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga66a700f770c498f23d9e6ec881a92970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66a700f770c498f23d9e6ec881a92970">&#9670;&nbsp;</a></span>_DMA_LOOP1_EN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP1_EN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_LOOP1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01446">1446</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5eefb5117b0337a661a25dc4a528c689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eefb5117b0337a661a25dc4a528c689">&#9670;&nbsp;</a></span>_DMA_LOOP1_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP1_EN_MASK&#160;&#160;&#160;0x10000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_EN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01445">1445</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga697f2077f37d93d3c569374a52994cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga697f2077f37d93d3c569374a52994cc0">&#9670;&nbsp;</a></span>_DMA_LOOP1_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP1_EN_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_EN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01444">1444</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3689c5f1be084cdbed8dfa5c80ea092c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3689c5f1be084cdbed8dfa5c80ea092c">&#9670;&nbsp;</a></span>_DMA_LOOP1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP1_MASK&#160;&#160;&#160;0x000103FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_LOOP1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01438">1438</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad53f8e61e675ce60237b2abb8cdd704e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad53f8e61e675ce60237b2abb8cdd704e">&#9670;&nbsp;</a></span>_DMA_LOOP1_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP1_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_LOOP1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01437">1437</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga16e447522f5419eff8c859c97ebb12b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16e447522f5419eff8c859c97ebb12b3">&#9670;&nbsp;</a></span>_DMA_LOOP1_WIDTH_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP1_WIDTH_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_LOOP1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01441">1441</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafb5688b3e53284efc6aeec9d9661af1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb5688b3e53284efc6aeec9d9661af1c">&#9670;&nbsp;</a></span>_DMA_LOOP1_WIDTH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP1_WIDTH_MASK&#160;&#160;&#160;0x3FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_WIDTH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01440">1440</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad3299bdac5fa14f9eb4e1ec3546d0f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3299bdac5fa14f9eb4e1ec3546d0f8d">&#9670;&nbsp;</a></span>_DMA_LOOP1_WIDTH_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP1_WIDTH_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_WIDTH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01439">1439</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga003fd7648d399d627ab6a36cb72a4dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga003fd7648d399d627ab6a36cb72a4dad">&#9670;&nbsp;</a></span>_DMA_RDS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_MASK&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01361">1361</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga58eba6cbdfd828dfa1d9a3cd2d32e301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58eba6cbdfd828dfa1d9a3cd2d32e301">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH0_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01365">1365</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga77186a6755f7a0a28da00774584cbb40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77186a6755f7a0a28da00774584cbb40">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH0_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_RDSCH0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01364">1364</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab7ce3ed9c5fb156386943bc2d5fa1441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7ce3ed9c5fb156386943bc2d5fa1441">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH0_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_RDSCH0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01363">1363</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga96a0f0e77326603c210b7891ee68ff0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96a0f0e77326603c210b7891ee68ff0b">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH10_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH10_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01415">1415</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4f93555df155713b2e017e7d7312175b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f93555df155713b2e017e7d7312175b">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH10_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH10_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_RDSCH10 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01414">1414</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7ddc067ae5cc0c34d7292e44af0c5d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ddc067ae5cc0c34d7292e44af0c5d0b">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH10_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH10_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_RDSCH10 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01413">1413</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4ddd7c7a2a09c206496ed4d1f94897f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ddd7c7a2a09c206496ed4d1f94897f5">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH11_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH11_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01420">1420</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae41089a039e4d66625d6f7af532ba284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae41089a039e4d66625d6f7af532ba284">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH11_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH11_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_RDSCH11 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01419">1419</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac58a20efdd98d5014db6de044acd8445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac58a20efdd98d5014db6de044acd8445">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH11_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH11_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_RDSCH11 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01418">1418</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0a3315073ce1c9295802fd0e6ebf0a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a3315073ce1c9295802fd0e6ebf0a92">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH1_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01370">1370</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad37f7af60c18827fb4eba68802bc1927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad37f7af60c18827fb4eba68802bc1927">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH1_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_RDSCH1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01369">1369</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaeb2b46e402f9742e41cc0b43162b8ca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb2b46e402f9742e41cc0b43162b8ca3">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH1_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_RDSCH1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01368">1368</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa94c86ffe675ed80e31ff7a61f82499d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa94c86ffe675ed80e31ff7a61f82499d">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH2_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH2_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01375">1375</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae37017954153b351baa2526961e0c797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae37017954153b351baa2526961e0c797">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH2_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_RDSCH2 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01374">1374</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga362230032fa97cddaecef48ba01efe64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga362230032fa97cddaecef48ba01efe64">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH2_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH2_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_RDSCH2 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01373">1373</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga78827814e9cd7f741606434100e6edd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78827814e9cd7f741606434100e6edd9">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH3_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH3_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01380">1380</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7ad1b4715fe2f08fb5e80a62c59b1a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ad1b4715fe2f08fb5e80a62c59b1a60">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH3_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_RDSCH3 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01379">1379</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3d88d84e60639add1a4e0206886e8893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d88d84e60639add1a4e0206886e8893">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH3_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH3_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_RDSCH3 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01378">1378</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf5392a8858e39e12fe0ce25dc36be18c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5392a8858e39e12fe0ce25dc36be18c">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH4_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH4_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01385">1385</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac1ce43e62f8b6fbd1bbf05104aec6df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1ce43e62f8b6fbd1bbf05104aec6df5">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH4_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH4_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_RDSCH4 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01384">1384</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabe2babf10c0684bc4a060028cda80a3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe2babf10c0684bc4a060028cda80a3d">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH4_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH4_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_RDSCH4 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01383">1383</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga811a821186b7174b4d40e61d55b3a05c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga811a821186b7174b4d40e61d55b3a05c">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH5_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH5_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01390">1390</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga241b779abf31faca254be943a03aea01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga241b779abf31faca254be943a03aea01">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH5_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH5_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_RDSCH5 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01389">1389</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab6b7567daf3b5532de26083efd578eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6b7567daf3b5532de26083efd578eb1">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH5_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH5_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_RDSCH5 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01388">1388</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac7e31669150faf85900afbaec75143ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7e31669150faf85900afbaec75143ea">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH6_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH6_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01395">1395</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaeb362912ca5c02843c06c165261cd523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb362912ca5c02843c06c165261cd523">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH6_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH6_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_RDSCH6 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01394">1394</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga60496d78656d4c4955bec041f107e01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60496d78656d4c4955bec041f107e01a">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH6_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH6_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_RDSCH6 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01393">1393</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9188ba63c707cb05ca3063f0df8f4d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9188ba63c707cb05ca3063f0df8f4d68">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH7_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH7_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01400">1400</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5884750b105df0ab85754f34c03f6111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5884750b105df0ab85754f34c03f6111">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH7_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH7_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_RDSCH7 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01399">1399</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga68331e4f4cfa85970ec11660e2c63a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68331e4f4cfa85970ec11660e2c63a61">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH7_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH7_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_RDSCH7 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01398">1398</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9ffd24dc32b8b7d0a3b7df2bde5d8b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ffd24dc32b8b7d0a3b7df2bde5d8b54">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH8_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH8_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01405">1405</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7f0e3bfa6ec65e723fd1453eebfa296d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f0e3bfa6ec65e723fd1453eebfa296d">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH8_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH8_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_RDSCH8 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01404">1404</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9897852e0e3e1398d57bc68e2cc7c945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9897852e0e3e1398d57bc68e2cc7c945">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH8_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH8_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_RDSCH8 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01403">1403</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa30986620f37b9f6e9149a79f89c790f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa30986620f37b9f6e9149a79f89c790f">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH9_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH9_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01410">1410</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga393c744c7792852e4d5b053a3b2c32f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga393c744c7792852e4d5b053a3b2c32f8">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH9_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH9_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_RDSCH9 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01409">1409</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab1445026672915894b16516e76055b36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1445026672915894b16516e76055b36">&#9670;&nbsp;</a></span>_DMA_RDS_RDSCH9_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH9_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_RDSCH9 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01408">1408</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8c6528d2c69c2d8aaca67cd56a1bfa37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c6528d2c69c2d8aaca67cd56a1bfa37">&#9670;&nbsp;</a></span>_DMA_RDS_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01360">1360</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaeba1e11cb1758de56c423d24a5aaa45d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeba1e11cb1758de56c423d24a5aaa45d">&#9670;&nbsp;</a></span>_DMA_RECT0_DSTSTRIDE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_DSTSTRIDE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_RECT0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01462">1462</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga164410d4afb4952d17931edc9474637f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga164410d4afb4952d17931edc9474637f">&#9670;&nbsp;</a></span>_DMA_RECT0_DSTSTRIDE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_DSTSTRIDE_MASK&#160;&#160;&#160;0xFFE00000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_DSTSTRIDE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01461">1461</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gada0c5f6f427d8ed668d746ced7b51bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada0c5f6f427d8ed668d746ced7b51bd2">&#9670;&nbsp;</a></span>_DMA_RECT0_DSTSTRIDE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_DSTSTRIDE_SHIFT&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_DSTSTRIDE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01460">1460</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga064e208c2ae452a1787badb97f6ac15d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga064e208c2ae452a1787badb97f6ac15d">&#9670;&nbsp;</a></span>_DMA_RECT0_HEIGHT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_HEIGHT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_RECT0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01454">1454</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8223f96fad5cde95c932abeef45f296f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8223f96fad5cde95c932abeef45f296f">&#9670;&nbsp;</a></span>_DMA_RECT0_HEIGHT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_HEIGHT_MASK&#160;&#160;&#160;0x3FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_HEIGHT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01453">1453</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4cc60abb94183dbc767e86fce3615990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cc60abb94183dbc767e86fce3615990">&#9670;&nbsp;</a></span>_DMA_RECT0_HEIGHT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_HEIGHT_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_HEIGHT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01452">1452</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac28b574fe129c1421ec8746db3b13611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac28b574fe129c1421ec8746db3b13611">&#9670;&nbsp;</a></span>_DMA_RECT0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_MASK&#160;&#160;&#160;0xFFFFFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_RECT0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01451">1451</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga77b201f7a62a24bc94abfc871add4543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77b201f7a62a24bc94abfc871add4543">&#9670;&nbsp;</a></span>_DMA_RECT0_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_RECT0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01450">1450</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa554a778ccb59dee1d4e248e070ef5cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa554a778ccb59dee1d4e248e070ef5cb">&#9670;&nbsp;</a></span>_DMA_RECT0_SRCSTRIDE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_SRCSTRIDE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_RECT0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01458">1458</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8cde14ffe2f68a6a65b061d8052eb7a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cde14ffe2f68a6a65b061d8052eb7a3">&#9670;&nbsp;</a></span>_DMA_RECT0_SRCSTRIDE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_SRCSTRIDE_MASK&#160;&#160;&#160;0x1FFC00UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_SRCSTRIDE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01457">1457</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga53588ddf9ff4b25eb4b0e0ec90d68d97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53588ddf9ff4b25eb4b0e0ec90d68d97">&#9670;&nbsp;</a></span>_DMA_RECT0_SRCSTRIDE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_SRCSTRIDE_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_SRCSTRIDE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01456">1456</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga03d29bd7dde9da2943451036ddc57c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03d29bd7dde9da2943451036ddc57c74">&#9670;&nbsp;</a></span>_DMA_STATUS_CHNUM_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_CHNUM_DEFAULT&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00127">127</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa76b997f130d4cee3e52cfedcd9bfadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa76b997f130d4cee3e52cfedcd9bfadf">&#9670;&nbsp;</a></span>_DMA_STATUS_CHNUM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_CHNUM_MASK&#160;&#160;&#160;0x1F0000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_CHNUM </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00126">126</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9ae827fc1efe28749d5b612bc60ca4c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ae827fc1efe28749d5b612bc60ca4c1">&#9670;&nbsp;</a></span>_DMA_STATUS_CHNUM_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_CHNUM_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_CHNUM </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00125">125</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaea301f6913d2305adafab9d1beee60f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea301f6913d2305adafab9d1beee60f5">&#9670;&nbsp;</a></span>_DMA_STATUS_EN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_EN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00097">97</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadaed10590d1bd44cb981672a9c970050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaed10590d1bd44cb981672a9c970050">&#9670;&nbsp;</a></span>_DMA_STATUS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_EN_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_EN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00096">96</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa0d60f6595e4fdba10540da532a87954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0d60f6595e4fdba10540da532a87954">&#9670;&nbsp;</a></span>_DMA_STATUS_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_EN_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_EN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00095">95</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaea33317e78a704009ba74c3eca4f1fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea33317e78a704009ba74c3eca4f1fe7">&#9670;&nbsp;</a></span>_DMA_STATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_MASK&#160;&#160;&#160;0x001F00F1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00093">93</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacd90b4632b97899013fdb704f3381515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd90b4632b97899013fdb704f3381515">&#9670;&nbsp;</a></span>_DMA_STATUS_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_RESETVALUE&#160;&#160;&#160;0x100B0000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00092">92</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5fc81d58b7b7697ed14704f4d83892b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fc81d58b7b7697ed14704f4d83892b5">&#9670;&nbsp;</a></span>_DMA_STATUS_STATE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00101">101</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga07774a9be4607bce23a210508027edc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07774a9be4607bce23a210508027edc5">&#9670;&nbsp;</a></span>_DMA_STATUS_STATE_DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_DONE&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DONE for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00111">111</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga373ca42ab2188ff5a688ab0c4e971255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga373ca42ab2188ff5a688ab0c4e971255">&#9670;&nbsp;</a></span>_DMA_STATUS_STATE_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_IDLE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode IDLE for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00102">102</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga34311d933da2ad07f596a42b28a3bb3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34311d933da2ad07f596a42b28a3bb3d">&#9670;&nbsp;</a></span>_DMA_STATUS_STATE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_MASK&#160;&#160;&#160;0xF0UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for DMA_STATE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00100">100</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf64c3259635b37bec935358a0f68086a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf64c3259635b37bec935358a0f68086a">&#9670;&nbsp;</a></span>_DMA_STATUS_STATE_PERSCATTRANS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_PERSCATTRANS&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PERSCATTRANS for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00112">112</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaaadf2a556bd7291d79d84f0d5da23671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaadf2a556bd7291d79d84f0d5da23671">&#9670;&nbsp;</a></span>_DMA_STATUS_STATE_RDCHCTRLDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_RDCHCTRLDATA&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode RDCHCTRLDATA for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00103">103</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab0b7e37fe391455975a28072136fa7a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0b7e37fe391455975a28072136fa7a6">&#9670;&nbsp;</a></span>_DMA_STATUS_STATE_RDDSTENDPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_RDDSTENDPTR&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode RDDSTENDPTR for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00105">105</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga66a9173642fcb2ba957f72ead6078098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66a9173642fcb2ba957f72ead6078098">&#9670;&nbsp;</a></span>_DMA_STATUS_STATE_RDSRCDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_RDSRCDATA&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode RDSRCDATA for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00106">106</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaea8273b57c95cbb56ecb8e3a01846abe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea8273b57c95cbb56ecb8e3a01846abe">&#9670;&nbsp;</a></span>_DMA_STATUS_STATE_RDSRCENDPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_RDSRCENDPTR&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode RDSRCENDPTR for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00104">104</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga64d5b864076193f26472919974a19cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64d5b864076193f26472919974a19cf7">&#9670;&nbsp;</a></span>_DMA_STATUS_STATE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for DMA_STATE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00099">99</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaccc07894e802e59089e71fd9efdbcdec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccc07894e802e59089e71fd9efdbcdec">&#9670;&nbsp;</a></span>_DMA_STATUS_STATE_STALLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_STALLED&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode STALLED for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00110">110</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae3669745e47ae38c0ddd1802e35da1e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3669745e47ae38c0ddd1802e35da1e8">&#9670;&nbsp;</a></span>_DMA_STATUS_STATE_WAITREQCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_WAITREQCLR&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WAITREQCLR for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00108">108</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga30279c7bb54b4a2b929dbcad67fce4c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30279c7bb54b4a2b929dbcad67fce4c9">&#9670;&nbsp;</a></span>_DMA_STATUS_STATE_WRCHCTRLDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_WRCHCTRLDATA&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WRCHCTRLDATA for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00109">109</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4e2c12419cbefcfa9fd9095aa6fc4561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e2c12419cbefcfa9fd9095aa6fc4561">&#9670;&nbsp;</a></span>_DMA_STATUS_STATE_WRDSTDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_WRDSTDATA&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WRDSTDATA for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00107">107</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga83f4ff4036c83da80e34256a910c5e18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83f4ff4036c83da80e34256a910c5e18">&#9670;&nbsp;</a></span>DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad4b3a81e049ca412289cb20229151b2e">_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_ALTCTRLBASE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00158">158</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadbe5ee537be56251be3a40b32eadf86e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbe5ee537be56251be3a40b32eadf86e">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_ADC0SCAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_ADC0SCAN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4bc9931bab1e3f87b3027b34bb63f961">_DMA_CH_CTRL_SIGSEL_ADC0SCAN</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode ADC0SCAN for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01543">1543</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga012b1206ac44c66aa35762c0ed7eb178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga012b1206ac44c66aa35762c0ed7eb178">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_ADC0SINGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_ADC0SINGLE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac836f26506e87684b9112cdef29b3bb9">_DMA_CH_CTRL_SIGSEL_ADC0SINGLE</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode ADC0SINGLE for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01525">1525</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab460d4cf8c6ca8b966800f0fdeea81a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab460d4cf8c6ca8b966800f0fdeea81a5">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_AESDATARD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_AESDATARD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac2a8c795d61e7ded14fa9cbf0b164af8">_DMA_CH_CTRL_SIGSEL_AESDATARD</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode AESDATARD for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01570">1570</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0e7a0504ccff119d0bfe8918753b3991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e7a0504ccff119d0bfe8918753b3991">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_AESDATAWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_AESDATAWR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga01bdf4bddf365cc5206ac8f52906dd1e">_DMA_CH_CTRL_SIGSEL_AESDATAWR</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode AESDATAWR for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01541">1541</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa4475079fd648bccdcf153a442ed8753"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4475079fd648bccdcf153a442ed8753">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_AESKEYWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_AESKEYWR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga801819420811a4c9098fe98bd12162b4">_DMA_CH_CTRL_SIGSEL_AESKEYWR</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode AESKEYWR for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01577">1577</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga45abb398c8a32e74b8c6f50655a5fea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45abb398c8a32e74b8c6f50655a5fea2">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_AESXORDATAWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_AESXORDATAWR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0acb000609f80482e38e4acd083434ef">_DMA_CH_CTRL_SIGSEL_AESXORDATAWR</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode AESXORDATAWR for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01558">1558</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafa442c937b48e06d7c53c6bc9cc31a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa442c937b48e06d7c53c6bc9cc31a7e">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_DAC0CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_DAC0CH0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2dbfe0c3fdd197d6ff2c04b41389abb6">_DMA_CH_CTRL_SIGSEL_DAC0CH0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DAC0CH0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01526">1526</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabe7cf3c1224752d4ebee365bacd3b3bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe7cf3c1224752d4ebee365bacd3b3bc">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_DAC0CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_DAC0CH1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaeafc07435c2d18241bcdf51a9bd37615">_DMA_CH_CTRL_SIGSEL_DAC0CH1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DAC0CH1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01544">1544</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga06058c90f273636ed58ca97372245f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06058c90f273636ed58ca97372245f98">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_I2C0RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_I2C0RXDATAV&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab845a6a4c3bc02826a88153b6cc3dd49">_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode I2C0RXDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01532">1532</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6ed7806a0d265d6ea24aed17f9bb67c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ed7806a0d265d6ea24aed17f9bb67c0">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_I2C0TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_I2C0TXBL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf2d99b50e636d9786e6922918ff99f70">_DMA_CH_CTRL_SIGSEL_I2C0TXBL</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode I2C0TXBL for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01550">1550</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga634f6b310c276fc54d3648bfe8e0ebd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga634f6b310c276fc54d3648bfe8e0ebd0">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_I2C1RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_I2C1RXDATAV&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga345a788f65ac72507c4765b0653ad194">_DMA_CH_CTRL_SIGSEL_I2C1RXDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode I2C1RXDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01533">1533</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8b6e9a5c6a109fef34fa846e9cca6431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b6e9a5c6a109fef34fa846e9cca6431">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_I2C1TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_I2C1TXBL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa36b4d0191bcf5d6ce75a591bfefc879">_DMA_CH_CTRL_SIGSEL_I2C1TXBL</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode I2C1TXBL for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01551">1551</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3085030d496a2c4ba00f36c84cd6eb10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3085030d496a2c4ba00f36c84cd6eb10">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9b06fd9b8628cfe7bbf3c0bb0addfd55">_DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSEBUFDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01542">1542</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1293dd2ac3b5594f9d84d2e40081db1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1293dd2ac3b5594f9d84d2e40081db1c">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae3f1f68195e913bf0d6d59c9e0f90fb5">_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LEUART0RXDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01530">1530</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab18169a8e04b2d5138e8d24b3a20bbfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab18169a8e04b2d5138e8d24b3a20bbfc">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_LEUART0TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_LEUART0TXBL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga249d52551a12697be36b243c93c0add6">_DMA_CH_CTRL_SIGSEL_LEUART0TXBL</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LEUART0TXBL for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01548">1548</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga04fa1e35bb2784337dd26f01365fc3d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04fa1e35bb2784337dd26f01365fc3d2">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gace70c70136d0fb0dbeb9214a007afea5">_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LEUART0TXEMPTY for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01562">1562</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf1fe3b73d514413af651e26b9ec51ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1fe3b73d514413af651e26b9ec51ec7">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gade2e47c4e1911429ce0fd66e5ffba258">_DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LEUART1RXDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01531">1531</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab09944e9bb79917228ea7194a27a9544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab09944e9bb79917228ea7194a27a9544">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_LEUART1TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_LEUART1TXBL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga06241a50968ec08618984469ffe7b4c4">_DMA_CH_CTRL_SIGSEL_LEUART1TXBL</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LEUART1TXBL for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01549">1549</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5b9c571c03f1406c8d9273607a8c8313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b9c571c03f1406c8d9273607a8c8313">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7fd98a10dd9be2c7ff0d4a904f40a67e">_DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LEUART1TXEMPTY for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01563">1563</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2b3bb51eb50464cea8ad75b4c3a70832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b3bb51eb50464cea8ad75b4c3a70832">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_MSCWDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_MSCWDATA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa7a4b3dec5f833eb43adec60ff8ca911">_DMA_CH_CTRL_SIGSEL_MSCWDATA</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode MSCWDATA for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01540">1540</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga14b467e2e28c7912bd889606b1fca2db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14b467e2e28c7912bd889606b1fca2db">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_TIMER0CC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER0CC0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad8bd0d1c9f368ffe8d02227853d31c74">_DMA_CH_CTRL_SIGSEL_TIMER0CC0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER0CC0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01552">1552</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7a9b69978e7339ce20673c4eac95e73a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a9b69978e7339ce20673c4eac95e73a">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_TIMER0CC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER0CC1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab6a708e22ed673dfc84b525331af5825">_DMA_CH_CTRL_SIGSEL_TIMER0CC1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER0CC1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01564">1564</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf3e2695e7fc8002f79945b0e34f9e815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3e2695e7fc8002f79945b0e34f9e815">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_TIMER0CC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER0CC2&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5afcbd67e82c5e734180b0a2efee0ec6">_DMA_CH_CTRL_SIGSEL_TIMER0CC2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER0CC2 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01573">1573</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5d028eeee6256219a0213372aaabc816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d028eeee6256219a0213372aaabc816">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_TIMER0UFOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER0UFOF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad52a5137f019c991df6c39813d36d66c">_DMA_CH_CTRL_SIGSEL_TIMER0UFOF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER0UFOF for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01534">1534</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga700ae34ae13d1669551004ed0fc417fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga700ae34ae13d1669551004ed0fc417fb">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_TIMER1CC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER1CC0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga814c4e3305a2854cd633162d281057b6">_DMA_CH_CTRL_SIGSEL_TIMER1CC0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER1CC0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01553">1553</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga04940dd6b97418c6bfd9a0a53cddd127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04940dd6b97418c6bfd9a0a53cddd127">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_TIMER1CC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER1CC1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab7ea5fc6cf26fe89eef71f5c6d25f409">_DMA_CH_CTRL_SIGSEL_TIMER1CC1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER1CC1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01565">1565</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1d688faae23077a6f9e41c58caa9a295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d688faae23077a6f9e41c58caa9a295">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_TIMER1CC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER1CC2&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5cda5b75545b3b4d6ce49b13c8be80e6">_DMA_CH_CTRL_SIGSEL_TIMER1CC2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER1CC2 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01574">1574</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga63fb7b0cfefa2ac321451200edd37aaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63fb7b0cfefa2ac321451200edd37aaf">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_TIMER1UFOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER1UFOF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga731024317d4242e9a1cf966c98bd0a4a">_DMA_CH_CTRL_SIGSEL_TIMER1UFOF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER1UFOF for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01535">1535</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8b1ddb918cb0a31d40ea5c91482f9d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b1ddb918cb0a31d40ea5c91482f9d98">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_TIMER2CC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER2CC0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3800bc9ed23783dd520fb68474c44440">_DMA_CH_CTRL_SIGSEL_TIMER2CC0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER2CC0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01554">1554</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab5dd557c36811b11359722e12b2c84ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5dd557c36811b11359722e12b2c84ac">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_TIMER2CC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER2CC1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9a5fc25026ec4b4726b9d79b2ffa692f">_DMA_CH_CTRL_SIGSEL_TIMER2CC1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER2CC1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01566">1566</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac81e0cc73bf9b6ce896ed67e1e2bc455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac81e0cc73bf9b6ce896ed67e1e2bc455">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_TIMER2CC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER2CC2&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaff8870b6104a09eee4e18de61a5dc183">_DMA_CH_CTRL_SIGSEL_TIMER2CC2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER2CC2 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01575">1575</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga36d62c9f011872b6c6b386ec232976cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36d62c9f011872b6c6b386ec232976cf">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_TIMER2UFOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER2UFOF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacb1bfae19058eddcd8b06f5c38c20516">_DMA_CH_CTRL_SIGSEL_TIMER2UFOF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER2UFOF for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01536">1536</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga23f6d093333bb1500e9981258ca61959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23f6d093333bb1500e9981258ca61959">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_TIMER3CC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER3CC0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9977a696eb00b3c88977b89ed33cbe09">_DMA_CH_CTRL_SIGSEL_TIMER3CC0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER3CC0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01555">1555</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga011f48686ea67cf46aa220711d85ce29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga011f48686ea67cf46aa220711d85ce29">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_TIMER3CC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER3CC1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5171b1da332326cc8db66cf23a79a2ab">_DMA_CH_CTRL_SIGSEL_TIMER3CC1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER3CC1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01567">1567</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga12d930a140bcccac906196ff5473440c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12d930a140bcccac906196ff5473440c">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_TIMER3CC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER3CC2&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0add1fe508bf4b3b81095eac86a8bb30">_DMA_CH_CTRL_SIGSEL_TIMER3CC2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER3CC2 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01576">1576</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac5c9a939ecc68a9ad47677f1afcbca13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5c9a939ecc68a9ad47677f1afcbca13">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_TIMER3UFOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER3UFOF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga32d162905d47a4d7be3653a9f1ca0476">_DMA_CH_CTRL_SIGSEL_TIMER3UFOF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER3UFOF for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01537">1537</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga64f9335f10a0c2401c15b4f32ac2287b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64f9335f10a0c2401c15b4f32ac2287b">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_UART0RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_UART0RXDATAV&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab4af7f5e89c6b4899914ed42c339fcca">_DMA_CH_CTRL_SIGSEL_UART0RXDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode UART0RXDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01538">1538</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab6853a6264a10762c2c0448a304b28c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6853a6264a10762c2c0448a304b28c5">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_UART0TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_UART0TXBL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2139ab4f2cb34d66414a5b69b30da6bc">_DMA_CH_CTRL_SIGSEL_UART0TXBL</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode UART0TXBL for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01556">1556</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0979f04d2b207b1bf1ef3130872591c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0979f04d2b207b1bf1ef3130872591c3">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_UART0TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_UART0TXEMPTY&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafb6ff868d69ef93cc93cb68ec0be54f2">_DMA_CH_CTRL_SIGSEL_UART0TXEMPTY</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode UART0TXEMPTY for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01568">1568</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1180fff1c94d131832e75286446adf09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1180fff1c94d131832e75286446adf09">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_UART1RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_UART1RXDATAV&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacc84e18e21d2788107e796a827f40967">_DMA_CH_CTRL_SIGSEL_UART1RXDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode UART1RXDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01539">1539</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad218de1e5186acb19c82dab48dfb3db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad218de1e5186acb19c82dab48dfb3db8">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_UART1TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_UART1TXBL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga602fa31f345b4e9b5348d07bdbc9fb75">_DMA_CH_CTRL_SIGSEL_UART1TXBL</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode UART1TXBL for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01557">1557</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2cc134264cccc5a1c4f0ba5b886ec441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cc134264cccc5a1c4f0ba5b886ec441">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_UART1TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_UART1TXEMPTY&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8537d72bfd937c6fce7929f87a0aa9cb">_DMA_CH_CTRL_SIGSEL_UART1TXEMPTY</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode UART1TXEMPTY for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01569">1569</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5b16ecf4bc47e7ceeca9e72462651f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b16ecf4bc47e7ceeca9e72462651f18">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_USART1RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART1RXDATAV&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5e20ef2ef13d261a98472525c571089f">_DMA_CH_CTRL_SIGSEL_USART1RXDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART1RXDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01528">1528</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad19c9809a7363181e0fa07cb4d2c711e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad19c9809a7363181e0fa07cb4d2c711e">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacdd8eb3fa4a247fbab60ec5f54803145">_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART1RXDATAVRIGHT for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01571">1571</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf3ecd954126a272e27b6a137436ea399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3ecd954126a272e27b6a137436ea399">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_USART1TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART1TXBL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga667453ef22f520514c86d7da0fd2ab61">_DMA_CH_CTRL_SIGSEL_USART1TXBL</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART1TXBL for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01546">1546</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga89251e868e07048e1c11f93fe964c2ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89251e868e07048e1c11f93fe964c2ad">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafa8600dced140b98f178c3cdb2e46a8e">_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART1TXBLRIGHT for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01578">1578</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaee7353ffcf988021aee1d571323d5905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee7353ffcf988021aee1d571323d5905">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_USART1TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART1TXEMPTY&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabf711e2def96a67c61feefbd222e3587">_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART1TXEMPTY for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01560">1560</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1ad7941b6b85783188ab667665a8a018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ad7941b6b85783188ab667665a8a018">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_USART2RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART2RXDATAV&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga58c7af4e3c024d693852338c2068ff91">_DMA_CH_CTRL_SIGSEL_USART2RXDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART2RXDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01529">1529</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga45769a8728faddc52121fa95efd5b339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45769a8728faddc52121fa95efd5b339">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga31b9945faf63e28c170cb8f831412b1d">_DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART2RXDATAVRIGHT for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01572">1572</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gada742316065edd153eb63915fad6c1cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada742316065edd153eb63915fad6c1cc">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_USART2TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART2TXBL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8550f996ad8d351aa0bdb3150ae059a1">_DMA_CH_CTRL_SIGSEL_USART2TXBL</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART2TXBL for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01547">1547</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga42989a04e7bdec6ab9dd2551af3a9745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42989a04e7bdec6ab9dd2551af3a9745">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2571f9b30251a04d1c4be90cba81af2c">_DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART2TXBLRIGHT for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01579">1579</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gada5bcbe34c71f5e21ce00331c41f0f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada5bcbe34c71f5e21ce00331c41f0f1b">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_USART2TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART2TXEMPTY&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga08fcfc9b2f4934a22cf5923d8f9129de">_DMA_CH_CTRL_SIGSEL_USART2TXEMPTY</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART2TXEMPTY for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01561">1561</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadca9950b229c417fea0e1409aca293d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadca9950b229c417fea0e1409aca293d3">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_USARTRF0RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USARTRF0RXDATAV&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga58209ddefd2ad6b2e4b261e7b4b0dea2">_DMA_CH_CTRL_SIGSEL_USARTRF0RXDATAV</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USARTRF0RXDATAV for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01527">1527</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga33cfe57952b5e228af5063bb7b40e7db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33cfe57952b5e228af5063bb7b40e7db">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_USARTRF0TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USARTRF0TXBL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5ad87df09ca77b8f4b7bc2c4d027b497">_DMA_CH_CTRL_SIGSEL_USARTRF0TXBL</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USARTRF0TXBL for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01545">1545</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac43619c690fee60b104f1d8fa6d44feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac43619c690fee60b104f1d8fa6d44feb">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SIGSEL_USARTRF0TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USARTRF0TXEMPTY&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga81f7e87b9b3002f10aca12208bdf6737">_DMA_CH_CTRL_SIGSEL_USARTRF0TXEMPTY</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USARTRF0TXEMPTY for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01559">1559</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga213db1dc63a0e9e99ba1f348974b5fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga213db1dc63a0e9e99ba1f348974b5fa2">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_ADC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_ADC0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga095c8a29067cd22c9967bea5f7b28b39">_DMA_CH_CTRL_SOURCESEL_ADC0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode ADC0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01602">1602</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3ceb8c513ccdb74de880a9f6e72813f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ceb8c513ccdb74de880a9f6e72813f2">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_AES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_AES&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga44721664aaaad0443e69ce1a15bb1579">_DMA_CH_CTRL_SOURCESEL_AES</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode AES for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01618">1618</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga35fb5be616b8f2cc32d12704ca7ab563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35fb5be616b8f2cc32d12704ca7ab563">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_DAC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_DAC0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga989f2c3ffd30ba872523dcc2848637ae">_DMA_CH_CTRL_SOURCESEL_DAC0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DAC0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01603">1603</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4203948e69c2ccebffc35ba5c9667e43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4203948e69c2ccebffc35ba5c9667e43">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_I2C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_I2C0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga51a649958f8696144f36bab5bbee0d66">_DMA_CH_CTRL_SOURCESEL_I2C0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode I2C0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01609">1609</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf8980539e7ec36d9290612ef39bfe1be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8980539e7ec36d9290612ef39bfe1be">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_I2C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_I2C1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga091aac96f8988eb5148c38af8ef9ed0d">_DMA_CH_CTRL_SOURCESEL_I2C1</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode I2C1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01610">1610</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5a63371dd0b0a83f34089e0e27401077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a63371dd0b0a83f34089e0e27401077">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_LESENSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_LESENSE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1523f32b7e8b2a9668f24eed0df75f8c">_DMA_CH_CTRL_SOURCESEL_LESENSE</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LESENSE for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01619">1619</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga50eba1059c5fda99a64a66c078e8386c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50eba1059c5fda99a64a66c078e8386c">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_LEUART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_LEUART0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga27a8e2a87baf285198f037d072290e0d">_DMA_CH_CTRL_SOURCESEL_LEUART0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LEUART0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01607">1607</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6ee301da635cd7dd31f68a018b9deb9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ee301da635cd7dd31f68a018b9deb9b">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_LEUART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_LEUART1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab73ee0df6a621643c05b54bbf46994d3">_DMA_CH_CTRL_SOURCESEL_LEUART1</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LEUART1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01608">1608</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa6b6443632398c1a2162e6002fa5a06c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6b6443632398c1a2162e6002fa5a06c">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_MSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_MSC&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2e1c65ea2e97e793ef7c5c28cc17f9c9">_DMA_CH_CTRL_SOURCESEL_MSC</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode MSC for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01617">1617</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa78dd4529d020eed2ecf30ca7558007d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa78dd4529d020eed2ecf30ca7558007d">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_NONE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga135d2d80175b1e41ae442277d9e01222">_DMA_CH_CTRL_SOURCESEL_NONE</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode NONE for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01601">1601</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae4b3bde8ff8cbd44cce878c5dab238d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4b3bde8ff8cbd44cce878c5dab238d4">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_TIMER0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1ddfcbd200de03ce62518c8b74591544">_DMA_CH_CTRL_SOURCESEL_TIMER0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01611">1611</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7fa2d58bb90ba72e6193c039fe36edd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fa2d58bb90ba72e6193c039fe36edd0">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_TIMER1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad73d3990037bce55b78258e643d7d3a0">_DMA_CH_CTRL_SOURCESEL_TIMER1</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01612">1612</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga131474280b4a6584dfb141947f1c6fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga131474280b4a6584dfb141947f1c6fa1">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_TIMER2&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2191df625cd1b28e2bceba686f433c6e">_DMA_CH_CTRL_SOURCESEL_TIMER2</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER2 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01613">1613</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae86c166f2e1df6bb2c5cd4cbd614075b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae86c166f2e1df6bb2c5cd4cbd614075b">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_TIMER3&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5e2942d4f1a117d1c6c120cad705bf3b">_DMA_CH_CTRL_SOURCESEL_TIMER3</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TIMER3 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01614">1614</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga456792e70808de5a7a26248dcec7166a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga456792e70808de5a7a26248dcec7166a">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_UART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_UART0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf280d451c0dd20ea6f1045d9c47583a3">_DMA_CH_CTRL_SOURCESEL_UART0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode UART0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01615">1615</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga844144b13669fff701bf66ddd26e5113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga844144b13669fff701bf66ddd26e5113">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_UART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_UART1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga65de036dd202656b993710fccbb07f53">_DMA_CH_CTRL_SOURCESEL_UART1</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode UART1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01616">1616</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga40e7eb94ba04b58a642d61b64ab95f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40e7eb94ba04b58a642d61b64ab95f8e">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_USART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_USART1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad31f2e72e677c613e322d8dc6b782d17">_DMA_CH_CTRL_SOURCESEL_USART1</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART1 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01605">1605</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3dc1a34d39f06b571c27aafd1fe06614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dc1a34d39f06b571c27aafd1fe06614">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_USART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_USART2&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga077e6e6f4958cbd1fc0113015725d4d9">_DMA_CH_CTRL_SOURCESEL_USART2</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USART2 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01606">1606</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6f38666a9654e630b91f72505d33ca05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f38666a9654e630b91f72505d33ca05">&#9670;&nbsp;</a></span>DMA_CH_CTRL_SOURCESEL_USARTRF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_USARTRF0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga398d12cbc09c15337c60996d83a2b626">_DMA_CH_CTRL_SOURCESEL_USARTRF0</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode USARTRF0 for DMA_CH_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01604">1604</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga511af0db142c89640d5a701e356c0300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga511af0db142c89640d5a701e356c0300">&#9670;&nbsp;</a></span>DMA_CHALTC_CH0ALTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH0ALTC&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Alternate Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00743">743</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7a3881163fa7d248ce6e5dc219e18ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a3881163fa7d248ce6e5dc219e18ea7">&#9670;&nbsp;</a></span>DMA_CHALTC_CH0ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH0ALTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga26e677040d3f7a08d35010caae94fffc">_DMA_CHALTC_CH0ALTC_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00747">747</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5f10fa44c32e2d1365aa8946ae8db640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f10fa44c32e2d1365aa8946ae8db640">&#9670;&nbsp;</a></span>DMA_CHALTC_CH10ALTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH10ALTC&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 10 Alternate Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00793">793</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaebca545470c11caff0fd5be57fb54c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebca545470c11caff0fd5be57fb54c62">&#9670;&nbsp;</a></span>DMA_CHALTC_CH10ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH10ALTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaebf713d79c10c3c421d22ce1d5d3f4c7">_DMA_CHALTC_CH10ALTC_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00797">797</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabf5b902321cc3e78e9781e695a2594e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf5b902321cc3e78e9781e695a2594e3">&#9670;&nbsp;</a></span>DMA_CHALTC_CH11ALTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH11ALTC&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 11 Alternate Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00798">798</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga42e0924d53118f3584e7cffdcc6e79fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42e0924d53118f3584e7cffdcc6e79fd">&#9670;&nbsp;</a></span>DMA_CHALTC_CH11ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH11ALTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5dd59028237074a33c96b27130970d32">_DMA_CHALTC_CH11ALTC_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00802">802</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga05e2f045a0534efd76fdc2da493605a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05e2f045a0534efd76fdc2da493605a9">&#9670;&nbsp;</a></span>DMA_CHALTC_CH1ALTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH1ALTC&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Alternate Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00748">748</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0341c20dbbcffd9a67a7cf7269e4cb09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0341c20dbbcffd9a67a7cf7269e4cb09">&#9670;&nbsp;</a></span>DMA_CHALTC_CH1ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH1ALTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf759837436d1cf793175452481799715">_DMA_CHALTC_CH1ALTC_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00752">752</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5def0cf4048c90fc2e1546324c245c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5def0cf4048c90fc2e1546324c245c08">&#9670;&nbsp;</a></span>DMA_CHALTC_CH2ALTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH2ALTC&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Alternate Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00753">753</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga37f75f8149bbdf4535c58b092fd31d66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37f75f8149bbdf4535c58b092fd31d66">&#9670;&nbsp;</a></span>DMA_CHALTC_CH2ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH2ALTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8fbbeffa6a1b2c850ee7f462bba2093f">_DMA_CHALTC_CH2ALTC_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00757">757</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga24257997abb94b463b9c104e43a01ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24257997abb94b463b9c104e43a01ce2">&#9670;&nbsp;</a></span>DMA_CHALTC_CH3ALTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH3ALTC&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Alternate Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00758">758</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga214964bfec83e6643b7991ff93b7d4e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga214964bfec83e6643b7991ff93b7d4e7">&#9670;&nbsp;</a></span>DMA_CHALTC_CH3ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH3ALTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4db54974f58057d62d944d39ff80e564">_DMA_CHALTC_CH3ALTC_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00762">762</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8a7dec837ee6581822cb8f74a259409c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a7dec837ee6581822cb8f74a259409c">&#9670;&nbsp;</a></span>DMA_CHALTC_CH4ALTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH4ALTC&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Alternate Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00763">763</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga28c0f465ac102c5932c5c10e8cbff788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28c0f465ac102c5932c5c10e8cbff788">&#9670;&nbsp;</a></span>DMA_CHALTC_CH4ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH4ALTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad580715adb266598509822ba66ee17d5">_DMA_CHALTC_CH4ALTC_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00767">767</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga58fe5d31b279243c92b4c6cf16743c61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58fe5d31b279243c92b4c6cf16743c61">&#9670;&nbsp;</a></span>DMA_CHALTC_CH5ALTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH5ALTC&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Alternate Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00768">768</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5d530ea7553e3576c0420c86ef574674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d530ea7553e3576c0420c86ef574674">&#9670;&nbsp;</a></span>DMA_CHALTC_CH5ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH5ALTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4e6fec83ed0b7a19a66d59cb84f8b571">_DMA_CHALTC_CH5ALTC_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00772">772</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0edda71f2e4dd8b4f774b65e335fc140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0edda71f2e4dd8b4f774b65e335fc140">&#9670;&nbsp;</a></span>DMA_CHALTC_CH6ALTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH6ALTC&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Alternate Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00773">773</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga436905e99d04047ebd67b45adaba391f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga436905e99d04047ebd67b45adaba391f">&#9670;&nbsp;</a></span>DMA_CHALTC_CH6ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH6ALTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga056ac5b8c33bbe5996b8944fabea4c97">_DMA_CHALTC_CH6ALTC_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00777">777</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga68143bca63adfb25b1e22715c6f48e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68143bca63adfb25b1e22715c6f48e74">&#9670;&nbsp;</a></span>DMA_CHALTC_CH7ALTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH7ALTC&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Alternate Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00778">778</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3f2876e434ab3f5febaa186b984af8d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f2876e434ab3f5febaa186b984af8d5">&#9670;&nbsp;</a></span>DMA_CHALTC_CH7ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH7ALTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaff3f270acb64c2e896a3d367a2f72a52">_DMA_CHALTC_CH7ALTC_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00782">782</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad4e55b7d99681d35e90662e20feb6476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4e55b7d99681d35e90662e20feb6476">&#9670;&nbsp;</a></span>DMA_CHALTC_CH8ALTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH8ALTC&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 8 Alternate Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00783">783</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga974b35a7db29b8d37a764224a174479f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga974b35a7db29b8d37a764224a174479f">&#9670;&nbsp;</a></span>DMA_CHALTC_CH8ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH8ALTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga82438177e1285fd809a008a32a7385e0">_DMA_CHALTC_CH8ALTC_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00787">787</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaabaefd0dd2fbae0f0d4a6a4adacf9524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabaefd0dd2fbae0f0d4a6a4adacf9524">&#9670;&nbsp;</a></span>DMA_CHALTC_CH9ALTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH9ALTC&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 9 Alternate Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00788">788</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga46ed8db886609ff497f018716cb15a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46ed8db886609ff497f018716cb15a42">&#9670;&nbsp;</a></span>DMA_CHALTC_CH9ALTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH9ALTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8ccf5045f0781c23be219cc91821d0bf">_DMA_CHALTC_CH9ALTC_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00792">792</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga613418fb0799e7247179ac93163a767f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga613418fb0799e7247179ac93163a767f">&#9670;&nbsp;</a></span>DMA_CHALTS_CH0ALTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH0ALTS&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Alternate Structure Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00679">679</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa54ec7c7973183897876c530f978a9f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa54ec7c7973183897876c530f978a9f0">&#9670;&nbsp;</a></span>DMA_CHALTS_CH0ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH0ALTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1d751c15deaf5e136fa7566b53bb7b85">_DMA_CHALTS_CH0ALTS_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00683">683</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga08034913d75eb92bb0b629d37abce841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08034913d75eb92bb0b629d37abce841">&#9670;&nbsp;</a></span>DMA_CHALTS_CH10ALTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH10ALTS&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 10 Alternate Structure Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00729">729</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac0316b76486e5be2cfe327b0e5affbc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0316b76486e5be2cfe327b0e5affbc3">&#9670;&nbsp;</a></span>DMA_CHALTS_CH10ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH10ALTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf7796cc1354b2183ef01ad636ae31927">_DMA_CHALTS_CH10ALTS_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00733">733</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5230f4d1dd6ef2fa40549a5d47986816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5230f4d1dd6ef2fa40549a5d47986816">&#9670;&nbsp;</a></span>DMA_CHALTS_CH11ALTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH11ALTS&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 11 Alternate Structure Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00734">734</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5201be6feca54a881287b26e74df2a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5201be6feca54a881287b26e74df2a0e">&#9670;&nbsp;</a></span>DMA_CHALTS_CH11ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH11ALTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa2ecf39cb763b1589cbf46b1cb76de97">_DMA_CHALTS_CH11ALTS_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00738">738</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab83167edd154a5daf99c8608100088b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab83167edd154a5daf99c8608100088b7">&#9670;&nbsp;</a></span>DMA_CHALTS_CH1ALTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH1ALTS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Alternate Structure Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00684">684</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae49b3527d4de1e9723906f5fc035356c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae49b3527d4de1e9723906f5fc035356c">&#9670;&nbsp;</a></span>DMA_CHALTS_CH1ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH1ALTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae9df90a3330bfbe42989aeb0b0a51aa7">_DMA_CHALTS_CH1ALTS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00688">688</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7738cfbf25a156a773026b9c28c37dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7738cfbf25a156a773026b9c28c37dda">&#9670;&nbsp;</a></span>DMA_CHALTS_CH2ALTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH2ALTS&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Alternate Structure Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00689">689</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa706c71ab018584bac1aad5d2ece3001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa706c71ab018584bac1aad5d2ece3001">&#9670;&nbsp;</a></span>DMA_CHALTS_CH2ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH2ALTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1a779c0d25a8c02f43ecb54aed976488">_DMA_CHALTS_CH2ALTS_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00693">693</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga048035204cf3ed4cfd6ec1427d460670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga048035204cf3ed4cfd6ec1427d460670">&#9670;&nbsp;</a></span>DMA_CHALTS_CH3ALTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH3ALTS&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Alternate Structure Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00694">694</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf2a7345f778eb92be85705a2fe433fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2a7345f778eb92be85705a2fe433fe5">&#9670;&nbsp;</a></span>DMA_CHALTS_CH3ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH3ALTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5d8b2b1a9b3d4f1319a06eef43db6b90">_DMA_CHALTS_CH3ALTS_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00698">698</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafe171b8d3b83c8b2586d28c2307ad7a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe171b8d3b83c8b2586d28c2307ad7a5">&#9670;&nbsp;</a></span>DMA_CHALTS_CH4ALTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH4ALTS&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Alternate Structure Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00699">699</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4677c4f84edfdf13ea4e47a1ce5ce302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4677c4f84edfdf13ea4e47a1ce5ce302">&#9670;&nbsp;</a></span>DMA_CHALTS_CH4ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH4ALTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa2d9749531ef2a53d366bdb830147b04">_DMA_CHALTS_CH4ALTS_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00703">703</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga39d696693fdcc69510ed4972dbba5117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39d696693fdcc69510ed4972dbba5117">&#9670;&nbsp;</a></span>DMA_CHALTS_CH5ALTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH5ALTS&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Alternate Structure Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00704">704</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac30002e404beee68eb6f4af5038ab77d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac30002e404beee68eb6f4af5038ab77d">&#9670;&nbsp;</a></span>DMA_CHALTS_CH5ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH5ALTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga15027780bd30bc27e88b390e665e9e10">_DMA_CHALTS_CH5ALTS_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00708">708</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad51ad45da88a8e5b6638134fe6884466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad51ad45da88a8e5b6638134fe6884466">&#9670;&nbsp;</a></span>DMA_CHALTS_CH6ALTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH6ALTS&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Alternate Structure Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00709">709</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga198af2b8de4a57c6096ab48710e49b0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga198af2b8de4a57c6096ab48710e49b0a">&#9670;&nbsp;</a></span>DMA_CHALTS_CH6ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH6ALTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4483dd9ad698bdda9bfca54254431e94">_DMA_CHALTS_CH6ALTS_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00713">713</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad4e9c3f1e31e9837fc7015a96daeb823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4e9c3f1e31e9837fc7015a96daeb823">&#9670;&nbsp;</a></span>DMA_CHALTS_CH7ALTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH7ALTS&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Alternate Structure Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00714">714</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga57f110c61c91062a032cfd5b05642102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57f110c61c91062a032cfd5b05642102">&#9670;&nbsp;</a></span>DMA_CHALTS_CH7ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH7ALTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga57528b2d0c4b50168f19ecae71e6e879">_DMA_CHALTS_CH7ALTS_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00718">718</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga26820fd0ac3e27a03de3b3ce4f879f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26820fd0ac3e27a03de3b3ce4f879f39">&#9670;&nbsp;</a></span>DMA_CHALTS_CH8ALTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH8ALTS&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 8 Alternate Structure Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00719">719</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6d33acd5d669eb5618aee4502d282dd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d33acd5d669eb5618aee4502d282dd1">&#9670;&nbsp;</a></span>DMA_CHALTS_CH8ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH8ALTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga580c773e2e85e1f6f99b2bdb6e573262">_DMA_CHALTS_CH8ALTS_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00723">723</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabf39ee42cff9f15084736c24c9ef0ca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf39ee42cff9f15084736c24c9ef0ca1">&#9670;&nbsp;</a></span>DMA_CHALTS_CH9ALTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH9ALTS&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 9 Alternate Structure Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00724">724</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaafc380007c7d15da2e6be632a1ace2f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafc380007c7d15da2e6be632a1ace2f6">&#9670;&nbsp;</a></span>DMA_CHALTS_CH9ALTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH9ALTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8b8b37cb213d996c36d08b9c58dec685">_DMA_CHALTS_CH9ALTS_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHALTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00728">728</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga35d5d3d575383435cd1d1b6e2d9dee92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35d5d3d575383435cd1d1b6e2d9dee92">&#9670;&nbsp;</a></span>DMA_CHENC_CH0ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH0ENC&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00615">615</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga22202f4a64dfa718aaf6b667ad1b15ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22202f4a64dfa718aaf6b667ad1b15ef">&#9670;&nbsp;</a></span>DMA_CHENC_CH0ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH0ENC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab588706dc25fa04b5945b43ef514d4bf">_DMA_CHENC_CH0ENC_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00619">619</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga98b7473029e41853f7bde3eed34ce454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98b7473029e41853f7bde3eed34ce454">&#9670;&nbsp;</a></span>DMA_CHENC_CH10ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH10ENC&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 10 Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00665">665</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga17be851557156c993de7c21baba6ae16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17be851557156c993de7c21baba6ae16">&#9670;&nbsp;</a></span>DMA_CHENC_CH10ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH10ENC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga085988f8a45e7c1b6d84a22e7d44fff1">_DMA_CHENC_CH10ENC_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00669">669</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7543948438d6fc9aface3c6d971d9eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7543948438d6fc9aface3c6d971d9eb2">&#9670;&nbsp;</a></span>DMA_CHENC_CH11ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH11ENC&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 11 Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00670">670</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4606a06f3f6eb90177919951762e9f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4606a06f3f6eb90177919951762e9f26">&#9670;&nbsp;</a></span>DMA_CHENC_CH11ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH11ENC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9ebaacdf9bcf68514e2af72c76cbce71">_DMA_CHENC_CH11ENC_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00674">674</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga92b366c4cfe34b7b22702032ad2d4847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92b366c4cfe34b7b22702032ad2d4847">&#9670;&nbsp;</a></span>DMA_CHENC_CH1ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH1ENC&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00620">620</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga48471b34b4eaa83749604aa4dc83500d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48471b34b4eaa83749604aa4dc83500d">&#9670;&nbsp;</a></span>DMA_CHENC_CH1ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH1ENC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab115bba94ad1583a5bae09e6c89e4105">_DMA_CHENC_CH1ENC_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00624">624</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae7a944b622e28ac37ee730883b14f13e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7a944b622e28ac37ee730883b14f13e">&#9670;&nbsp;</a></span>DMA_CHENC_CH2ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH2ENC&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00625">625</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9306ee3c7a4b45e9738c41aacab103a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9306ee3c7a4b45e9738c41aacab103a0">&#9670;&nbsp;</a></span>DMA_CHENC_CH2ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH2ENC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga836a32303a9068cd5568b9e09120130e">_DMA_CHENC_CH2ENC_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00629">629</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaafca64b255430ca1e8549a09a8e4ae1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafca64b255430ca1e8549a09a8e4ae1a">&#9670;&nbsp;</a></span>DMA_CHENC_CH3ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH3ENC&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00630">630</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5db5df14316e43cfa5f7842f8e860782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5db5df14316e43cfa5f7842f8e860782">&#9670;&nbsp;</a></span>DMA_CHENC_CH3ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH3ENC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga736c2fe973ea209babd6288e6bf88a60">_DMA_CHENC_CH3ENC_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00634">634</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2a59bd0e20eb593fa2fa7b108233f910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a59bd0e20eb593fa2fa7b108233f910">&#9670;&nbsp;</a></span>DMA_CHENC_CH4ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH4ENC&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00635">635</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabe7fc3bb626e7546deb81477d2e53376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe7fc3bb626e7546deb81477d2e53376">&#9670;&nbsp;</a></span>DMA_CHENC_CH4ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH4ENC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8f330169e746d4779caf43970493d001">_DMA_CHENC_CH4ENC_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00639">639</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga814e04dc0c32cddab505146788d0ae4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga814e04dc0c32cddab505146788d0ae4b">&#9670;&nbsp;</a></span>DMA_CHENC_CH5ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH5ENC&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00640">640</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8d89067953cfccc9e2b0a95b9e621c4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d89067953cfccc9e2b0a95b9e621c4c">&#9670;&nbsp;</a></span>DMA_CHENC_CH5ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH5ENC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf4c13147148fe8747dd9ff1984ab227a">_DMA_CHENC_CH5ENC_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00644">644</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8a15bb12b68232f9f28b9d4c582e297c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a15bb12b68232f9f28b9d4c582e297c">&#9670;&nbsp;</a></span>DMA_CHENC_CH6ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH6ENC&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00645">645</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga440b092eccad17d223dbcf81d59d060b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga440b092eccad17d223dbcf81d59d060b">&#9670;&nbsp;</a></span>DMA_CHENC_CH6ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH6ENC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4ef92f55e7ddb69faa2229d12f8ea697">_DMA_CHENC_CH6ENC_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00649">649</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacf4e427fc2bd2c0fd779fb444a523b22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf4e427fc2bd2c0fd779fb444a523b22">&#9670;&nbsp;</a></span>DMA_CHENC_CH7ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH7ENC&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00650">650</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga101f2d1e3ac8e6f02499d498abbef812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga101f2d1e3ac8e6f02499d498abbef812">&#9670;&nbsp;</a></span>DMA_CHENC_CH7ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH7ENC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa40033c545e9a9fca9d20771b9034ce2">_DMA_CHENC_CH7ENC_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00654">654</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga52593a18d62a13949337ce8a9c6930c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52593a18d62a13949337ce8a9c6930c1">&#9670;&nbsp;</a></span>DMA_CHENC_CH8ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH8ENC&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 8 Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00655">655</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga346cc75b109ebf1a5dcd2f3768a4a401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga346cc75b109ebf1a5dcd2f3768a4a401">&#9670;&nbsp;</a></span>DMA_CHENC_CH8ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH8ENC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad2b08e24bd4309899b6264f090871c12">_DMA_CHENC_CH8ENC_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00659">659</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6a1769da52b325cbe839c2b21520eca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a1769da52b325cbe839c2b21520eca1">&#9670;&nbsp;</a></span>DMA_CHENC_CH9ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH9ENC&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 9 Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00660">660</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3cb5b73815b5eaa42946b51548d2a1dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cb5b73815b5eaa42946b51548d2a1dc">&#9670;&nbsp;</a></span>DMA_CHENC_CH9ENC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH9ENC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga986cd331b055ec61492879f6571aec9f">_DMA_CHENC_CH9ENC_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00664">664</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0ff45c74658e5d08259b63dcd645864b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ff45c74658e5d08259b63dcd645864b">&#9670;&nbsp;</a></span>DMA_CHENS_CH0ENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH0ENS&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Enable Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00551">551</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae2c002f0189eddcf61fecd3852f55ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2c002f0189eddcf61fecd3852f55ea1">&#9670;&nbsp;</a></span>DMA_CHENS_CH0ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH0ENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa076db7674479c34767c476b4ecad46a">_DMA_CHENS_CH0ENS_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00555">555</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6fe2ee5c98d77008334f4b7c59d8cd23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fe2ee5c98d77008334f4b7c59d8cd23">&#9670;&nbsp;</a></span>DMA_CHENS_CH10ENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH10ENS&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 10 Enable Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00601">601</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9d1ce81f8820a9a257b0a8e5acf32667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d1ce81f8820a9a257b0a8e5acf32667">&#9670;&nbsp;</a></span>DMA_CHENS_CH10ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH10ENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa7de697e4894108f6620291f6d6c64d5">_DMA_CHENS_CH10ENS_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00605">605</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafe6ec14fa61f48b543cb69d09bb6ac3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe6ec14fa61f48b543cb69d09bb6ac3e">&#9670;&nbsp;</a></span>DMA_CHENS_CH11ENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH11ENS&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 11 Enable Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00606">606</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaadcac1e7d48b1bdb8b6c036841108752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadcac1e7d48b1bdb8b6c036841108752">&#9670;&nbsp;</a></span>DMA_CHENS_CH11ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH11ENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaac0bd93146f5fb89524ce3bd4d1dc70">_DMA_CHENS_CH11ENS_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00610">610</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9635cfc4a61e1c8c2a0119870712293a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9635cfc4a61e1c8c2a0119870712293a">&#9670;&nbsp;</a></span>DMA_CHENS_CH1ENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH1ENS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Enable Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00556">556</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae6c3aa4c5b942a04770a06a93a9b1a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6c3aa4c5b942a04770a06a93a9b1a63">&#9670;&nbsp;</a></span>DMA_CHENS_CH1ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH1ENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8862df0982148a1f2c223e293106b4c8">_DMA_CHENS_CH1ENS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00560">560</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3c044628dd75f30a59e5a53d9687e40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c044628dd75f30a59e5a53d9687e40a">&#9670;&nbsp;</a></span>DMA_CHENS_CH2ENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH2ENS&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Enable Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00561">561</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3417b1925b0f33b9e70b106e2a9483df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3417b1925b0f33b9e70b106e2a9483df">&#9670;&nbsp;</a></span>DMA_CHENS_CH2ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH2ENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga35ede389a2420f27221e1ba791221fa6">_DMA_CHENS_CH2ENS_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00565">565</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga24b35122f0793cc6f45c8fbab34e777e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24b35122f0793cc6f45c8fbab34e777e">&#9670;&nbsp;</a></span>DMA_CHENS_CH3ENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH3ENS&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Enable Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00566">566</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafb6e780186cc00bd6c436cf2da8374c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb6e780186cc00bd6c436cf2da8374c9">&#9670;&nbsp;</a></span>DMA_CHENS_CH3ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH3ENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga227c4ca76584bc933762c7a15a37369a">_DMA_CHENS_CH3ENS_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00570">570</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4a61090735ebd5a4679ba23ae81aad6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a61090735ebd5a4679ba23ae81aad6f">&#9670;&nbsp;</a></span>DMA_CHENS_CH4ENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH4ENS&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Enable Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00571">571</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac540101ba729c429d1fba5b692cf333c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac540101ba729c429d1fba5b692cf333c">&#9670;&nbsp;</a></span>DMA_CHENS_CH4ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH4ENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6978d954382612b0a83f643f5d5476fa">_DMA_CHENS_CH4ENS_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00575">575</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9437e24ae5b8fcdd625d4bdb67204cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9437e24ae5b8fcdd625d4bdb67204cd7">&#9670;&nbsp;</a></span>DMA_CHENS_CH5ENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH5ENS&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Enable Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00576">576</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga068efb5cb719eb8d9f591e76a78b136e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga068efb5cb719eb8d9f591e76a78b136e">&#9670;&nbsp;</a></span>DMA_CHENS_CH5ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH5ENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga41032d5e16ae0f03ef3c279e2aa3f17d">_DMA_CHENS_CH5ENS_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00580">580</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga190283bb0acb91747300cb626daccc28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga190283bb0acb91747300cb626daccc28">&#9670;&nbsp;</a></span>DMA_CHENS_CH6ENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH6ENS&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Enable Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00581">581</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0534fd1a6332e406680cfec4c6ceec99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0534fd1a6332e406680cfec4c6ceec99">&#9670;&nbsp;</a></span>DMA_CHENS_CH6ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH6ENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga39200e633a8956bfd3f45d481cbb93e7">_DMA_CHENS_CH6ENS_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00585">585</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6e3c2c531617e753d553d14b12819eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e3c2c531617e753d553d14b12819eea">&#9670;&nbsp;</a></span>DMA_CHENS_CH7ENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH7ENS&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Enable Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00586">586</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9ee6562bab6970ee4eeefc6b54291d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ee6562bab6970ee4eeefc6b54291d2d">&#9670;&nbsp;</a></span>DMA_CHENS_CH7ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH7ENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaf6f88ccf1232816d49602ef0d9c656a">_DMA_CHENS_CH7ENS_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00590">590</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabf11da6df50cb5739995516caa814c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf11da6df50cb5739995516caa814c7f">&#9670;&nbsp;</a></span>DMA_CHENS_CH8ENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH8ENS&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 8 Enable Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00591">591</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga27c6548b09325bcb948f86407646fcf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27c6548b09325bcb948f86407646fcf4">&#9670;&nbsp;</a></span>DMA_CHENS_CH8ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH8ENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1f2a131d40b54bc50fc7f2f8ba703af8">_DMA_CHENS_CH8ENS_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00595">595</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga80cf6e3672d392d8d77b7696c02556c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80cf6e3672d392d8d77b7696c02556c9">&#9670;&nbsp;</a></span>DMA_CHENS_CH9ENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH9ENS&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 9 Enable Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00596">596</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga952696ad6d4adbfbf9919c24721813f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga952696ad6d4adbfbf9919c24721813f3">&#9670;&nbsp;</a></span>DMA_CHENS_CH9ENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH9ENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga42b2b857dd9dcf4d0a560cb93bd2a603">_DMA_CHENS_CH9ENS_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00600">600</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5ff68ef83e232f6eac622238c65084ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ff68ef83e232f6eac622238c65084ba">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH0PRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH0PRIC&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 High Priority Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00871">871</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4df490dae82239dcb98398c775d258bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4df490dae82239dcb98398c775d258bf">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH0PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH0PRIC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaf0d7ed7c444a4fcb7c88a87895c61f5">_DMA_CHPRIC_CH0PRIC_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00875">875</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga55e079ca43fd2ee3a3ce3addead13ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55e079ca43fd2ee3a3ce3addead13ed8">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH10PRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH10PRIC&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 10 High Priority Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00921">921</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga52374f7671abc7e5af1c590ed534074d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52374f7671abc7e5af1c590ed534074d">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH10PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH10PRIC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4a186f0ffe90a5eec6c2d12070bf4333">_DMA_CHPRIC_CH10PRIC_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00925">925</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad09d6b78dc1339cb05697abf363364b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad09d6b78dc1339cb05697abf363364b6">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH11PRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH11PRIC&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 11 High Priority Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00926">926</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga042a1ff8c0705b6293cd4d37409b9828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga042a1ff8c0705b6293cd4d37409b9828">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH11PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH11PRIC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga836d7804b5a6895c924df2c47ef03cef">_DMA_CHPRIC_CH11PRIC_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00930">930</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4324c7fb59cc3a2f150395193c8c96a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4324c7fb59cc3a2f150395193c8c96a5">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH1PRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH1PRIC&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 High Priority Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00876">876</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad0f899434d32cdf887c087fa70bcd415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0f899434d32cdf887c087fa70bcd415">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH1PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH1PRIC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga03b4c9805d1f2be425e2f7ce329aa069">_DMA_CHPRIC_CH1PRIC_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00880">880</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacb62ce6d3214ca9bbb4ebe7832307eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb62ce6d3214ca9bbb4ebe7832307eeb">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH2PRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH2PRIC&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 High Priority Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00881">881</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga352efbfef9acf0b353862a193b7de1d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga352efbfef9acf0b353862a193b7de1d0">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH2PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH2PRIC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga215a9b755d7b36e8ab38ca1ba8878545">_DMA_CHPRIC_CH2PRIC_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00885">885</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga88b2b57ff1d13614652901f2f27ab233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88b2b57ff1d13614652901f2f27ab233">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH3PRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH3PRIC&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 High Priority Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00886">886</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga49d3cc9d4c00dc6874d997b75880c963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49d3cc9d4c00dc6874d997b75880c963">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH3PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH3PRIC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga81aa7d82e5ffea3462e3bcf1a3c258d3">_DMA_CHPRIC_CH3PRIC_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00890">890</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae9e8327d33f6ff455450320729889842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9e8327d33f6ff455450320729889842">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH4PRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH4PRIC&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 High Priority Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00891">891</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga26e1ff0717bb90be7294958317e8de1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26e1ff0717bb90be7294958317e8de1a">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH4PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH4PRIC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga660dbce8443669c5f31d0419b7c9b277">_DMA_CHPRIC_CH4PRIC_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00895">895</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf46213e736f8beab07ae07576828f6f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf46213e736f8beab07ae07576828f6f2">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH5PRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH5PRIC&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 High Priority Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00896">896</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4beaa86030a99f2cc5133f83f1626ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4beaa86030a99f2cc5133f83f1626ee3">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH5PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH5PRIC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga293f493bacd788d9f03a18ff17b2d94e">_DMA_CHPRIC_CH5PRIC_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00900">900</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabc7d5ccfb5516381050194dd89b1a3d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc7d5ccfb5516381050194dd89b1a3d8">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH6PRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH6PRIC&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 High Priority Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00901">901</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7227826c435aed178361e22035702d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7227826c435aed178361e22035702d7b">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH6PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH6PRIC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga368278ccd3d5a47fcab455386cc4ed6a">_DMA_CHPRIC_CH6PRIC_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00905">905</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafc4a20a30ef06ed263b5dde729fe7492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc4a20a30ef06ed263b5dde729fe7492">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH7PRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH7PRIC&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 High Priority Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00906">906</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga66f9b4c9c13de6766f4b1e097c77d5a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66f9b4c9c13de6766f4b1e097c77d5a3">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH7PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH7PRIC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga551867a95c99f58e517c2e84af0dc752">_DMA_CHPRIC_CH7PRIC_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00910">910</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4b39ebd85db19d1e8ac268d8e96690e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b39ebd85db19d1e8ac268d8e96690e9">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH8PRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH8PRIC&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 8 High Priority Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00911">911</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2973ab0684c58e2bb150b7bde85f8fcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2973ab0684c58e2bb150b7bde85f8fcd">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH8PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH8PRIC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac2c4884b73cf0b027ca9640ec780ab5a">_DMA_CHPRIC_CH8PRIC_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00915">915</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2f33c6858781c1a61695c1171c825b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f33c6858781c1a61695c1171c825b72">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH9PRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH9PRIC&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 9 High Priority Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00916">916</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab4fb27c910a08ce28bb20609bec5a8a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4fb27c910a08ce28bb20609bec5a8a0">&#9670;&nbsp;</a></span>DMA_CHPRIC_CH9PRIC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH9PRIC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6dc7ba3b9de99dfaa5cfc1ffd35e4feb">_DMA_CHPRIC_CH9PRIC_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00920">920</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3b8aae23375b72eaf9398b0dfe0a9958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b8aae23375b72eaf9398b0dfe0a9958">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH0PRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH0PRIS&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 High Priority Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00807">807</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga991b1ee70c4a5e9ea6c1ac510d4344b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga991b1ee70c4a5e9ea6c1ac510d4344b8">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH0PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH0PRIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga74fd32abbf751cd896459afb92a7c81f">_DMA_CHPRIS_CH0PRIS_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00811">811</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf4c3454bd6699f91b0b54ca21e41414f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4c3454bd6699f91b0b54ca21e41414f">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH10PRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH10PRIS&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 10 High Priority Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00857">857</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad288ecccc0a1f8bee134bcd16d4c86e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad288ecccc0a1f8bee134bcd16d4c86e6">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH10PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH10PRIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga83b340be9ceab91ce0593bae43b9038c">_DMA_CHPRIS_CH10PRIS_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00861">861</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga24f3e6373080e921f64bae19e7ab4705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24f3e6373080e921f64bae19e7ab4705">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH11PRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH11PRIS&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 11 High Priority Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00862">862</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3a6dc663275545f0851e621e629ac1e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a6dc663275545f0851e621e629ac1e7">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH11PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH11PRIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8bac998b6cc69f38695e591aeb6a9627">_DMA_CHPRIS_CH11PRIS_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00866">866</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4245120034c44573ea4089f3a7962f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4245120034c44573ea4089f3a7962f0d">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH1PRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH1PRIS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 High Priority Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00812">812</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga385bb04dc349096942748d090385c2a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga385bb04dc349096942748d090385c2a1">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH1PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH1PRIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae4cc67d1ec61d3acfb24304f0dbd59d3">_DMA_CHPRIS_CH1PRIS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00816">816</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga11e9151ccd4188763a82ab42bc06d55e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11e9151ccd4188763a82ab42bc06d55e">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH2PRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH2PRIS&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 High Priority Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00817">817</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga31ff7d3c88297e6642d5bcf039efcbf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31ff7d3c88297e6642d5bcf039efcbf1">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH2PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH2PRIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga56f7af3fe12c48ca0948f4fe8e1cb1f5">_DMA_CHPRIS_CH2PRIS_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00821">821</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad0837ad5d87ce0e10c7950db207272d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0837ad5d87ce0e10c7950db207272d4">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH3PRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH3PRIS&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 High Priority Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00822">822</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6e64a388c03275c438755bf6ff94c445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e64a388c03275c438755bf6ff94c445">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH3PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH3PRIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7bca4bd8fe47647e8d4e1e2efe575d3b">_DMA_CHPRIS_CH3PRIS_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00826">826</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga299ed3bd0ba11abcd89eff9e7cdadbc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga299ed3bd0ba11abcd89eff9e7cdadbc8">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH4PRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH4PRIS&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 High Priority Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00827">827</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga088d56e897fe05b5b19f7071a5636ca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga088d56e897fe05b5b19f7071a5636ca1">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH4PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH4PRIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0ff1abc823c8772319e86d343cf5afde">_DMA_CHPRIS_CH4PRIS_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00831">831</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3c52b6e6015ada3be2d3b2f622572bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c52b6e6015ada3be2d3b2f622572bbe">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH5PRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH5PRIS&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 High Priority Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00832">832</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafdb6f107918f35901410de74a4098818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdb6f107918f35901410de74a4098818">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH5PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH5PRIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1e80ee5e62b1e966d77f09b92b23c300">_DMA_CHPRIS_CH5PRIS_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00836">836</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa5240f8be35e91c7abd07191acb73ce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5240f8be35e91c7abd07191acb73ce7">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH6PRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH6PRIS&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 High Priority Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00837">837</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6214bc38ce72991674241668e6cd2946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6214bc38ce72991674241668e6cd2946">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH6PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH6PRIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7d0bbbe6ab831acb69033f88ac103358">_DMA_CHPRIS_CH6PRIS_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00841">841</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaef45e1b2f36131d488d860ce0acb131e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef45e1b2f36131d488d860ce0acb131e">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH7PRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH7PRIS&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 High Priority Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00842">842</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab8107e87376d057c56ca6fa1d5b77403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8107e87376d057c56ca6fa1d5b77403">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH7PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH7PRIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf9a8f82862eb33983236fa6417d245f3">_DMA_CHPRIS_CH7PRIS_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00846">846</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga64bbefb97fda2c1c68107ce1547f66c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64bbefb97fda2c1c68107ce1547f66c4">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH8PRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH8PRIS&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 8 High Priority Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00847">847</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2b5ae8bb79f262b54eba3db7b34bb0e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b5ae8bb79f262b54eba3db7b34bb0e9">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH8PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH8PRIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab7f4e0729fe8f41047933fceafa6a80d">_DMA_CHPRIS_CH8PRIS_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00851">851</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3283b112959952cd6899d3d86ab2aa6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3283b112959952cd6899d3d86ab2aa6e">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH9PRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH9PRIS&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 9 High Priority Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00852">852</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5d21148831913778933b500097a66b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d21148831913778933b500097a66b05">&#9670;&nbsp;</a></span>DMA_CHPRIS_CH9PRIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH9PRIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga809789f987fc466306dc1e1a0256899f">_DMA_CHPRIS_CH9PRIS_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHPRIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00856">856</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9af910624a38489794ee8d57d75045fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9af910624a38489794ee8d57d75045fb">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH0REQMASKC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH0REQMASKC&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Request Mask Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00487">487</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga25577904705e00bceed38828a11d634a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25577904705e00bceed38828a11d634a">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH0REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH0REQMASKC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9e225f4389c571b91cf45cbeb5d3c57b">_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00491">491</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga81b00286c35d9e148a64911c091d3d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81b00286c35d9e148a64911c091d3d2d">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH10REQMASKC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH10REQMASKC&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 10 Request Mask Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00537">537</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0e48f06e2baaf107accf1e42aa8679d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e48f06e2baaf107accf1e42aa8679d7">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH10REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH10REQMASKC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga14cf8d6cdde95fe3b1f398372f208be7">_DMA_CHREQMASKC_CH10REQMASKC_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00541">541</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa12429efc06bc7a9d0ad046348285421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa12429efc06bc7a9d0ad046348285421">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH11REQMASKC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH11REQMASKC&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 11 Request Mask Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00542">542</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga52ca85a742171ebc995bef97c689c5de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52ca85a742171ebc995bef97c689c5de">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH11REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH11REQMASKC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaebca68bb02aaafd663690ccf88696466">_DMA_CHREQMASKC_CH11REQMASKC_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00546">546</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabbcbf832de08628a4fb9260b2a6c9ef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbcbf832de08628a4fb9260b2a6c9ef8">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH1REQMASKC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH1REQMASKC&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Request Mask Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00492">492</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7b058bc79b2e32d10ed9f1248d9150e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b058bc79b2e32d10ed9f1248d9150e1">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH1REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH1REQMASKC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae591a09f973277b7bb753cf6f70c0581">_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00496">496</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf6df8b60a6e9627af3c6ea5a639900d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6df8b60a6e9627af3c6ea5a639900d5">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH2REQMASKC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH2REQMASKC&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Request Mask Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00497">497</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2eafaf6a7f026a0c094355497085e9ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eafaf6a7f026a0c094355497085e9ae">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH2REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH2REQMASKC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6a4ae4b378fc2da9212b9406d7b228da">_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00501">501</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2e63a5cd90c17f2025a6f53b885061d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e63a5cd90c17f2025a6f53b885061d5">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH3REQMASKC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH3REQMASKC&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Request Mask Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00502">502</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2f9ff650522730490b0a7c682920506a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f9ff650522730490b0a7c682920506a">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH3REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH3REQMASKC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2365654cc79e1ceb08334ab798f0fa8a">_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00506">506</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaaaf3d769ef02b12a4c3e8a4ce6e15376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaf3d769ef02b12a4c3e8a4ce6e15376">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH4REQMASKC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH4REQMASKC&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Request Mask Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00507">507</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga723c384830fda84b651fdf5c6ab04719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga723c384830fda84b651fdf5c6ab04719">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH4REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH4REQMASKC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga06967811f445c8e126bd4f538bedc094">_DMA_CHREQMASKC_CH4REQMASKC_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00511">511</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab7e41f44345ab2f4df705f3ce5927b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7e41f44345ab2f4df705f3ce5927b90">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH5REQMASKC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH5REQMASKC&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Request Mask Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00512">512</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacd359acf883fa5ab982497f776ffa806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd359acf883fa5ab982497f776ffa806">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH5REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH5REQMASKC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadd32c210a37ca84e9a49dd0d89b7b6ae">_DMA_CHREQMASKC_CH5REQMASKC_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00516">516</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga29a713c3e274b935a8a7fe2e28d65dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29a713c3e274b935a8a7fe2e28d65dec">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH6REQMASKC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH6REQMASKC&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Request Mask Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00517">517</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga04366e358ee0e7294585ca3bb959f4a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04366e358ee0e7294585ca3bb959f4a2">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH6REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH6REQMASKC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad7e604b9fb2ae75dc0faaf16889dad74">_DMA_CHREQMASKC_CH6REQMASKC_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00521">521</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga31154dcd8fc231b8c55517341edb6ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31154dcd8fc231b8c55517341edb6ffd">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH7REQMASKC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH7REQMASKC&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Request Mask Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00522">522</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaffbf9596c8b995b537d80f2e43cc4abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffbf9596c8b995b537d80f2e43cc4abb">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH7REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH7REQMASKC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga806a99e00e5f5e602a079448cf12e6d6">_DMA_CHREQMASKC_CH7REQMASKC_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00526">526</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaec3bf9431fa8e87713ef2ecdeba726bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec3bf9431fa8e87713ef2ecdeba726bb">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH8REQMASKC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH8REQMASKC&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 8 Request Mask Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00527">527</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2039ae87af2ba8908389c51a046ef573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2039ae87af2ba8908389c51a046ef573">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH8REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH8REQMASKC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7047381c324d1eea02d4dbcaf824fc8c">_DMA_CHREQMASKC_CH8REQMASKC_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00531">531</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaef14339bb782cb81d646dd15365d9454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef14339bb782cb81d646dd15365d9454">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH9REQMASKC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH9REQMASKC&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 9 Request Mask Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00532">532</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7dcab448b80f35d4d565e0730ab1c393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dcab448b80f35d4d565e0730ab1c393">&#9670;&nbsp;</a></span>DMA_CHREQMASKC_CH9REQMASKC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH9REQMASKC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga89736225497627a2439f824c1ac7cdd2">_DMA_CHREQMASKC_CH9REQMASKC_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00536">536</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5377ebe5374db2f0a175c084f61c268c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5377ebe5374db2f0a175c084f61c268c">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH0REQMASKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH0REQMASKS&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Request Mask Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00423">423</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga28f9f45f08df20ce2c77539ce738451a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28f9f45f08df20ce2c77539ce738451a">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH0REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH0REQMASKS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafc97ea5b36851693cb69e7a21d812a5e">_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00427">427</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0cd2b9c8ea58602edd5c56aa6a73cadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cd2b9c8ea58602edd5c56aa6a73cadf">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH10REQMASKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH10REQMASKS&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 10 Request Mask Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00473">473</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4639018f770498e6f0b1bb7238a1f9cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4639018f770498e6f0b1bb7238a1f9cf">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH10REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH10REQMASKS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga70caa27e1fa6e00df357fb87de5dec70">_DMA_CHREQMASKS_CH10REQMASKS_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00477">477</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga39fa0663d3ad0a7b1c5fa70157c24fbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39fa0663d3ad0a7b1c5fa70157c24fbf">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH11REQMASKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH11REQMASKS&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 11 Request Mask Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00478">478</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga764e80267e8b3ecc7024a9e5f849dd78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga764e80267e8b3ecc7024a9e5f849dd78">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH11REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH11REQMASKS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3766dd8ba87b2d5d88c7914400fd5985">_DMA_CHREQMASKS_CH11REQMASKS_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00482">482</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga626b25422301aa89ebea44a58a698324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga626b25422301aa89ebea44a58a698324">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH1REQMASKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH1REQMASKS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Request Mask Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00428">428</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga598e5355f085612484f856983986791d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga598e5355f085612484f856983986791d">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH1REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH1REQMASKS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10">_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00432">432</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac4c9da9a9971fec51c01672cb9fef436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4c9da9a9971fec51c01672cb9fef436">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH2REQMASKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH2REQMASKS&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Request Mask Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00433">433</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabaa0242426b02acbedc26459e38facf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa0242426b02acbedc26459e38facf9">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH2REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH2REQMASKS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga93531f86b214d6ac018e00780f22710a">_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00437">437</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3d9817a0b7691c23943ad1436565652c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d9817a0b7691c23943ad1436565652c">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH3REQMASKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH3REQMASKS&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Request Mask Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00438">438</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5ad10959d075ebc1132ce37e7223a37d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ad10959d075ebc1132ce37e7223a37d">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH3REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH3REQMASKS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa5efd4ca20d13ae5215bb949e2c55c11">_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00442">442</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaca39bb0ce85f708d3ea1bed8328cc38d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca39bb0ce85f708d3ea1bed8328cc38d">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH4REQMASKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH4REQMASKS&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Request Mask Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00443">443</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6d98b62aee6b9f428dc2513f0f3983c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d98b62aee6b9f428dc2513f0f3983c8">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH4REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH4REQMASKS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4604563242cc7409620698bcdbcb73fd">_DMA_CHREQMASKS_CH4REQMASKS_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00447">447</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2de8b92c5285dcf0421d4bf6bafb2a3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2de8b92c5285dcf0421d4bf6bafb2a3f">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH5REQMASKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH5REQMASKS&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Request Mask Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00448">448</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad6c56f36efb19856f6ba42a1c398b59d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6c56f36efb19856f6ba42a1c398b59d">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH5REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH5REQMASKS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1708a28e0c9a951ccafb3e81ae51ea80">_DMA_CHREQMASKS_CH5REQMASKS_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00452">452</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0c5a0445940b3c53c6030ae64d3b5b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c5a0445940b3c53c6030ae64d3b5b7a">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH6REQMASKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH6REQMASKS&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Request Mask Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00453">453</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacae18f5930ffa1c7aa7eb1fb80060d6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacae18f5930ffa1c7aa7eb1fb80060d6a">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH6REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH6REQMASKS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga539691bcecd365628b02357e95760446">_DMA_CHREQMASKS_CH6REQMASKS_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00457">457</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9c913732237a81c0e258b7a866bfbfaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c913732237a81c0e258b7a866bfbfaf">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH7REQMASKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH7REQMASKS&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Request Mask Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00458">458</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga818a9855bbe5dbd840347cbdc2ab2b68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga818a9855bbe5dbd840347cbdc2ab2b68">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH7REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH7REQMASKS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa5d9bf1a91659e22add5e1d7a7edee33">_DMA_CHREQMASKS_CH7REQMASKS_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00462">462</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3cf6fd533a733c7611b4ae476eccc131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cf6fd533a733c7611b4ae476eccc131">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH8REQMASKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH8REQMASKS&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 8 Request Mask Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00463">463</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga32d5fe04c834be20e89bb30620fa59ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32d5fe04c834be20e89bb30620fa59ab">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH8REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH8REQMASKS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0564ecfe10b695e8ed1bd0b19baf8e3c">_DMA_CHREQMASKS_CH8REQMASKS_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00467">467</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5fa2afc728f7886a0dfa6b60052bf379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fa2afc728f7886a0dfa6b60052bf379">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH9REQMASKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH9REQMASKS&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 9 Request Mask Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00468">468</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7d0bb3365c2c579c0bfa42d5342ed071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d0bb3365c2c579c0bfa42d5342ed071">&#9670;&nbsp;</a></span>DMA_CHREQMASKS_CH9REQMASKS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH9REQMASKS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga741d9095de32cc9264da2324832b2120">_DMA_CHREQMASKS_CH9REQMASKS_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQMASKS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00472">472</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga06000644ae9c3272fdb92778f1b72029"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06000644ae9c3272fdb92778f1b72029">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH0REQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH0REQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00944">944</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5cc9516df62011880f4242d522e4bf94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cc9516df62011880f4242d522e4bf94">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0152da899e50169a0542d20fc3133e5e">_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00948">948</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga12434e8ea490af357881727263f1e887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12434e8ea490af357881727263f1e887">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH10REQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH10REQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 10 Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00994">994</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadbdcf80cbee1071c11fd9e81ca274874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbdcf80cbee1071c11fd9e81ca274874">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafd4880b14bd21d4a89c5c3834d9f9964">_DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00998">998</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga385ad56ea2548f61006e79c650cd8f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga385ad56ea2548f61006e79c650cd8f80">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH11REQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH11REQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 11 Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00999">999</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8d36eb5d99b9c381d43718b8960ec7fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d36eb5d99b9c381d43718b8960ec7fe">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5a59307971f90e4ad5f87256d0aeacfe">_DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01003">1003</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6560f1e76ca6fdf2a726f76875665424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6560f1e76ca6fdf2a726f76875665424">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH1REQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH1REQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00949">949</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga52102b5e01079c79d6c37c3d2fa7e07f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52102b5e01079c79d6c37c3d2fa7e07f">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8f59e62cbb66bf1fdd4438f9622d1fee">_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00953">953</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gada5a454ce1cdc913edbec452a87d4a85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada5a454ce1cdc913edbec452a87d4a85">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH2REQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH2REQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00954">954</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga24b71d15e0f5c86dc476173c62c04f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24b71d15e0f5c86dc476173c62c04f9f">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf9708b0a7f21566e70fd00ad764532cd">_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00958">958</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga74172c3852d72dc1b421be3d2104fa31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74172c3852d72dc1b421be3d2104fa31">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH3REQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH3REQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00959">959</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae8df0d773d381312331668ef7b88dcba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8df0d773d381312331668ef7b88dcba">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga19a0ae2e4521a2bec9775d46ddd23f0b">_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00963">963</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga62c82fd3d5b739f826f79d22946a8af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62c82fd3d5b739f826f79d22946a8af9">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH4REQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH4REQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00964">964</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa84aaf37f9ae6010033c364c84d61d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa84aaf37f9ae6010033c364c84d61d33">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga23848b8ffc6a917a5f7150b848863bd2">_DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00968">968</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf64f6dcf537672a9e195ad6175696980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf64f6dcf537672a9e195ad6175696980">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH5REQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH5REQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00969">969</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7dd1419fe212dc11be75473295698707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dd1419fe212dc11be75473295698707">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9730c3bd4359ea882bcbc6d7739d675c">_DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00973">973</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9acea832e1b0c6f7879af2d6a832a1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9acea832e1b0c6f7879af2d6a832a1cf">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH6REQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH6REQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00974">974</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac72464bfa86b4557909799d70c242891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac72464bfa86b4557909799d70c242891">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2d0edefac04f08164445186c85e98128">_DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00978">978</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4bc5f63581731f052259f837fabc8a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bc5f63581731f052259f837fabc8a91">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH7REQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH7REQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00979">979</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gada1ac219c560ac59bcb574b6ea6da47b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada1ac219c560ac59bcb574b6ea6da47b">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa59195d6a8c6d1ff38a78657dda82611">_DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00983">983</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf15bbd6c46bab7bae1c2acfea9f041aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf15bbd6c46bab7bae1c2acfea9f041aa">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH8REQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH8REQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 8 Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00984">984</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafc0ba88e5da03bd7f0ca7c8596bb1066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc0ba88e5da03bd7f0ca7c8596bb1066">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8575bd594356d3ad0ab72050fafccb8e">_DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00988">988</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9f668a04c4174349f144c2098b6b73cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f668a04c4174349f144c2098b6b73cf">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH9REQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH9REQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 9 Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00989">989</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga56d41a359afc33dc54388510b8ff31c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56d41a359afc33dc54388510b8ff31c6">&#9670;&nbsp;</a></span>DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1f375124d34ee17603271ca5af70a81c">_DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00993">993</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8bca57954035c721cf98c1c580c97e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bca57954035c721cf98c1c580c97e69">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH0SREQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH0SREQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Single Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01008">1008</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4598d2c40c9b73bab75e1106affbdad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4598d2c40c9b73bab75e1106affbdad0">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga08963e57c61ff0f5eff03f0bfbaad72d">_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01012">1012</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacdcc1e3863b785f2a3b995643db7c62d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdcc1e3863b785f2a3b995643db7c62d">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH10SREQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH10SREQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 10 Single Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01058">1058</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4e8729f7b5b33cf7d07e96973dfbb232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e8729f7b5b33cf7d07e96973dfbb232">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac5bab6bc4560df77b4c816ca0f0fffb2">_DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01062">1062</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5e98a171a942ec5c3c5087bc5f4cc24e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e98a171a942ec5c3c5087bc5f4cc24e">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH11SREQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH11SREQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 11 Single Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01063">1063</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5afd20928e4ada8f470769862e85458c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5afd20928e4ada8f470769862e85458c">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab3ee8ed1327fa2762b2e0450121caf42">_DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01067">1067</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga54a7de7ef3e0b33e86bcc40c5db0d088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54a7de7ef3e0b33e86bcc40c5db0d088">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH1SREQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH1SREQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Single Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01013">1013</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga193cb364623c88cb508dca279b7e698b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga193cb364623c88cb508dca279b7e698b">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf8c06b003aa60c471c3b2fab51653a15">_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01017">1017</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac1d03bb897d9fe1bb9fae50820f447b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1d03bb897d9fe1bb9fae50820f447b4">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH2SREQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH2SREQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Single Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01018">1018</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2bdfe8f1d5a96d1ef1d3364a7dc5897a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bdfe8f1d5a96d1ef1d3364a7dc5897a">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaabf4affb65c408ace40e8c17c66848ef">_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01022">1022</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafb7e3e35eaf6892421d6e7b286a490d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb7e3e35eaf6892421d6e7b286a490d5">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH3SREQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH3SREQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Single Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01023">1023</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabed1415c8fad7709dde4311b0d66c602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabed1415c8fad7709dde4311b0d66c602">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga95d8e31437498a8b6874dad047c746eb">_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01027">1027</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8ced60eb83be417fffbd322fe4b0d6c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ced60eb83be417fffbd322fe4b0d6c4">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH4SREQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH4SREQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Single Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01028">1028</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab34a2a86e2ada817af6998a135bf760b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab34a2a86e2ada817af6998a135bf760b">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2eb9dcd7c52924d58f4417ad07f1fbdc">_DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01032">1032</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga44104a6766e70127964369bdf2290398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44104a6766e70127964369bdf2290398">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH5SREQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH5SREQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Single Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01033">1033</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaded7a046b8d8eb762ccb0140bb923551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaded7a046b8d8eb762ccb0140bb923551">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6dda0ac7329c79e3f2e611161d80737d">_DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01037">1037</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac0dd3e28000f2782f0df933bd348da73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0dd3e28000f2782f0df933bd348da73">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH6SREQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH6SREQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Single Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01038">1038</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaafdfca9ba45ade7179278f4dc2e1c1f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafdfca9ba45ade7179278f4dc2e1c1f8">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9a96c285214f46494c15a3ffd8b9ecd7">_DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01042">1042</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad41d0f281772262cdcbed2d7f386a6f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad41d0f281772262cdcbed2d7f386a6f9">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH7SREQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH7SREQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Single Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01043">1043</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacdfbafcccf167b2fd51174b3ae1661a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdfbafcccf167b2fd51174b3ae1661a0">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2e0264e336f77f926c3a016d53b34d2a">_DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01047">1047</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga388d4303aaa1d5256395386f4ea3f262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga388d4303aaa1d5256395386f4ea3f262">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH8SREQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH8SREQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 8 Single Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01048">1048</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga36f9810cdf0aeeabd9e538681673525f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36f9810cdf0aeeabd9e538681673525f">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaef29c34ecccf7683723e5b62ed145378">_DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01052">1052</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5616005dbe0d48793113e676483de6cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5616005dbe0d48793113e676483de6cc">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH9SREQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH9SREQSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 9 Single Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01053">1053</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2f46f63be74a3fd8f8f213201a948415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f46f63be74a3fd8f8f213201a948415">&#9670;&nbsp;</a></span>DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga214e61eba15ea97659f3903f6319de3a">_DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSREQSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01057">1057</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga23da3d7a5285e88f0d68ff57158449cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23da3d7a5285e88f0d68ff57158449cd">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH0SWREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH0SWREQ&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Software Request </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00227">227</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaabac0dd5d6723675b6965ac77e60e9ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabac0dd5d6723675b6965ac77e60e9ec">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH0SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH0SWREQ_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac2496aa870f99a8ba64d5fb3109862d6">_DMA_CHSWREQ_CH0SWREQ_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00231">231</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga028f0dcef94f764beda68ea796b367aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga028f0dcef94f764beda68ea796b367aa">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH10SWREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH10SWREQ&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 10 Software Request </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00277">277</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad8858fa81474d39e110832b5289fe7ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8858fa81474d39e110832b5289fe7ff">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH10SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH10SWREQ_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga8fbe9e2bed3785a0492a96232e939ac4">_DMA_CHSWREQ_CH10SWREQ_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00281">281</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga41bbd828abc246251bfcacfd437852ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41bbd828abc246251bfcacfd437852ac">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH11SWREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH11SWREQ&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 11 Software Request </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00282">282</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa985d81d50872c4e01012a07b0d6ea15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa985d81d50872c4e01012a07b0d6ea15">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH11SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH11SWREQ_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7b53b1067506909876455a393a090481">_DMA_CHSWREQ_CH11SWREQ_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00286">286</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7d23774c1a0e0cea5f1217f920fd994a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d23774c1a0e0cea5f1217f920fd994a">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH1SWREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH1SWREQ&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Software Request </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00232">232</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa10645d02fa536e48cbe47273c98654c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa10645d02fa536e48cbe47273c98654c">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH1SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH1SWREQ_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabd4892da13b99258fe4d2476257ca47c">_DMA_CHSWREQ_CH1SWREQ_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00236">236</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga357190a7902b974809376f5553b35884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga357190a7902b974809376f5553b35884">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH2SWREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH2SWREQ&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Software Request </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00237">237</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga290458510325184b6170880a24a9019f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga290458510325184b6170880a24a9019f">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH2SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH2SWREQ_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0fa70af4f5ad103a6804a795201f60d5">_DMA_CHSWREQ_CH2SWREQ_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00241">241</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga154034e172b5565eb833c14d87f1873b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga154034e172b5565eb833c14d87f1873b">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH3SWREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH3SWREQ&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Software Request </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00242">242</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga19ca722bc2d21b7b6255ea09d1c4664b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19ca722bc2d21b7b6255ea09d1c4664b">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH3SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH3SWREQ_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2abe66fd915f027fae56284364d2ff0c">_DMA_CHSWREQ_CH3SWREQ_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00246">246</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1ad00ea8417675c2c6e30cc86f3fb898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ad00ea8417675c2c6e30cc86f3fb898">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH4SWREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH4SWREQ&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Software Request </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00247">247</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9772b335935a17ca715d8466fd8690af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9772b335935a17ca715d8466fd8690af">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH4SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH4SWREQ_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga536357a2566212451f4fd1b7a94cc454">_DMA_CHSWREQ_CH4SWREQ_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00251">251</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8ee9344ae889b91a6f0f5302bd35dce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ee9344ae889b91a6f0f5302bd35dce1">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH5SWREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH5SWREQ&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Software Request </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00252">252</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaaa1c03d5f7d7b58f7da15e70328d3916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa1c03d5f7d7b58f7da15e70328d3916">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH5SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH5SWREQ_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gafe508f11b97e92d83c772ffe911a905a">_DMA_CHSWREQ_CH5SWREQ_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00256">256</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadb70c884bdc46daf8938f3a35e7f27d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb70c884bdc46daf8938f3a35e7f27d5">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH6SWREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH6SWREQ&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Software Request </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00257">257</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3ca6c1630ef037250469021f561ce47c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ca6c1630ef037250469021f561ce47c">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH6SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH6SWREQ_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga35ce37c2c943b4b49339725542f5f0d6">_DMA_CHSWREQ_CH6SWREQ_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00261">261</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa4a5fcad518b1583492ec26b2e3808ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4a5fcad518b1583492ec26b2e3808ef">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH7SWREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH7SWREQ&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Software Request </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00262">262</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga46e19049bcd247a2523f86537ba9aaaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46e19049bcd247a2523f86537ba9aaaa">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH7SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH7SWREQ_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac02cd4d657b6e79b8cb5109a30529550">_DMA_CHSWREQ_CH7SWREQ_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00266">266</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae361be2092d7233c0b190ca0075fb093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae361be2092d7233c0b190ca0075fb093">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH8SWREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH8SWREQ&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 8 Software Request </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00267">267</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf9ec82dd3e8067d26644584fcf98be7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9ec82dd3e8067d26644584fcf98be7d">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH8SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH8SWREQ_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa57d872be55bd91e04ac9679b22237bb">_DMA_CHSWREQ_CH8SWREQ_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00271">271</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8156c3d8927db0f17d7676d2fb12fd1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8156c3d8927db0f17d7676d2fb12fd1f">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH9SWREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH9SWREQ&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 9 Software Request </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00272">272</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga821fe84f350f860d17843bae7f7412dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga821fe84f350f860d17843bae7f7412dd">&#9670;&nbsp;</a></span>DMA_CHSWREQ_CH9SWREQ_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH9SWREQ_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga269e9c55440e11ab54c3af2a7e885470">_DMA_CHSWREQ_CH9SWREQ_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHSWREQ </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00276">276</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaebebf11f5ae0cc3799f7c37a345b4df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebebf11f5ae0cc3799f7c37a345b4df5">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH08USEBURSTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH08USEBURSTC&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 8 Useburst Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00399">399</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga29178df07d124504af0837ea2c864d9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29178df07d124504af0837ea2c864d9f">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae8608e3795cd8e2e1712c28f4270e61d">_DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00403">403</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab4bfdbcc5b0d6b7c2ee65fa107b91560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4bfdbcc5b0d6b7c2ee65fa107b91560">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH0USEBURSTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH0USEBURSTC&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Useburst Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00359">359</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad36c8e5c4ddd39db945abd3f2bc0be5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad36c8e5c4ddd39db945abd3f2bc0be5e">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaab182dbcd1305b3c14877378857b92dc">_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00363">363</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae3a9f92bcbf79596cb76c65bf364801a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3a9f92bcbf79596cb76c65bf364801a">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH10USEBURSTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH10USEBURSTC&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 10 Useburst Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00409">409</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac8ba4c0356d91ee4bcc8caeda6ab9efc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8ba4c0356d91ee4bcc8caeda6ab9efc">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga804ce3788bfce43de4bfc9ecac4988fe">_DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00413">413</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaadb5c3410ef6525e01c857f20281f0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadb5c3410ef6525e01c857f20281f0cb">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH11USEBURSTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH11USEBURSTC&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 11 Useburst Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00414">414</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga50a7a8ad4e2fc5fd90541343312b835a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50a7a8ad4e2fc5fd90541343312b835a">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad625aed8ec4ce0b572068d99274f0f6b">_DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00418">418</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga55039d908c1eaffb485abbab847903e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55039d908c1eaffb485abbab847903e2">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH1USEBURSTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH1USEBURSTC&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Useburst Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00364">364</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf85d498a3cc7effac1a72f83fd83eef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf85d498a3cc7effac1a72f83fd83eef2">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf10e05faea19581953516bb73c84f49d">_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00368">368</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1c3f49284b86dbd64c7a07991f2254e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c3f49284b86dbd64c7a07991f2254e2">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH2USEBURSTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH2USEBURSTC&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Useburst Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00369">369</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga51097031754a23a1b3ade0e95486817e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51097031754a23a1b3ade0e95486817e">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6641d325079bc55947d66a7f54330e99">_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00373">373</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7b5d38668e9c30c6bb608038cff7c8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b5d38668e9c30c6bb608038cff7c8e0">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH3USEBURSTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH3USEBURSTC&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Useburst Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00374">374</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga86c4539553edb8f2b37d4f5df985f5de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86c4539553edb8f2b37d4f5df985f5de">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga07846a3f99059354b2b7eeab25278f3e">_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00378">378</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5f36da176ce8279629b6d5fe14ef4884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f36da176ce8279629b6d5fe14ef4884">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH4USEBURSTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH4USEBURSTC&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Useburst Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00379">379</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga05667be5e7fa309e42b912d5c86885e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05667be5e7fa309e42b912d5c86885e6">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7a3c99a7afbffb2efaa07d545908c35c">_DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00383">383</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf77a029d26e722d36b2b769be0676ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf77a029d26e722d36b2b769be0676ee2">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH5USEBURSTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH5USEBURSTC&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Useburst Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00384">384</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacc6e4be637c799fc74d4fcd8f969baa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc6e4be637c799fc74d4fcd8f969baa4">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga91c96b428cdf133bde1d8bb7a69be899">_DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00388">388</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2bfd884350afff20fe08bb65fa8421c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bfd884350afff20fe08bb65fa8421c9">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH6USEBURSTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH6USEBURSTC&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Useburst Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00389">389</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae39248eb499b18fb8eb6050200e75262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae39248eb499b18fb8eb6050200e75262">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga36f46747b894b8fd40d28443b5bcf489">_DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00393">393</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaaf9e80b20c35fe042fd54a09f948776f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf9e80b20c35fe042fd54a09f948776f">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH7USEBURSTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH7USEBURSTC&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Useburst Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00394">394</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8409702bd8ef58035b87a53dafca601a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8409702bd8ef58035b87a53dafca601a">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf863e7c3e0823105a1c3b02915fe75d8">_DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00398">398</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga29469c64f7c67270c7275a89db264d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29469c64f7c67270c7275a89db264d7c">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH9USEBURSTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH9USEBURSTC&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 9 Useburst Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00404">404</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa8f270ce0cecbb168ce0e39e3968a508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8f270ce0cecbb168ce0e39e3968a508">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae53696ece05e2be9bf4b14b64c8db3a4">_DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00408">408</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2ff406152206e47f23fcbebb1d3fe543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ff406152206e47f23fcbebb1d3fe543">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH0USEBURSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH0USEBURSTS&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Useburst Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00291">291</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga82cfe283a8f593162dcc9a4adc68ef10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82cfe283a8f593162dcc9a4adc68ef10">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3da530812d906f0f721df03f0e4d60f2">_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode BURSTONLY for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00299">299</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad55963c08f9236f5826ce94929709c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad55963c08f9236f5826ce94929709c1b">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gabef76415277cb2276d8e7feebdd2dc67">_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00297">297</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga98379e3d5c9fa85861d27e8b0a1e20db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98379e3d5c9fa85861d27e8b0a1e20db">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga6b8ff6f74a190f31132d09e64b3d2275">_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode SINGLEANDBURST for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00298">298</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0f81e1a83ad0dd74174c17dcf91fa1f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f81e1a83ad0dd74174c17dcf91fa1f9">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH10USEBURSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH10USEBURSTS&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 10 Useburst Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00345">345</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2e34c5bc15e229fb2ae6dad1fd55d32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e34c5bc15e229fb2ae6dad1fd55d32e">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac8cf654ae4a96c167996886400726b1c">_DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00349">349</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga60a787f104d336dfd1f75dce8e735d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60a787f104d336dfd1f75dce8e735d06">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH11USEBURSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH11USEBURSTS&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 11 Useburst Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00350">350</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4388218ebd44017e932d688bdf1bcbfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4388218ebd44017e932d688bdf1bcbfe">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga597cb124e00da1bd0aed34f6f9c6c80f">_DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00354">354</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga42bb5589204b3c5d7e918b8864fc232b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42bb5589204b3c5d7e918b8864fc232b">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH1USEBURSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH1USEBURSTS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Useburst Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00300">300</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga405d1f59473bc3bfcd9afc4ca41090db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga405d1f59473bc3bfcd9afc4ca41090db">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga64ddd5c269dddd72914e5a9e1a29bad9">_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00304">304</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab588defaa804e1b0a25cacb89a8c3436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab588defaa804e1b0a25cacb89a8c3436">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH2USEBURSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH2USEBURSTS&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Useburst Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00305">305</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaaa54c1c392d6c3fba6da6159c36e57f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa54c1c392d6c3fba6da6159c36e57f7">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga218677975cc72080832b48776c8ad6e2">_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00309">309</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga32ca8a34ae88900e7557e83a0ec37086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32ca8a34ae88900e7557e83a0ec37086">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH3USEBURSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH3USEBURSTS&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Useburst Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00310">310</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8d9a52bbc2eba985cb3d6869fa2e1701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d9a52bbc2eba985cb3d6869fa2e1701">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab321c9eadc911c861709e644a6490f0c">_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00314">314</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9297b0532baae03ab69d05250ba7df0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9297b0532baae03ab69d05250ba7df0d">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH4USEBURSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH4USEBURSTS&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Useburst Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00315">315</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga44f2d5e71955ec331d785d4358a48eb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44f2d5e71955ec331d785d4358a48eb3">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga69149ecb02e5bd199db5c1a6014af121">_DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00319">319</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga24caa0d9c5779b00584055fecc96b8ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24caa0d9c5779b00584055fecc96b8ff">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH5USEBURSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH5USEBURSTS&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Useburst Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00320">320</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga77ed962f848d9521375da373458071da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77ed962f848d9521375da373458071da">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga17d031666e888de1e799b4bd683faba1">_DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00324">324</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga183cbde48592a162d5f05e07e19a74ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga183cbde48592a162d5f05e07e19a74ad">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH6USEBURSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH6USEBURSTS&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Useburst Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00325">325</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga12f5f05b777b68fb5412aeb9b3ef2183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12f5f05b777b68fb5412aeb9b3ef2183">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga33d6ac00a471d92f3358581d27e320b7">_DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00329">329</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaff752d0047b60530a8ee5d5b4a544184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff752d0047b60530a8ee5d5b4a544184">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH7USEBURSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH7USEBURSTS&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Useburst Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00330">330</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae3505dc0aa997b8c6a025d67bb138e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3505dc0aa997b8c6a025d67bb138e85">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1e596bd42b78f7fe7fa19c831474bdc9">_DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00334">334</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaaec1d07bebe401459431a89bcf0401d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaec1d07bebe401459431a89bcf0401d1">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH8USEBURSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH8USEBURSTS&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 8 Useburst Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00335">335</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga46fedc36a685094c311c1d4b62d4fd63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46fedc36a685094c311c1d4b62d4fd63">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa30ddb0834a4ee9c39762022c3490537">_DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00339">339</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadb7a338543eee371e98655598f3c0267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb7a338543eee371e98655598f3c0267">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH9USEBURSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH9USEBURSTS&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 9 Useburst Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00340">340</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7d3a201acdcc21fb5118c9f9bf9ebc11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d3a201acdcc21fb5118c9f9bf9ebc11">&#9670;&nbsp;</a></span>DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga547d2244543351ba917101454d543f41">_DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHUSEBURSTS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00344">344</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2be27518e202c32beab24941a9aa9f56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2be27518e202c32beab24941a9aa9f56">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH0WAITSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH0WAITSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Wait on Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00163">163</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaae21d399c8272f3762996aad21af39d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae21d399c8272f3762996aad21af39d6">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3a7bff1c5a3cfef1124108c21a46dd85">_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00167">167</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0ee40c5c867bcccdbaf3af386c65c66a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ee40c5c867bcccdbaf3af386c65c66a">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH10WAITSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH10WAITSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 10 Wait on Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00213">213</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga45145471e045643c50dbee3d28885481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45145471e045643c50dbee3d28885481">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae79df5f83ca9365d5577caeff5633ee1">_DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00217">217</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab83ea347de7f104f8631b97903dc5220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab83ea347de7f104f8631b97903dc5220">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH11WAITSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH11WAITSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 11 Wait on Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00218">218</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga818bb1bc5b16543715386efcf93c25bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga818bb1bc5b16543715386efcf93c25bc">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9b2f9402c8cde0a46043d383cb391410">_DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00222">222</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae934e57291f6777ff49bb879e4610da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae934e57291f6777ff49bb879e4610da4">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH1WAITSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH1WAITSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Wait on Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00168">168</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga738f81654da194aa25dcd3a11a8241bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga738f81654da194aa25dcd3a11a8241bc">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga17eb606914809d67130a5cde7f8cbb9d">_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00172">172</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5c415d5e00d92ea5edaf0af3ad2659b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c415d5e00d92ea5edaf0af3ad2659b0">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH2WAITSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH2WAITSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 2 Wait on Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00173">173</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1a75e7998cc25fedb7b139074469f0b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a75e7998cc25fedb7b139074469f0b9">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab15b6a3df1a465eb2d98d72705e7aef5">_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00177">177</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7ce42bd48848b8ec4442f87003db58b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ce42bd48848b8ec4442f87003db58b7">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH3WAITSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH3WAITSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 3 Wait on Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00178">178</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5548a397011f5cb5d2a5ef464696f241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5548a397011f5cb5d2a5ef464696f241">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga04d1c453ad08311b237215237c87fd7a">_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00182">182</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae252d8e33e5650ae3645faa9a93e74e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae252d8e33e5650ae3645faa9a93e74e0">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH4WAITSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH4WAITSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 4 Wait on Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00183">183</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaaedfac237530c034fef67fc7e7471ddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaedfac237530c034fef67fc7e7471ddf">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga958a7bb3f62bc556f89dde00635ab51c">_DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00187">187</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga93a1dfdbfe84e61c0e8329b9117bec6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93a1dfdbfe84e61c0e8329b9117bec6c">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH5WAITSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH5WAITSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 5 Wait on Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00188">188</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga59545b1b5211702504cfd9f2284b095f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59545b1b5211702504cfd9f2284b095f">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaedca0ed99c3875c0bb1882b3220c65a6">_DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00192">192</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad94cc49c8e9276a700e2d0ba29498359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad94cc49c8e9276a700e2d0ba29498359">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH6WAITSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH6WAITSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 6 Wait on Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00193">193</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga97c2e82aae070b47c7757a0edb6ad3bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97c2e82aae070b47c7757a0edb6ad3bd">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5f70d4c9764e0e0f9ef3be5f66aa7849">_DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00197">197</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad301004991d1a26bb2adc30edf118d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad301004991d1a26bb2adc30edf118d0e">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH7WAITSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH7WAITSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 7 Wait on Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00198">198</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa3ddce9cc5e63ac569c418bc06027bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3ddce9cc5e63ac569c418bc06027bbd">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3a523d275e6f26b9066786386338f0ce">_DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00202">202</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga392e4047120ab950d35c147108507858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga392e4047120ab950d35c147108507858">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH8WAITSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH8WAITSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 8 Wait on Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00203">203</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0924b1e3b461bf6a296323b85173afd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0924b1e3b461bf6a296323b85173afd9">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga579e4c10927b92df5c9f12e8eb6f711a">_DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00207">207</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacf5e64ee512e6a9c8bf51982d755064a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf5e64ee512e6a9c8bf51982d755064a">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH9WAITSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH9WAITSTATUS&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 9 Wait on Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00208">208</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga78125c483ff6d1533b32d1ecb732776c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78125c483ff6d1533b32d1ecb732776c">&#9670;&nbsp;</a></span>DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa7e77ec170dda2438a6875436175349e">_DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CHWAITSTATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00212">212</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9942cb4bbf0bee23640cfa11013d8afe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9942cb4bbf0bee23640cfa11013d8afe">&#9670;&nbsp;</a></span>DMA_CONFIG_CHPROT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CONFIG_CHPROT&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Protection Control </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00138">138</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga42d647a30b5cc8f74ccf506e5aaeec3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42d647a30b5cc8f74ccf506e5aaeec3f">&#9670;&nbsp;</a></span>DMA_CONFIG_CHPROT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CONFIG_CHPROT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4e212830275a28758fcc0ee7a1d57d37">_DMA_CONFIG_CHPROT_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CONFIG </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00142">142</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga81aa7ec1a6e990962b9ee3df8f82c711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81aa7ec1a6e990962b9ee3df8f82c711">&#9670;&nbsp;</a></span>DMA_CONFIG_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CONFIG_EN&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable DMA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00133">133</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga04417301893c1c0aac33d8b001818e2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04417301893c1c0aac33d8b001818e2f">&#9670;&nbsp;</a></span>DMA_CONFIG_EN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CONFIG_EN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga382f1997ddfe39e39c2d3594e02fe45d">_DMA_CONFIG_EN_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CONFIG </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00137">137</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4282959f607bb790ec88e1cba91ea556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4282959f607bb790ec88e1cba91ea556">&#9670;&nbsp;</a></span>DMA_CTRL_DESCRECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_DESCRECT&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Descriptor Specifies Rectangle </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01348">1348</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1c9eedbe73febc7d5a5e7b1ea6e31857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c9eedbe73febc7d5a5e7b1ea6e31857">&#9670;&nbsp;</a></span>DMA_CTRL_DESCRECT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_DESCRECT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad5e89bb6086c6e6c9b38c166eaf1ae02">_DMA_CTRL_DESCRECT_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01352">1352</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga420b0119eb5a032367e048e17809b046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga420b0119eb5a032367e048e17809b046">&#9670;&nbsp;</a></span>DMA_CTRL_PRDU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_PRDU&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Prevent Rect Descriptor Update </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01353">1353</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga626f50a923a8378ebd9a27b946096abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga626f50a923a8378ebd9a27b946096abf">&#9670;&nbsp;</a></span>DMA_CTRL_PRDU_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_PRDU_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga1694a8ef17a62766b629934ebf0b3caa">_DMA_CTRL_PRDU_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01357">1357</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaafd3fc302e00b3f3cec907a0149b8d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafd3fc302e00b3f3cec907a0149b8d5a">&#9670;&nbsp;</a></span>DMA_CTRLBASE_CTRLBASE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRLBASE_CTRLBASE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga09cf2fb84bb69731d3be00dd64772f0b">_DMA_CTRLBASE_CTRLBASE_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_CTRLBASE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00150">150</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1a72da743d1b4b5044077696e382f819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a72da743d1b4b5044077696e382f819">&#9670;&nbsp;</a></span>DMA_ERRORC_ERRORC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERRORC_ERRORC&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus Error Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00935">935</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab1cc17f9a5c414fae65f2cc0d5cea8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1cc17f9a5c414fae65f2cc0d5cea8e4">&#9670;&nbsp;</a></span>DMA_ERRORC_ERRORC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERRORC_ERRORC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2a7f99594aa94975c40c1cc596b4dca5">_DMA_ERRORC_ERRORC_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_ERRORC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00939">939</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa51a08be9d6414cf9012385a3527d4df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa51a08be9d6414cf9012385a3527d4df">&#9670;&nbsp;</a></span>DMA_IEN_CH0DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH0DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 0 Complete Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01279">1279</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8329555faac2632db8e92bafbbb0f2fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8329555faac2632db8e92bafbbb0f2fa">&#9670;&nbsp;</a></span>DMA_IEN_CH0DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH0DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9dbd6fe3f900cf54ff71a063e4bd0acf">_DMA_IEN_CH0DONE_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01283">1283</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf2620befcf37007aa8fe05ba9af32038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2620befcf37007aa8fe05ba9af32038">&#9670;&nbsp;</a></span>DMA_IEN_CH10DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH10DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 10 Complete Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01329">1329</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6a8fbfc4c8c083d7a73a070445c4e044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a8fbfc4c8c083d7a73a070445c4e044">&#9670;&nbsp;</a></span>DMA_IEN_CH10DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH10DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga32b1c608354ff87e21ee321a34d7cb61">_DMA_IEN_CH10DONE_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01333">1333</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac4f209adfe4ceb9aaa807a9564262230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4f209adfe4ceb9aaa807a9564262230">&#9670;&nbsp;</a></span>DMA_IEN_CH11DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH11DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 11 Complete Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01334">1334</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1dacf1a8a571be08f911498f713e2e35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dacf1a8a571be08f911498f713e2e35">&#9670;&nbsp;</a></span>DMA_IEN_CH11DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH11DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga88718b435c9742dc51cece205d84642e">_DMA_IEN_CH11DONE_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01338">1338</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab47dfc0bdb4183996878d1b45b104c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab47dfc0bdb4183996878d1b45b104c7f">&#9670;&nbsp;</a></span>DMA_IEN_CH1DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH1DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 1 Complete Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01284">1284</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga634aff2e704f2fc55a3ccfe53ef8c74b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga634aff2e704f2fc55a3ccfe53ef8c74b">&#9670;&nbsp;</a></span>DMA_IEN_CH1DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH1DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0c8880dba74e6ae11aef0d673bb43b21">_DMA_IEN_CH1DONE_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01288">1288</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3a2b66296ba2b65f9f5b2dee6421a427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a2b66296ba2b65f9f5b2dee6421a427">&#9670;&nbsp;</a></span>DMA_IEN_CH2DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH2DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 2 Complete Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01289">1289</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa63d217c8754ffd9bdc64b1ee4bafaec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa63d217c8754ffd9bdc64b1ee4bafaec">&#9670;&nbsp;</a></span>DMA_IEN_CH2DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH2DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga454f171a216261a87629f0a55a6421fd">_DMA_IEN_CH2DONE_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01293">1293</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6e02fb65fdafe4fccb37e95ecc7063c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e02fb65fdafe4fccb37e95ecc7063c1">&#9670;&nbsp;</a></span>DMA_IEN_CH3DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH3DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 3 Complete Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01294">1294</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7d187357c9c8622ba8cb9cb2954988ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d187357c9c8622ba8cb9cb2954988ff">&#9670;&nbsp;</a></span>DMA_IEN_CH3DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH3DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5e4d5052d2858fde3ecc9b0453c646dc">_DMA_IEN_CH3DONE_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01298">1298</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga96c4ccd8fd7a630bf3d0af39db99bd55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96c4ccd8fd7a630bf3d0af39db99bd55">&#9670;&nbsp;</a></span>DMA_IEN_CH4DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH4DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 4 Complete Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01299">1299</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8117f1c7976f0ee985aaa94302d119ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8117f1c7976f0ee985aaa94302d119ce">&#9670;&nbsp;</a></span>DMA_IEN_CH4DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH4DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaacfbdac271b80e3bf48c3500f661bfd1">_DMA_IEN_CH4DONE_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01303">1303</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9050ec555913f759d454af3da9755200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9050ec555913f759d454af3da9755200">&#9670;&nbsp;</a></span>DMA_IEN_CH5DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH5DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 5 Complete Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01304">1304</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae00967c8e1cc5ad36acc00d5b038896a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae00967c8e1cc5ad36acc00d5b038896a">&#9670;&nbsp;</a></span>DMA_IEN_CH5DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH5DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga18fa4bbedcf1c05a117a949d658b34a0">_DMA_IEN_CH5DONE_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01308">1308</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga66ebdc51583209203f02ac2b47c9a5f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66ebdc51583209203f02ac2b47c9a5f8">&#9670;&nbsp;</a></span>DMA_IEN_CH6DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH6DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 6 Complete Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01309">1309</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad24c42eff09bffbce5871f5d65e40096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad24c42eff09bffbce5871f5d65e40096">&#9670;&nbsp;</a></span>DMA_IEN_CH6DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH6DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa0675480dd1765aae36996b793094f96">_DMA_IEN_CH6DONE_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01313">1313</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafe7e1ea2751fcd78a8508bf8de320c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe7e1ea2751fcd78a8508bf8de320c6a">&#9670;&nbsp;</a></span>DMA_IEN_CH7DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH7DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 7 Complete Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01314">1314</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8be90de8ffa2c192f6dc56d2815a0568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8be90de8ffa2c192f6dc56d2815a0568">&#9670;&nbsp;</a></span>DMA_IEN_CH7DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH7DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga63679ce59e7eef30c11ce408fc175072">_DMA_IEN_CH7DONE_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01318">1318</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga53215008b32dd66a724d1ffb61f13f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53215008b32dd66a724d1ffb61f13f26">&#9670;&nbsp;</a></span>DMA_IEN_CH8DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH8DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 8 Complete Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01319">1319</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga35984ec73d7c4836bcbdda4248ec2bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35984ec73d7c4836bcbdda4248ec2bf8">&#9670;&nbsp;</a></span>DMA_IEN_CH8DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH8DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadbf0e729f6c591c66a1b0e3971e91f43">_DMA_IEN_CH8DONE_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01323">1323</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga037f0a421bb1e9480f2003f877f595d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga037f0a421bb1e9480f2003f877f595d4">&#9670;&nbsp;</a></span>DMA_IEN_CH9DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH9DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 9 Complete Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01324">1324</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa60b028a31cf73c81300914f04bbc0cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa60b028a31cf73c81300914f04bbc0cd">&#9670;&nbsp;</a></span>DMA_IEN_CH9DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH9DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaa40ed775395adcb93fa9ef4006a6a38">_DMA_IEN_CH9DONE_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01328">1328</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa96964fe667fbb1699a64f3e5b5e2fa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa96964fe667fbb1699a64f3e5b5e2fa9">&#9670;&nbsp;</a></span>DMA_IEN_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_ERR&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Error Interrupt Flag Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01339">1339</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae4f33aac19c9518238e0d34e928d9c09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4f33aac19c9518238e0d34e928d9c09">&#9670;&nbsp;</a></span>DMA_IEN_ERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_ERR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga360986d9d959fe614d62f90ca6851e8c">_DMA_IEN_ERR_DEFAULT</a> &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01343">1343</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga578445fc79000465bed22b93d72b99f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga578445fc79000465bed22b93d72b99f3">&#9670;&nbsp;</a></span>DMA_IF_CH0DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH0DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 0 Complete Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01072">1072</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf3461d4649121fda6ef74fca6bdfbcf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3461d4649121fda6ef74fca6bdfbcf8">&#9670;&nbsp;</a></span>DMA_IF_CH0DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH0DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacdf3d94f3ee779f0f6c06abc721e4b1d">_DMA_IF_CH0DONE_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01076">1076</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf804c12e9b30329d29707f581eedfede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf804c12e9b30329d29707f581eedfede">&#9670;&nbsp;</a></span>DMA_IF_CH10DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH10DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 10 Complete Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01122">1122</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga34e7be4d46918381f0cebab559ac7078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34e7be4d46918381f0cebab559ac7078">&#9670;&nbsp;</a></span>DMA_IF_CH10DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH10DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaed045cbcd46aef2cdc862b91ccbaa32e">_DMA_IF_CH10DONE_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01126">1126</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad7b450434d19fff21e19781fed5e0d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7b450434d19fff21e19781fed5e0d03">&#9670;&nbsp;</a></span>DMA_IF_CH11DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH11DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 11 Complete Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01127">1127</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8ad79c64ec098161641d3014aeaaa423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ad79c64ec098161641d3014aeaaa423">&#9670;&nbsp;</a></span>DMA_IF_CH11DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH11DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7e1df13d0646286cff2534cce87adc32">_DMA_IF_CH11DONE_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01131">1131</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafdb19f1904fdcffd6581e94b37ad0f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdb19f1904fdcffd6581e94b37ad0f03">&#9670;&nbsp;</a></span>DMA_IF_CH1DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH1DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 1 Complete Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01077">1077</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5a1687be4e50e981e402a654e6f44e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a1687be4e50e981e402a654e6f44e41">&#9670;&nbsp;</a></span>DMA_IF_CH1DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH1DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa20d97ecf249abd572a02eef3434d8b2">_DMA_IF_CH1DONE_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01081">1081</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf2afc88986f126109c322128fb2920d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2afc88986f126109c322128fb2920d6">&#9670;&nbsp;</a></span>DMA_IF_CH2DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH2DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 2 Complete Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01082">1082</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga99a6a34b20ebb4f18e259fec70808d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99a6a34b20ebb4f18e259fec70808d96">&#9670;&nbsp;</a></span>DMA_IF_CH2DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH2DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gacf7ff40dd7f821b847a511a7c2d4d3d4">_DMA_IF_CH2DONE_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01086">1086</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa1012d713c12603a2d19226e4bce0fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1012d713c12603a2d19226e4bce0fb2">&#9670;&nbsp;</a></span>DMA_IF_CH3DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH3DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 3 Complete Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01087">1087</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7fc4a13e6f0ec623968fcff36e988f8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fc4a13e6f0ec623968fcff36e988f8b">&#9670;&nbsp;</a></span>DMA_IF_CH3DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH3DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7b5c9efd878f5498d103c8c7e7f45f37">_DMA_IF_CH3DONE_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01091">1091</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf75c70f7ae1b7150fcda089516b2e850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf75c70f7ae1b7150fcda089516b2e850">&#9670;&nbsp;</a></span>DMA_IF_CH4DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH4DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 4 Complete Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01092">1092</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad8f2d2d301273229e5c03f6783046757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8f2d2d301273229e5c03f6783046757">&#9670;&nbsp;</a></span>DMA_IF_CH4DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH4DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7853d4d5b00795501a54f93517ffaf6f">_DMA_IF_CH4DONE_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01096">1096</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga86ea8c063110eab66fae23be80922048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86ea8c063110eab66fae23be80922048">&#9670;&nbsp;</a></span>DMA_IF_CH5DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH5DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 5 Complete Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01097">1097</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga18b34ff8b746edcc7646933026c36d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18b34ff8b746edcc7646933026c36d74">&#9670;&nbsp;</a></span>DMA_IF_CH5DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH5DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae716721dbbc4cfede8a6cdc300631fb0">_DMA_IF_CH5DONE_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01101">1101</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6ee9407c591b02472a6ed6106696c2d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ee9407c591b02472a6ed6106696c2d9">&#9670;&nbsp;</a></span>DMA_IF_CH6DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH6DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 6 Complete Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01102">1102</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga64d0e0a127fe91c607de310087063bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64d0e0a127fe91c607de310087063bed">&#9670;&nbsp;</a></span>DMA_IF_CH6DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH6DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3d30acb9c92bbd5f58f1a0e8b452eb24">_DMA_IF_CH6DONE_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01106">1106</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8e9976dc6ec10b7ad2fbe829e4968b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e9976dc6ec10b7ad2fbe829e4968b2d">&#9670;&nbsp;</a></span>DMA_IF_CH7DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH7DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 7 Complete Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01107">1107</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga932ae82dbd15bfdb9faf6cdc4a124cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga932ae82dbd15bfdb9faf6cdc4a124cf1">&#9670;&nbsp;</a></span>DMA_IF_CH7DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH7DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaec319dfc1e0c1047d3e64081590222df">_DMA_IF_CH7DONE_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01111">1111</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5afab379e049b22f4e54b1157e8ddbe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5afab379e049b22f4e54b1157e8ddbe3">&#9670;&nbsp;</a></span>DMA_IF_CH8DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH8DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 8 Complete Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01112">1112</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga407efab71651777b7765497ab5936eaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga407efab71651777b7765497ab5936eaf">&#9670;&nbsp;</a></span>DMA_IF_CH8DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH8DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga389b5d825cc28b336f1eaf2ea76c0f6a">_DMA_IF_CH8DONE_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01116">1116</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8b7da6d4a16cd8b39fea6c7d78eaa246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b7da6d4a16cd8b39fea6c7d78eaa246">&#9670;&nbsp;</a></span>DMA_IF_CH9DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH9DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 9 Complete Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01117">1117</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab36fc68292f281ec60dcc541688ef5ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab36fc68292f281ec60dcc541688ef5ca">&#9670;&nbsp;</a></span>DMA_IF_CH9DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH9DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga3fab4341971f7c491354fb5251aa4dce">_DMA_IF_CH9DONE_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01121">1121</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac6eab4cb33928b0235cbdbf6695057e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6eab4cb33928b0235cbdbf6695057e9">&#9670;&nbsp;</a></span>DMA_IF_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_ERR&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Error Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01132">1132</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3267cefe58443abd86319092c139413c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3267cefe58443abd86319092c139413c">&#9670;&nbsp;</a></span>DMA_IF_ERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_ERR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga667c216e0fe58a36ab7f7889c1c869ee">_DMA_IF_ERR_DEFAULT</a> &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01136">1136</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf6bbfea2686ebe8c7c308aec61df8d4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6bbfea2686ebe8c7c308aec61df8d4e">&#9670;&nbsp;</a></span>DMA_IFC_CH0DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH0DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 0 Complete Interrupt Flag Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01210">1210</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga655a62a7037be4ead95dfc7753c7194a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga655a62a7037be4ead95dfc7753c7194a">&#9670;&nbsp;</a></span>DMA_IFC_CH0DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH0DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad3ef389cafee3a4db680b96e1e8f0698">_DMA_IFC_CH0DONE_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01214">1214</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga68475b4c52f0fca5833a479adef5ed07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68475b4c52f0fca5833a479adef5ed07">&#9670;&nbsp;</a></span>DMA_IFC_CH10DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH10DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 10 Complete Interrupt Flag Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01260">1260</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gafd2d30e71d30c7cafcf0f2c76ba6099a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd2d30e71d30c7cafcf0f2c76ba6099a">&#9670;&nbsp;</a></span>DMA_IFC_CH10DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH10DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga92a4401601bdc067ff6020d14793b647">_DMA_IFC_CH10DONE_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01264">1264</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf1d76c383cb3982fed5d4e891ff354c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1d76c383cb3982fed5d4e891ff354c8">&#9670;&nbsp;</a></span>DMA_IFC_CH11DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH11DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 11 Complete Interrupt Flag Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01265">1265</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae6bd32afd6df0bec34ed1e7e173ab835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6bd32afd6df0bec34ed1e7e173ab835">&#9670;&nbsp;</a></span>DMA_IFC_CH11DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH11DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5459a8c1b4c18437cdac2a146ffa1c6d">_DMA_IFC_CH11DONE_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01269">1269</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab5eb58f018e2f7f77201af93c44f3fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5eb58f018e2f7f77201af93c44f3fd2">&#9670;&nbsp;</a></span>DMA_IFC_CH1DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH1DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 1 Complete Interrupt Flag Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01215">1215</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaebef41e728ac70f484a84cfc7008a886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebef41e728ac70f484a84cfc7008a886">&#9670;&nbsp;</a></span>DMA_IFC_CH1DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH1DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2c56b8b0d277986ffcf450aadf6354b3">_DMA_IFC_CH1DONE_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01219">1219</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga599389e2c151d95a787d5d7bbca1ceba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga599389e2c151d95a787d5d7bbca1ceba">&#9670;&nbsp;</a></span>DMA_IFC_CH2DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH2DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 2 Complete Interrupt Flag Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01220">1220</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0a716ac40518228a8d6a789ccb2eaf89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a716ac40518228a8d6a789ccb2eaf89">&#9670;&nbsp;</a></span>DMA_IFC_CH2DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH2DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2693242d60c02285310d310571d786f6">_DMA_IFC_CH2DONE_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01224">1224</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1eb47a49a0e5d1c095b8d2cf05cc9281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1eb47a49a0e5d1c095b8d2cf05cc9281">&#9670;&nbsp;</a></span>DMA_IFC_CH3DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH3DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 3 Complete Interrupt Flag Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01225">1225</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga084cd51cafabb0f091cf0e448ac422fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga084cd51cafabb0f091cf0e448ac422fa">&#9670;&nbsp;</a></span>DMA_IFC_CH3DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH3DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7b5ca9c9a5c7110748b81feb1bedeea8">_DMA_IFC_CH3DONE_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01229">1229</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8c7a995e6b218825ed1d895e26bde54d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c7a995e6b218825ed1d895e26bde54d">&#9670;&nbsp;</a></span>DMA_IFC_CH4DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH4DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 4 Complete Interrupt Flag Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01230">1230</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga16a60fca5e679d1d975fad698ff804a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16a60fca5e679d1d975fad698ff804a1">&#9670;&nbsp;</a></span>DMA_IFC_CH4DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH4DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9e9ca5a069094ffb57880e9c4651fc01">_DMA_IFC_CH4DONE_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01234">1234</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab9786f89dbba2f47e61e4d022cee4203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9786f89dbba2f47e61e4d022cee4203">&#9670;&nbsp;</a></span>DMA_IFC_CH5DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH5DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 5 Complete Interrupt Flag Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01235">1235</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8dc3ecb4d4fc4bd8a250cd51f2266106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dc3ecb4d4fc4bd8a250cd51f2266106">&#9670;&nbsp;</a></span>DMA_IFC_CH5DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH5DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga447a728bf54b3f22e85000d41fff3bf9">_DMA_IFC_CH5DONE_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01239">1239</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga09a92535e23b196a0ed4dfb0ed5a2a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09a92535e23b196a0ed4dfb0ed5a2a86">&#9670;&nbsp;</a></span>DMA_IFC_CH6DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH6DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 6 Complete Interrupt Flag Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01240">1240</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga48fb2412604da08aa2f1562e59613206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48fb2412604da08aa2f1562e59613206">&#9670;&nbsp;</a></span>DMA_IFC_CH6DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH6DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac54e5f7d69581a6a4f3711acfe834045">_DMA_IFC_CH6DONE_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01244">1244</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa9a5fcfa35726a16ad417dc3b14bf362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9a5fcfa35726a16ad417dc3b14bf362">&#9670;&nbsp;</a></span>DMA_IFC_CH7DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH7DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 7 Complete Interrupt Flag Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01245">1245</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac7c0d73576790b207d92eac75dde7fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7c0d73576790b207d92eac75dde7fea">&#9670;&nbsp;</a></span>DMA_IFC_CH7DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH7DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4f955167df1292b5cc9a7dd0dbde73b4">_DMA_IFC_CH7DONE_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01249">1249</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf7e1dea2dfce8b5822206e5f6a364524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7e1dea2dfce8b5822206e5f6a364524">&#9670;&nbsp;</a></span>DMA_IFC_CH8DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH8DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 8 Complete Interrupt Flag Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01250">1250</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga11caf0299c3fda45c7c8d8b75907ec2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11caf0299c3fda45c7c8d8b75907ec2e">&#9670;&nbsp;</a></span>DMA_IFC_CH8DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH8DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga789724657d79bf18d8cef28ca08e932a">_DMA_IFC_CH8DONE_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01254">1254</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3ac0a27e5a3fdd788225775102a9edc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ac0a27e5a3fdd788225775102a9edc5">&#9670;&nbsp;</a></span>DMA_IFC_CH9DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH9DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 9 Complete Interrupt Flag Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01255">1255</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8f9c12df17e033307e0f74062fbbd8fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f9c12df17e033307e0f74062fbbd8fb">&#9670;&nbsp;</a></span>DMA_IFC_CH9DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH9DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae1a1c2c14736bd2718ef246830c78092">_DMA_IFC_CH9DONE_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01259">1259</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7d1089e96ec9201ab9c6712ab96a9e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d1089e96ec9201ab9c6712ab96a9e61">&#9670;&nbsp;</a></span>DMA_IFC_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_ERR&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Error Interrupt Flag Clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01270">1270</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7d0bf36583e5e1dc9ca617159c44ed0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d0bf36583e5e1dc9ca617159c44ed0c">&#9670;&nbsp;</a></span>DMA_IFC_ERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_ERR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaedc1465611b6513525c73979372a9344">_DMA_IFC_ERR_DEFAULT</a> &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01274">1274</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga60ca3d5d4b8cf3a512ae0ab94e77e62f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60ca3d5d4b8cf3a512ae0ab94e77e62f">&#9670;&nbsp;</a></span>DMA_IFS_CH0DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH0DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 0 Complete Interrupt Flag Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01141">1141</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1425dd1a51ea8d27ed3c70ebea6be2d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1425dd1a51ea8d27ed3c70ebea6be2d3">&#9670;&nbsp;</a></span>DMA_IFS_CH0DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH0DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac185bb00309ceb991b518a4776523641">_DMA_IFS_CH0DONE_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01145">1145</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5356c2c73e5e9f90d566712e5ac5bf4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5356c2c73e5e9f90d566712e5ac5bf4e">&#9670;&nbsp;</a></span>DMA_IFS_CH10DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH10DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 10 Complete Interrupt Flag Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01191">1191</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga03243172a6f726bd96e223d842ed56c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03243172a6f726bd96e223d842ed56c5">&#9670;&nbsp;</a></span>DMA_IFS_CH10DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH10DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga68f0afd543a5a6855af5cbc2bc228d5d">_DMA_IFS_CH10DONE_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01195">1195</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0662aff5df58325319ad9445ac481eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0662aff5df58325319ad9445ac481eef">&#9670;&nbsp;</a></span>DMA_IFS_CH11DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH11DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 11 Complete Interrupt Flag Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01196">1196</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga48d62c4f6c0421241c6afac499036fe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48d62c4f6c0421241c6afac499036fe1">&#9670;&nbsp;</a></span>DMA_IFS_CH11DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH11DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga368d618f271a701686c8ea642f9b240b">_DMA_IFS_CH11DONE_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01200">1200</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga677c10eb7bed83883d9057ca050403d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga677c10eb7bed83883d9057ca050403d2">&#9670;&nbsp;</a></span>DMA_IFS_CH1DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH1DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 1 Complete Interrupt Flag Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01146">1146</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga67ab940da9bb228148184bbdcc8402a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67ab940da9bb228148184bbdcc8402a5">&#9670;&nbsp;</a></span>DMA_IFS_CH1DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH1DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0c28356ad64e7b1a2f6fed2aa6c7370f">_DMA_IFS_CH1DONE_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01150">1150</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga65eb0025ac7a468b11eda46b44054253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65eb0025ac7a468b11eda46b44054253">&#9670;&nbsp;</a></span>DMA_IFS_CH2DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH2DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 2 Complete Interrupt Flag Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01151">1151</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga566aea8925025ed8cf6855d4c1163a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga566aea8925025ed8cf6855d4c1163a23">&#9670;&nbsp;</a></span>DMA_IFS_CH2DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH2DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga2fa77d1d4ed2107e584579ad0616b24b">_DMA_IFS_CH2DONE_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01155">1155</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga17869f514f8d6a6df5fc0ae1ac96f2f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17869f514f8d6a6df5fc0ae1ac96f2f5">&#9670;&nbsp;</a></span>DMA_IFS_CH3DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH3DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 3 Complete Interrupt Flag Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01156">1156</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga5a6a8203baec1e04535e852dee502f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a6a8203baec1e04535e852dee502f8f">&#9670;&nbsp;</a></span>DMA_IFS_CH3DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH3DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga97b0537a6a23e9cd1e91b6a2adffc82e">_DMA_IFS_CH3DONE_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01160">1160</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac59d97918c2e3863338322e069329fd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac59d97918c2e3863338322e069329fd7">&#9670;&nbsp;</a></span>DMA_IFS_CH4DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH4DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 4 Complete Interrupt Flag Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01161">1161</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8e392ee887156a16cedcbeff8f540fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e392ee887156a16cedcbeff8f540fec">&#9670;&nbsp;</a></span>DMA_IFS_CH4DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH4DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga48f5fd116a0e7f23a2aadd2ee850d9bc">_DMA_IFS_CH4DONE_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01165">1165</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaae9937d06d57299ea9a39e7324da12a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae9937d06d57299ea9a39e7324da12a8">&#9670;&nbsp;</a></span>DMA_IFS_CH5DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH5DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 5 Complete Interrupt Flag Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01166">1166</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadb4013a5ef1eb90253fd552e9445f7c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb4013a5ef1eb90253fd552e9445f7c8">&#9670;&nbsp;</a></span>DMA_IFS_CH5DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH5DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga7f3c45d0c5ac720a1e1f6c8c9b636143">_DMA_IFS_CH5DONE_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01170">1170</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga678a90cbb249ad8584c26c3c9d44c94c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga678a90cbb249ad8584c26c3c9d44c94c">&#9670;&nbsp;</a></span>DMA_IFS_CH6DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH6DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 6 Complete Interrupt Flag Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01171">1171</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4805fc52dc9ed6fa1e8631a3f307a2f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4805fc52dc9ed6fa1e8631a3f307a2f6">&#9670;&nbsp;</a></span>DMA_IFS_CH6DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH6DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gadd8e363872cd0b45a1ec4b4b0c6540c6">_DMA_IFS_CH6DONE_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01175">1175</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf9131c4955194f866846151c31777e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9131c4955194f866846151c31777e56">&#9670;&nbsp;</a></span>DMA_IFS_CH7DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH7DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 7 Complete Interrupt Flag Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01176">1176</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga306f70af4a6409e07f8f0664d8fa0fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga306f70af4a6409e07f8f0664d8fa0fb6">&#9670;&nbsp;</a></span>DMA_IFS_CH7DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH7DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga28c13d34a412f72bcf5eb9b73b8a7a42">_DMA_IFS_CH7DONE_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01180">1180</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gacaf29c529c5a1ece1c5b496cab1e26d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaf29c529c5a1ece1c5b496cab1e26d1">&#9670;&nbsp;</a></span>DMA_IFS_CH8DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH8DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 8 Complete Interrupt Flag Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01181">1181</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa87cdc342325ad4711ffe4a052276e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa87cdc342325ad4711ffe4a052276e19">&#9670;&nbsp;</a></span>DMA_IFS_CH8DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH8DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga80ff52fdced2c47dc90ea0a24f2d05d4">_DMA_IFS_CH8DONE_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01185">1185</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gab4744f462804047e87774913344f3e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4744f462804047e87774913344f3e27">&#9670;&nbsp;</a></span>DMA_IFS_CH9DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH9DONE&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 9 Complete Interrupt Flag Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01186">1186</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa71ae573baad2bd54a67e676d78a6a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa71ae573baad2bd54a67e676d78a6a5a">&#9670;&nbsp;</a></span>DMA_IFS_CH9DONE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH9DONE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga236dab6c6fff66729e4edfc99c496860">_DMA_IFS_CH9DONE_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01190">1190</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga47a765a3aa429433500f038916d31c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47a765a3aa429433500f038916d31c31">&#9670;&nbsp;</a></span>DMA_IFS_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_ERR&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Error Interrupt Flag Set </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01201">1201</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gae58ab8a1cab6fcf511960aea64761fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae58ab8a1cab6fcf511960aea64761fd5">&#9670;&nbsp;</a></span>DMA_IFS_ERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_ERR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gad40f03716362c4d85e34f250b4e33a0e">_DMA_IFS_ERR_DEFAULT</a> &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01205">1205</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gabcfc220f6d405b344f0564ffe281a7ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcfc220f6d405b344f0564ffe281a7ca">&#9670;&nbsp;</a></span>DMA_LOOP0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LOOP0_EN&#160;&#160;&#160;(0x1UL &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 0 Loop Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01430">1430</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaad0e235ccd773b9c6c8e8ac9112f8dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad0e235ccd773b9c6c8e8ac9112f8dce">&#9670;&nbsp;</a></span>DMA_LOOP0_EN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LOOP0_EN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga99ecd2ba07058a27dada64915800f777">_DMA_LOOP0_EN_DEFAULT</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_LOOP0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01434">1434</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga243e962dd990e93581ef2a149467ec05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga243e962dd990e93581ef2a149467ec05">&#9670;&nbsp;</a></span>DMA_LOOP0_WIDTH_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LOOP0_WIDTH_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae2b1238d8f039af7d6ddbef5e35407ef">_DMA_LOOP0_WIDTH_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_LOOP0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01429">1429</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa06f07cc32e81cf1e88a32bb0b452626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa06f07cc32e81cf1e88a32bb0b452626">&#9670;&nbsp;</a></span>DMA_LOOP1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LOOP1_EN&#160;&#160;&#160;(0x1UL &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Channel 1 Loop Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01443">1443</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga144a98d9d38b019c7efefe49ee660092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga144a98d9d38b019c7efefe49ee660092">&#9670;&nbsp;</a></span>DMA_LOOP1_EN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LOOP1_EN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga66a700f770c498f23d9e6ec881a92970">_DMA_LOOP1_EN_DEFAULT</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_LOOP1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01447">1447</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga191a4ffc87ead00f113fe430a3c83d3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga191a4ffc87ead00f113fe430a3c83d3e">&#9670;&nbsp;</a></span>DMA_LOOP1_WIDTH_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LOOP1_WIDTH_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga16e447522f5419eff8c859c97ebb12b3">_DMA_LOOP1_WIDTH_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_LOOP1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01442">1442</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga312993280b6fbb3b185bf9bb4b00b0c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga312993280b6fbb3b185bf9bb4b00b0c2">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH0&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Retain Descriptor State </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01362">1362</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3dd20a0281e0695244d750d5daf0632b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dd20a0281e0695244d750d5daf0632b">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH0_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga58eba6cbdfd828dfa1d9a3cd2d32e301">_DMA_RDS_RDSCH0_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01366">1366</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaf7bb82d54618046fdef9023b2ec1fbe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7bb82d54618046fdef9023b2ec1fbe1">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH1&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Retain Descriptor State </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01367">1367</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad73f8b186f9fac9d7f4ac2735b1eeccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad73f8b186f9fac9d7f4ac2735b1eeccc">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH10&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Retain Descriptor State </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01412">1412</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga912e6471fadddf52dbefd042b643327d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga912e6471fadddf52dbefd042b643327d">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH10_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH10_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga96a0f0e77326603c210b7891ee68ff0b">_DMA_RDS_RDSCH10_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01416">1416</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4e5821e745f0f05c7bba3e93b6e2790f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e5821e745f0f05c7bba3e93b6e2790f">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH11&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Retain Descriptor State </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01417">1417</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8c21420ceffc8be77c3c4ad5a4854b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c21420ceffc8be77c3c4ad5a4854b93">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH11_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH11_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4ddd7c7a2a09c206496ed4d1f94897f5">_DMA_RDS_RDSCH11_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01421">1421</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gadfb8a340af609fbb22670b68c9064840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfb8a340af609fbb22670b68c9064840">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH1_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga0a3315073ce1c9295802fd0e6ebf0a92">_DMA_RDS_RDSCH1_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01371">1371</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3842eed9c9177d42b70633366aed12fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3842eed9c9177d42b70633366aed12fd">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH2&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Retain Descriptor State </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01372">1372</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaadf3eee33483c8e6f4894f47ce86bdbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadf3eee33483c8e6f4894f47ce86bdbe">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH2_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH2_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa94c86ffe675ed80e31ff7a61f82499d">_DMA_RDS_RDSCH2_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01376">1376</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga01afb38cc45eaf5a46b49a1805b5e4cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01afb38cc45eaf5a46b49a1805b5e4cd">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH3&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Retain Descriptor State </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01377">1377</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9176e02d7f129ce880790e539c19937b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9176e02d7f129ce880790e539c19937b">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH3_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH3_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga78827814e9cd7f741606434100e6edd9">_DMA_RDS_RDSCH3_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01381">1381</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa60fd74a31b8a8d3015407dcaa557d1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa60fd74a31b8a8d3015407dcaa557d1d">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH4&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Retain Descriptor State </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01382">1382</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga751e64331c3c98dae4f56098054fece4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga751e64331c3c98dae4f56098054fece4">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH4_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH4_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf5392a8858e39e12fe0ce25dc36be18c">_DMA_RDS_RDSCH4_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01386">1386</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa76e9c59a2f1a0d3c86c051c67e44c59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa76e9c59a2f1a0d3c86c051c67e44c59">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH5&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Retain Descriptor State </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01387">1387</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga601c68a48c6f91b66a8104b6e1be3a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga601c68a48c6f91b66a8104b6e1be3a32">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH5_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH5_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga811a821186b7174b4d40e61d55b3a05c">_DMA_RDS_RDSCH5_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01391">1391</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac9ceea508828a4ad90dbc5bf55aa3612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9ceea508828a4ad90dbc5bf55aa3612">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH6&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Retain Descriptor State </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01392">1392</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga3e5fe93a557f955ba07645693239df7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e5fe93a557f955ba07645693239df7f">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH6_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH6_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gac7e31669150faf85900afbaec75143ea">_DMA_RDS_RDSCH6_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01396">1396</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga8ee0e6c9b3a926c28fc86902efb25fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ee0e6c9b3a926c28fc86902efb25fb9">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH7&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Retain Descriptor State </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01397">1397</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad6294f8a469732a2e4356dbf1ba639cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6294f8a469732a2e4356dbf1ba639cf">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH7_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH7_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9188ba63c707cb05ca3063f0df8f4d68">_DMA_RDS_RDSCH7_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01401">1401</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gac52000dcc9c0c3d007dffed00ee0855b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac52000dcc9c0c3d007dffed00ee0855b">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH8&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Retain Descriptor State </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01402">1402</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga88bde1f8cef29f0c0251ea1fcd8ba32d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88bde1f8cef29f0c0251ea1fcd8ba32d">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH8_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH8_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga9ffd24dc32b8b7d0a3b7df2bde5d8b54">_DMA_RDS_RDSCH8_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01406">1406</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga660848d25274ddc4dd1dccb3579a1f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga660848d25274ddc4dd1dccb3579a1f67">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH9&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Retain Descriptor State </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01407">1407</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga4d293d2c9da6bcf20de9b9747f4e4145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d293d2c9da6bcf20de9b9747f4e4145">&#9670;&nbsp;</a></span>DMA_RDS_RDSCH9_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH9_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa30986620f37b9f6e9149a79f89c790f">_DMA_RDS_RDSCH9_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_RDS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01411">1411</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9b74dd6ce60041085b835a94dec56836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b74dd6ce60041085b835a94dec56836">&#9670;&nbsp;</a></span>DMA_RECT0_DSTSTRIDE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RECT0_DSTSTRIDE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaeba1e11cb1758de56c423d24a5aaa45d">_DMA_RECT0_DSTSTRIDE_DEFAULT</a> &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_RECT0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01463">1463</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9cda1c1fdd49392ce52a3c8907193453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cda1c1fdd49392ce52a3c8907193453">&#9670;&nbsp;</a></span>DMA_RECT0_HEIGHT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RECT0_HEIGHT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga064e208c2ae452a1787badb97f6ac15d">_DMA_RECT0_HEIGHT_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_RECT0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01455">1455</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa38cb8751c8fb6fc2b573242ec7e3bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa38cb8751c8fb6fc2b573242ec7e3bab">&#9670;&nbsp;</a></span>DMA_RECT0_SRCSTRIDE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RECT0_SRCSTRIDE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaa554a778ccb59dee1d4e248e070ef5cb">_DMA_RECT0_SRCSTRIDE_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_RECT0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l01459">1459</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad14af2bdf6008b86e6a380f02e31386c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad14af2bdf6008b86e6a380f02e31386c">&#9670;&nbsp;</a></span>DMA_STATUS_CHNUM_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_CHNUM_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga03d29bd7dde9da2943451036ddc57c74">_DMA_STATUS_CHNUM_DEFAULT</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00128">128</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaa4ebbf0d899b79550c533149c3147c4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4ebbf0d899b79550c533149c3147c4b">&#9670;&nbsp;</a></span>DMA_STATUS_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_EN&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Enable Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00094">94</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0022a9e388fefae83f37cbc36fdfcf78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0022a9e388fefae83f37cbc36fdfcf78">&#9670;&nbsp;</a></span>DMA_STATUS_EN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_EN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaea301f6913d2305adafab9d1beee60f5">_DMA_STATUS_EN_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00098">98</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga161afa373c83e6414d42e33e7d4af138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga161afa373c83e6414d42e33e7d4af138">&#9670;&nbsp;</a></span>DMA_STATUS_STATE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga5fc81d58b7b7697ed14704f4d83892b5">_DMA_STATUS_STATE_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00113">113</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga405c39e8c006efdbd017b044ab64c0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga405c39e8c006efdbd017b044ab64c0cb">&#9670;&nbsp;</a></span>DMA_STATUS_STATE_DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_DONE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga07774a9be4607bce23a210508027edc5">_DMA_STATUS_STATE_DONE</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DONE for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00123">123</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga2012a9340aeacdd304b4c5bb56f8b756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2012a9340aeacdd304b4c5bb56f8b756">&#9670;&nbsp;</a></span>DMA_STATUS_STATE_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_IDLE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga373ca42ab2188ff5a688ab0c4e971255">_DMA_STATUS_STATE_IDLE</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode IDLE for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00114">114</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gaeedfad1994bf3451f78e44cf5cbdd10a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeedfad1994bf3451f78e44cf5cbdd10a">&#9670;&nbsp;</a></span>DMA_STATUS_STATE_PERSCATTRANS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_PERSCATTRANS&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaf64c3259635b37bec935358a0f68086a">_DMA_STATUS_STATE_PERSCATTRANS</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PERSCATTRANS for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00124">124</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga6425fdcd4a904f3588d10e140e093d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6425fdcd4a904f3588d10e140e093d04">&#9670;&nbsp;</a></span>DMA_STATUS_STATE_RDCHCTRLDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_RDCHCTRLDATA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaaadf2a556bd7291d79d84f0d5da23671">_DMA_STATUS_STATE_RDCHCTRLDATA</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode RDCHCTRLDATA for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00115">115</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="gad35d1b761b587f6aad09865b58e50bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad35d1b761b587f6aad09865b58e50bea">&#9670;&nbsp;</a></span>DMA_STATUS_STATE_RDDSTENDPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_RDDSTENDPTR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gab0b7e37fe391455975a28072136fa7a6">_DMA_STATUS_STATE_RDDSTENDPTR</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode RDDSTENDPTR for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00117">117</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga1a2a678458971d5c4c3e2fdd4b5057ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a2a678458971d5c4c3e2fdd4b5057ff">&#9670;&nbsp;</a></span>DMA_STATUS_STATE_RDSRCDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_RDSRCDATA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga66a9173642fcb2ba957f72ead6078098">_DMA_STATUS_STATE_RDSRCDATA</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode RDSRCDATA for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00118">118</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga91d9e2e399bf3643c96ac00aa4b28cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91d9e2e399bf3643c96ac00aa4b28cb7">&#9670;&nbsp;</a></span>DMA_STATUS_STATE_RDSRCENDPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_RDSRCENDPTR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaea8273b57c95cbb56ecb8e3a01846abe">_DMA_STATUS_STATE_RDSRCENDPTR</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode RDSRCENDPTR for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00116">116</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga0fa1b47c8b1456d49df1f144ad811213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fa1b47c8b1456d49df1f144ad811213">&#9670;&nbsp;</a></span>DMA_STATUS_STATE_STALLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_STALLED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gaccc07894e802e59089e71fd9efdbcdec">_DMA_STATUS_STATE_STALLED</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode STALLED for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00122">122</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga405cd4043e3dc6c58ceafa11778538a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga405cd4043e3dc6c58ceafa11778538a4">&#9670;&nbsp;</a></span>DMA_STATUS_STATE_WAITREQCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_WAITREQCLR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#gae3669745e47ae38c0ddd1802e35da1e8">_DMA_STATUS_STATE_WAITREQCLR</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WAITREQCLR for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00120">120</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga9b1ecc10aacb577f48aef77b022c0735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b1ecc10aacb577f48aef77b022c0735">&#9670;&nbsp;</a></span>DMA_STATUS_STATE_WRCHCTRLDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_WRCHCTRLDATA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga30279c7bb54b4a2b929dbcad67fce4c9">_DMA_STATUS_STATE_WRCHCTRLDATA</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WRCHCTRLDATA for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00121">121</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ga7fcf881c9d572cf2491549d58e9d63f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fcf881c9d572cf2491549d58e9d63f7">&#9670;&nbsp;</a></span>DMA_STATUS_STATE_WRDSTDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_WRDSTDATA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___d_m_a___bit_fields.html#ga4e2c12419cbefcfa9fd9095aa6fc4561">_DMA_STATUS_STATE_WRDSTDATA</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WRDSTDATA for DMA_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00119">119</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:37 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
