
---------- Begin Simulation Statistics ----------
final_tick                               2541781154500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 209155                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   209154                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.05                       # Real time elapsed on the host
host_tick_rate                              587157077                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193106                       # Number of instructions simulated
sim_ops                                       4193106                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011771                       # Number of seconds simulated
sim_ticks                                 11771309500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             47.238074                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  363796                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               770133                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2549                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             73481                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            835998                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50046                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          239590                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           189544                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1008170                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63361                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26159                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193106                       # Number of instructions committed
system.cpu.committedOps                       4193106                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.611310                       # CPI: cycles per instruction
system.cpu.discardedOps                        194439                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606791                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451604                       # DTB hits
system.cpu.dtb.data_misses                       7601                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405662                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849455                       # DTB read hits
system.cpu.dtb.read_misses                       6811                       # DTB read misses
system.cpu.dtb.write_accesses                  201129                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602149                       # DTB write hits
system.cpu.dtb.write_misses                       790                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18047                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3388203                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1031019                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658896                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16674362                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.178211                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  938286                       # ITB accesses
system.cpu.itb.fetch_acv                         1450                       # ITB acv
system.cpu.itb.fetch_hits                      932094                       # ITB hits
system.cpu.itb.fetch_misses                      6192                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.89% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4196     69.25%     79.14% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.93% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.00% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.05% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.79%     94.83% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6059                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14402                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2423     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2669     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5109                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2410     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2410     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4837                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10867247500     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9097000      0.08%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17395500      0.15%     92.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               882037000      7.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11775777000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994635                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902960                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946761                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7970453000     67.69%     67.69% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3805324000     32.31%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23528819                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85384      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2539824     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838648     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592167     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104755      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193106                       # Class of committed instruction
system.cpu.quiesceCycles                        13800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6854457                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        311933                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22849458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22849458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22849458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22849458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117176.707692                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117176.707692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117176.707692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117176.707692                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13087491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13087491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13087491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13087491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67115.338462                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67115.338462                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67115.338462                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67115.338462                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22499961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22499961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117187.296875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117187.296875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12887994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12887994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67124.968750                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67124.968750                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.287914                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539361136000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.287914                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205495                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205495                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             127699                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34844                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86138                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34161                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28990                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28990                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          86728                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40865                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       259531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       259531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 468864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11059392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11059392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6689585                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17760241                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156997                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002764                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052505                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156563     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     434      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              156997                       # Request fanout histogram
system.membus.reqLayer0.occupancy              349500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           818355536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375766000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          459779000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5546560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10016960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5546560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5546560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34844                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34844                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471193116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         379770832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850963948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471193116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471193116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189445023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189445023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189445023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471193116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        379770832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1040408971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     76737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000124546500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7297                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7297                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              405242                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111251                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156515                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     120771                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156515                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   120771                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10436                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2271                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5646                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1992765250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  730395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4731746500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13641.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32391.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103596                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79923                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156515                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               120771                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.933695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.365965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.934472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34277     42.31%     42.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24155     29.81%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9973     12.31%     84.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4487      5.54%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2308      2.85%     92.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1436      1.77%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          972      1.20%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          620      0.77%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2792      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81020                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.017541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.403614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.815822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1285     17.61%     17.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5535     75.85%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           291      3.99%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            90      1.23%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.51%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7297                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.235713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.220312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.740119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6540     89.63%     89.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              101      1.38%     91.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              419      5.74%     96.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              168      2.30%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.93%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7297                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9349056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7582208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10016960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7729344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11771304500                       # Total gap between requests
system.mem_ctrls.avgGap                      42451.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4911168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7582208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417215094.038602888584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 377008862.098137855530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644126127.173871278763                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86665                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       120771                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2486933000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2244813500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289167112000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28695.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32137.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2394342.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            312039420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            165830115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558248040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308011320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     928721040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5151224520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        182309760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7606384215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.179953                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    422567000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    392860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10955882500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266529060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141640785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           484756020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          310412520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     928721040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5095656930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        229103520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7456819875                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.474116                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    543142000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    392860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10835307500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11764109500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1608697                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1608697                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1608697                       # number of overall hits
system.cpu.icache.overall_hits::total         1608697                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        86729                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86729                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        86729                       # number of overall misses
system.cpu.icache.overall_misses::total         86729                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5323450500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5323450500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5323450500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5323450500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1695426                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1695426                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1695426                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1695426                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.051155                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051155                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.051155                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051155                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61380.282259                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61380.282259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61380.282259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61380.282259                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86138                       # number of writebacks
system.cpu.icache.writebacks::total             86138                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        86729                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86729                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        86729                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86729                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5236722500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5236722500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5236722500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5236722500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051155                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051155                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051155                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051155                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60380.293789                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60380.293789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60380.293789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60380.293789                       # average overall mshr miss latency
system.cpu.icache.replacements                  86138                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1608697                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1608697                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        86729                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86729                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5323450500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5323450500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1695426                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1695426                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.051155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61380.282259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61380.282259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        86729                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86729                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5236722500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5236722500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60380.293789                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60380.293789                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.800819                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1630836                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86216                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.915700                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.800819                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3477580                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3477580                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312350                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312350                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312350                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312350                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105661                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105661                       # number of overall misses
system.cpu.dcache.overall_misses::total        105661                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6773082000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6773082000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6773082000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6773082000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418011                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418011                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418011                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418011                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074514                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074514                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074514                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074514                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64102.005470                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64102.005470                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64102.005470                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64102.005470                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34668                       # number of writebacks
system.cpu.dcache.writebacks::total             34668                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36696                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36696                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68965                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68965                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4391181500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4391181500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4391181500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4391181500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048635                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048635                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048635                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048635                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63672.609295                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63672.609295                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63672.609295                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63672.609295                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68826                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781877                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781877                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3295834000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3295834000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831069                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831069                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059191                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059191                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66999.390145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66999.390145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2671237500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2671237500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66844.439718                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66844.439718                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530473                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530473                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56469                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56469                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3477248000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3477248000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096209                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096209                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61577.998548                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61577.998548                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719944000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719944000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59302.279075                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59302.279075                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64480500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64480500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080680                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080680                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71486.141907                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71486.141907                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63578500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63578500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080680                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080680                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70486.141907                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70486.141907                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541781154500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.429897                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378981                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68826                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.035757                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.429897                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950458                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950458                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2739432894500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 275724                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   275724                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   324.25                       # Real time elapsed on the host
host_tick_rate                              602615648                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89403727                       # Number of instructions simulated
sim_ops                                      89403727                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.195399                       # Number of seconds simulated
sim_ticks                                195398883000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.470645                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6047389                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8832090                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3834                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            223700                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9153369                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             355100                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1814336                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1459236                       # Number of indirect misses.
system.cpu.branchPred.lookups                10168159                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  435597                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        80582                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84469307                       # Number of instructions committed
system.cpu.committedOps                      84469307                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.620075                       # CPI: cycles per instruction
system.cpu.discardedOps                        696043                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17049026                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32062226                       # DTB hits
system.cpu.dtb.data_misses                      34838                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632430                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8644285                       # DTB read hits
system.cpu.dtb.read_misses                       8696                       # DTB read misses
system.cpu.dtb.write_accesses                13416596                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23417941                       # DTB write hits
system.cpu.dtb.write_misses                     26142                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4116                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47688302                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9043249                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23814818                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       286757203                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.216447                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12146393                       # ITB accesses
system.cpu.itb.fetch_acv                           91                       # ITB acv
system.cpu.itb.fetch_hits                    12145275                       # ITB hits
system.cpu.itb.fetch_misses                      1118                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54467     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1042      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8042     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63807                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88762                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29531     47.00%     47.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.20%     47.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     200      0.32%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32977     52.48%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62835                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28238     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      200      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28239     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56804                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             179577542000     91.90%     91.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               234273500      0.12%     92.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               217156000      0.11%     92.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15372921000      7.87%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         195401892500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956216                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856324                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.904018                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6511                      
system.cpu.kern.mode_good::user                  6511                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8171                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6511                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796842                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886936                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       116768241000     59.76%     59.76% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78633651500     40.24%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        390254526                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026410      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44675954     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61184      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8708503     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428483     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564121      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84469307                       # Class of committed instruction
system.cpu.quiesceCycles                       543240                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       103497323                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          818                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2875789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5750859                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20964563756                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20964563756                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20964563756                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20964563756                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117924.197075                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117924.197075                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117924.197075                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117924.197075                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1180                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   35                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    33.714286                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12065554874                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12065554874                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12065554874                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12065554874                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67867.897818                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67867.897818                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67867.897818                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67867.897818                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43874378                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43874378                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117941.876344                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117941.876344                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25274378                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25274378                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67941.876344                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67941.876344                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20920689378                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20920689378                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117924.160004                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117924.160004                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12040280496                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12040280496                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67867.742695                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67867.742695                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1518                       # Transaction distribution
system.membus.trans_dist::ReadResp            1016625                       # Transaction distribution
system.membus.trans_dist::WriteReq               2378                       # Transaction distribution
system.membus.trans_dist::WriteResp              2378                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893739                       # Transaction distribution
system.membus.trans_dist::WritebackClean       412379                       # Transaction distribution
system.membus.trans_dist::CleanEvict           568947                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682551                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682551                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         412380                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        602729                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1237139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1237139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6854731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6862527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8455234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     52784576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     52784576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8691                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256078144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256086835                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               320226035                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2878993                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000283                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016812                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2878179     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     814      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2878993                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7276500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15485065734                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1983629                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12074896250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2170953000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26392320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146232960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172625792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26392320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26392320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121199296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121199296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          412380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2284890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2697278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893739                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893739                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         135068940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         748381760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             883453320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    135068940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135068940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      620266064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            620266064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      620266064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        135068940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        748381760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1503719384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2302844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    323844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2277812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000155392500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       142592                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       142592                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7232418                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2167461                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2697278                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2305940                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2697278                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2305940                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95614                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3096                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            167938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            161303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            141460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           153938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           179737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           177752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           184200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            158970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            191381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           129445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           143471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           188044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           159510                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25496529500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13008320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74277729500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9800.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28550.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       697                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2273250                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2002762                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2697278                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2305940                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2552158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 137986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 141830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       628487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    499.434458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   303.673367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.472322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       148121     23.57%     23.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115774     18.42%     41.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        55919      8.90%     50.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38995      6.20%     57.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22601      3.60%     60.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18305      2.91%     63.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14668      2.33%     65.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12644      2.01%     67.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201460     32.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       628487                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       142592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.245512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.064696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         128943     90.43%     90.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11180      7.84%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1220      0.86%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          634      0.44%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          535      0.38%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            8      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           45      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           18      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        142592                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       142592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.149875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.138385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.688394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136078     95.43%     95.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5519      3.87%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           913      0.64%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            47      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            17      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        142592                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166506496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6119296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147381952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172625792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147580160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       852.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       754.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    883.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    755.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  195398883000                       # Total gap between requests
system.mem_ctrls.avgGap                      39054.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     20726016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145779968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147381952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 106070289.050731167197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 746063466.493818163872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2620.281099559817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 754261998.519203424454                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       412380                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2284890                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2305940                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11076030000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63200717250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       982250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4853387332250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26858.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27660.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    122781.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2104732.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2295224400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1219914135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9288454560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5945893200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15424390800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76778209410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10378165920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121330252425                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.936264                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25802727500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6524700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 163072312000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2192294160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1165209210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9287519220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6075030780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15424390800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77442645870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9818508000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121405598040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.321863                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24269728250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6524700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 164604966750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1890                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1890                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179786                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179786                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7792                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365779                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1124000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5414000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926433756                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5456000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              541500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    197366140000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24299803                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24299803                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24299803                       # number of overall hits
system.cpu.icache.overall_hits::total        24299803                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       412380                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         412380                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       412380                       # number of overall misses
system.cpu.icache.overall_misses::total        412380                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24180144000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24180144000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24180144000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24180144000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24712183                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24712183                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24712183                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24712183                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016687                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58635.588535                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58635.588535                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58635.588535                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58635.588535                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       412379                       # number of writebacks
system.cpu.icache.writebacks::total            412379                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       412380                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       412380                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       412380                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       412380                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23767764000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23767764000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23767764000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23767764000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016687                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016687                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016687                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016687                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57635.588535                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57635.588535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57635.588535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57635.588535                       # average overall mshr miss latency
system.cpu.icache.replacements                 412379                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24299803                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24299803                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       412380                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        412380                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24180144000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24180144000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24712183                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24712183                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58635.588535                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58635.588535                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       412380                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       412380                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23767764000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23767764000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016687                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016687                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57635.588535                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57635.588535                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999943                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24528150                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            412379                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.479629                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999943                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49836746                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49836746                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27600716                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27600716                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27600716                       # number of overall hits
system.cpu.dcache.overall_hits::total        27600716                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4145649                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4145649                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4145649                       # number of overall misses
system.cpu.dcache.overall_misses::total       4145649                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254788484000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254788484000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254788484000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254788484000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31746365                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31746365                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31746365                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31746365                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130587                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130587                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130587                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130587                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61459.251374                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61459.251374                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61459.251374                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61459.251374                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716331                       # number of writebacks
system.cpu.dcache.writebacks::total           1716331                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865910                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865910                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865910                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865910                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2279739                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2279739                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2279739                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2279739                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3896                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3896                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134770525000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134770525000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134770525000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134770525000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254986000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254986000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071811                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071811                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071811                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071811                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59116.646686                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59116.646686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59116.646686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59116.646686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65448.151951                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65448.151951                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2284906                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7666065                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7666065                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       799080                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        799080                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48649178000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48649178000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8465145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8465145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094396                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094396                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60881.486209                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60881.486209                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201919                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201919                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       597161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       597161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35629044000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35629044000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254986000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254986000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070544                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070544                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59664.050398                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59664.050398                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 167974.967062                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167974.967062                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934651                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934651                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346569                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346569                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206139306000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206139306000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143745                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143745                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61597.207767                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61597.207767                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663991                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663991                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682578                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682578                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99141481000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99141481000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58922.368532                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58922.368532                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103289                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103289                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5209                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5209                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    398308000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    398308000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76465.348435                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76465.348435                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5198                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5198                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    392460500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    392460500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047909                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047909                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75502.212389                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75502.212389                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108402                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108402                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108402                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108402                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197651740000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29700902                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2284906                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.998741                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          690                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66211436                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66211436                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3071445346500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 521604                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747840                       # Number of bytes of host memory used
host_op_rate                                   521604                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1449.73                       # Real time elapsed on the host
host_tick_rate                              229016364                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   756186381                       # Number of instructions simulated
sim_ops                                     756186381                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.332012                       # Number of seconds simulated
sim_ticks                                332012452000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.640347                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                18289145                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             23556238                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              20109                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1923798                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          37485555                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             178796                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1279305                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1100509                       # Number of indirect misses.
system.cpu.branchPred.lookups                39686151                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  256387                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        46819                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   666782654                       # Number of instructions committed
system.cpu.committedOps                     666782654                       # Number of ops (including micro ops) committed
system.cpu.cpi                               0.995864                       # CPI: cycles per instruction
system.cpu.discardedOps                       5410209                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                117510804                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    120214056                       # DTB hits
system.cpu.dtb.data_misses                      27538                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 92797124                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     93625835                       # DTB read hits
system.cpu.dtb.read_misses                      22163                       # DTB read misses
system.cpu.dtb.write_accesses                24713680                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    26588221                       # DTB write hits
system.cpu.dtb.write_misses                      5375                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              172784                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          540544456                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          97640070                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         27785721                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       176654919                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               1.004153                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                91884773                       # ITB accesses
system.cpu.itb.fetch_acv                         2517                       # ITB acv
system.cpu.itb.fetch_hits                    91880071                       # ITB hits
system.cpu.itb.fetch_misses                      4702                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   425      0.95%      0.95% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.96% # number of callpals executed
system.cpu.kern.callpal::swpipl                 16501     37.03%     37.98% # number of callpals executed
system.cpu.kern.callpal::rdps                     806      1.81%     39.79% # number of callpals executed
system.cpu.kern.callpal::rti                     2308      5.18%     44.97% # number of callpals executed
system.cpu.kern.callpal::callsys                  637      1.43%     46.40% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     46.40% # number of callpals executed
system.cpu.kern.callpal::rdunique               23886     53.60%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  44565                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      67358                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7660     40.00%     40.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     340      1.78%     41.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11149     58.22%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                19149                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7660     48.91%     48.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      340      2.17%     51.09% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7660     48.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 15660                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             324208066500     97.65%     97.65% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               498928500      0.15%     97.80% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7304828500      2.20%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         332011823500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.687057                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.817797                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2288                      
system.cpu.kern.mode_good::user                  2288                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2733                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2288                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.837175                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.911372                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        26228250500      7.90%      7.90% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         305783573000     92.10%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      425                       # number of times the context was actually changed
system.cpu.numCycles                        664024904                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            23809730      3.57%      3.57% # Class of committed instruction
system.cpu.op_class_0::IntAlu               523357736     78.49%     82.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                  84689      0.01%     82.07% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 81126      0.01%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 21225      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7075      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::MemRead               92489719     13.87%     95.96% # Class of committed instruction
system.cpu.op_class_0::MemWrite              26525049      3.98%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             31158      0.00%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            30881      0.00%     99.95% # Class of committed instruction
system.cpu.op_class_0::IprAccess               344266      0.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                666782654                       # Class of committed instruction
system.cpu.tickCycles                       487369985                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           61                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1650931                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3301863                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1218975                       # Transaction distribution
system.membus.trans_dist::WriteReq                340                       # Transaction distribution
system.membus.trans_dist::WriteResp               340                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       744396                       # Transaction distribution
system.membus.trans_dist::WritebackClean       459374                       # Transaction distribution
system.membus.trans_dist::CleanEvict           447161                       # Transaction distribution
system.membus.trans_dist::ReadExReq            431956                       # Transaction distribution
system.membus.trans_dist::ReadExResp           431956                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         459374                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        759602                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1378122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1378122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3574671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3575353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4953475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     58799872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     58799872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    123900992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    123903712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               182703584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1651272                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000037                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006078                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1651211    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      61      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1651272                       # Request fanout histogram
system.membus.reqLayer0.occupancy              850000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8474936500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6345889000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2428274250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       29399936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       76259648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          105659584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     29399936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      29399936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     47641344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        47641344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          459374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1191557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1650931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       744396                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             744396                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          88550703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         229689120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             318239823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     88550703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         88550703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      143492642                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            143492642                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      143492642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         88550703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        229689120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            461732465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1187911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    395914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1157035.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000394058500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        71216                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        71216                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4312465                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1117918                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1650931                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1203745                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1650931                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1203745                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  97982                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15834                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             96749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             94061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            131128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             64179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             90072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             98219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            107938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             65547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             91205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             90260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            97058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            84993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            90471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            84582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           179211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            87276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             80722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             86354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            100871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             52022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             76961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             81990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             52599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             51251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             67290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             73652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            62545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           132171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67232                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17827978500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7764745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             46945772250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11480.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30230.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1168614                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  918267                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1650931                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1203745                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1467895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   81913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  71353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  72041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  72053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  72511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  71866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  71919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  71973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  72234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  71647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  71472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  71258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  71227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  71218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       653989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.224303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.535493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.103910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       236852     36.22%     36.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       179422     27.44%     63.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        82006     12.54%     76.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        40734      6.23%     82.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        26131      4.00%     86.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17871      2.73%     89.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19535      2.99%     92.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12995      1.99%     94.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38443      5.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       653989                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        71216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.806223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.766219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.373357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           8966     12.59%     12.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         55585     78.05%     90.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          3609      5.07%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1337      1.88%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           757      1.06%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           375      0.53%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          253      0.36%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          132      0.19%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           97      0.14%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           41      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           20      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           13      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           10      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         71216                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        71216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.680465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.651427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.003096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            47524     66.73%     66.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1530      2.15%     68.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20134     28.27%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1560      2.19%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              377      0.53%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               76      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         71216                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               99388736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6270848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76026624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               105659584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             77039680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       299.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       228.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    318.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    232.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  332012428000                       # Total gap between requests
system.mem_ctrls.avgGap                     116304.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     25338496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     74050240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     76026624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 76317908.703014552593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 223034526.427942514420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 228987267.019732117653                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       459374                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1191557                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1203745                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  12769685750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  34176086500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7950859536250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27798.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28681.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6605102.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2611469280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1388036430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5748099840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3158862120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26208864240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     115563902730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30175811040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       184855045680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.771424                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  77339869500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11086660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 243585922500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2057976480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1093851825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5339956020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3042059400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26208864240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     115618899180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30129498240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       183491105385                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.663324                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  77267986750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11086660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 243657805250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 340                       # Transaction distribution
system.iobus.trans_dist::WriteResp                340                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          680                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          680                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     680                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2720                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2720                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2720                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               850000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              340000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    332012452000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     93104178                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         93104178                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     93104178                       # number of overall hits
system.cpu.icache.overall_hits::total        93104178                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       459373                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         459373                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       459373                       # number of overall misses
system.cpu.icache.overall_misses::total        459373                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  27688342000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  27688342000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  27688342000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  27688342000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     93563551                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     93563551                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     93563551                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     93563551                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004910                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004910                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004910                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004910                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60274.204187                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60274.204187                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60274.204187                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60274.204187                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       459374                       # number of writebacks
system.cpu.icache.writebacks::total            459374                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       459373                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       459373                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       459373                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       459373                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  27228968000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  27228968000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  27228968000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  27228968000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004910                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004910                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004910                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004910                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59274.202010                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59274.202010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59274.202010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59274.202010                       # average overall mshr miss latency
system.cpu.icache.replacements                 459374                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     93104178                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        93104178                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       459373                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        459373                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  27688342000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  27688342000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     93563551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     93563551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004910                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004910                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60274.204187                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60274.204187                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       459373                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       459373                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  27228968000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  27228968000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004910                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004910                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59274.202010                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59274.202010                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            93774895                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            459886                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            203.909001                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         187586476                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        187586476                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    117445393                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        117445393                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    117445393                       # number of overall hits
system.cpu.dcache.overall_hits::total       117445393                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1704712                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1704712                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1704712                       # number of overall misses
system.cpu.dcache.overall_misses::total       1704712                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 104332623500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 104332623500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 104332623500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 104332623500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    119150105                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    119150105                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    119150105                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    119150105                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014307                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014307                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014307                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014307                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61202.492562                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61202.492562                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61202.492562                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61202.492562                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       744396                       # number of writebacks
system.cpu.dcache.writebacks::total            744396                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       517951                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       517951                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       517951                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       517951                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1186761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1186761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1186761                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1186761                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          340                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          340                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  71209075500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  71209075500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  71209075500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  71209075500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009960                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009960                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009960                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009960                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60002.878002                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60002.878002                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60002.878002                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60002.878002                       # average overall mshr miss latency
system.cpu.dcache.replacements                1191557                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91824607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91824607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       855606                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        855606                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  52909494500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  52909494500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92680213                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92680213                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61838.620229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61838.620229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       100788                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       100788                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       754818                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       754818                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  45998831500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  45998831500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60940.294879                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60940.294879                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     25620786                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       25620786                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       849106                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       849106                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  51423129000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  51423129000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     26469892                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26469892                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032078                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032078                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60561.495267                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60561.495267                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       417163                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       417163                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       431943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       431943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          340                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          340                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25210244000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25210244000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58364.747200                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58364.747200                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        72192                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        72192                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4797                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4797                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    339677500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    339677500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        76989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        76989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062308                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062308                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70810.402335                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70810.402335                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         4797                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         4797                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    334880500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    334880500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062308                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062308                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69810.402335                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69810.402335                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        76896                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        76896                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        76896                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        76896                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 332012452000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           119204678                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1192581                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.955205                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          689                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         239799537                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        239799537                       # Number of data accesses

---------- End Simulation Statistics   ----------
