Analysis & Synthesis report for RISC_processor
Mon Dec 10 17:04:08 2012
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for RISC_SPM:machine|codeMem:code1|altsyncram:altsyncram_component|altsyncram_aje1:auto_generated
 13. Parameter Settings for User Entity Instance: Top-level Entity: |RISC_processor
 14. Parameter Settings for User Entity Instance: RISC_SPM:machine
 15. Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor
 16. Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Register_Unit:R0
 17. Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Register_Unit:R1
 18. Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Register_Unit:R2
 19. Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Register_Unit:R3
 20. Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Address_Register:Add_R
 21. Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR
 22. Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Program_Counter:PC
 23. Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a
 24. Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1b
 25. Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_10bit:Mux_2
 26. Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU
 27. Parameter Settings for User Entity Instance: RISC_SPM:machine|Control_Unit:M1_Controller
 28. Parameter Settings for User Entity Instance: RISC_SPM:machine|codeMem:code1|altsyncram:altsyncram_component
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 10 17:04:08 2012   ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name                      ; RISC_processor                          ;
; Top-level Entity Name              ; RISC_processor                          ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 282                                     ;
;     Total combinational functions  ; 282                                     ;
;     Dedicated logic registers      ; 98                                      ;
; Total registers                    ; 98                                      ;
; Total pins                         ; 81                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 2,560                                   ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                          ; RISC_processor     ; RISC_processor     ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------+
; Address_Register.v               ; yes             ; User Verilog HDL File                  ; D:/dropbox/HDL Nhan Minh/project/Address_Register.v                ;
; Alu_RISC.v                       ; yes             ; User Verilog HDL File                  ; D:/dropbox/HDL Nhan Minh/project/Alu_RISC.v                        ;
; Control_Unit.v                   ; yes             ; User Verilog HDL File                  ; D:/dropbox/HDL Nhan Minh/project/Control_Unit.v                    ;
; D_flop.v                         ; yes             ; User Verilog HDL File                  ; D:/dropbox/HDL Nhan Minh/project/D_flop.v                          ;
; decoderBCD.v                     ; yes             ; User Verilog HDL File                  ; D:/dropbox/HDL Nhan Minh/project/decoderBCD.v                      ;
; generator.v                      ; yes             ; User Verilog HDL File                  ; D:/dropbox/HDL Nhan Minh/project/generator.v                       ;
; Instruction_Register.v           ; yes             ; User Verilog HDL File                  ; D:/dropbox/HDL Nhan Minh/project/Instruction_Register.v            ;
; Multiplexer_5ch_10bit.v          ; yes             ; User Verilog HDL File                  ; D:/dropbox/HDL Nhan Minh/project/Multiplexer_5ch_10bit.v           ;
; Multiplexer_5ch_8bit.v           ; yes             ; User Verilog HDL File                  ; D:/dropbox/HDL Nhan Minh/project/Multiplexer_5ch_8bit.v            ;
; Processing_Unit.v                ; yes             ; User Verilog HDL File                  ; D:/dropbox/HDL Nhan Minh/project/Processing_Unit.v                 ;
; Program_Counter.v                ; yes             ; User Verilog HDL File                  ; D:/dropbox/HDL Nhan Minh/project/Program_Counter.v                 ;
; Register_Unit.v                  ; yes             ; User Verilog HDL File                  ; D:/dropbox/HDL Nhan Minh/project/Register_Unit.v                   ;
; RISC_SPM.v                       ; yes             ; User Verilog HDL File                  ; D:/dropbox/HDL Nhan Minh/project/RISC_SPM.v                        ;
; RISC_processor.v                 ; yes             ; User Verilog HDL File                  ; D:/dropbox/HDL Nhan Minh/project/RISC_processor.v                  ;
; codeMem.v                        ; yes             ; User Wizard-Generated File             ; D:/dropbox/HDL Nhan Minh/project/codeMem.v                         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal81.inc                    ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/aglobal81.inc         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/altdpram.inc          ;
; altqpram.inc                     ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/altqpram.inc          ;
; db/altsyncram_aje1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/dropbox/HDL Nhan Minh/project/db/altsyncram_aje1.tdf            ;
; code.mif                         ; yes             ; Auto-Found Memory Initialization File  ; D:/dropbox/HDL Nhan Minh/project/code.mif                          ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 282   ;
;                                             ;       ;
; Total combinational functions               ; 282   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 196   ;
;     -- 3 input functions                    ; 29    ;
;     -- <=2 input functions                  ; 57    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 242   ;
;     -- arithmetic mode                      ; 40    ;
;                                             ;       ;
; Total registers                             ; 98    ;
;     -- Dedicated logic registers            ; 98    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 81    ;
; Total memory bits                           ; 2560  ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 83    ;
; Total fan-out                               ; 1532  ;
; Average fan-out                             ; 3.25  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                           ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; |RISC_processor                              ; 282 (2)           ; 98 (0)       ; 2560        ; 0            ; 0       ; 0         ; 81   ; 0            ; |RISC_processor                                                                                               ; work         ;
;    |RISC_SPM:machine|                        ; 190 (0)           ; 71 (8)       ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|RISC_SPM:machine                                                                              ; work         ;
;       |Control_Unit:M1_Controller|           ; 61 (61)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|RISC_SPM:machine|Control_Unit:M1_Controller                                                   ; work         ;
;       |Processing_Unit:M0_Processor|         ; 129 (0)           ; 59 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|RISC_SPM:machine|Processing_Unit:M0_Processor                                                 ; work         ;
;          |Address_Register:Add_R|            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|RISC_SPM:machine|Processing_Unit:M0_Processor|Address_Register:Add_R                          ; work         ;
;          |Alu_RISC:ALU|                      ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU                                    ; work         ;
;          |D_flop:Reg_Z|                      ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|RISC_SPM:machine|Processing_Unit:M0_Processor|D_flop:Reg_Z                                    ; work         ;
;          |Instruction_Register:IR|           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR                         ; work         ;
;          |Multiplexer_5ch_10bit:Mux_2|       ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_10bit:Mux_2                     ; work         ;
;          |Multiplexer_5ch_8bit:Mux_1a|       ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a                     ; work         ;
;          |Multiplexer_5ch_8bit:Mux_1b|       ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1b                     ; work         ;
;          |Program_Counter:PC|                ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|RISC_SPM:machine|Processing_Unit:M0_Processor|Program_Counter:PC                              ; work         ;
;          |Register_Unit:R0|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|RISC_SPM:machine|Processing_Unit:M0_Processor|Register_Unit:R0                                ; work         ;
;          |Register_Unit:R1|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|RISC_SPM:machine|Processing_Unit:M0_Processor|Register_Unit:R1                                ; work         ;
;          |Register_Unit:R2|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|RISC_SPM:machine|Processing_Unit:M0_Processor|Register_Unit:R2                                ; work         ;
;          |Register_Unit:R3|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|RISC_SPM:machine|Processing_Unit:M0_Processor|Register_Unit:R3                                ; work         ;
;       |codeMem:code1|                        ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|RISC_SPM:machine|codeMem:code1                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|RISC_SPM:machine|codeMem:code1|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_aje1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|RISC_SPM:machine|codeMem:code1|altsyncram:altsyncram_component|altsyncram_aje1:auto_generated ; work         ;
;    |decoderBCD:R0_H|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|decoderBCD:R0_H                                                                               ; work         ;
;    |decoderBCD:R0_L|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|decoderBCD:R0_L                                                                               ; work         ;
;    |decoderBCD:R1_H|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|decoderBCD:R1_H                                                                               ; work         ;
;    |decoderBCD:R1_L|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|decoderBCD:R1_L                                                                               ; work         ;
;    |decoderBCD:R2_H|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|decoderBCD:R2_H                                                                               ; work         ;
;    |decoderBCD:R2_L|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|decoderBCD:R2_L                                                                               ; work         ;
;    |decoderBCD:R3_H|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|decoderBCD:R3_H                                                                               ; work         ;
;    |decoderBCD:R3_L|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|decoderBCD:R3_L                                                                               ; work         ;
;    |generator:gen1|                          ; 34 (34)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_processor|generator:gen1                                                                                ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------+
; Name                                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF      ;
+----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------+
; RISC_SPM:machine|codeMem:code1|altsyncram:altsyncram_component|altsyncram_aje1:auto_generated|ALTSYNCRAM ; M4K  ; Single Port ; 256          ; 10           ; --           ; --           ; 2560 ; code.mif ;
+----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; clk                                                ; SW[16]              ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; RISC_SPM:machine|PORT[8..9]           ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 98    ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 71    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 58    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |RISC_processor|RISC_SPM:machine|Control_Unit:M1_Controller|Sel_Bus_1a_Mux[1]                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |RISC_processor|RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |RISC_processor|RISC_SPM:machine|Control_Unit:M1_Controller|Sel_Bus_1b_Mux[2]                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |RISC_processor|RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1b|mux_out[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |RISC_processor|RISC_SPM:machine|Control_Unit:M1_Controller|Sel_Bus_2_Mux[0]                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |RISC_processor|RISC_SPM:machine|Control_Unit:M1_Controller|Selector8                                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |RISC_processor|RISC_SPM:machine|Control_Unit:M1_Controller|Mux9                                     ;
; 16:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; No         ; |RISC_processor|RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux2                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |RISC_processor|RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_10bit:Mux_2|mux_out[4] ;
; 17:1               ; 3 bits    ; 33 LEs        ; 3 LEs                ; 30 LEs                 ; No         ; |RISC_processor|RISC_SPM:machine|Control_Unit:M1_Controller|Selector9                                ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; No         ; |RISC_processor|RISC_SPM:machine|Control_Unit:M1_Controller|Selector16                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISC_SPM:machine|codeMem:code1|altsyncram:altsyncram_component|altsyncram_aje1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |RISC_processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; word_size      ; 10    ; Signed Integer                                        ;
; data_size      ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_SPM:machine ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; word_size      ; 10    ; Signed Integer                       ;
; data_size      ; 8     ; Signed Integer                       ;
; address_size   ; 8     ; Signed Integer                       ;
; Sel1_size      ; 3     ; Signed Integer                       ;
; Sel2_size      ; 3     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; word_size      ; 10    ; Signed Integer                                                    ;
; data_size      ; 8     ; Signed Integer                                                    ;
; address_size   ; 8     ; Signed Integer                                                    ;
; op_size        ; 4     ; Signed Integer                                                    ;
; Sel1_size      ; 3     ; Signed Integer                                                    ;
; Sel2_size      ; 3     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Register_Unit:R0 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; word_size      ; 10    ; Signed Integer                                                                     ;
; data_size      ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Register_Unit:R1 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; word_size      ; 10    ; Signed Integer                                                                     ;
; data_size      ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Register_Unit:R2 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; word_size      ; 10    ; Signed Integer                                                                     ;
; data_size      ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Register_Unit:R3 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; word_size      ; 10    ; Signed Integer                                                                     ;
; data_size      ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Address_Register:Add_R ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; word_size      ; 10    ; Signed Integer                                                                           ;
; address_size   ; 8     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; word_size      ; 10    ; Signed Integer                                                                            ;
; address_size   ; 8     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Program_Counter:PC ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; data_size      ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; word_size      ; 8     ; Signed Integer                                                                                ;
; address_size   ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1b ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; word_size      ; 8     ; Signed Integer                                                                                ;
; address_size   ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_10bit:Mux_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; word_size      ; 10    ; Signed Integer                                                                                ;
; address_size   ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; word_size      ; 10    ; Signed Integer                                                                 ;
; op_size        ; 4     ; Signed Integer                                                                 ;
; data_size      ; 8     ; Signed Integer                                                                 ;
; ADD            ; 0     ; Signed Integer                                                                 ;
; SUB            ; 1     ; Signed Integer                                                                 ;
; AND            ; 2     ; Signed Integer                                                                 ;
; OR             ; 3     ; Signed Integer                                                                 ;
; NOT            ; 4     ; Signed Integer                                                                 ;
; JUMP           ; 011x  ; Unsigned Binary                                                                ;
; STORE          ; 100x  ; Unsigned Binary                                                                ;
; LOAD           ; 101x  ; Unsigned Binary                                                                ;
; SAVE           ; 11xx  ; Unsigned Binary                                                                ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_SPM:machine|Control_Unit:M1_Controller ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; word_size      ; 10    ; Signed Integer                                                  ;
; op_size        ; 4     ; Signed Integer                                                  ;
; state_size     ; 4     ; Signed Integer                                                  ;
; address_size   ; 8     ; Signed Integer                                                  ;
; data_size      ; 8     ; Signed Integer                                                  ;
; src0_size      ; 2     ; Signed Integer                                                  ;
; src1_size      ; 2     ; Signed Integer                                                  ;
; dest_size      ; 2     ; Signed Integer                                                  ;
; Sel1_size      ; 3     ; Signed Integer                                                  ;
; Sel2_size      ; 3     ; Signed Integer                                                  ;
; S_idle         ; 0     ; Signed Integer                                                  ;
; S_fet1         ; 1     ; Signed Integer                                                  ;
; S_fet2         ; 2     ; Signed Integer                                                  ;
; S_fet3         ; 3     ; Signed Integer                                                  ;
; S_rd1          ; 4     ; Signed Integer                                                  ;
; S_rd2          ; 5     ; Signed Integer                                                  ;
; S_wr1          ; 6     ; Signed Integer                                                  ;
; S_wr2          ; 7     ; Signed Integer                                                  ;
; S_jump1        ; 8     ; Signed Integer                                                  ;
; S_jump2        ; 9     ; Signed Integer                                                  ;
; S_wait         ; 10    ; Signed Integer                                                  ;
; S_unused       ; 11    ; Signed Integer                                                  ;
; S_nop          ; 12    ; Signed Integer                                                  ;
; S_dec          ; 13    ; Signed Integer                                                  ;
; S_ex1          ; 14    ; Signed Integer                                                  ;
; S_halt         ; 15    ; Signed Integer                                                  ;
; ADD            ; 0     ; Signed Integer                                                  ;
; SUB            ; 1     ; Signed Integer                                                  ;
; AND            ; 2     ; Signed Integer                                                  ;
; OR             ; 3     ; Signed Integer                                                  ;
; NOT            ; 4     ; Signed Integer                                                  ;
; SIZ            ; 01010 ; Unsigned Binary                                                 ;
; NOP            ; 01011 ; Unsigned Binary                                                 ;
; OP_5           ; 0101  ; Unsigned Binary                                                 ;
; JUMP           ; 011x  ; Unsigned Binary                                                 ;
; STORE          ; 100x  ; Unsigned Binary                                                 ;
; LOAD           ; 101x  ; Unsigned Binary                                                 ;
; SAVE           ; 11xx  ; Unsigned Binary                                                 ;
; R0             ; 0     ; Signed Integer                                                  ;
; R1             ; 1     ; Signed Integer                                                  ;
; R2             ; 2     ; Signed Integer                                                  ;
; R3             ; 3     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_SPM:machine|codeMem:code1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 10                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; code.mif             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_aje1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon Dec 10 17:03:59 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_processor -c RISC_processor
Info: Found 1 design units, including 1 entities, in source file Address_Register.v
    Info: Found entity 1: Address_Register
Info: Found 1 design units, including 1 entities, in source file Alu_RISC.v
    Info: Found entity 1: Alu_RISC
Info: Found 1 design units, including 1 entities, in source file Clock_Unit .v
    Info: Found entity 1: Clock_Unit
Info: Found 1 design units, including 1 entities, in source file Control_Unit.v
    Info: Found entity 1: Control_Unit
Info: Found 1 design units, including 1 entities, in source file D_flop.v
    Info: Found entity 1: D_flop
Info: Found 1 design units, including 1 entities, in source file decoderBCD.v
    Info: Found entity 1: decoderBCD
Info: Found 1 design units, including 1 entities, in source file generator.v
    Info: Found entity 1: generator
Info: Found 1 design units, including 1 entities, in source file Instruction_Register.v
    Info: Found entity 1: Instruction_Register
Info: Found 1 design units, including 1 entities, in source file Memory_Unit.v
    Info: Found entity 1: Memory_Unit
Info: Found 1 design units, including 1 entities, in source file Multiplexer_3ch.v
    Info: Found entity 1: Multiplexer_3ch
Info: Found 1 design units, including 1 entities, in source file Multiplexer_5ch_10bit.v
    Info: Found entity 1: Multiplexer_5ch_10bit
Info: Found 1 design units, including 1 entities, in source file Multiplexer_5ch_8bit.v
    Info: Found entity 1: Multiplexer_5ch_8bit
Info: Found 1 design units, including 1 entities, in source file Processing_Unit.v
    Info: Found entity 1: Processing_Unit
Info: Found 1 design units, including 1 entities, in source file Program_Counter.v
    Info: Found entity 1: Program_Counter
Info: Found 1 design units, including 1 entities, in source file Register_Unit.v
    Info: Found entity 1: Register_Unit
Info: Found 1 design units, including 1 entities, in source file RISC_SPM.v
    Info: Found entity 1: RISC_SPM
Info: Found 1 design units, including 1 entities, in source file RISC_processor.v
    Info: Found entity 1: RISC_processor
Info: Found 1 design units, including 1 entities, in source file Memmory_BlockRAM.v
    Info: Found entity 1: Memmory_BlockRAM
Info: Found 1 design units, including 1 entities, in source file codeMem.v
    Info: Found entity 1: codeMem
Info: Elaborating entity "RISC_processor" for the top level hierarchy
Warning (10034): Output port "LEDR[12]" at RISC_processor.v(9) has no driver
Info (10041): Inferred latch for "clk" at RISC_processor.v(36)
Info: Elaborating entity "RISC_SPM" for hierarchy "RISC_SPM:machine"
Info: Elaborating entity "Processing_Unit" for hierarchy "RISC_SPM:machine|Processing_Unit:M0_Processor"
Info: Elaborating entity "Register_Unit" for hierarchy "RISC_SPM:machine|Processing_Unit:M0_Processor|Register_Unit:R0"
Info: Elaborating entity "D_flop" for hierarchy "RISC_SPM:machine|Processing_Unit:M0_Processor|D_flop:Reg_Z"
Info: Elaborating entity "Address_Register" for hierarchy "RISC_SPM:machine|Processing_Unit:M0_Processor|Address_Register:Add_R"
Info: Elaborating entity "Instruction_Register" for hierarchy "RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR"
Info: Elaborating entity "Program_Counter" for hierarchy "RISC_SPM:machine|Processing_Unit:M0_Processor|Program_Counter:PC"
Warning (10230): Verilog HDL assignment warning at Program_Counter.v(12): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "Multiplexer_5ch_8bit" for hierarchy "RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a"
Warning (10230): Verilog HDL assignment warning at Multiplexer_5ch_8bit.v(8): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "Multiplexer_5ch_10bit" for hierarchy "RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_10bit:Mux_2"
Warning (10230): Verilog HDL assignment warning at Multiplexer_5ch_10bit.v(8): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "Alu_RISC" for hierarchy "RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU"
Info: Elaborating entity "Control_Unit" for hierarchy "RISC_SPM:machine|Control_Unit:M1_Controller"
Warning (10036): Verilog HDL or VHDL warning at Control_Unit.v(39): object "err_flag" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(50): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(56): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(62): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(70): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(91): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(92): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(94): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(96): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(99): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(106): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(113): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at Control_Unit.v(119): variable "address_decoded" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(121): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(127): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(132): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at Control_Unit.v(137): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(139): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(140): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at Control_Unit.v(143): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(144): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(146): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(149): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(153): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(155): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(170): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(177): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(185): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(191): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(197): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(202): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(209): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(213): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(214): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(215): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "codeMem" for hierarchy "RISC_SPM:machine|codeMem:code1"
Info: Elaborating entity "altsyncram" for hierarchy "RISC_SPM:machine|codeMem:code1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "RISC_SPM:machine|codeMem:code1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "RISC_SPM:machine|codeMem:code1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "code.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "10"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aje1.tdf
    Info: Found entity 1: altsyncram_aje1
Info: Elaborating entity "altsyncram_aje1" for hierarchy "RISC_SPM:machine|codeMem:code1|altsyncram:altsyncram_component|altsyncram_aje1:auto_generated"
Warning: 10 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 10 warnings found, and 10 warnings are reported.
    Warning: Memory Initialization File address 0 is reinitialized
    Warning: Memory Initialization File address 1 is reinitialized
    Warning: Memory Initialization File address 2 is reinitialized
    Warning: Memory Initialization File address 3 is reinitialized
    Warning: Memory Initialization File address 4 is reinitialized
    Warning: Memory Initialization File address 5 is reinitialized
    Warning: Memory Initialization File address 6 is reinitialized
    Warning: Memory Initialization File address 7 is reinitialized
    Warning: Memory Initialization File address 8 is reinitialized
    Warning: Memory Initialization File address 9 is reinitialized
Info: Elaborating entity "generator" for hierarchy "generator:gen1"
Info: Elaborating entity "decoderBCD" for hierarchy "decoderBCD:R0_L"
Warning (12020): Port "address" on the entity instantiation of "code1" is connected to a signal of width 9. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Warning (12030): Port "ordered port 13" on the entity instantiation of "M1_Controller" is connected to a signal of width 9. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 14" on the entity instantiation of "M1_Controller" is connected to a signal of width 9. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12020): Port "ordered port 1" on the entity instantiation of "PC" is connected to a signal of width 10. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Warning (12020): Port "ordered port 1" on the entity instantiation of "Add_R" is connected to a signal of width 10. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Warning (12020): Port "ordered port 1" on the entity instantiation of "R3" is connected to a signal of width 10. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Warning (12020): Port "ordered port 1" on the entity instantiation of "R2" is connected to a signal of width 10. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Warning (12020): Port "ordered port 1" on the entity instantiation of "R1" is connected to a signal of width 10. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Warning (12020): Port "ordered port 1" on the entity instantiation of "R0" is connected to a signal of width 10. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Warning (12030): Port "ordered port 2" on the entity instantiation of "M0_Processor" is connected to a signal of width 9. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12020): Port "ordered port 3" on the entity instantiation of "M0_Processor" is connected to a signal of width 9. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Warning (12020): Port "ordered port 4" on the entity instantiation of "M0_Processor" is connected to a signal of width 9. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "RISC_SPM:machine|address_decoded[8]" is missing source, defaulting to GND
    Warning (12110): Net "RISC_SPM:machine|address[8]" is missing source, defaulting to GND
    Warning (12110): Net "RISC_SPM:machine|constant_decoded[8]" is missing source, defaulting to GND
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
Info: Generated suppressed messages file D:/dropbox/HDL Nhan Minh/project/RISC_processor.map.smsg
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[15]"
Info: Implemented 433 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 77 output pins
    Info: Implemented 342 logic cells
    Info: Implemented 10 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 204 megabytes
    Info: Processing ended: Mon Dec 10 17:04:08 2012
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/dropbox/HDL Nhan Minh/project/RISC_processor.map.smsg.


