strict digraph "" {
	node [label="\N"];
	"2734:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b5e510>",
		fillcolor=springgreen,
		label="2734:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2735:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b5eb90>",
		fillcolor=firebrick,
		label="2735:NS
rx_r0 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b5eb90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2734:IF" -> "2735:NS"	 [cond="['rst']",
		label=rst,
		lineno=2734];
	"2736:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b5e590>",
		fillcolor=springgreen,
		label="2736:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2734:IF" -> "2736:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=2734];
	"Leaf_2732:AL"	 [def_var="['rx_r0']",
		label="Leaf_2732:AL"];
	"2735:NS" -> "Leaf_2732:AL"	 [cond="[]",
		lineno=None];
	"2738:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b5e5d0>",
		fillcolor=springgreen,
		label="2738:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2739:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b5e650>",
		fillcolor=firebrick,
		label="2739:NS
rx_r0 <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b5e650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2738:IF" -> "2739:NS"	 [cond="['go_rx_r0']",
		label=go_rx_r0,
		lineno=2738];
	"2737:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b5e8d0>",
		fillcolor=firebrick,
		label="2737:NS
rx_r0 <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b5e8d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2737:NS" -> "Leaf_2732:AL"	 [cond="[]",
		lineno=None];
	"2736:IF" -> "2738:IF"	 [cond="['go_rx_dlc', 'go_error_frame']",
		label="!((go_rx_dlc | go_error_frame))",
		lineno=2736];
	"2736:IF" -> "2737:NS"	 [cond="['go_rx_dlc', 'go_error_frame']",
		label="(go_rx_dlc | go_error_frame)",
		lineno=2736];
	"2739:NS" -> "Leaf_2732:AL"	 [cond="[]",
		lineno=None];
	"2732:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6b5ed90>",
		clk_sens=True,
		fillcolor=gold,
		label="2732:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'go_rx_dlc', 'go_rx_r0', 'go_error_frame']"];
	"2733:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6b5ef10>",
		fillcolor=turquoise,
		label="2733:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"2732:AL" -> "2733:BL"	 [cond="[]",
		lineno=None];
	"2733:BL" -> "2734:IF"	 [cond="[]",
		lineno=None];
}
