{COMPONENT C:\WINCUPL\S100_CPLD'S\64030\68030_WEB\68030.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Sun Feb 07 13:32:08 2021 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P MASTER_C {Pt "INPUT"}{Lq 0}{Ploc 100 620}}
   {P MASTER_R {Pt "INPUT"}{Lq 0}{Ploc 100 580}}
   {P CPU_AS {Pt "INPUT"}{Lq 0}{Ploc 100 560}}
   {P CPU_FC0 {Pt "INPUT"}{Lq 0}{Ploc 100 540}}
   {P CPU_FC1 {Pt "INPUT"}{Lq 0}{Ploc 100 520}}
   {P CPU_FC2 {Pt "INPUT"}{Lq 0}{Ploc 100 500}}
   {P S100_WAI {Pt "INPUT"}{Lq 0}{Ploc 100 480}}
   {P S100_INT {Pt "INPUT"}{Lq 0}{Ploc 100 460}}
   {P MA3 {Pt "INPUT"}{Lq 0}{Ploc 100 440}}
   {P MA2 {Pt "INPUT"}{Lq 0}{Ploc 100 420}}
   {P IO_ADDRE {Pt "INPUT"}{Lq 0}{Ploc 100 400}}
   {P ROM_SEL {Pt "INPUT"}{Lq 0}{Ploc 100 380}}
   {P CPU_DS {Pt "INPUT"}{Lq 0}{Ploc 100 360}}
   {P INTA_COD {Pt "INPUT"}{Lq 0}{Ploc 100 340}}
   {P CPU_DBEN {Pt "INPUT"}{Lq 0}{Ploc 100 320}}
   {P CPU_RW {Pt "INPUT"}{Lq 0}{Ploc 100 300}}
   {P BOOT {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P CPU_ECS {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P DELAY_CL {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P S100_SEL {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P SIXTN {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P CPU_SIZ1 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P CPU_SIZ0 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P ANY_IPL {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P MA0 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P MA1 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P PHLDA {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P TMAX {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P PHI {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P MASTER_S {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P BE0 {Pt "I/O"}{Lq 0}{Ploc 360 20}}
   {P BE1 {Pt "I/O"}{Lq 0}{Ploc 360 40}}
   {P BE2 {Pt "I/O"}{Lq 0}{Ploc 360 60}}
   {P BE3 {Pt "I/O"}{Lq 0}{Ploc 360 80}}
   {P INACTIV {Pt "I/O"}{Lq 0}{Ploc 360 100}}
   {P S100_16_ {Pt "I/O"}{Lq 0}{Ploc 360 120}}
   {P S100_16 {Pt "I/O"}{Lq 0}{Ploc 360 140}}
   {P S100_8_ {Pt "I/O"}{Lq 0}{Ploc 360 160}}
   {P S100_8 {Pt "I/O"}{Lq 0}{Ploc 360 180}}
   {P S100_ROM {Pt "I/O"}{Lq 0}{Ploc 360 200}}
   {P DIAG_LED {Pt "I/O"}{Lq 0}{Ploc 360 220}}
   {P XFERI {Pt "I/O"}{Lq 0}{Ploc 360 240}}
   {P CPU_DS1 {Pt "I/O"}{Lq 0}{Ploc 360 260}}
   {P CPU_DS0 {Pt "I/O"}{Lq 0}{Ploc 360 280}}
   {P S100_8_O {Pt "I/O"}{Lq 0}{Ploc 360 300}}
   {P S100_8_I {Pt "I/O"}{Lq 0}{Ploc 360 320}}
   {P CPU_STER {Pt "I/O"}{Lq 0}{Ploc 360 340}}
   {P INACTIVA {Pt "I/O"}{Lq 0}{Ploc 360 360}}
   {P XFERII {Pt "I/O"}{Lq 0}{Ploc 360 380}}
   {P PSYNC_68 {Pt "I/O"}{Lq 0}{Ploc 360 400}}
   {P IO_OUT {Pt "I/O"}{Lq 0}{Ploc 360 420}}
   {P IO_IN {Pt "I/O"}{Lq 0}{Ploc 360 440}}
   {P MEM_WR {Pt "I/O"}{Lq 0}{Ploc 360 460}}
   {P MEM_RD {Pt "I/O"}{Lq 0}{Ploc 360 480}}
   {P DPWR {Pt "I/O"}{Lq 0}{Ploc 360 500}}
   {P PPDBIN {Pt "I/O"}{Lq 0}{Ploc 360 520}}
   {P CPU_AVEC {Pt "I/O"}{Lq 0}{Ploc 360 540}}
   {P INTA {Pt "I/O"}{Lq 0}{Ploc 360 560}}
   {P SXTRQ {Pt "I/O"}{Lq 0}{Ploc 360 580}}
   {P EXTENDED {Pt "I/O"}{Lq 0}{Ploc 360 600}}
   {P EXTENDE {Pt "I/O"}{Lq 0}{Ploc 360 620}}
   {P CPU_RESE {Pt "I/O"}{Lq 0}{Ploc 360 640}}
   {P CLK_68K {Pt "I/O"}{Lq 0}{Ploc 360 660}}
   {P HOLD {Pt "I/O"}{Lq 0}{Ploc 360 680}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 230 710}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 630}
   [Ts 15][Tj "RC"]
   {Pnl 120 590}
   {Pnl 120 570}
   {Pnl 120 550}
   {Pnl 120 530}
   {Pnl 120 510}
   {Pnl 120 490}
   {Pnl 120 470}
   {Pnl 120 450}
   {Pnl 120 430}
   {Pnl 120 410}
   {Pnl 120 390}
   {Pnl 120 370}
   {Pnl 120 350}
   {Pnl 120 330}
   {Pnl 120 310}
   {Pnl 120 290}
   {Pnl 120 270}
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 340 30}
   {Pnl 340 50}
   {Pnl 340 70}
   {Pnl 340 90}
   {Pnl 340 110}
   {Pnl 340 130}
   {Pnl 340 150}
   {Pnl 340 170}
   {Pnl 340 190}
   {Pnl 340 210}
   {Pnl 340 230}
   {Pnl 340 250}
   {Pnl 340 270}
   {Pnl 340 290}
   {Pnl 340 310}
   {Pnl 340 330}
   {Pnl 340 350}
   {Pnl 340 370}
   {Pnl 340 390}
   {Pnl 340 410}
   {Pnl 340 430}
   {Pnl 340 450}
   {Pnl 340 470}
   {Pnl 340 490}
   {Pnl 340 510}
   {Pnl 340 530}
   {Pnl 340 550}
   {Pnl 340 570}
   {Pnl 340 590}
   {Pnl 340 610}
   {Pnl 340 630}
   {Pnl 340 650}
   {Pnl 340 670}
   {Pnl 340 690}

   {Sd A 83 1 2 9 10 11 15 16 17 18 28 29 31 33 34 35 39 46 48 50 52 54 55 64 69 70 77 80 81 84 4 5 6 8 12 20 21 22 24 25 27 30 36 37 40 41 44 45 49 51 56 57 58 60 61 63 65 67 68 73 74 75 76 79}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 700 330 0}
   {L 130 620 100 620}
   {L 130 630 140 620 130 610}
   {L 130 580 100 580}
   {L 130 560 100 560}
   {L 130 540 100 540}
   {L 130 520 100 520}
   {L 130 500 100 500}
   {L 130 480 100 480}
   {L 130 460 100 460}
   {L 130 440 100 440}
   {L 130 420 100 420}
   {L 130 400 100 400}
   {L 130 380 100 380}
   {L 130 360 100 360}
   {L 130 340 100 340}
   {L 130 320 100 320}
   {L 130 300 100 300}
   {L 130 280 100 280}
   {L 130 260 100 260}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 330 20 360 20}
   {L 330 40 360 40}
   {L 330 60 360 60}
   {L 330 80 360 80}
   {L 330 100 360 100}
   {L 330 120 360 120}
   {L 330 140 360 140}
   {L 330 160 360 160}
   {L 330 180 360 180}
   {L 330 200 360 200}
   {L 330 220 360 220}
   {L 330 240 360 240}
   {L 330 260 360 260}
   {L 330 280 360 280}
   {L 330 300 360 300}
   {L 330 320 360 320}
   {L 330 340 360 340}
   {L 330 360 360 360}
   {L 330 380 360 380}
   {L 330 400 360 400}
   {L 330 420 360 420}
   {L 330 440 360 440}
   {L 330 460 360 460}
   {L 330 480 360 480}
   {L 330 500 360 500}
   {L 330 520 360 520}
   {L 330 540 360 540}
   {L 330 560 360 560}
   {L 330 580 360 580}
   {L 330 600 360 600}
   {L 330 620 360 620}
   {L 330 640 360 640}
   {L 330 660 360 660}
   {L 330 680 360 680}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "MASTER_C" 140 620}
   {T "MASTER_R" 140 580}
   {T "CPU_AS" 140 560}
   {T "CPU_FC0" 140 540}
   {T "CPU_FC1" 140 520}
   {T "CPU_FC2" 140 500}
   {T "S100_WAI" 140 480}
   {T "S100_INT" 140 460}
   {T "MA3" 140 440}
   {T "MA2" 140 420}
   {T "IO_ADDRE" 140 400}
   {T "ROM_SEL" 140 380}
   {T "CPU_DS" 140 360}
   {T "INTA_COD" 140 340}
   {T "CPU_DBEN" 140 320}
   {T "CPU_RW" 140 300}
   {T "BOOT" 140 280}
   {T "CPU_ECS" 140 260}
   {T "DELAY_CL" 140 240}
   {T "S100_SEL" 140 220}
   {T "SIXTN" 140 200}
   {T "CPU_SIZ1" 140 180}
   {T "CPU_SIZ0" 140 160}
   {T "ANY_IPL" 140 140}
   {T "MA0" 140 120}
   {T "MA1" 140 100}
   {T "PHLDA" 140 80}
   {T "TMAX" 140 60}
   {T "PHI" 140 40}
   {T "MASTER_S" 140 20}
   [Tj "RC"]
   {T "BE0" 320 20}
   {T "BE1" 320 40}
   {T "BE2" 320 60}
   {T "BE3" 320 80}
   {T "INACTIV" 320 100}
   {T "S100_16_" 320 120}
   {T "S100_16" 320 140}
   {T "S100_8_" 320 160}
   {T "S100_8" 320 180}
   {T "S100_ROM" 320 200}
   {T "DIAG_LED" 320 220}
   {T "XFERI" 320 240}
   {T "CPU_DS1" 320 260}
   {T "CPU_DS0" 320 280}
   {T "S100_8_O" 320 300}
   {T "S100_8_I" 320 320}
   {T "CPU_STER" 320 340}
   {T "INACTIVA" 320 360}
   {T "XFERII" 320 380}
   {T "PSYNC_68" 320 400}
   {T "IO_OUT" 320 420}
   {T "IO_IN" 320 440}
   {T "MEM_WR" 320 460}
   {T "MEM_RD" 320 480}
   {T "DPWR" 320 500}
   {T "PPDBIN" 320 520}
   {T "CPU_AVEC" 320 540}
   {T "INTA" 320 560}
   {T "SXTRQ" 320 580}
   {T "EXTENDED" 320 600}
   {T "EXTENDE" 320 620}
   {T "CPU_RESE" 320 640}
   {T "CLK_68K" 320 660}
   {T "HOLD" 320 680}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "F1508ISPPLCC84" 230 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\WINCUPL\S100_CPLD'S\64030\68030_WEB\68030 230 700}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N MASTER_C
   }
   {N MASTER_R
   }
   {N CPU_AS
   }
   {N CPU_FC0
   }
   {N CPU_FC1
   }
   {N CPU_FC2
   }
   {N S100_WAI
   }
   {N S100_INT
   }
   {N MA3
   }
   {N MA2
   }
   {N IO_ADDRE
   }
   {N ROM_SEL
   }
   {N CPU_DS
   }
   {N INTA_COD
   }
   {N CPU_DBEN
   }
   {N CPU_RW
   }
   {N BOOT
   }
   {N CPU_ECS
   }
   {N DELAY_CL
   }
   {N S100_SEL
   }
   {N SIXTN
   }
   {N CPU_SIZ1
   }
   {N CPU_SIZ0
   }
   {N ANY_IPL
   }
   {N MA0
   }
   {N MA1
   }
   {N PHLDA
   }
   {N TMAX
   }
   {N PHI
   }
   {N MASTER_S
   }
   {N BE0
   }
   {N BE1
   }
   {N BE2
   }
   {N BE3
   }
   {N INACTIV
   }
   {N S100_16_
   }
   {N S100_16
   }
   {N S100_8_
   }
   {N S100_8
   }
   {N S100_ROM
   }
   {N DIAG_LED
   }
   {N XFERI
   }
   {N CPU_DS1
   }
   {N CPU_DS0
   }
   {N S100_8_O
   }
   {N S100_8_I
   }
   {N CPU_STER
   }
   {N INACTIVA
   }
   {N XFERII
   }
   {N PSYNC_68
   }
   {N IO_OUT
   }
   {N IO_IN
   }
   {N MEM_WR
   }
   {N MEM_RD
   }
   {N DPWR
   }
   {N PPDBIN
   }
   {N CPU_AVEC
   }
   {N INTA
   }
   {N SXTRQ
   }
   {N EXTENDED
   }
   {N EXTENDE
   }
   {N CPU_RESE
   }
   {N CLK_68K
   }
   {N HOLD
   }
  }

  {SUBCOMP
  }
 }
}
