// Seed: 3503102148
module module_0 (
    output tri id_0,
    output supply1 id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri0 id_4
);
  wire id_6;
  wire id_7 = id_7;
endmodule : id_8
module module_1 (
    output tri0  id_0,
    input  tri1  id_1,
    output tri0  id_2,
    output tri1  id_3,
    input  wire  id_4,
    output tri   id_5,
    output tri1  id_6,
    input  tri   id_7,
    input  uwire id_8,
    output tri0  id_9
);
  wire id_11;
  module_0(
      id_2, id_3, id_1, id_9, id_7
  );
  wire id_12;
endmodule
