{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664767936016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664767936016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 03 11:32:15 2022 " "Processing started: Mon Oct 03 11:32:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664767936016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664767936016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664767936016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664767936316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664767936316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664767943583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664767943583 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier " "Elaborating entity \"multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_TOO_MANY_NAMES" "S\[1\] a\[0\] " "Node line contains \"S\[1\]\" and \"a\[0\]\", but may be named only once" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 208 912 944 208 "" "" } { 152 912 912 208 "" "" } { 136 760 912 153 "S\[0\]" "" } { 152 760 888 169 "S\[1\]" "" } { 152 760 760 168 "" "" } { 168 888 888 384 "" "" } { 384 656 888 384 "" "" } { 384 656 656 464 "" "" } { 448 656 718 465 "A\[0\]" "" } { 160 760 872 177 "S\[2\]" "" } { 176 872 872 376 "" "" } { 168 760 760 176 "" "" } { 376 640 872 376 "" "" } { 376 640 640 488 "" "" } { 472 640 718 489 "A\[1\]" "" } { 168 760 864 185 "S\[3\]" "" } { 184 864 864 368 "" "" } { 176 760 760 184 "" "" } { 184 760 760 192 "" "" } { 368 624 864 368 "" "" } { 368 624 624 504 "" "" } { 488 624 718 505 "A\[2\]" "" } { 440 712 712 464 "" "" } { 464 712 712 488 "" "" } { 488 712 712 504 "" "" } { 424 666 712 441 "A\[3\]" "" } { 392 696 696 440 "" "" } { 392 664 696 392 "" "" } } } }  } 0 275036 "Node line contains \"%1!s!\" and \"%2!s!\", but may be named only once" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_TOO_MANY_NAMES" "S\[2\] a\[1\] " "Node line contains \"S\[2\]\" and \"a\[1\]\", but may be named only once" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 208 912 944 208 "" "" } { 152 912 912 208 "" "" } { 136 760 912 153 "S\[0\]" "" } { 152 760 888 169 "S\[1\]" "" } { 152 760 760 168 "" "" } { 168 888 888 384 "" "" } { 384 656 888 384 "" "" } { 384 656 656 464 "" "" } { 448 656 718 465 "A\[0\]" "" } { 160 760 872 177 "S\[2\]" "" } { 176 872 872 376 "" "" } { 168 760 760 176 "" "" } { 376 640 872 376 "" "" } { 376 640 640 488 "" "" } { 472 640 718 489 "A\[1\]" "" } { 168 760 864 185 "S\[3\]" "" } { 184 864 864 368 "" "" } { 176 760 760 184 "" "" } { 184 760 760 192 "" "" } { 368 624 864 368 "" "" } { 368 624 624 504 "" "" } { 488 624 718 505 "A\[2\]" "" } { 440 712 712 464 "" "" } { 464 712 712 488 "" "" } { 488 712 712 504 "" "" } { 424 666 712 441 "A\[3\]" "" } { 392 696 696 440 "" "" } { 392 664 696 392 "" "" } } } }  } 0 275036 "Node line contains \"%1!s!\" and \"%2!s!\", but may be named only once" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_TOO_MANY_NAMES" "S\[3\] a\[2\] " "Node line contains \"S\[3\]\" and \"a\[2\]\", but may be named only once" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 208 912 944 208 "" "" } { 152 912 912 208 "" "" } { 136 760 912 153 "S\[0\]" "" } { 152 760 888 169 "S\[1\]" "" } { 152 760 760 168 "" "" } { 168 888 888 384 "" "" } { 384 656 888 384 "" "" } { 384 656 656 464 "" "" } { 448 656 718 465 "A\[0\]" "" } { 160 760 872 177 "S\[2\]" "" } { 176 872 872 376 "" "" } { 168 760 760 176 "" "" } { 376 640 872 376 "" "" } { 376 640 640 488 "" "" } { 472 640 718 489 "A\[1\]" "" } { 168 760 864 185 "S\[3\]" "" } { 184 864 864 368 "" "" } { 176 760 760 184 "" "" } { 184 760 760 192 "" "" } { 368 624 864 368 "" "" } { 368 624 624 504 "" "" } { 488 624 718 505 "A\[2\]" "" } { 440 712 712 464 "" "" } { 464 712 712 488 "" "" } { 488 712 712 504 "" "" } { 424 666 712 441 "A\[3\]" "" } { 392 696 696 440 "" "" } { 392 664 696 392 "" "" } } } }  } 0 275036 "Node line contains \"%1!s!\" and \"%2!s!\", but may be named only once" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_NO_NAME_FOUND_FOR_BUS" "" "Can't find name for bus" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 208 912 944 208 "" "" } { 152 912 912 208 "" "" } { 136 760 912 153 "S\[0\]" "" } { 152 760 888 169 "S\[1\]" "" } { 152 760 760 168 "" "" } { 168 888 888 384 "" "" } { 384 656 888 384 "" "" } { 384 656 656 464 "" "" } { 448 656 718 465 "A\[0\]" "" } { 160 760 872 177 "S\[2\]" "" } { 176 872 872 376 "" "" } { 168 760 760 176 "" "" } { 376 640 872 376 "" "" } { 376 640 640 488 "" "" } { 472 640 718 489 "A\[1\]" "" } { 168 760 864 185 "S\[3\]" "" } { 184 864 864 368 "" "" } { 176 760 760 184 "" "" } { 184 760 760 192 "" "" } { 368 624 864 368 "" "" } { 368 624 624 504 "" "" } { 488 624 718 505 "A\[2\]" "" } { 440 712 712 464 "" "" } { 464 712 712 488 "" "" } { 488 712 712 504 "" "" } { 424 666 712 441 "A\[3\]" "" } { 392 696 696 440 "" "" } { 392 664 696 392 "" "" } } } }  } 0 275033 "Can't find name for bus" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_NO_NAME_FOUND_FOR_BUS" "" "Can't find name for bus" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 424 792 944 441 "S\[0\]" "" } { 432 792 944 449 "S\[1\]" "" } { 448 944 944 464 "" "" } { 440 792 792 448 "" "" } { 440 792 928 457 "S\[2\]" "" } { 448 792 792 456 "" "" } { 456 928 928 488 "" "" } { 488 928 944 488 "" "" } { 448 792 920 465 "S\[3\]" "" } { 464 920 920 512 "" "" } { 456 792 792 464 "" "" } { 464 792 792 472 "" "" } { 512 920 944 512 "" "" } } } }  } 0 275033 "Can't find name for bus" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_NO_NAME_FOUND_FOR_BUS" "" "Can't find name for bus" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 192 656 686 209 "A\[1\]" "" } { 208 656 686 225 "A\[2\]" "" } { 224 640 672 241 "A\[3\]" "" } { 224 672 672 240 "" "" } { 168 656 686 185 "A\[0\]" "" } { 184 672 672 208 "" "" } { 208 672 672 224 "" "" } { 224 672 680 224 "" "" } } } }  } 0 275033 "Can't find name for bus" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"b\[3\]\" " "Signal \"b\[3\]\" drives an input pin" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 256 680 680 272 "" "" } { 272 680 680 296 "" "" } { 296 680 680 320 "" "" } { 320 680 680 344 "" "" } { 256 472 680 273 "B\[0\]" "" } { 280 392 680 297 "B\[1\]" "" } { 304 312 680 321 "B\[2\]" "" } { 328 224 686 345 "B\[3\]" "" } { 184 472 472 272 "<<__\$DEF_ALIAS20467>>" "" } { 184 392 392 296 "<<__\$DEF_ALIAS20469>>" "" } { 184 312 312 320 "<<__\$DEF_ALIAS20471>>" "" } { 184 224 224 344 "<<__\$DEF_ALIAS20473>>" "" } { 120 200 248 184 "inst16" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"b\[2\]\" " "Signal \"b\[2\]\" drives an input pin" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 256 680 680 272 "" "" } { 272 680 680 296 "" "" } { 296 680 680 320 "" "" } { 320 680 680 344 "" "" } { 256 472 680 273 "B\[0\]" "" } { 280 392 680 297 "B\[1\]" "" } { 304 312 680 321 "B\[2\]" "" } { 328 224 686 345 "B\[3\]" "" } { 184 472 472 272 "<<__\$DEF_ALIAS20467>>" "" } { 184 392 392 296 "<<__\$DEF_ALIAS20469>>" "" } { 184 312 312 320 "<<__\$DEF_ALIAS20471>>" "" } { 184 224 224 344 "<<__\$DEF_ALIAS20473>>" "" } { 120 288 336 184 "inst15" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"b\[1\]\" " "Signal \"b\[1\]\" drives an input pin" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 256 680 680 272 "" "" } { 272 680 680 296 "" "" } { 296 680 680 320 "" "" } { 320 680 680 344 "" "" } { 256 472 680 273 "B\[0\]" "" } { 280 392 680 297 "B\[1\]" "" } { 304 312 680 321 "B\[2\]" "" } { 328 224 686 345 "B\[3\]" "" } { 184 472 472 272 "<<__\$DEF_ALIAS20467>>" "" } { 184 392 392 296 "<<__\$DEF_ALIAS20469>>" "" } { 184 312 312 320 "<<__\$DEF_ALIAS20471>>" "" } { 184 224 224 344 "<<__\$DEF_ALIAS20473>>" "" } { 120 368 416 184 "inst14" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"b\[0\]\" " "Signal \"b\[0\]\" drives an input pin" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 256 680 680 272 "" "" } { 272 680 680 296 "" "" } { 296 680 680 320 "" "" } { 320 680 680 344 "" "" } { 256 472 680 273 "B\[0\]" "" } { 280 392 680 297 "B\[1\]" "" } { 304 312 680 321 "B\[2\]" "" } { 328 224 686 345 "B\[3\]" "" } { 184 472 472 272 "<<__\$DEF_ALIAS20467>>" "" } { 184 392 392 296 "<<__\$DEF_ALIAS20469>>" "" } { 184 312 312 320 "<<__\$DEF_ALIAS20471>>" "" } { 184 224 224 344 "<<__\$DEF_ALIAS20473>>" "" } { 120 448 496 184 "inst13" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_NO_NAME_FOUND_FOR_BUS" "" "Can't find name for bus" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 256 680 680 272 "" "" } { 272 680 680 296 "" "" } { 296 680 680 320 "" "" } { 320 680 680 344 "" "" } { 256 472 680 273 "B\[0\]" "" } { 280 392 680 297 "B\[1\]" "" } { 304 312 680 321 "B\[2\]" "" } { 328 224 686 345 "B\[3\]" "" } { 184 472 472 272 "<<__\$DEF_ALIAS20467>>" "" } { 184 392 392 296 "<<__\$DEF_ALIAS20469>>" "" } { 184 312 312 320 "<<__\$DEF_ALIAS20471>>" "" } { 184 224 224 344 "<<__\$DEF_ALIAS20473>>" "" } } } }  } 0 275033 "Can't find name for bus" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"a\[0\]\" " "Signal \"a\[0\]\" drives an input pin" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 117 824 841 144 "A\[0\]" "" } { 56 816 864 120 "inst3" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"a\[1\]\" " "Signal \"a\[1\]\" drives an input pin" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 117 744 761 144 "A\[1\]" "" } { 56 736 784 120 "inst4" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"a\[2\]\" " "Signal \"a\[2\]\" drives an input pin" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 117 656 673 144 "A\[2\]" "" } { 56 648 696 120 "inst5" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"b\[0\]\" " "Signal \"b\[0\]\" drives an input pin" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 528 128 712 545 "B\[0\]" "" } { 552 48 712 569 "B\[1\]" "" } { 576 -32 712 593 "B\[2\]" "" } { 608 -120 712 625 "B\[3\]" "" } { 536 712 712 544 "" "" } { 544 712 712 568 "" "" } { 568 712 712 592 "" "" } { 592 712 712 624 "" "" } { 464 128 128 544 "<<__\$DEF_ALIAS20459>>" "" } { 464 48 48 568 "<<__\$DEF_ALIAS20461>>" "" } { 464 -32 -32 592 "<<__\$DEF_ALIAS20463>>" "" } { 464 -120 -120 624 "<<__\$DEF_ALIAS20465>>" "" } { 400 104 152 464 "inst6" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"b\[1\]\" " "Signal \"b\[1\]\" drives an input pin" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 528 128 712 545 "B\[0\]" "" } { 552 48 712 569 "B\[1\]" "" } { 576 -32 712 593 "B\[2\]" "" } { 608 -120 712 625 "B\[3\]" "" } { 536 712 712 544 "" "" } { 544 712 712 568 "" "" } { 568 712 712 592 "" "" } { 592 712 712 624 "" "" } { 464 128 128 544 "<<__\$DEF_ALIAS20459>>" "" } { 464 48 48 568 "<<__\$DEF_ALIAS20461>>" "" } { 464 -32 -32 592 "<<__\$DEF_ALIAS20463>>" "" } { 464 -120 -120 624 "<<__\$DEF_ALIAS20465>>" "" } { 400 24 72 464 "inst7" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"b\[2\]\" " "Signal \"b\[2\]\" drives an input pin" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 528 128 712 545 "B\[0\]" "" } { 552 48 712 569 "B\[1\]" "" } { 576 -32 712 593 "B\[2\]" "" } { 608 -120 712 625 "B\[3\]" "" } { 536 712 712 544 "" "" } { 544 712 712 568 "" "" } { 568 712 712 592 "" "" } { 592 712 712 624 "" "" } { 464 128 128 544 "<<__\$DEF_ALIAS20459>>" "" } { 464 48 48 568 "<<__\$DEF_ALIAS20461>>" "" } { 464 -32 -32 592 "<<__\$DEF_ALIAS20463>>" "" } { 464 -120 -120 624 "<<__\$DEF_ALIAS20465>>" "" } { 400 -56 -8 464 "inst8" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"b\[3\]\" " "Signal \"b\[3\]\" drives an input pin" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 528 128 712 545 "B\[0\]" "" } { 552 48 712 569 "B\[1\]" "" } { 576 -32 712 593 "B\[2\]" "" } { 608 -120 712 625 "B\[3\]" "" } { 536 712 712 544 "" "" } { 544 712 712 568 "" "" } { 568 712 712 592 "" "" } { 592 712 712 624 "" "" } { 464 128 128 544 "<<__\$DEF_ALIAS20459>>" "" } { 464 48 48 568 "<<__\$DEF_ALIAS20461>>" "" } { 464 -32 -32 592 "<<__\$DEF_ALIAS20463>>" "" } { 464 -120 -120 624 "<<__\$DEF_ALIAS20465>>" "" } { 400 -144 -96 464 "inst9" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EGDFX_NO_NAME_FOUND_FOR_BUS" "" "Can't find name for bus" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/multiplier.bdf" { { 528 128 712 545 "B\[0\]" "" } { 552 48 712 569 "B\[1\]" "" } { 576 -32 712 593 "B\[2\]" "" } { 608 -120 712 625 "B\[3\]" "" } { 536 712 712 544 "" "" } { 544 712 712 568 "" "" } { 568 712 712 592 "" "" } { 592 712 712 624 "" "" } { 464 128 128 544 "<<__\$DEF_ALIAS20459>>" "" } { 464 48 48 568 "<<__\$DEF_ALIAS20461>>" "" } { 464 -32 -32 592 "<<__\$DEF_ALIAS20463>>" "" } { 464 -120 -120 624 "<<__\$DEF_ALIAS20465>>" "" } } } }  } 0 275033 "Can't find name for bus" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664767943602 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664767943646 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 03 11:32:23 2022 " "Processing ended: Mon Oct 03 11:32:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664767943646 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664767943646 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664767943646 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664767943646 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 1  " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664767952378 ""}
