Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar 12 15:34:59 2023
| Host         : KAJ-MAIN running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 99
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 3          |
| TIMING-16 | Warning  | Large setup violation        | 96         |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -5.141 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -5.150 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -5.158 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -5.160 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -5.162 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -5.180 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -5.189 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -5.287 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -5.306 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -5.316 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -5.321 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -5.500 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -5.503 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -5.513 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -5.517 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -5.517 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -5.536 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg/B[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -5.536 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg/B[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -5.536 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg/B[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -5.677 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg/B[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -5.677 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg/B[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -5.678 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg/B[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -5.687 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -5.727 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg/B[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -5.727 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg/B[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -5.727 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg/B[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -5.727 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg/B[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -5.727 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg/B[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -5.823 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg/B[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -5.831 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg/B[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -5.867 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg/B[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -5.922 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/A[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -5.922 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/A[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -5.922 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/A[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -5.922 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/A[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -5.922 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/A[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -5.922 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/A[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -5.922 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/A[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -5.923 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/A[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -5.923 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/A[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -5.923 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/A[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -5.923 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/A[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -5.923 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/A[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -5.923 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/A[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -6.000 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/A[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -6.009 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/A[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -6.064 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/A[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -6.082 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/A[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[17] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[18] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[19] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[20] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[21] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[22] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[23] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[24] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[25] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[26] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[27] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[28] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[29] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[30] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[31] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[32] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[33] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[34] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[35] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[36] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[37] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[38] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[39] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[40] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[41] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[42] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[43] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[44] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[45] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[46] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[47] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -6.099 ns between design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_fpga_0) and design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/hps_0/temp_reg__0/PCIN[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


