
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/common_network.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/common_network.v' to AST representation.
Generating RTLIL representation for module `\common_network'.
Generating RTLIL representation for module `\node'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: node                
root of   1 design levels: common_network      
Automatically selected common_network as design top module.

2.2. Analyzing design hierarchy..
Top module:  \common_network
Used module:     \node
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Generating RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Parameter \DATA_WIDTH = 8
Parameter \LOW_MUX = 1
Parameter \HI_MUX = 1
Found cached RTLIL representation for module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.

2.4. Analyzing design hierarchy..
Top module:  \common_network
Used module:     $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node

2.5. Analyzing design hierarchy..
Top module:  \common_network
Used module:     $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node
Removing unused module `\node'.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/common_network.v:264$6'.
Cleaned up 4 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/common_network.v:264$6 in module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/common_network.v:264$6 in module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/common_network.v:254$4 in module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
Removed a total of 1 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 3 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/common_network.v:264$6'.
     1/6: $3\data_hi[7:0]
     2/6: $3\data_lo[7:0]
     3/6: $2\data_hi[7:0]
     4/6: $2\data_lo[7:0]
     5/6: $1\data_hi[7:0]
     6/6: $1\data_lo[7:0]
Creating decoders for process `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/common_network.v:254$4'.
     1/1: $1\sel0[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.\data_hi' from process `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/common_network.v:264$6'.
No latch inferred for signal `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.\data_lo' from process `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/common_network.v:264$6'.
No latch inferred for signal `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.\sel0' from process `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/common_network.v:254$4'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/common_network.v:264$6'.
Removing empty process `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/common_network.v:264$6'.
Found and cleaned up 1 empty switch in `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/common_network.v:254$4'.
Removing empty process `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/common_network.v:254$4'.
Cleaned up 2 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
<suppressed ~10 debug messages>
Optimizing module common_network.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
Optimizing module common_network.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Finding identical cells in module `\common_network'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$15.
    dead port 2/2 on $mux $procmux$12.
    dead port 1/2 on $mux $procmux$9.
    dead port 1/2 on $mux $procmux$7.
Running muxtree optimizer on module \common_network..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 4 multiplexer ports.
<suppressed ~3 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
  Optimizing cells in module \common_network.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Finding identical cells in module `\common_network'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node..
Finding unused cells or wires in module \common_network..
Removed 0 unused cells and 28 unused wires.
<suppressed ~3 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
Optimizing module common_network.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \common_network..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
  Optimizing cells in module \common_network.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node'.
Finding identical cells in module `\common_network'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node..
Finding unused cells or wires in module \common_network..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node.
Optimizing module common_network.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node ===

   Number of wires:                  6
   Number of wire bits:             34
   Number of public wires:           5
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $lt                             8
     $mux                            1
     $pmux                          16

=== common_network ===

   Number of wires:                 48
   Number of wire bits:            384
   Number of public wires:          48
   Number of public wire bits:     384
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12

=== design hierarchy ===

   common_network                    1
     $paramod$bc2b59cc7c1bbcd9d1df4577f25bb1fb79978649\node      0

   Number of wires:                 48
   Number of wire bits:            384
   Number of public wires:          48
   Number of public wire bits:     384
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12

End of script. Logfile hash: 6b38dfe5c5, CPU: user 0.03s system 0.00s, MEM: 11.93 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 28% 2x opt_clean (0 sec), 14% 4x opt_expr (0 sec), ...
