Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Thu Apr 05 00:13:51 2018
| Host             : Samyak running 64-bit major release  (build 9200)
| Command          : 
| Design           : main
| Device           : xc7a35ticpg236-1L
| Design State     : Routed
| Grade            : industrial
| Process          : typical
| Characterization : Advance
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 14.293 |
| Dynamic (W)              | 14.127 |
| Device Static (W)        | 0.166  |
| Effective TJA (C/W)      | 5.0    |
| Max Ambient (C)          | 28.5   |
| Junction Temperature (C) | 96.5   |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.949 |    12586 |       --- |             --- |
|   LUT as Logic           |     1.867 |     3556 |     20800 |           17.09 |
|   F7/F8 Muxes            |     0.028 |     1128 |     32600 |            3.46 |
|   Register               |     0.020 |     7380 |     41600 |           17.74 |
|   CARRY4                 |     0.015 |       11 |      8150 |            0.13 |
|   BUFG                   |     0.010 |        2 |        32 |            6.25 |
|   LUT as Distributed RAM |     0.008 |        6 |      9600 |            0.06 |
|   Others                 |     0.000 |        7 |       --- |             --- |
| Signals                  |     3.230 |    10148 |       --- |             --- |
| Block RAM                |     0.170 |        1 |        50 |            2.00 |
| I/O                      |     8.778 |       16 |       106 |           15.09 |
| Static Power             |     0.166 |          |           |                 |
| Total                    |    14.293 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     5.726 |       5.638 |      0.087 |
| Vccaux    |       1.800 |     0.346 |       0.321 |      0.025 |
| Vcco33    |       3.300 |     2.480 |       2.479 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.014 |       0.012 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| main                    |    14.127 |
|   hitmiss1_reg_0_31_0_0 |     0.008 |
|   hitmiss1_reg_0_31_1_1 |     0.006 |
|   hitmiss1_reg_0_31_2_2 |     0.009 |
|   hitmiss1_reg_0_31_3_3 |     0.010 |
|   hitmiss1_reg_0_31_4_4 |     0.009 |
|   hitmiss1_reg_0_31_5_5 |     0.007 |
|   receive_data          |     1.052 |
|   send_data             |     0.164 |
+-------------------------+-----------+


