// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1_HH_
#define _conv_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "top_net_fadd_32nsbkb.h"
#include "top_net_fmul_32nscud.h"
#include "conv_1_c1_weight.h"
#include "conv_1_c1_bias.h"

namespace ap_rtl {

struct conv_1 : public sc_module {
    // Port declarations 56
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_in_r_AWVALID;
    sc_in< sc_logic > m_axi_in_r_AWREADY;
    sc_out< sc_lv<32> > m_axi_in_r_AWADDR;
    sc_out< sc_lv<1> > m_axi_in_r_AWID;
    sc_out< sc_lv<32> > m_axi_in_r_AWLEN;
    sc_out< sc_lv<3> > m_axi_in_r_AWSIZE;
    sc_out< sc_lv<2> > m_axi_in_r_AWBURST;
    sc_out< sc_lv<2> > m_axi_in_r_AWLOCK;
    sc_out< sc_lv<4> > m_axi_in_r_AWCACHE;
    sc_out< sc_lv<3> > m_axi_in_r_AWPROT;
    sc_out< sc_lv<4> > m_axi_in_r_AWQOS;
    sc_out< sc_lv<4> > m_axi_in_r_AWREGION;
    sc_out< sc_lv<1> > m_axi_in_r_AWUSER;
    sc_out< sc_logic > m_axi_in_r_WVALID;
    sc_in< sc_logic > m_axi_in_r_WREADY;
    sc_out< sc_lv<32> > m_axi_in_r_WDATA;
    sc_out< sc_lv<4> > m_axi_in_r_WSTRB;
    sc_out< sc_logic > m_axi_in_r_WLAST;
    sc_out< sc_lv<1> > m_axi_in_r_WID;
    sc_out< sc_lv<1> > m_axi_in_r_WUSER;
    sc_out< sc_logic > m_axi_in_r_ARVALID;
    sc_in< sc_logic > m_axi_in_r_ARREADY;
    sc_out< sc_lv<32> > m_axi_in_r_ARADDR;
    sc_out< sc_lv<1> > m_axi_in_r_ARID;
    sc_out< sc_lv<32> > m_axi_in_r_ARLEN;
    sc_out< sc_lv<3> > m_axi_in_r_ARSIZE;
    sc_out< sc_lv<2> > m_axi_in_r_ARBURST;
    sc_out< sc_lv<2> > m_axi_in_r_ARLOCK;
    sc_out< sc_lv<4> > m_axi_in_r_ARCACHE;
    sc_out< sc_lv<3> > m_axi_in_r_ARPROT;
    sc_out< sc_lv<4> > m_axi_in_r_ARQOS;
    sc_out< sc_lv<4> > m_axi_in_r_ARREGION;
    sc_out< sc_lv<1> > m_axi_in_r_ARUSER;
    sc_in< sc_logic > m_axi_in_r_RVALID;
    sc_out< sc_logic > m_axi_in_r_RREADY;
    sc_in< sc_lv<32> > m_axi_in_r_RDATA;
    sc_in< sc_logic > m_axi_in_r_RLAST;
    sc_in< sc_lv<1> > m_axi_in_r_RID;
    sc_in< sc_lv<1> > m_axi_in_r_RUSER;
    sc_in< sc_lv<2> > m_axi_in_r_RRESP;
    sc_in< sc_logic > m_axi_in_r_BVALID;
    sc_out< sc_logic > m_axi_in_r_BREADY;
    sc_in< sc_lv<2> > m_axi_in_r_BRESP;
    sc_in< sc_lv<1> > m_axi_in_r_BID;
    sc_in< sc_lv<1> > m_axi_in_r_BUSER;
    sc_in< sc_lv<30> > in_offset;
    sc_out< sc_lv<13> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<32> > output_r_d0;


    // Module declarations
    conv_1(sc_module_name name);
    SC_HAS_PROCESS(conv_1);

    ~conv_1();

    sc_trace_file* mVcdFile;

    conv_1_c1_weight* c1_weight_U;
    conv_1_c1_bias* c1_bias_U;
    top_net_fadd_32nsbkb<1,1,32,32,32>* top_net_fadd_32nsbkb_U1;
    top_net_fmul_32nscud<1,1,32,32,32>* top_net_fmul_32nscud_U2;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > c1_weight_address0;
    sc_signal< sc_logic > c1_weight_ce0;
    sc_signal< sc_lv<32> > c1_weight_q0;
    sc_signal< sc_lv<3> > c1_bias_address0;
    sc_signal< sc_logic > c1_bias_ce0;
    sc_signal< sc_lv<32> > c1_bias_q0;
    sc_signal< sc_logic > in_r_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten10_reg_1334;
    sc_signal< sc_lv<1> > or_cond2_reg_1364;
    sc_signal< sc_logic > in_r_blk_n_R;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<1> > exitcond_flatten10_reg_1334_pp0_iter7_reg;
    sc_signal< sc_lv<1> > or_cond2_reg_1364_pp0_iter7_reg;
    sc_signal< sc_lv<5> > indvar_flatten8_reg_243;
    sc_signal< sc_lv<1> > cin_reg_254;
    sc_signal< sc_lv<6> > indvar_flatten_reg_265;
    sc_signal< sc_lv<3> > y_reg_276;
    sc_signal< sc_lv<32> > output_buffer_2_reg_287;
    sc_signal< sc_lv<3> > x_reg_299;
    sc_signal< sc_lv<33> > sext_cast_fu_334_p1;
    sc_signal< sc_lv<33> > sext_cast_reg_1255;
    sc_signal< sc_lv<13> > indvar_flatten_next1_5_fu_410_p2;
    sc_signal< sc_lv<13> > indvar_flatten_next1_5_reg_1263;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > exitcond_flatten9_fu_416_p2;
    sc_signal< sc_lv<1> > exitcond_flatten9_reg_1268;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_404_p2;
    sc_signal< sc_lv<3> > c1_bias_load_mid2_v_fu_474_p3;
    sc_signal< sc_lv<3> > c1_bias_load_mid2_v_reg_1273;
    sc_signal< sc_lv<5> > w_mid2_fu_551_p3;
    sc_signal< sc_lv<5> > w_mid2_reg_1285;
    sc_signal< sc_lv<5> > h_cast_mid2_fu_563_p3;
    sc_signal< sc_lv<5> > h_cast_mid2_reg_1292;
    sc_signal< sc_lv<14> > tmp_46_mid2_fu_603_p3;
    sc_signal< sc_lv<14> > tmp_46_mid2_reg_1298;
    sc_signal< sc_lv<32> > c1_bias_load_reg_1303;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<6> > h_cast_mid2_cast_fu_611_p1;
    sc_signal< sc_lv<6> > h_cast_mid2_cast_reg_1308;
    sc_signal< sc_lv<14> > w_cast3_fu_614_p1;
    sc_signal< sc_lv<14> > w_cast3_reg_1314;
    sc_signal< sc_lv<6> > w_cast_fu_617_p1;
    sc_signal< sc_lv<6> > w_cast_reg_1319;
    sc_signal< sc_lv<6> > yi_mid_fu_620_p2;
    sc_signal< sc_lv<6> > yi_mid_reg_1324;
    sc_signal< sc_lv<1> > tmp6_mid_fu_646_p2;
    sc_signal< sc_lv<1> > tmp6_mid_reg_1329;
    sc_signal< sc_lv<1> > exitcond_flatten10_fu_770_p2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_in_r_ARREADY;
    sc_signal< bool > ap_predicate_op184_readreq_state5;
    sc_signal< bool > ap_block_state5_io;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter7;
    sc_signal< bool > ap_predicate_op195_read_state12;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten10_reg_1334_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten10_reg_1334_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_flatten10_reg_1334_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_flatten10_reg_1334_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_flatten10_reg_1334_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_flatten10_reg_1334_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_flatten10_reg_1334_pp0_iter8_reg;
    sc_signal< sc_lv<5> > indvar_flatten_next1_fu_776_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_52_cast_mid2_fu_810_p3;
    sc_signal< sc_lv<1> > tmp_52_cast_mid2_reg_1343;
    sc_signal< sc_lv<3> > x_mid2_fu_949_p3;
    sc_signal< sc_lv<3> > x_mid2_reg_1348;
    sc_signal< sc_lv<3> > x_mid2_reg_1348_pp0_iter1_reg;
    sc_signal< sc_lv<3> > x_mid2_reg_1348_pp0_iter2_reg;
    sc_signal< sc_lv<3> > x_mid2_reg_1348_pp0_iter3_reg;
    sc_signal< sc_lv<3> > x_mid2_reg_1348_pp0_iter4_reg;
    sc_signal< sc_lv<3> > x_mid2_reg_1348_pp0_iter5_reg;
    sc_signal< sc_lv<3> > x_mid2_reg_1348_pp0_iter6_reg;
    sc_signal< sc_lv<3> > x_mid2_reg_1348_pp0_iter7_reg;
    sc_signal< sc_lv<5> > tmp_cast9_mid2_v_fu_1052_p3;
    sc_signal< sc_lv<5> > tmp_cast9_mid2_v_reg_1353;
    sc_signal< sc_lv<5> > tmp_cast9_mid2_v_reg_1353_pp0_iter1_reg;
    sc_signal< sc_lv<5> > tmp_cast9_mid2_v_reg_1353_pp0_iter2_reg;
    sc_signal< sc_lv<5> > tmp_cast9_mid2_v_reg_1353_pp0_iter3_reg;
    sc_signal< sc_lv<5> > tmp_cast9_mid2_v_reg_1353_pp0_iter4_reg;
    sc_signal< sc_lv<5> > tmp_cast9_mid2_v_reg_1353_pp0_iter5_reg;
    sc_signal< sc_lv<5> > tmp_cast9_mid2_v_reg_1353_pp0_iter6_reg;
    sc_signal< sc_lv<5> > tmp_cast9_mid2_v_reg_1353_pp0_iter7_reg;
    sc_signal< sc_lv<3> > y_mid2_fu_1074_p3;
    sc_signal< sc_lv<1> > or_cond2_fu_1127_p2;
    sc_signal< sc_lv<1> > or_cond2_reg_1364_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_cond2_reg_1364_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_cond2_reg_1364_pp0_iter3_reg;
    sc_signal< sc_lv<1> > or_cond2_reg_1364_pp0_iter4_reg;
    sc_signal< sc_lv<1> > or_cond2_reg_1364_pp0_iter5_reg;
    sc_signal< sc_lv<1> > or_cond2_reg_1364_pp0_iter6_reg;
    sc_signal< sc_lv<1> > or_cond2_reg_1364_pp0_iter8_reg;
    sc_signal< sc_lv<32> > in_addr41_reg_1368;
    sc_signal< sc_lv<3> > x_1_fu_1162_p2;
    sc_signal< sc_lv<6> > indvar_flatten_next_fu_1174_p3;
    sc_signal< sc_lv<32> > in_addr41_read_reg_1384;
    sc_signal< sc_lv<32> > grp_fu_321_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<5> > w_1_fu_1237_p2;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<10> > indvar_flatten_next1_4_fu_1248_p3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<13> > indvar_flatten6_reg_187;
    sc_signal< sc_lv<3> > cout_reg_198;
    sc_signal< sc_lv<10> > indvar_flatten7_reg_209;
    sc_signal< sc_lv<5> > h_reg_221;
    sc_signal< sc_lv<5> > w_reg_232;
    sc_signal< sc_lv<1> > ap_phi_mux_cin_phi_fu_258_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_output_buffer_2_phi_fu_291_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_input_buffer1_phi_fu_314_p4;
    sc_signal< sc_lv<32> > input_buffer_fu_1220_p1;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_input_buffer1_reg_310;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_input_buffer1_reg_310;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_input_buffer1_reg_310;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_input_buffer1_reg_310;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_input_buffer1_reg_310;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_input_buffer1_reg_310;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_input_buffer1_reg_310;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_input_buffer1_reg_310;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_input_buffer1_reg_310;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_input_buffer1_reg_310;
    sc_signal< sc_lv<64> > c1_bias_load_mid2_fu_482_p1;
    sc_signal< sc_lv<64> > tmp_67_fu_1215_p1;
    sc_signal< sc_lv<64> > tmp_57_fu_1232_p1;
    sc_signal< sc_lv<64> > sum_cast_fu_1152_p1;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_in_r_ARREADY;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > grp_fu_321_p0;
    sc_signal< sc_lv<32> > tmp_68_fu_327_p2;
    sc_signal< sc_lv<32> > grp_fu_321_p1;
    sc_signal< sc_lv<8> > p_shl_fu_338_p3;
    sc_signal< sc_lv<5> > p_shl1_fu_350_p3;
    sc_signal< sc_lv<9> > p_shl_cast_fu_346_p1;
    sc_signal< sc_lv<9> > p_shl1_cast_fu_358_p1;
    sc_signal< sc_lv<9> > h_cast3_fu_368_p1;
    sc_signal< sc_lv<9> > tmp_42_fu_362_p2;
    sc_signal< sc_lv<9> > tmp_45_fu_372_p2;
    sc_signal< sc_lv<11> > p_shl3_fu_386_p3;
    sc_signal< sc_lv<14> > p_shl2_fu_378_p3;
    sc_signal< sc_lv<14> > p_shl3_cast_fu_394_p1;
    sc_signal< sc_lv<3> > cout_s_fu_430_p2;
    sc_signal< sc_lv<8> > p_shl_mid1_fu_436_p3;
    sc_signal< sc_lv<5> > p_shl1_mid1_fu_448_p3;
    sc_signal< sc_lv<9> > p_shl_cast_mid1_fu_444_p1;
    sc_signal< sc_lv<9> > p_shl1_cast_mid1_fu_456_p1;
    sc_signal< sc_lv<9> > tmp_42_mid1_fu_460_p2;
    sc_signal< sc_lv<11> > p_shl3_mid_fu_495_p3;
    sc_signal< sc_lv<14> > p_shl2_mid_fu_487_p3;
    sc_signal< sc_lv<14> > p_shl3_cast_mid_fu_503_p1;
    sc_signal< sc_lv<14> > tmp_46_mid_fu_507_p2;
    sc_signal< sc_lv<14> > tmp_46_fu_398_p2;
    sc_signal< sc_lv<1> > exitcond_fu_527_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_8_fu_521_p2;
    sc_signal< sc_lv<5> > h_mid_fu_422_p3;
    sc_signal< sc_lv<1> > exitcond1_mid_fu_533_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_545_p2;
    sc_signal< sc_lv<5> > h_1_fu_539_p2;
    sc_signal< sc_lv<9> > tmp_42_mid2_fu_466_p3;
    sc_signal< sc_lv<9> > h_cast3_mid1_fu_559_p1;
    sc_signal< sc_lv<9> > tmp_45_mid1_fu_571_p2;
    sc_signal< sc_lv<11> > p_shl3_mid1_fu_585_p3;
    sc_signal< sc_lv<14> > p_shl2_mid1_fu_577_p3;
    sc_signal< sc_lv<14> > p_shl3_cast_mid1_fu_593_p1;
    sc_signal< sc_lv<14> > tmp_46_mid1_fu_597_p2;
    sc_signal< sc_lv<14> > tmp_46_mid3_fu_513_p3;
    sc_signal< sc_lv<1> > tmp_9_fu_626_p3;
    sc_signal< sc_lv<1> > tmp_mid_12_fu_640_p2;
    sc_signal< sc_lv<1> > rev1_fu_634_p2;
    sc_signal< sc_lv<3> > cin_cast_fu_652_p1;
    sc_signal< sc_lv<3> > tmp_53_fu_660_p2;
    sc_signal< sc_lv<3> > tmp2_fu_681_p2;
    sc_signal< sc_lv<6> > tmp2_cast_fu_687_p1;
    sc_signal< sc_lv<6> > yi_fu_691_p2;
    sc_signal< sc_lv<1> > tmp_10_fu_696_p3;
    sc_signal< sc_lv<6> > tmp_52_cast_fu_656_p1;
    sc_signal< sc_lv<6> > tmp_61_fu_716_p2;
    sc_signal< sc_lv<8> > p_shl9_fu_730_p3;
    sc_signal< sc_lv<11> > p_shl8_fu_722_p3;
    sc_signal< sc_lv<11> > p_shl9_cast_fu_738_p1;
    sc_signal< sc_lv<4> > tmp_53_cast1_fu_665_p1;
    sc_signal< sc_lv<4> > y_cast_fu_677_p1;
    sc_signal< sc_lv<4> > tmp3_fu_748_p2;
    sc_signal< sc_lv<5> > tmp3_cast_fu_754_p1;
    sc_signal< sc_lv<5> > p_shl4_fu_669_p3;
    sc_signal< sc_lv<1> > tmp_s_fu_710_p2;
    sc_signal< sc_lv<1> > rev_fu_704_p2;
    sc_signal< sc_lv<1> > exitcond_flatten11_fu_782_p2;
    sc_signal< sc_lv<1> > cin_s_fu_796_p2;
    sc_signal< sc_lv<3> > cin_cast_mid1_fu_802_p1;
    sc_signal< sc_lv<3> > tmp_53_mid1_fu_822_p2;
    sc_signal< sc_lv<3> > tmp_53_cast1_mid2_fu_827_p3;
    sc_signal< sc_lv<5> > p_shl4_mid1_fu_843_p3;
    sc_signal< sc_lv<6> > tmp_52_cast_mid1_fu_806_p1;
    sc_signal< sc_lv<6> > tmp_61_mid_fu_859_p2;
    sc_signal< sc_lv<8> > p_shl9_mid_fu_872_p3;
    sc_signal< sc_lv<11> > p_shl8_mid_fu_864_p3;
    sc_signal< sc_lv<11> > p_shl9_cast_mid_fu_880_p1;
    sc_signal< sc_lv<11> > tmp_62_mid_fu_884_p2;
    sc_signal< sc_lv<11> > tmp_62_fu_742_p2;
    sc_signal< sc_lv<5> > tmp_53_cast_mid1_fu_839_p1;
    sc_signal< sc_lv<5> > tmp_mid_fu_898_p2;
    sc_signal< sc_lv<5> > tmp_fu_758_p2;
    sc_signal< sc_lv<1> > tmp6_fu_764_p2;
    sc_signal< sc_lv<1> > exitcond2_fu_925_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_fu_919_p2;
    sc_signal< sc_lv<3> > y_mid_fu_788_p3;
    sc_signal< sc_lv<1> > exitcond_mid_fu_931_p2;
    sc_signal< sc_lv<1> > tmp_15_fu_943_p2;
    sc_signal< sc_lv<3> > y_1_fu_937_p2;
    sc_signal< sc_lv<3> > tmp2_mid1_fu_961_p2;
    sc_signal< sc_lv<6> > tmp2_cast_mid1_fu_967_p1;
    sc_signal< sc_lv<6> > yi_mid1_fu_971_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_976_p3;
    sc_signal< sc_lv<6> > tmp_52_cast_mid2_cas_fu_818_p1;
    sc_signal< sc_lv<6> > tmp_61_mid1_fu_996_p2;
    sc_signal< sc_lv<8> > p_shl9_mid1_fu_1010_p3;
    sc_signal< sc_lv<11> > p_shl8_mid1_fu_1002_p3;
    sc_signal< sc_lv<11> > p_shl9_cast_mid1_fu_1018_p1;
    sc_signal< sc_lv<11> > tmp_62_mid1_fu_1022_p2;
    sc_signal< sc_lv<11> > tmp_62_mid3_fu_890_p3;
    sc_signal< sc_lv<4> > tmp_53_cast1_mid2_ca_fu_835_p1;
    sc_signal< sc_lv<4> > y_cast_mid1_fu_957_p1;
    sc_signal< sc_lv<4> > tmp3_mid1_fu_1036_p2;
    sc_signal< sc_lv<5> > tmp3_cast_mid1_fu_1042_p1;
    sc_signal< sc_lv<5> > p_shl4_mid2_fu_851_p3;
    sc_signal< sc_lv<5> > tmp_mid1_10_fu_1046_p2;
    sc_signal< sc_lv<5> > tmp_cast9_mid244_v_fu_904_p3;
    sc_signal< sc_lv<1> > tmp_mid1_fu_990_p2;
    sc_signal< sc_lv<1> > rev5_fu_984_p2;
    sc_signal< sc_lv<1> > tmp6_mid1_fu_1060_p2;
    sc_signal< sc_lv<1> > tmp6_mid3_fu_912_p3;
    sc_signal< sc_lv<3> > tmp4_fu_1082_p2;
    sc_signal< sc_lv<6> > tmp4_cast_fu_1088_p1;
    sc_signal< sc_lv<6> > xi_fu_1092_p2;
    sc_signal< sc_lv<1> > tmp_12_fu_1101_p3;
    sc_signal< sc_lv<1> > tmp_64_fu_1115_p2;
    sc_signal< sc_lv<1> > rev8_fu_1109_p2;
    sc_signal< sc_lv<1> > tmp6_mid2_fu_1066_p3;
    sc_signal< sc_lv<1> > tmp5_fu_1121_p2;
    sc_signal< sc_lv<11> > xi_cast_fu_1097_p1;
    sc_signal< sc_lv<11> > tmp_62_mid2_fu_1028_p3;
    sc_signal< sc_lv<11> > tmp_65_fu_1133_p2;
    sc_signal< sc_lv<32> > tmp_66_cast_fu_1139_p1;
    sc_signal< sc_lv<33> > tmp_67_cast_fu_1143_p1;
    sc_signal< sc_lv<33> > sum_fu_1147_p2;
    sc_signal< sc_lv<6> > indvar_flatten_op_fu_1168_p2;
    sc_signal< sc_lv<7> > p_shl7_cast_mid2_v_fu_1185_p3;
    sc_signal< sc_lv<6> > tmp_cast9_mid2_fu_1182_p1;
    sc_signal< sc_lv<6> > x_cast8_fu_1196_p1;
    sc_signal< sc_lv<6> > tmp7_fu_1199_p2;
    sc_signal< sc_lv<8> > tmp7_cast_fu_1205_p1;
    sc_signal< sc_lv<8> > p_shl7_cast_mid2_fu_1192_p1;
    sc_signal< sc_lv<8> > tmp_66_fu_1209_p2;
    sc_signal< sc_lv<14> > tmp_56_fu_1224_p2;
    sc_signal< sc_lv<32> > tmp_56_cast_fu_1228_p1;
    sc_signal< sc_lv<10> > indvar_flatten63_op_fu_1242_p2;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_231;
    sc_signal< bool > ap_condition_1046;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_state3;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_state14;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<13> ap_const_lv13_1260;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<10> ap_const_lv10_310;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<6> ap_const_lv6_3E;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<6> ap_const_lv6_1C;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<6> ap_const_lv6_19;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<10> ap_const_lv10_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter6();
    void thread_ap_block_state11_pp0_stage0_iter7();
    void thread_ap_block_state12_pp0_stage0_iter8();
    void thread_ap_block_state13_pp0_stage0_iter9();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state5_io();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state7_pp0_stage0_iter3();
    void thread_ap_block_state8_pp0_stage0_iter4();
    void thread_ap_block_state9_pp0_stage0_iter5();
    void thread_ap_condition_1046();
    void thread_ap_condition_231();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_cin_phi_fu_258_p4();
    void thread_ap_phi_mux_input_buffer1_phi_fu_314_p4();
    void thread_ap_phi_mux_output_buffer_2_phi_fu_291_p4();
    void thread_ap_phi_reg_pp0_iter0_input_buffer1_reg_310();
    void thread_ap_predicate_op184_readreq_state5();
    void thread_ap_predicate_op195_read_state12();
    void thread_ap_ready();
    void thread_ap_sig_ioackin_m_axi_in_r_ARREADY();
    void thread_c1_bias_address0();
    void thread_c1_bias_ce0();
    void thread_c1_bias_load_mid2_fu_482_p1();
    void thread_c1_bias_load_mid2_v_fu_474_p3();
    void thread_c1_weight_address0();
    void thread_c1_weight_ce0();
    void thread_cin_cast_fu_652_p1();
    void thread_cin_cast_mid1_fu_802_p1();
    void thread_cin_s_fu_796_p2();
    void thread_cout_s_fu_430_p2();
    void thread_exitcond1_mid_fu_533_p2();
    void thread_exitcond2_fu_925_p2();
    void thread_exitcond_flatten10_fu_770_p2();
    void thread_exitcond_flatten11_fu_782_p2();
    void thread_exitcond_flatten9_fu_416_p2();
    void thread_exitcond_flatten_fu_404_p2();
    void thread_exitcond_fu_527_p2();
    void thread_exitcond_mid_fu_931_p2();
    void thread_grp_fu_321_p0();
    void thread_grp_fu_321_p1();
    void thread_h_1_fu_539_p2();
    void thread_h_cast3_fu_368_p1();
    void thread_h_cast3_mid1_fu_559_p1();
    void thread_h_cast_mid2_cast_fu_611_p1();
    void thread_h_cast_mid2_fu_563_p3();
    void thread_h_mid_fu_422_p3();
    void thread_in_r_blk_n_AR();
    void thread_in_r_blk_n_R();
    void thread_indvar_flatten63_op_fu_1242_p2();
    void thread_indvar_flatten_next1_4_fu_1248_p3();
    void thread_indvar_flatten_next1_5_fu_410_p2();
    void thread_indvar_flatten_next1_fu_776_p2();
    void thread_indvar_flatten_next_fu_1174_p3();
    void thread_indvar_flatten_op_fu_1168_p2();
    void thread_input_buffer_fu_1220_p1();
    void thread_m_axi_in_r_ARADDR();
    void thread_m_axi_in_r_ARBURST();
    void thread_m_axi_in_r_ARCACHE();
    void thread_m_axi_in_r_ARID();
    void thread_m_axi_in_r_ARLEN();
    void thread_m_axi_in_r_ARLOCK();
    void thread_m_axi_in_r_ARPROT();
    void thread_m_axi_in_r_ARQOS();
    void thread_m_axi_in_r_ARREGION();
    void thread_m_axi_in_r_ARSIZE();
    void thread_m_axi_in_r_ARUSER();
    void thread_m_axi_in_r_ARVALID();
    void thread_m_axi_in_r_AWADDR();
    void thread_m_axi_in_r_AWBURST();
    void thread_m_axi_in_r_AWCACHE();
    void thread_m_axi_in_r_AWID();
    void thread_m_axi_in_r_AWLEN();
    void thread_m_axi_in_r_AWLOCK();
    void thread_m_axi_in_r_AWPROT();
    void thread_m_axi_in_r_AWQOS();
    void thread_m_axi_in_r_AWREGION();
    void thread_m_axi_in_r_AWSIZE();
    void thread_m_axi_in_r_AWUSER();
    void thread_m_axi_in_r_AWVALID();
    void thread_m_axi_in_r_BREADY();
    void thread_m_axi_in_r_RREADY();
    void thread_m_axi_in_r_WDATA();
    void thread_m_axi_in_r_WID();
    void thread_m_axi_in_r_WLAST();
    void thread_m_axi_in_r_WSTRB();
    void thread_m_axi_in_r_WUSER();
    void thread_m_axi_in_r_WVALID();
    void thread_not_exitcond_flatten_8_fu_521_p2();
    void thread_not_exitcond_flatten_fu_919_p2();
    void thread_or_cond2_fu_1127_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_p_shl1_cast_fu_358_p1();
    void thread_p_shl1_cast_mid1_fu_456_p1();
    void thread_p_shl1_fu_350_p3();
    void thread_p_shl1_mid1_fu_448_p3();
    void thread_p_shl2_fu_378_p3();
    void thread_p_shl2_mid1_fu_577_p3();
    void thread_p_shl2_mid_fu_487_p3();
    void thread_p_shl3_cast_fu_394_p1();
    void thread_p_shl3_cast_mid1_fu_593_p1();
    void thread_p_shl3_cast_mid_fu_503_p1();
    void thread_p_shl3_fu_386_p3();
    void thread_p_shl3_mid1_fu_585_p3();
    void thread_p_shl3_mid_fu_495_p3();
    void thread_p_shl4_fu_669_p3();
    void thread_p_shl4_mid1_fu_843_p3();
    void thread_p_shl4_mid2_fu_851_p3();
    void thread_p_shl7_cast_mid2_fu_1192_p1();
    void thread_p_shl7_cast_mid2_v_fu_1185_p3();
    void thread_p_shl8_fu_722_p3();
    void thread_p_shl8_mid1_fu_1002_p3();
    void thread_p_shl8_mid_fu_864_p3();
    void thread_p_shl9_cast_fu_738_p1();
    void thread_p_shl9_cast_mid1_fu_1018_p1();
    void thread_p_shl9_cast_mid_fu_880_p1();
    void thread_p_shl9_fu_730_p3();
    void thread_p_shl9_mid1_fu_1010_p3();
    void thread_p_shl9_mid_fu_872_p3();
    void thread_p_shl_cast_fu_346_p1();
    void thread_p_shl_cast_mid1_fu_444_p1();
    void thread_p_shl_fu_338_p3();
    void thread_p_shl_mid1_fu_436_p3();
    void thread_rev1_fu_634_p2();
    void thread_rev5_fu_984_p2();
    void thread_rev8_fu_1109_p2();
    void thread_rev_fu_704_p2();
    void thread_sext_cast_fu_334_p1();
    void thread_sum_cast_fu_1152_p1();
    void thread_sum_fu_1147_p2();
    void thread_tmp2_cast_fu_687_p1();
    void thread_tmp2_cast_mid1_fu_967_p1();
    void thread_tmp2_fu_681_p2();
    void thread_tmp2_mid1_fu_961_p2();
    void thread_tmp3_cast_fu_754_p1();
    void thread_tmp3_cast_mid1_fu_1042_p1();
    void thread_tmp3_fu_748_p2();
    void thread_tmp3_mid1_fu_1036_p2();
    void thread_tmp4_cast_fu_1088_p1();
    void thread_tmp4_fu_1082_p2();
    void thread_tmp5_fu_1121_p2();
    void thread_tmp6_fu_764_p2();
    void thread_tmp6_mid1_fu_1060_p2();
    void thread_tmp6_mid2_fu_1066_p3();
    void thread_tmp6_mid3_fu_912_p3();
    void thread_tmp6_mid_fu_646_p2();
    void thread_tmp7_cast_fu_1205_p1();
    void thread_tmp7_fu_1199_p2();
    void thread_tmp_10_fu_696_p3();
    void thread_tmp_11_fu_976_p3();
    void thread_tmp_12_fu_1101_p3();
    void thread_tmp_14_fu_545_p2();
    void thread_tmp_15_fu_943_p2();
    void thread_tmp_42_fu_362_p2();
    void thread_tmp_42_mid1_fu_460_p2();
    void thread_tmp_42_mid2_fu_466_p3();
    void thread_tmp_45_fu_372_p2();
    void thread_tmp_45_mid1_fu_571_p2();
    void thread_tmp_46_fu_398_p2();
    void thread_tmp_46_mid1_fu_597_p2();
    void thread_tmp_46_mid2_fu_603_p3();
    void thread_tmp_46_mid3_fu_513_p3();
    void thread_tmp_46_mid_fu_507_p2();
    void thread_tmp_52_cast_fu_656_p1();
    void thread_tmp_52_cast_mid1_fu_806_p1();
    void thread_tmp_52_cast_mid2_cas_fu_818_p1();
    void thread_tmp_52_cast_mid2_fu_810_p3();
    void thread_tmp_53_cast1_fu_665_p1();
    void thread_tmp_53_cast1_mid2_ca_fu_835_p1();
    void thread_tmp_53_cast1_mid2_fu_827_p3();
    void thread_tmp_53_cast_mid1_fu_839_p1();
    void thread_tmp_53_fu_660_p2();
    void thread_tmp_53_mid1_fu_822_p2();
    void thread_tmp_56_cast_fu_1228_p1();
    void thread_tmp_56_fu_1224_p2();
    void thread_tmp_57_fu_1232_p1();
    void thread_tmp_61_fu_716_p2();
    void thread_tmp_61_mid1_fu_996_p2();
    void thread_tmp_61_mid_fu_859_p2();
    void thread_tmp_62_fu_742_p2();
    void thread_tmp_62_mid1_fu_1022_p2();
    void thread_tmp_62_mid2_fu_1028_p3();
    void thread_tmp_62_mid3_fu_890_p3();
    void thread_tmp_62_mid_fu_884_p2();
    void thread_tmp_64_fu_1115_p2();
    void thread_tmp_65_fu_1133_p2();
    void thread_tmp_66_cast_fu_1139_p1();
    void thread_tmp_66_fu_1209_p2();
    void thread_tmp_67_cast_fu_1143_p1();
    void thread_tmp_67_fu_1215_p1();
    void thread_tmp_9_fu_626_p3();
    void thread_tmp_cast9_mid244_v_fu_904_p3();
    void thread_tmp_cast9_mid2_fu_1182_p1();
    void thread_tmp_cast9_mid2_v_fu_1052_p3();
    void thread_tmp_fu_758_p2();
    void thread_tmp_mid1_10_fu_1046_p2();
    void thread_tmp_mid1_fu_990_p2();
    void thread_tmp_mid_12_fu_640_p2();
    void thread_tmp_mid_fu_898_p2();
    void thread_tmp_s_fu_710_p2();
    void thread_w_1_fu_1237_p2();
    void thread_w_cast3_fu_614_p1();
    void thread_w_cast_fu_617_p1();
    void thread_w_mid2_fu_551_p3();
    void thread_x_1_fu_1162_p2();
    void thread_x_cast8_fu_1196_p1();
    void thread_x_mid2_fu_949_p3();
    void thread_xi_cast_fu_1097_p1();
    void thread_xi_fu_1092_p2();
    void thread_y_1_fu_937_p2();
    void thread_y_cast_fu_677_p1();
    void thread_y_cast_mid1_fu_957_p1();
    void thread_y_mid2_fu_1074_p3();
    void thread_y_mid_fu_788_p3();
    void thread_yi_fu_691_p2();
    void thread_yi_mid1_fu_971_p2();
    void thread_yi_mid_fu_620_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
