#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Apr 16 17:14:48 2023
# Process ID: 7240
# Current directory: D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.runs/synth_1
# Command line: vivado.exe -log system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl
# Log file: D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.runs/synth_1/system.vds
# Journal file: D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system.tcl -notrace
Command: synth_design -top system -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12512 
WARNING: [Synth 8-992] id_rs is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:80]
WARNING: [Synth 8-992] id_rd is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:81]
WARNING: [Synth 8-992] id_rt is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:82]
WARNING: [Synth 8-992] id_opcode is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:83]
WARNING: [Synth 8-992] id_shamt is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:84]
WARNING: [Synth 8-992] id_funct is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:85]
WARNING: [Synth 8-992] id_pc is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:86]
WARNING: [Synth 8-992] id_immediate is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:87]
WARNING: [Synth 8-992] id_jump_address is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:88]
WARNING: [Synth 8-992] exe_alu_src is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:147]
WARNING: [Synth 8-992] exe_alu_op is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:148]
WARNING: [Synth 8-992] exe_reg_dst is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:149]
WARNING: [Synth 8-992] exe_mem_control is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:151]
WARNING: [Synth 8-992] exe_wb_control is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:152]
WARNING: [Synth 8-992] exe_pc is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:154]
WARNING: [Synth 8-992] exe_immediate is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:155]
WARNING: [Synth 8-992] exe_value_rs is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:156]
WARNING: [Synth 8-992] exe_value_rt is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:157]
WARNING: [Synth 8-992] exe_rt is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:158]
WARNING: [Synth 8-992] exe_rd is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:159]
WARNING: [Synth 8-992] mem_wb_control is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:212]
WARNING: [Synth 8-992] mem_branch_control is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:213]
WARNING: [Synth 8-992] mem_alu_zero is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:214]
WARNING: [Synth 8-992] mem_mem_read is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:215]
WARNING: [Synth 8-992] mem_mem_write is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:216]
WARNING: [Synth 8-992] mem_alu_result is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:218]
WARNING: [Synth 8-992] mem_write_register is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:219]
WARNING: [Synth 8-992] mem_branch_address is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:220]
WARNING: [Synth 8-992] mem_write_data is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:221]
WARNING: [Synth 8-992] wb_reg_write is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:258]
WARNING: [Synth 8-992] wb_mem2reg is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:259]
WARNING: [Synth 8-992] wb_data_write is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:260]
WARNING: [Synth 8-992] wb_alu_result is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:261]
WARNING: [Synth 8-992] wb_data_from_dmem is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:262]
WARNING: [Synth 8-992] wb_write_register is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:263]
WARNING: [Synth 8-992] branch_pc_sel is already implicitly declared earlier [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:278]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 363.277 ; gain = 111.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux8bit' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/mux8bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux8bit' (1#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/mux8bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'IF_stage' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/IF_stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/IMEM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (2#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/IMEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'register8bit' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/register8bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register8bit' (3#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/register8bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IF_stage' (4#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/IF_stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_IF_ID' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_IF_ID.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_IF_ID' (5#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_IF_ID.v:1]
WARNING: [Synth 8-689] width (27) of port connection 'jump_address' does not match port width (26) of module 'reg_IF_ID' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:76]
INFO: [Synth 8-6157] synthesizing module 'ID_stage' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/ID_stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'REG' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/REG.v:1]
WARNING: [Synth 8-5788] Register reg_file_reg in module REG is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'reg_file_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "reg_file_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'REG' (6#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/REG.v:1]
INFO: [Synth 8-6157] synthesizing module 'sign_extender' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/sign_extender.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sign_extender' (7#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/sign_extender.v:1]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'control' (8#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_stage' (9#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/ID_stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_ID_EXE' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_ID_EXE.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_ID_EXE' (10#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_ID_EXE.v:1]
INFO: [Synth 8-6157] synthesizing module 'EXE_stage' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/EXE_stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_left_two' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/shift_left_two.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_left_two' (11#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/shift_left_two.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder32bit' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/adder32bit.v:1]
WARNING: [Synth 8-3848] Net sum in module/entity adder32bit does not have driver. [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/adder32bit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'adder32bit' (12#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/adder32bit.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'in1' does not match port width (32) of module 'adder32bit' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/EXE_stage.v:29]
WARNING: [Synth 8-689] width (8) of port connection 'sum' does not match port width (32) of module 'adder32bit' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/EXE_stage.v:32]
INFO: [Synth 8-6157] synthesizing module 'mux32bit' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/mux32bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux32bit' (13#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/mux32bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux5bit' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/mux5bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux5bit' (14#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/mux5bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/alu_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (15#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/alu_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/ALU.v:1]
WARNING: [Synth 8-3848] Net alu_status in module/entity ALU does not have driver. [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/ALU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (16#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'EXE_stage' (17#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/EXE_stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_EXE_MEM' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_EXE_MEM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_EXE_MEM' (18#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_EXE_MEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'MEM_stage' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/MEM_stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'DMEM' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/DMEM.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DMEM' (19#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/DMEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_stage' (20#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/MEM_stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_MEM_WB' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_MEM_WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_MEM_WB' (21#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_MEM_WB.v:1]
INFO: [Synth 8-6157] synthesizing module 'WB_stage' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/WB_stage.v:1]
INFO: [Synth 8-6155] done synthesizing module 'WB_stage' (22#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/WB_stage.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'in0' does not match port width (8) of module 'mux8bit' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:285]
WARNING: [Synth 8-689] width (27) of port connection 'in' does not match port width (32) of module 'shift_left_two' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:297]
WARNING: [Synth 8-689] width (8) of port connection 'out' does not match port width (32) of module 'shift_left_two' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:300]
INFO: [Synth 8-6155] done synthesizing module 'system' (23#1) [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:23]
WARNING: [Synth 8-3331] design reg_EXE_MEM has unconnected port alu_status[6]
WARNING: [Synth 8-3331] design reg_EXE_MEM has unconnected port alu_status[5]
WARNING: [Synth 8-3331] design reg_EXE_MEM has unconnected port alu_status[4]
WARNING: [Synth 8-3331] design reg_EXE_MEM has unconnected port alu_status[3]
WARNING: [Synth 8-3331] design reg_EXE_MEM has unconnected port alu_status[2]
WARNING: [Synth 8-3331] design reg_EXE_MEM has unconnected port alu_status[1]
WARNING: [Synth 8-3331] design reg_EXE_MEM has unconnected port alu_status[0]
WARNING: [Synth 8-3331] design ALU has unconnected port alu_status[7]
WARNING: [Synth 8-3331] design ALU has unconnected port alu_status[6]
WARNING: [Synth 8-3331] design ALU has unconnected port alu_status[5]
WARNING: [Synth 8-3331] design ALU has unconnected port alu_status[4]
WARNING: [Synth 8-3331] design ALU has unconnected port alu_status[3]
WARNING: [Synth 8-3331] design ALU has unconnected port alu_status[2]
WARNING: [Synth 8-3331] design ALU has unconnected port alu_status[1]
WARNING: [Synth 8-3331] design ALU has unconnected port alu_status[0]
WARNING: [Synth 8-3331] design ALU has unconnected port alu_control[3]
WARNING: [Synth 8-3331] design ALU has unconnected port alu_control[2]
WARNING: [Synth 8-3331] design ALU has unconnected port alu_control[1]
WARNING: [Synth 8-3331] design ALU has unconnected port alu_control[0]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[31]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[30]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[29]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[28]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[27]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[26]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[25]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[24]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[23]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[22]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[21]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[20]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[19]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[18]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[17]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[16]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[15]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[14]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[13]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[12]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[11]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[10]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[9]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[8]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[7]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[6]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[5]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[4]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[3]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[2]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[1]
WARNING: [Synth 8-3331] design adder32bit has unconnected port sum[0]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[31]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[30]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[29]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[28]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[27]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[26]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[25]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[24]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[23]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[22]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[21]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[20]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[19]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[18]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[17]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[16]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[15]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[14]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[13]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[12]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[11]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[10]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[9]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[8]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[7]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[6]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[5]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[4]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[3]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[2]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[1]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in0[0]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in1[31]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in1[30]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in1[29]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in1[28]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in1[27]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in1[26]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in1[25]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in1[24]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in1[23]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in1[22]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in1[21]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in1[20]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in1[19]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in1[18]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in1[17]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in1[16]
WARNING: [Synth 8-3331] design adder32bit has unconnected port in1[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 614.496 ; gain = 362.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 614.496 ; gain = 362.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 614.496 ; gain = 362.719
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-5544] ROM "memory" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/DMEM.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 807.691 ; gain = 555.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DMEM__GB0     |           1|     35709|
|2     |DMEM__GB1     |           1|     12407|
|3     |DMEM__GB2     |           1|     15055|
|4     |DMEM__GB3     |           1|     18529|
|5     |DMEM__GB4     |           1|     22943|
|6     |DMEM__GB5     |           1|     28205|
|7     |system__GC0   |           1|      3863|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 41    
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1028  
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1023  
	   4 Input      8 Bit        Muxes := 572   
	   5 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 60    
	   2 Input      1 Bit        Muxes := 1050  
	   4 Input      1 Bit        Muxes := 256   
	   5 Input      1 Bit        Muxes := 768   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module system 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module DMEM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1024  
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1020  
	   4 Input      8 Bit        Muxes := 572   
	   4 Input      2 Bit        Muxes := 60    
	   2 Input      1 Bit        Muxes := 1018  
	   4 Input      1 Bit        Muxes := 256   
	   5 Input      1 Bit        Muxes := 768   
Module mux8bit__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module IMEM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 4     
Module register8bit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
Module REG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module sign_extender 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module reg_ID_EXE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mux32bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux5bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module reg_EXE_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module reg_MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module mux32bit__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux8bit__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux8bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element reg_IF_ID/opcode_reg was removed.  [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_IF_ID.v:23]
WARNING: [Synth 8-6014] Unused sequential element reg_IF_ID/shamt_reg was removed.  [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_IF_ID.v:24]
WARNING: [Synth 8-6014] Unused sequential element reg_IF_ID/funct_reg was removed.  [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_IF_ID.v:25]
WARNING: [Synth 8-6014] Unused sequential element reg_IF_ID/pc_out_reg was removed.  [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_IF_ID.v:26]
WARNING: [Synth 8-6014] Unused sequential element reg_ID_EXE/pc_out_reg was removed.  [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_ID_EXE.v:41]
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[12]' (FDC) to 'i_0/reg_IF_ID/rd_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/rd_reg[3]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[14]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/rd_reg[4]' (FDC) to 'i_0/reg_IF_ID/rs_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[1]' (FDC) to 'i_0/reg_IF_ID/rs_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[2]' (FDC) to 'i_0/reg_IF_ID/rs_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[7]' (FDC) to 'i_0/reg_IF_ID/rs_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[9]' (FDC) to 'i_0/reg_IF_ID/rs_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[10]' (FDC) to 'i_0/reg_IF_ID/rs_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[15]' (FDC) to 'i_0/reg_IF_ID/rs_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[17]' (FDC) to 'i_0/reg_IF_ID/rs_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[18]' (FDC) to 'i_0/reg_IF_ID/rs_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[23]' (FDC) to 'i_0/reg_IF_ID/rs_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[25]' (FDC) to 'i_0/reg_IF_ID/rs_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/alu_op_control_out_reg[1]' (FDC) to 'i_0/reg_IF_ID/rs_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/alu_op_control_out_reg[0]' (FDC) to 'i_0/reg_IF_ID/rs_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[13]' (FDC) to 'i_0/reg_IF_ID/rd_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/rd_reg[2]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/rd_reg[1]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/rd_reg[0]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[11]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/wb_control_out_reg[1]' (FDC) to 'i_0/reg_ID_EXE/reg_dst_control_out_reg'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/rd_out_reg[3]' (FDC) to 'i_0/reg_ID_EXE/rd_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/rd_out_reg[2]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/rd_out_reg[1]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/rd_out_reg[0]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/reg_dst_control_out_reg' (FDC) to 'i_0/reg_ID_EXE/wb_control_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_EXE_MEM/wb_control_out_reg[1]' (FDC) to 'i_0/reg_EXE_MEM/wb_control_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_MEM_WB/mem2reg_control_out_reg' (FDC) to 'i_0/reg_MEM_WB/reg_write_control_out_reg'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[21]' (FDC) to 'i_0/reg_IF_ID/rs_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[5]' (FDC) to 'i_0/reg_IF_ID/rs_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/rs_reg[0]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[22]' (FDC) to 'i_0/reg_IF_ID/rs_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/rs_reg[1]' (FDC) to 'i_0/reg_IF_ID/rt_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[20]' (FDC) to 'i_0/reg_IF_ID/rt_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/rs_reg[2]' (FDC) to 'i_0/reg_IF_ID/rs_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[24]' (FDC) to 'i_0/reg_IF_ID/rs_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/rs_reg[4]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[16]' (FDC) to 'i_0/reg_IF_ID/rt_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/rt_reg[1]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/rt_reg[2]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[19]' (FDC) to 'i_0/reg_IF_ID/rt_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[27]' (FDC) to 'i_0/reg_ID_EXE/rt_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[28]' (FDC) to 'i_0/reg_ID_EXE/rt_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[29]' (FDC) to 'i_0/reg_ID_EXE/rt_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[30]' (FDC) to 'i_0/reg_ID_EXE/rt_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[31]' (FDC) to 'i_0/reg_ID_EXE/rt_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/mem_control_out_reg[0]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/mem_control_out_reg[1]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/mem_control_out_reg[2]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[0]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/immediate_reg[1]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/immediate_reg[2]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[3]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[4]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/immediate_reg[4]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[6]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/immediate_reg[7]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/jump_address_reg[8]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/immediate_reg[9]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/immediate_reg[10]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/immediate_reg[12]' (FDC) to 'i_0/reg_IF_ID/immediate_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_IF_ID/immediate_reg[15]' (FDC) to 'i_0/reg_ID_EXE/alu_src_control_out_reg'
INFO: [Synth 8-3886] merging instance 'i_0/reg_EXE_MEM/mem_write_control_out_reg' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_EXE_MEM/mem_read_control_out_reg' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_EXE_MEM/branch_control_out_reg' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[1]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[2]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[4]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[7]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[9]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[10]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[12]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[15]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[16]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[17]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[18]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[19]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[20]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[21]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[22]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[23]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[24]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[25]' (FDC) to 'i_0/reg_ID_EXE/immediate_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/reg_ID_EXE/immediate_out_reg[26]' (FDC) to 'i_0/reg_ID_EXE/rd_out_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_ID_EXE/alu_src_control_out_reg )
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:50 . Memory (MB): peak = 807.691 ; gain = 555.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DMEM__GB0     |           1|     26227|
|2     |DMEM__GB1     |           1|      3240|
|3     |DMEM__GB2     |           1|      3731|
|4     |DMEM__GB3     |           1|      4564|
|5     |DMEM__GB4     |           1|      4975|
|6     |DMEM__GB5     |           1|      6125|
|7     |system__GC0   |           1|      1343|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1017][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1017][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1017][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1017][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1017][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1017][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1017][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1017][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[296][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[296][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[296][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[296][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[296][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[296][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[296][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[296][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1012][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1012][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1012][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1012][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1012][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1012][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1012][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1012][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[6][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[6][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1009][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1009][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1009][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1009][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1009][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1009][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1009][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1009][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[8][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[8][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[8][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[8][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[8][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[8][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[8][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1005][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1005][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1005][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1005][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1005][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1005][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1005][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1005][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[318][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[318][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[318][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[318][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[318][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[318][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[318][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[318][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1002][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1002][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1002][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1002][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1002][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1002][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1002][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[1002][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[995][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[995][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[995][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[995][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[995][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[995][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[995][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[995][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[988][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[988][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[988][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[988][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[988][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[988][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[988][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[988][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[986][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[986][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[986][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[986][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[986][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[986][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[986][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[986][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[980][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[980][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[980][2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-264] enable of latch \data_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_out_reg[17]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_1/data_out_reg[0]' (LDC) to 'i_1/data_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/data_out_reg[1]' (LDC) to 'i_1/data_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/data_out_reg[2]' (LDC) to 'i_1/data_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/data_out_reg[3]' (LDC) to 'i_1/data_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/data_out_reg[4]' (LDC) to 'i_1/data_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/data_out_reg[5]' (LDC) to 'i_1/data_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/data_out_reg[6]' (LDC) to 'i_1/data_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/data_out_reg[7]' (LDC) to 'i_1/data_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_1/data_out_reg[8]' (LDC) to 'i_1/data_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/data_out_reg[9]' (LDC) to 'i_1/data_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/data_out_reg[10]' (LDC) to 'i_1/data_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/data_out_reg[11]' (LDC) to 'i_1/data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/data_out_reg[12]' (LDC) to 'i_1/data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_1/data_out_reg[13]' (LDC) to 'i_1/data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_1/data_out_reg[14]' (LDC) to 'i_1/data_out_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:27 ; elapsed = 00:02:55 . Memory (MB): peak = 807.691 ; gain = 555.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |system__GC0   |           1|      1106|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:27 ; elapsed = 00:02:55 . Memory (MB): peak = 807.691 ; gain = 555.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance \EXE_stage/alu_control  of module alu_control having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:28 ; elapsed = 00:02:56 . Memory (MB): peak = 807.691 ; gain = 555.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:28 ; elapsed = 00:02:56 . Memory (MB): peak = 807.691 ; gain = 555.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:28 ; elapsed = 00:02:56 . Memory (MB): peak = 807.691 ; gain = 555.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:28 ; elapsed = 00:02:56 . Memory (MB): peak = 807.691 ; gain = 555.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:28 ; elapsed = 00:02:56 . Memory (MB): peak = 807.691 ; gain = 555.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:28 ; elapsed = 00:02:56 . Memory (MB): peak = 807.691 ; gain = 555.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     2|
|4     |LUT2   |    64|
|5     |LUT3   |     5|
|6     |LUT6   |   124|
|7     |MUXF7  |    56|
|8     |FDCE   |   195|
|9     |FDRE   |   338|
|10    |IBUF   |     4|
|11    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-------------+------+
|      |Instance          |Module       |Cells |
+------+------------------+-------------+------+
|1     |top               |             |   823|
|2     |  EXE_stage       |EXE_stage    |    39|
|3     |    ALU           |ALU          |    35|
|4     |    write_reg_mux |mux5bit      |     4|
|5     |  ID_stage        |ID_stage     |   561|
|6     |    regFile       |REG          |   561|
|7     |  IF_stage        |IF_stage     |    10|
|8     |    pc_reg        |register8bit |    10|
|9     |  reg_EXE_MEM     |reg_EXE_MEM  |    34|
|10    |  reg_ID_EXE      |reg_ID_EXE   |    65|
|11    |  reg_IF_ID       |reg_IF_ID    |     7|
|12    |  reg_MEM_WB      |reg_MEM_WB   |    75|
+------+------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:28 ; elapsed = 00:02:56 . Memory (MB): peak = 807.691 ; gain = 555.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 632 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:28 ; elapsed = 00:02:56 . Memory (MB): peak = 807.691 ; gain = 555.914
Synthesis Optimization Complete : Time (s): cpu = 00:02:28 ; elapsed = 00:02:56 . Memory (MB): peak = 807.691 ; gain = 555.914
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
296 Infos, 253 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:32 ; elapsed = 00:03:01 . Memory (MB): peak = 807.691 ; gain = 569.191
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 807.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 16 17:17:52 2023...
