#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Feb 28 17:15:38 2025
# Process ID: 1036
# Current directory: C:/FPGA_Harman/8bit_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19532 C:\FPGA_Harman\8bit_adder\8bit_adder.xpr
# Log file: C:/FPGA_Harman/8bit_adder/vivado.log
# Journal file: C:/FPGA_Harman/8bit_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FPGA_Harman/8bit_adder/8bit_adder.xpr
update_compile_order -fileset sources_1
launch_simulation
source calculator.tcl
close_sim
file mkdir C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sim_1/new/tb_adder_8bit.v w ]
add_files -fileset sim_1 C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sim_1/new/tb_adder_8bit.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_adder_8bit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
source tb_adder_8bit.tcl
close_sim
launch_simulation
source tb_adder_8bit.tcl
close_sim
launch_simulation
source tb_adder_8bit.tcl
close_sim
launch_simulation
source tb_adder_8bit.tcl
close_sim
launch_simulation
source tb_adder_8bit.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
