Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot root_1_wrapper_behav xil_defaultlib.root_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.xup_and3
Compiling module xil_defaultlib.block_1_xup_and3_0_0
Compiling module xil_defaultlib.block_1_xup_and3_0_1
Compiling module xil_defaultlib.block_1_xup_and3_0_2
Compiling module xil_defaultlib.block_1_xup_and3_2_0
Compiling module xil_defaultlib.xup_inv
Compiling module xil_defaultlib.block_1_xup_inv_0_0
Compiling module xil_defaultlib.block_1_xup_inv_0_1
Compiling architecture structure of entity xil_defaultlib.block_1 [block_1_default]
Compiling module xil_defaultlib.block_1_wrapper
Compiling module xil_defaultlib.root_1_question_a_0_0
Compiling module xil_defaultlib.root_1_question_a_0_1
Compiling module xil_defaultlib.root_1_xup_inv_0_0
Compiling architecture structure of entity xil_defaultlib.root_1 [root_1_default]
Compiling architecture structure of entity xil_defaultlib.root_1_wrapper
Built simulation snapshot root_1_wrapper_behav
