// Seed: 1391425311
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wor id_6;
  inout wire id_5;
  assign module_1.id_12 = 0;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = -1'b0 && 1 ? id_7 : -1;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1
    , id_14,
    input tri1 id_2,
    output wand id_3,
    output tri1 id_4,
    output supply0 id_5,
    input uwire id_6,
    output uwire id_7,
    output tri id_8,
    input wand id_9,
    output supply1 id_10,
    input wand id_11,
    output wire id_12
);
  for (id_15 = 1'b0; id_0 == -1; ++id_10) wire id_16;
  ;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_14,
      id_14,
      id_16,
      id_15
  );
endmodule
