Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 982302912ef845689627515efddf8f74 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/Extend.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/Extend.v:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/MCPU.v" Line 3. Module MCPU has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/PC.v" Line 2. Module PC has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/InsMemory.v" Line 3. Module InsMemory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/PCAddr.v" Line 3. Module PCAddr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/RegFile.v" Line 3. Module RegFile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/DataLate.v" Line 3. Module DataLate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/DataLate.v" Line 3. Module DataLate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/Extend.v" Line 3. Module Extend has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/ALU.v" Line 3. Module ALU has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/DataLate.v" Line 3. Module DataLate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/DataMemory.v" Line 3. Module DataMemory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/DataSelect_2.v" Line 3. Module DataSelect_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/DataLate.v" Line 3. Module DataLate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/Controlunit.v" Line 10. Module controlUnit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/inslate.v" Line 23. Module inslate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/AluResult.v" Line 23. Module AluResult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/MCPU.v" Line 3. Module MCPU has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/PC.v" Line 2. Module PC has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/InsMemory.v" Line 3. Module InsMemory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/PCAddr.v" Line 3. Module PCAddr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/RegFile.v" Line 3. Module RegFile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/DataLate.v" Line 3. Module DataLate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/DataLate.v" Line 3. Module DataLate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/Extend.v" Line 3. Module Extend has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/ALU.v" Line 3. Module ALU has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/DataLate.v" Line 3. Module DataLate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/DataMemory.v" Line 3. Module DataMemory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/DataSelect_2.v" Line 3. Module DataSelect_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/DataLate.v" Line 3. Module DataLate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/Controlunit.v" Line 10. Module controlUnit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/inslate.v" Line 23. Module inslate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.srcs/sources_1/new/AluResult.v" Line 23. Module AluResult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Administrator/Desktop/project_pro3/project_pro3.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMemory
Compiling module xil_defaultlib.PCAddr
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataLate
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DataSelect_2
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.inslate
Compiling module xil_defaultlib.AluResult
Compiling module xil_defaultlib.MCPU
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_behav
