<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>Robert Schne (robert.schoene@tu-dresden.de)</p>
    <p>Daniel Hackenberg (daniel.hackenberg@tu-dresden.de)</p>
    <p>Daniel Molka (daniel.molka@tu-dresden.de)</p>
    <p>Memory Performance</p>
    <p>at Reduced CPU Clock Speeds:</p>
    <p>An Analysis of Current x86_64 Processors</p>
    <p>HotPower12</p>
  </div>
  <div class="page">
    <p>Robert Schne 2/20</p>
    <p>Outline</p>
    <p>Motivation</p>
    <p>Test Systems</p>
    <p>Benchmarks</p>
    <p>Results</p>
    <p>Conclusion</p>
  </div>
  <div class="page">
    <p>Robert Schne 3/20</p>
    <p>Motivation</p>
    <p>Energy consumption of data centers and HPC computers</p>
    <p>is increasing</p>
    <p>Power saving techniques are implemented into server</p>
    <p>hardware</p>
    <p>DVFS one of the major techniques  beside clock and</p>
    <p>power gating  to save power</p>
    <p>Software makes use of DVFS to increase energy</p>
    <p>efficiency</p>
    <p>General approach:</p>
    <p>lower the core frequency during a memory phase and</p>
    <p>raise it during a computing phase [Liv12]</p>
  </div>
  <div class="page">
    <p>Robert Schne 4/20</p>
    <p>Test Systems</p>
    <p>Intel AMD</p>
    <p>Xeon</p>
    <p>X5560</p>
    <p>Xeon</p>
    <p>X5670</p>
    <p>Core i7</p>
    <p>Xeon E5</p>
    <p>Opteron</p>
    <p>Opteron</p>
    <p>Opteron</p>
    <p>Nehalem</p>
    <p>EP</p>
    <p>Westmere</p>
    <p>-EP</p>
    <p>Sandy</p>
    <p>Bridge-HE</p>
    <p>Sandy</p>
    <p>Bridge-EP</p>
    <p>Istanbul Magny</p>
    <p>Cours</p>
    <p>Interlagos</p>
    <p>PC3</p>
    <p>PC3L</p>
    <p>PC3</p>
    <p>PC3</p>
    <p>PC2</p>
    <p>PC3</p>
    <p>PC3</p>
  </div>
  <div class="page">
    <p>Robert Schne 5/20</p>
    <p>Uncore Design Nehalem-EP/Westmere-EP</p>
    <p>Central crossbar (Global</p>
    <p>Queue)</p>
    <p>Cores connect to Memory, L3</p>
    <p>and QPI via Global Queue</p>
    <p>Two frequency domains:</p>
    <p>Core frequency</p>
    <p>Uncore Frequency (2.66</p>
    <p>GHz at Westmere-EP) Based on [Int10]</p>
  </div>
  <div class="page">
    <p>Robert Schne 6/20</p>
    <p>Uncore Design Sandy Bridge-HE</p>
    <p>Ring setup (32 byte data)</p>
    <p>Cores connect to DRAM via</p>
    <p>ring bus</p>
    <p>One frequency domain</p>
  </div>
  <div class="page">
    <p>Robert Schne 7/20</p>
    <p>Uncore Design Sandy Bridge-EP</p>
    <p>Ring setup (2x 32 byte data)</p>
    <p>Cores connect to (most) L3,</p>
    <p>QPI and DRAM via ring bus</p>
    <p>One frequency domain</p>
    <p>Based on [Int12]</p>
  </div>
  <div class="page">
    <p>Robert Schne 8/20</p>
    <p>Northbridge Design AMD Interlagos</p>
    <p>Fairly complex design</p>
    <p>Central crossbars (SRI + XBAR)</p>
    <p>Cores connect to L3 via SRI</p>
    <p>Cores connect to HT and DRAM</p>
    <p>via SRI+XBAR</p>
    <p>Multiple frequency domains:</p>
    <p>Module frequencies</p>
    <p>Northbridge frequency (2</p>
    <p>GHz at Interlagos)</p>
    <p>Based on [AMD12]</p>
  </div>
  <div class="page">
    <p>Robert Schne 9/20</p>
    <p>Microbenchmarks for 64 Bit x86 systems [Hac09]</p>
    <p>Memory latency and bandwidth measurements</p>
    <p>Well directed placement of data in any cache or</p>
    <p>memory location</p>
    <p>Coherency state control</p>
    <p>Implementation</p>
    <p>pthreads with affinity control</p>
    <p>Assembler implementation of measurement routines</p>
    <p>Time measurements using Time Stamp Counter(rdtsc)</p>
    <p>NUMA aware allocation</p>
    <p>http://www.benchit.org/wiki/index.php/X86membench</p>
  </div>
  <div class="page">
    <p>Robert Schne 10/20</p>
    <p>Bandwidth to DRAM at Full Concurrency</p>
    <p>DRAM performance at reduced clock speed</p>
    <p>Affected for Intel Sandy Bridge-EP and all AMD</p>
    <p>processors</p>
    <p>Not affected</p>
    <p>Highly affected</p>
  </div>
  <div class="page">
    <p>Robert Schne 11/20</p>
    <p>Bandwidth to DRAM  Westmere EP</p>
    <p>Only minor DRAM-performance losses when using DVFS</p>
    <p>techniques for two or more active cores</p>
    <p>Decrease number of cores accessing DRAM (reduce</p>
    <p>concurrency)</p>
    <p>active</p>
    <p>active</p>
  </div>
  <div class="page">
    <p>Robert Schne 12/20</p>
    <p>Bandwidth to DRAM  Sandy Bridge-HE</p>
    <p>No DRAM-performance losses when using DVFS</p>
    <p>techniques for two or more active cores</p>
    <p>Concurrency can be reduced additionally</p>
  </div>
  <div class="page">
    <p>Robert Schne 13/20</p>
    <p>Bandwidth to DRAM  Sandy Bridge EP</p>
    <p>Frequency scaling worsens performance</p>
    <p>Despite same architecture like Sandy Bridge-HE, totally</p>
    <p>different behavior</p>
    <p>Reducing concurrency as alternative</p>
  </div>
  <div class="page">
    <p>Robert Schne 14/20</p>
    <p>Bandwidth to DRAM  Interlagos</p>
    <p>Only moderate DRAM-performance losses when using</p>
    <p>DVFS techniques for three or four active cores</p>
    <p>Best performance for three active modules</p>
  </div>
  <div class="page">
    <p>Robert Schne 15/20</p>
    <p>Bandwidth to DRAM  Summary</p>
    <p>DVFS provides no or minor impact on DRAM</p>
    <p>performance of fully occupied Intel processors</p>
    <p>except for Sandy Bridge-EP</p>
    <p>Previous AMD processors (Istanbul, Magny</p>
    <p>Cours) lower northbridge frequency with core</p>
    <p>frequency and lose memory performance</p>
    <p>Reduce number of tasks accessing memory</p>
  </div>
  <div class="page">
    <p>Robert Schne 16/20</p>
    <p>Bandwidth to L3 at Full Concurrency</p>
    <p>Linear dependency on Sandy Bridge</p>
    <p>Westmere-EP provides high bandwidth at low frequency</p>
    <p>AMD processors and Nehalem-EP show similar behavior</p>
    <p>Not affected</p>
    <p>Linear</p>
    <p>dependent</p>
  </div>
  <div class="page">
    <p>Robert Schne 17/20</p>
    <p>Bandwidth to L3  Details</p>
    <p>SandyBridge L3 bandwidth scales perfectly  with</p>
    <p>concurrency and frequency</p>
    <p>Sandy Bridge L3 bandwidth depends on frequency</p>
  </div>
  <div class="page">
    <p>Robert Schne 18/20</p>
    <p>Bandwidth to L3  Details</p>
    <p>Sandy Bridge L3 bandwidth depends on frequency</p>
    <p>Westmere-EP needs all cores for full bandwidth at lowest</p>
    <p>frequency</p>
    <p>Nehalem</p>
  </div>
  <div class="page">
    <p>Robert Schne 19/20</p>
    <p>Bandwidth to L3  Details</p>
    <p>Sandy Bridge L3 bandwidth depends on frequency</p>
    <p>Westmere-EP needs all cores for full bandwidth at lowest</p>
    <p>frequency</p>
    <p>AMD L3 bandwidth depends on core frequency  despite</p>
    <p>separate northbridge frequency domain</p>
  </div>
  <div class="page">
    <p>Robert Schne 20/20</p>
    <p>Conclusion</p>
    <p>Before using DVFS, check performance at different</p>
    <p>frequencies</p>
    <p>No common explanation for all system, highly hardware</p>
    <p>dependent</p>
    <p>Reducing the number of memory bound tasks often an</p>
    <p>alternative, can be used additionally on some systems</p>
  </div>
  <div class="page">
    <p>Robert Schne 21/20</p>
    <p>Thank you</p>
    <p>Questions?</p>
    <p>Fourth International Conference on</p>
    <p>Energy-Aware High Performance Computing</p>
  </div>
  <div class="page">
    <p>Robert Schne 22/20</p>
    <p>Acknowledgement: Cool Silicon Spitzencluster</p>
    <p>Funded via BMBF 13N10186</p>
  </div>
  <div class="page">
    <p>Robert Schne 23/20</p>
    <p>References</p>
    <p>[AMD12] BIOS and Kernel Developers Guide (BKDG) for AMD Family 15h</p>
    <p>Models 00-0Fh Processors; Advanced Micro Devices; Rev. 3.08; March 12</p>
    <p>[Hac09] Hackenberg, Molka, Nagel; Comparing Cache Architectures and</p>
    <p>Coherency Protocols on x86-64 Multicore SMP Systems;MICRO 42; 2009</p>
    <p>[Int10] The Uncore: A Modular Approach to Feeding the High-Performance</p>
    <p>Cores; Hill, Bachand, Bilgin, Greiner, Hammarlund, Haff, Kulick, Safranek; Intel</p>
    <p>Technology Journal; Volume 4; Issue 3; 2010</p>
    <p>[Int11] 2nd Generation Intel Core Processor Family: Intel core i7, i5 and i3; Oded</p>
    <p>Lempel; HotChips 23; 2011</p>
    <p>[Int12] Intel Xeon Processor E5-2600 Product Family Uncore Performance</p>
    <p>Monitoring Guide, Intel; March 2012</p>
    <p>[Liv12] Computer using too much power? Give it a REST (Runtime Energy</p>
    <p>Saving Technology); Livingston, Triquenaux, Fighiera, Beyler, Jalby; Computer</p>
    <p>Science - Research and Development; 2012</p>
  </div>
</Presentation>
