Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  3 11:24:33 2021
| Host         : DESKTOP-6CH2PUK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    49 |
|    Minimum number of control sets                        |    49 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   311 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    49 |
| >= 0 to < 4        |    48 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            8 |
| No           | No                    | Yes                    |              49 |           26 |
| No           | Yes                   | No                     |               8 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+----------------------------+---------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |        Enable Signal       |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------------------------------------------+----------------------------+---------------------------------------------------+------------------+----------------+
|  BCD_GEN[0].BCD_UNIT/bcd_EO                        |                            | BCD_GEN[1].BCD_UNIT/bcd_EO_i_2__0_n_0             |                1 |              1 |
|  BCD_GEN[3].BCD_UNIT/bcd_ud_edge                   |                            |                                                   |                1 |              1 |
|  BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__3_n_0 |                            | BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__3_n_0 |                1 |              1 |
|  BCD_GEN[4].BCD_UNIT/bcd_EO_reg_0                  |                            | BCD_GEN[5].BCD_UNIT/bcd_EO_i_2__4_n_0             |                1 |              1 |
|  BCD_GEN[0].BCD_UNIT/bcd_ud_edge                   |                            |                                                   |                1 |              1 |
|  BCD_GEN[1].BCD_UNIT/bcd_EO_reg_0                  |                            | BCD_GEN[2].BCD_UNIT/bcd_EO_i_2__1_n_0             |                1 |              1 |
|  BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__1_n_0 |                            | BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__1_n_0 |                1 |              1 |
|  BCD_GEN[4].BCD_UNIT/bcd_ud_edge                   |                            |                                                   |                1 |              1 |
|  BCD_GEN[5].BCD_UNIT/bcd_ud_edge                   |                            |                                                   |                1 |              1 |
|  BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1_n_0    |                            | BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2_n_0    |                1 |              1 |
|  BCD_GEN[1].BCD_UNIT/bcd_ud_edge                   |                            |                                                   |                1 |              1 |
|  BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__0_n_0 |                            | BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__0_n_0 |                1 |              1 |
|  BCD_GEN[5].BCD_UNIT/bcd_EO_reg_0                  |                            | BCD_GEN[6].BCD_UNIT/bcd_EO_i_2__5_n_0             |                1 |              1 |
|  BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__4_n_0 |                            | BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__4_n_0 |                1 |              1 |
|  BCD_GEN[2].BCD_UNIT/bcd_EO_reg_0                  |                            | BCD_GEN[3].BCD_UNIT/bcd_EO_i_2__2_n_0             |                1 |              1 |
|  BCD_GEN[6].BCD_UNIT/bcd_ud_edge                   |                            |                                                   |                1 |              1 |
|  BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__5_n_0 |                            | BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__5_n_0 |                1 |              1 |
|  BCD_GEN[2].BCD_UNIT/bcd_ud_edge                   |                            |                                                   |                1 |              1 |
|  BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__2_n_0 |                            | BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__2_n_0 |                1 |              1 |
|  BCD_GEN[3].BCD_UNIT/bcd_EO_reg_0                  |                            | BCD_GEN[4].BCD_UNIT/bcd_EO_i_2__3_n_0             |                1 |              1 |
|  BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__6_n_0 |                            | BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__6_n_0 |                1 |              1 |
|  BCD_GEN[7].BCD_UNIT/bcd_ud_edge                   |                            |                                                   |                1 |              1 |
|  CLKDIV/S[0]                                       |                            | BCD_GEN[0].BCD_UNIT/bcd_EO_i_2_n_0                |                1 |              1 |
|  BCD_GEN[0].BCD_UNIT/bcd_EO                        |                            | BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__0_n_0 |                2 |              2 |
|  BCD_GEN[0].BCD_UNIT/bcd_EO                        | BCD_GEN[1].BCD_UNIT/p_0_in | BCD_GEN[1].BCD_UNIT/bcd_tmp[2]_i_3__0_n_0         |                1 |              2 |
|  BCD_GEN[0].BCD_UNIT/bcd_EO                        | BCD_GEN[1].BCD_UNIT/p_0_in | BCD_GEN[1].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__0_n_0 |                1 |              2 |
|  BCD_GEN[1].BCD_UNIT/bcd_EO_reg_0                  | BCD_GEN[2].BCD_UNIT/p_0_in | BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__1_n_0 |                1 |              2 |
|  BCD_GEN[1].BCD_UNIT/bcd_EO_reg_0                  | BCD_GEN[2].BCD_UNIT/p_0_in | BCD_GEN[2].BCD_UNIT/bcd_tmp[2]_i_3__1_n_0         |                1 |              2 |
|  BCD_GEN[1].BCD_UNIT/bcd_EO_reg_0                  |                            | BCD_GEN[2].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__1_n_0 |                1 |              2 |
|  BCD_GEN[2].BCD_UNIT/bcd_EO_reg_0                  |                            | BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__2_n_0 |                1 |              2 |
|  BCD_GEN[2].BCD_UNIT/bcd_EO_reg_0                  | BCD_GEN[3].BCD_UNIT/p_0_in | BCD_GEN[3].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__2_n_0 |                1 |              2 |
|  BCD_GEN[2].BCD_UNIT/bcd_EO_reg_0                  | BCD_GEN[3].BCD_UNIT/p_0_in | BCD_GEN[3].BCD_UNIT/bcd_tmp[2]_i_3__2_n_0         |                1 |              2 |
|  BCD_GEN[3].BCD_UNIT/bcd_EO_reg_0                  |                            | BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__3_n_0 |                1 |              2 |
|  BCD_GEN[3].BCD_UNIT/bcd_EO_reg_0                  | BCD_GEN[4].BCD_UNIT/p_0_in | BCD_GEN[4].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__3_n_0 |                1 |              2 |
|  BCD_GEN[3].BCD_UNIT/bcd_EO_reg_0                  | BCD_GEN[4].BCD_UNIT/p_0_in | BCD_GEN[4].BCD_UNIT/bcd_tmp[2]_i_3__3_n_0         |                1 |              2 |
|  BCD_GEN[4].BCD_UNIT/bcd_EO_reg_0                  |                            | BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__4_n_0 |                2 |              2 |
|  BCD_GEN[4].BCD_UNIT/bcd_EO_reg_0                  | BCD_GEN[5].BCD_UNIT/p_0_in | BCD_GEN[5].BCD_UNIT/bcd_tmp[2]_i_3__4_n_0         |                1 |              2 |
|  BCD_GEN[6].BCD_UNIT/bcd_EO_reg_0                  |                            | BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__6_n_0 |                1 |              2 |
|  BCD_GEN[6].BCD_UNIT/bcd_EO_reg_0                  | BCD_GEN[7].BCD_UNIT/p_0_in | BCD_GEN[7].BCD_UNIT/bcd_tmp[2]_i_3__6_n_0         |                1 |              2 |
|  BCD_GEN[6].BCD_UNIT/bcd_EO_reg_0                  | BCD_GEN[7].BCD_UNIT/p_0_in | BCD_GEN[7].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__6_n_0 |                1 |              2 |
|  BCD_GEN[5].BCD_UNIT/bcd_EO_reg_0                  |                            | BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2__5_n_0 |                2 |              2 |
|  BCD_GEN[4].BCD_UNIT/bcd_EO_reg_0                  | BCD_GEN[5].BCD_UNIT/p_0_in | BCD_GEN[5].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__4_n_0 |                1 |              2 |
|  BCD_GEN[5].BCD_UNIT/bcd_EO_reg_0                  | BCD_GEN[6].BCD_UNIT/p_0_in | BCD_GEN[6].BCD_UNIT/bcd_tmp[2]_i_3__5_n_0         |                1 |              2 |
|  BCD_GEN[5].BCD_UNIT/bcd_EO_reg_0                  | BCD_GEN[6].BCD_UNIT/p_0_in | BCD_GEN[6].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1__5_n_0 |                1 |              2 |
|  CLKDIV/S[0]                                       |                            | BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_2_n_0    |                1 |              2 |
|  CLKDIV/S[0]                                       | BCD_GEN[0].BCD_UNIT/p_0_in | BCD_GEN[0].BCD_UNIT/bcd_tmp[2]_i_3_n_0            |                1 |              2 |
|  CLKDIV/S[0]                                       | BCD_GEN[0].BCD_UNIT/p_0_in | BCD_GEN[0].BCD_UNIT/bcd_tmp_reg[3]_LDC_i_1_n_0    |                1 |              2 |
|  CLKDIV/CLK                                        |                            | C7S/CNT/c7s_rst                                   |                2 |              3 |
|  top_clk_IBUF_BUFG                                 |                            | top_rst_IBUF                                      |                6 |             23 |
+----------------------------------------------------+----------------------------+---------------------------------------------------+------------------+----------------+


