-- VHDL Entity ece411.WordCombiner.symbol
--
-- Created:
--          by - one1.ews (gelib-057-06.ews.illinois.edu)
--          at - 14:25:25 03/29/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY WordCombiner IS
   PORT( 
      MWRITEH_H : IN     std_logic;
      MWRITEL_H : IN     std_logic;
      OffsetX   : IN     std_logic;
      WordIn    : IN     LC3b_word;
      WordX     : IN     LC3b_word;
      WordXOut  : OUT    LC3b_word
   );

-- Declarations

END WordCombiner ;

--
-- VHDL Architecture ece411.WordCombiner.struct
--
-- Created:
--          by - one1.ews (gelib-057-06.ews.illinois.edu)
--          at - 14:25:25 03/29/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

LIBRARY ece411;

ARCHITECTURE struct OF WordCombiner IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL WordInH      : std_logic_vector(7 DOWNTO 0);
   SIGNAL WordInL      : std_logic_vector(7 DOWNTO 0);
   SIGNAL WordXH       : std_logic_vector(7 DOWNTO 0);
   SIGNAL WordXL       : std_logic_vector(7 DOWNTO 0);
   SIGNAL WordXOutH    : std_logic_vector(7 DOWNTO 0);
   SIGNAL WordXOutL    : std_logic_vector(7 DOWNTO 0);
   SIGNAL replace_high : std_logic;
   SIGNAL replace_low  : std_logic;


   -- Component Declarations
   COMPONENT AND2
   PORT (
      A : IN     std_logic ;
      B : IN     std_logic ;
      Y : OUT    std_logic 
   );
   END COMPONENT;
   COMPONENT ByteMux2
   PORT (
      A   : IN     std_logic_vector ( 7 DOWNTO 0 );
      B   : IN     std_logic_vector ( 7 DOWNTO 0 );
      sel : IN     std_logic ;
      Y   : OUT    std_logic_vector ( 7 DOWNTO 0 )
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : AND2 USE ENTITY ece411.AND2;
   FOR ALL : ByteMux2 USE ENTITY ece411.ByteMux2;
   -- pragma synthesis_on


BEGIN
   -- Architecture concurrent statements
   -- HDL Embedded Text Block 1 eb1
   -- Connect WordIn to WordInH and WordInL
   WordInH <= WordIn(15 downto 8);
   WordInL <= WordIn(7 downto 0);
   
   -- Connect WordX to WordXL and WordXH
   WordXH <= WordX(15 downto 8);
   WordXL <= WordX(7 downto 0);                                      

   -- HDL Embedded Text Block 2 eb2
   -- Connect WordXOut to WordXOutH and WordXOutL
   WordXOut(15 downto 8) <= WordXOutH;
   WordXOut(7 downto 0) <= WordXOutL;


   -- Instance port mappings.
   AndH : AND2
      PORT MAP (
         A => MWRITEH_H,
         B => OffsetX,
         Y => replace_high
      );
   AndL : AND2
      PORT MAP (
         A => MWRITEL_H,
         B => OffsetX,
         Y => replace_low
      );
   MuxH : ByteMux2
      PORT MAP (
         A   => WordXH,
         B   => WordInH,
         sel => replace_high,
         Y   => WordXOutH
      );
   MuxL : ByteMux2
      PORT MAP (
         A   => WordXL,
         B   => WordInL,
         sel => replace_low,
         Y   => WordXOutL
      );

END struct;
