
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...

design:      sb_1__1_
die area:    ( 0 0 ) ( 99795 110515 )
trackPts:    12
defvias:     4
#components: 1244
#terminals:  86
#snets:      2
#nets:       274

reading guide ...

#guides:     2114
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 29

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 12306
mcon shape region query size = 528
met1 shape region query size = 4364
via shape region query size = 332
met2 shape region query size = 207
via2 shape region query size = 332
met3 shape region query size = 209
via3 shape region query size = 332
met4 shape region query size = 98
via4 shape region query size = 10
met5 shape region query size = 16


start pin access
Error: no ap for PIN/VPWR
Error: no ap for PIN/VGND
  complete 26 pins
  complete 23 unique inst patterns
  complete 391 groups
Expt1 runtime (pin-level access point gen): 0.172248
Expt2 runtime (design-level access pattern gen): 0.0295959
#scanned instances     = 1244
#unique  instances     = 29
#stdCellGenAp          = 264
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 157
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 833
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 10.25 (MB), peak = 10.42 (MB)

post process guides ...
GCELLGRID X -1 DO 16 STEP 6900 ;
GCELLGRID Y -1 DO 14 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 478
mcon guide region query size = 0
met1 guide region query size = 413
via guide region query size = 0
met2 guide region query size = 331
via2 guide region query size = 0
met3 guide region query size = 132
via3 guide region query size = 0
met4 guide region query size = 4
via4 guide region query size = 0
met5 guide region query size = 2

init gr pin query ...


start track assignment
Done with 813 vertical wires in 1 frboxes and 547 horizontal wires in 1 frboxes.
Done with 146 vertical wires in 1 frboxes and 99 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 11.24 (MB), peak = 14.52 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_1__1_/runs/test2//results/routing/sb_1__1_.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 11.35 (MB), peak = 14.52 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 21.16 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 18.31 (MB)
    completing 30% with 85 violations
    elapsed time = 00:00:01, memory = 21.68 (MB)
    completing 40% with 77 violations
    elapsed time = 00:00:01, memory = 19.77 (MB)
    completing 50% with 77 violations
    elapsed time = 00:00:01, memory = 30.54 (MB)
    completing 60% with 86 violations
    elapsed time = 00:00:02, memory = 38.43 (MB)
  number of violations = 113
cpu time = 00:00:03, elapsed time = 00:00:02, memory = 360.68 (MB), peak = 377.52 (MB)
total wire length = 7966 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1831 um
total wire length on LAYER met2 = 3762 um
total wire length on LAYER met3 = 2279 um
total wire length on LAYER met4 = 71 um
total wire length on LAYER met5 = 22 um
total number of vias = 1574
up-via summary (total 1574):

-----------------------
 FR_MASTERSLICE       0
            li1     657
           met1     767
           met2     146
           met3       2
           met4       2
-----------------------
                   1574


start 1st optimization iteration ...
    completing 10% with 113 violations
    elapsed time = 00:00:00, memory = 365.31 (MB)
    completing 20% with 113 violations
    elapsed time = 00:00:00, memory = 366.27 (MB)
    completing 30% with 113 violations
    elapsed time = 00:00:00, memory = 366.86 (MB)
    completing 40% with 113 violations
    elapsed time = 00:00:00, memory = 366.86 (MB)
    completing 50% with 108 violations
    elapsed time = 00:00:00, memory = 370.97 (MB)
    completing 60% with 108 violations
    elapsed time = 00:00:00, memory = 376.22 (MB)
    completing 70% with 103 violations
    elapsed time = 00:00:00, memory = 374.04 (MB)
    completing 80% with 103 violations
    elapsed time = 00:00:01, memory = 376.10 (MB)
    completing 90% with 95 violations
    elapsed time = 00:00:02, memory = 379.16 (MB)
    completing 100% with 53 violations
    elapsed time = 00:00:02, memory = 360.69 (MB)
  number of violations = 54
cpu time = 00:00:03, elapsed time = 00:00:03, memory = 363.81 (MB), peak = 379.16 (MB)
total wire length = 7909 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 1854 um
total wire length on LAYER met2 = 3707 um
total wire length on LAYER met3 = 2246 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 21 um
total number of vias = 1574
up-via summary (total 1574):

-----------------------
 FR_MASTERSLICE       0
            li1     663
           met1     769
           met2     138
           met3       2
           met4       2
-----------------------
                   1574


start 2nd optimization iteration ...
    completing 10% with 54 violations
    elapsed time = 00:00:00, memory = 363.81 (MB)
    completing 20% with 54 violations
    elapsed time = 00:00:00, memory = 367.95 (MB)
    completing 30% with 54 violations
    elapsed time = 00:00:00, memory = 367.95 (MB)
    completing 40% with 54 violations
    elapsed time = 00:00:00, memory = 371.56 (MB)
    completing 50% with 52 violations
    elapsed time = 00:00:00, memory = 376.96 (MB)
    completing 60% with 52 violations
    elapsed time = 00:00:00, memory = 377.50 (MB)
    completing 70% with 37 violations
    elapsed time = 00:00:00, memory = 373.40 (MB)
    completing 80% with 37 violations
    elapsed time = 00:00:01, memory = 378.91 (MB)
    completing 90% with 48 violations
    elapsed time = 00:00:02, memory = 381.33 (MB)
    completing 100% with 26 violations
    elapsed time = 00:00:02, memory = 363.82 (MB)
  number of violations = 26
cpu time = 00:00:03, elapsed time = 00:00:03, memory = 363.82 (MB), peak = 385.71 (MB)
total wire length = 7835 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 1815 um
total wire length on LAYER met2 = 3694 um
total wire length on LAYER met3 = 2227 um
total wire length on LAYER met4 = 74 um
total wire length on LAYER met5 = 22 um
total number of vias = 1564
up-via summary (total 1564):

-----------------------
 FR_MASTERSLICE       0
            li1     661
           met1     760
           met2     137
           met3       4
           met4       2
-----------------------
                   1564


start 3rd optimization iteration ...
    completing 10% with 26 violations
    elapsed time = 00:00:00, memory = 363.82 (MB)
    completing 20% with 26 violations
    elapsed time = 00:00:00, memory = 363.89 (MB)
    completing 30% with 26 violations
    elapsed time = 00:00:00, memory = 363.89 (MB)
    completing 40% with 20 violations
    elapsed time = 00:00:00, memory = 372.27 (MB)
    completing 50% with 20 violations
    elapsed time = 00:00:01, memory = 377.66 (MB)
    completing 60% with 18 violations
    elapsed time = 00:00:04, memory = 375.90 (MB)
  number of violations = 15
cpu time = 00:00:04, elapsed time = 00:00:04, memory = 363.82 (MB), peak = 388.61 (MB)
total wire length = 7883 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1870 um
total wire length on LAYER met2 = 3711 um
total wire length on LAYER met3 = 2202 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 22 um
total number of vias = 1580
up-via summary (total 1580):

-----------------------
 FR_MASTERSLICE       0
            li1     659
           met1     778
           met2     135
           met3       6
           met4       2
-----------------------
                   1580


start 4th optimization iteration ...
    completing 10% with 15 violations
    elapsed time = 00:00:00, memory = 363.82 (MB)
    completing 20% with 15 violations
    elapsed time = 00:00:00, memory = 364.33 (MB)
    completing 30% with 15 violations
    elapsed time = 00:00:00, memory = 364.50 (MB)
    completing 40% with 15 violations
    elapsed time = 00:00:00, memory = 364.50 (MB)
    completing 50% with 13 violations
    elapsed time = 00:00:00, memory = 364.92 (MB)
    completing 60% with 13 violations
    elapsed time = 00:00:00, memory = 367.53 (MB)
    completing 70% with 13 violations
    elapsed time = 00:00:00, memory = 369.32 (MB)
    completing 80% with 13 violations
    elapsed time = 00:00:00, memory = 374.18 (MB)
    completing 90% with 6 violations
    elapsed time = 00:00:00, memory = 378.33 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 363.82 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 363.82 (MB), peak = 388.61 (MB)
total wire length = 7882 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1948 um
total wire length on LAYER met2 = 3711 um
total wire length on LAYER met3 = 2123 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 22 um
total number of vias = 1583
up-via summary (total 1583):

-----------------------
 FR_MASTERSLICE       0
            li1     659
           met1     781
           met2     135
           met3       6
           met4       2
-----------------------
                   1583


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.67 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.75 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.89 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.89 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 368.00 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 367.88 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 368.97 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 368.97 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 368.97 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 368.97 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 368.97 (MB), peak = 388.61 (MB)
total wire length = 7882 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1948 um
total wire length on LAYER met2 = 3711 um
total wire length on LAYER met3 = 2123 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 22 um
total number of vias = 1583
up-via summary (total 1583):

-----------------------
 FR_MASTERSLICE       0
            li1     659
           met1     781
           met2     135
           met3       6
           met4       2
-----------------------
                   1583


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 364.95 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 367.42 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 367.42 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.16 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 367.60 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 364.49 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 366.46 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 366.65 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 366.80 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 368.76 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 368.76 (MB), peak = 388.61 (MB)
total wire length = 7882 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1948 um
total wire length on LAYER met2 = 3711 um
total wire length on LAYER met3 = 2123 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 22 um
total number of vias = 1583
up-via summary (total 1583):

-----------------------
 FR_MASTERSLICE       0
            li1     659
           met1     781
           met2     135
           met3       6
           met4       2
-----------------------
                   1583


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 364.41 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 366.02 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.60 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.17 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 367.13 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 367.14 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 364.96 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 366.46 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 365.62 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 366.83 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.83 (MB), peak = 388.61 (MB)
total wire length = 7882 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1948 um
total wire length on LAYER met2 = 3711 um
total wire length on LAYER met3 = 2123 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 22 um
total number of vias = 1583
up-via summary (total 1583):

-----------------------
 FR_MASTERSLICE       0
            li1     659
           met1     781
           met2     135
           met3       6
           met4       2
-----------------------
                   1583


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 364.61 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.88 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.78 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.31 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 366.58 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 366.51 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.84 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 365.13 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 365.25 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 365.71 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 365.71 (MB), peak = 388.61 (MB)
total wire length = 7882 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1948 um
total wire length on LAYER met2 = 3711 um
total wire length on LAYER met3 = 2123 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 22 um
total number of vias = 1583
up-via summary (total 1583):

-----------------------
 FR_MASTERSLICE       0
            li1     659
           met1     781
           met2     135
           met3       6
           met4       2
-----------------------
                   1583


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 364.82 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 364.99 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.88 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.39 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 364.79 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 365.76 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.80 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 365.96 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 366.91 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 366.96 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.96 (MB), peak = 388.61 (MB)
total wire length = 7882 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1948 um
total wire length on LAYER met2 = 3711 um
total wire length on LAYER met3 = 2123 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 22 um
total number of vias = 1583
up-via summary (total 1583):

-----------------------
 FR_MASTERSLICE       0
            li1     659
           met1     781
           met2     135
           met3       6
           met4       2
-----------------------
                   1583


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 364.15 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 366.81 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.50 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 364.94 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 366.26 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 365.90 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.59 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 366.46 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 365.77 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 366.21 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.21 (MB), peak = 388.61 (MB)
total wire length = 7882 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1948 um
total wire length on LAYER met2 = 3711 um
total wire length on LAYER met3 = 2123 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 22 um
total number of vias = 1583
up-via summary (total 1583):

-----------------------
 FR_MASTERSLICE       0
            li1     659
           met1     781
           met2     135
           met3       6
           met4       2
-----------------------
                   1583


complete detail routing
total wire length = 7882 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1948 um
total wire length on LAYER met2 = 3711 um
total wire length on LAYER met3 = 2123 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 22 um
total number of vias = 1583
up-via summary (total 1583):

-----------------------
 FR_MASTERSLICE       0
            li1     659
           met1     781
           met2     135
           met3       6
           met4       2
-----------------------
                   1583

cpu time = 00:00:19, elapsed time = 00:00:15, memory = 366.21 (MB), peak = 388.61 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_1__1_/runs/test2//results/routing/sb_1__1_.def.ref at line 2.


Runtime taken (hrt): 16.2895
