[2025-09-17 11:48:38] START suite=qualcomm_srv trace=srv39_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv39_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2831143 heartbeat IPC: 3.532 cumulative IPC: 3.532 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5407446 heartbeat IPC: 3.882 cumulative IPC: 3.699 (Simulation time: 00 hr 01 min 20 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5407446 cumulative IPC: 3.699 (Simulation time: 00 hr 01 min 20 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5407446 cumulative IPC: 3.699 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14543563 heartbeat IPC: 1.095 cumulative IPC: 1.095 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 23639266 heartbeat IPC: 1.099 cumulative IPC: 1.097 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 32670891 heartbeat IPC: 1.107 cumulative IPC: 1.1 (Simulation time: 00 hr 04 min 55 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 41812127 heartbeat IPC: 1.094 cumulative IPC: 1.099 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 50819927 heartbeat IPC: 1.11 cumulative IPC: 1.101 (Simulation time: 00 hr 07 min 13 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 59868520 heartbeat IPC: 1.105 cumulative IPC: 1.102 (Simulation time: 00 hr 08 min 26 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv39_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 68981552 heartbeat IPC: 1.097 cumulative IPC: 1.101 (Simulation time: 00 hr 09 min 35 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 77939326 heartbeat IPC: 1.116 cumulative IPC: 1.103 (Simulation time: 00 hr 10 min 44 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 86931210 heartbeat IPC: 1.112 cumulative IPC: 1.104 (Simulation time: 00 hr 11 min 56 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 90512888 cumulative IPC: 1.105 (Simulation time: 00 hr 13 min 03 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 90512888 cumulative IPC: 1.105 (Simulation time: 00 hr 13 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv39_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.105 instructions: 100000004 cycles: 90512888
CPU 0 Branch Prediction Accuracy: 92.18% MPKI: 14.01 Average ROB Occupancy at Mispredict: 30.43
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06858
BRANCH_INDIRECT: 0.3392
BRANCH_CONDITIONAL: 12.3
BRANCH_DIRECT_CALL: 0.4168
BRANCH_INDIRECT_CALL: 0.4956
BRANCH_RETURN: 0.3956


====Backend Stall Breakdown====
ROB_STALL: 220877
LQ_STALL: 0
SQ_STALL: 893046


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 123.04587
REPLAY_LOAD: 66.75721
NON_REPLAY_LOAD: 22.42482

== Total ==
ADDR_TRANS: 40236
REPLAY_LOAD: 27771
NON_REPLAY_LOAD: 152870

== Counts ==
ADDR_TRANS: 327
REPLAY_LOAD: 416
NON_REPLAY_LOAD: 6817

cpu0->cpu0_STLB TOTAL        ACCESS:    2125047 HIT:    2093955 MISS:      31092 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2125047 HIT:    2093955 MISS:      31092 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 143.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9410254 HIT:    8585158 MISS:     825096 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7621046 HIT:    6961433 MISS:     659613 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     591148 HIT:     489061 MISS:     102087 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1130320 HIT:    1114771 MISS:      15549 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      67740 HIT:      19893 MISS:      47847 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.22 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15304705 HIT:    7605372 MISS:    7699333 MSHR_MERGE:    1909334
cpu0->cpu0_L1I LOAD         ACCESS:   15304705 HIT:    7605372 MISS:    7699333 MSHR_MERGE:    1909334
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.46 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30155613 HIT:   25956542 MISS:    4199071 MSHR_MERGE:    1709133
cpu0->cpu0_L1D LOAD         ACCESS:   16633826 HIT:   14285951 MISS:    2347875 MSHR_MERGE:     516827
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13446367 HIT:   11663056 MISS:    1783311 MSHR_MERGE:    1192161
cpu0->cpu0_L1D TRANSLATION  ACCESS:      75420 HIT:       7535 MISS:      67885 MSHR_MERGE:        145
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.89 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12577163 HIT:   10431779 MISS:    2145384 MSHR_MERGE:    1081838
cpu0->cpu0_ITLB LOAD         ACCESS:   12577163 HIT:   10431779 MISS:    2145384 MSHR_MERGE:    1081838
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.332 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28611752 HIT:   27170127 MISS:    1441625 MSHR_MERGE:     380124
cpu0->cpu0_DTLB LOAD         ACCESS:   28611752 HIT:   27170127 MISS:    1441625 MSHR_MERGE:     380124
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.814 cycles
cpu0->LLC TOTAL        ACCESS:     970785 HIT:     881517 MISS:      89268 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     659613 HIT:     595406 MISS:      64207 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     102087 HIT:      94748 MISS:       7339 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     161238 HIT:     160584 MISS:        654 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47847 HIT:      30779 MISS:      17068 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1217
  ROW_BUFFER_MISS:      87397
  AVG DBUS CONGESTED CYCLE: 4.566
Channel 0 WQ ROW_BUFFER_HIT:       1080
  ROW_BUFFER_MISS:       8201
  FULL:          0
Channel 0 REFRESHES ISSUED:       7543

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       534848       559109        77908        10169
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         3703         3530         1957
  STLB miss resolved @ L2C                0         2794         7809         6757         5090
  STLB miss resolved @ LLC                0          102         6500        15123        11411
  STLB miss resolved @ MEM                0            1         2725         8496        13298

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             203886        50271      1448495       105965          628
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1271          833           51
  STLB miss resolved @ L2C                0         1089         4191         1887           35
  STLB miss resolved @ LLC                0           44         3195         2631           96
  STLB miss resolved @ MEM                0            3          661          590          216
[2025-09-17 12:01:41] END   suite=qualcomm_srv trace=srv39_ap (rc=0)
