// Seed: 1618250390
module module_0 (
    input wire id_0,
    output wand id_1,
    output supply0 id_2,
    output supply1 id_3,
    input wand id_4,
    output wor id_5,
    input supply1 id_6,
    input tri id_7,
    input uwire id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11,
    input uwire id_12,
    input uwire id_13
);
  assign id_5 = 1;
  parameter id_15 = -1;
  assign id_3 = id_11;
  wire id_16;
  wire id_17;
  assign id_5 = id_11;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    output uwire id_2,
    input wand id_3,
    input tri1 id_4,
    input wand id_5,
    input wor id_6,
    output tri1 id_7,
    input tri0 id_8,
    input wand id_9
);
  logic id_11;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_7,
      id_9,
      id_2,
      id_8,
      id_8,
      id_3,
      id_6,
      id_3,
      id_8,
      id_6,
      id_3
  );
  assign modCall_1.id_6 = 0;
endmodule
