// Seed: 619414514
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri id_4 = 1;
  supply1 id_5;
  wire id_6;
  initial begin
    $display(1, 1, id_5, id_5, 1 <-> 1);
  end
  wire id_7;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    output wor id_2,
    output wire id_3,
    output wire id_4,
    output tri0 id_5,
    output supply1 id_6,
    output tri id_7,
    input tri1 id_8
);
  wire id_10;
  wire id_11;
  wire id_12, id_13;
  wire id_14;
  module_0(
      id_14, id_10, id_12
  );
  wire id_15;
  wand id_16 = 1'h0;
  wire id_17, id_18;
  assign id_5 = 1'b0 == 1 ? 1'd0 : 1;
endmodule
