# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v failed with 3 errors.
# 2 compiles, 1 failed with 3 errors.
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v failed with 3 errors.
# 2 compiles, 1 failed with 3 errors.
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 19:28:11 on Feb 22,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=       100
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9         48 00000030 00000000000000000000000000110000
# Reg         10          4 00000004 00000000000000000000000000000100
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[          0]=          1
# D_Memory[          4]=          2
# D_Memory[          8]=          3
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 13990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=       100
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9         48 00000030 00000000000000000000000000110000
# Reg         10          4 00000004 00000000000000000000000000000100
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=         30
# D_Memory[         68]=         70
# D_Memory[         72]=        110
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 13990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=       100
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9         48 00000030 00000000000000000000000000110000
# Reg         10          4 00000004 00000000000000000000000000000100
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=         30
# D_Memory[         68]=         70
# D_Memory[         72]=        110
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 13990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=       100
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9          0 00000000 00000000000000000000000000000000
# Reg         10          0 00000000 00000000000000000000000000000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=          0
# D_Memory[         68]=          0
# D_Memory[         72]=          0
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 13990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
restart -f
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=       100
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294967284 fffffff4 11111111111111111111111111110100
# Reg         10 4294967295 ffffffff 11111111111111111111111111111111
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]= 4294967286
# D_Memory[         68]= 4294967270
# D_Memory[         72]= 4294967254
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 13990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=       100
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294967284 fffffff4 11111111111111111111111111110100
# Reg         10 4294967295 ffffffff 11111111111111111111111111111111
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]= 4294967286
# D_Memory[         68]= 4294967270
# D_Memory[         72]= 4294967254
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 13990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=       100
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294967284 fffffff4 11111111111111111111111111110100
# Reg         10 4294967295 ffffffff 11111111111111111111111111111111
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]= 11111111111111111111111111110110
# D_Memory[         68]= 11111111111111111111111111100110
# D_Memory[         72]= 11111111111111111111111111010110
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 13990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
# ** Error: (vsim-3063) Port 'clk' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV/UUT File: C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v Line: 14
run -all
# No Design Loaded!
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 19:28:11 on Feb 22,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=       100
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294967284 fffffff4 11111111111111111111111111110100
# Reg         10 4294967295 ffffffff 11111111111111111111111111111111
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]= 11111111111111111111111111110110
# D_Memory[         68]= 11111111111111111111111111100110
# D_Memory[         72]= 11111111111111111111111111010110
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(43)
#    Time: 13990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 43
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=       100
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294967284 fffffff4 11111111111111111111111111110100
# Reg         10 4294967295 ffffffff 11111111111111111111111111111111
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=         -10
# D_Memory[         68]=         -26
# D_Memory[         72]=         -42
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(43)
#    Time: 13990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 43
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=       100
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294967284 fffffff4 11111111111111111111111111110100
# Reg         10 4294967295 ffffffff 11111111111111111111111111111111
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=         -10
# D_Memory[         68]=         -26
# D_Memory[         72]=         -42
# total clock cycles:   999
# hello bitchfuck you** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(54)
#    Time: 19990 ns  Iteration: 2  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 54
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# IR=00000000001100000000000010010011
# IR=00000000010000000000000100010011
# IR=00000000010000000000011100010011
# IR=00000010111000010000011000110011
# IR=00000010110000001000000110110011
# IR=00000000000000100000001000010011
# IR=00000000110000011000001010110011
# IR=00000000000000110000001100010011
# IR=00000000000000000000001110010011
# IR=00000000000000100010010000000011
# IR=00000000000000011010010100000011
# IR=00000010101001000000010010110011
# IR=00000000100101011000010110110011
# IR=00000000000100111000001110010011
# IR=00000000010000100000001000010011
# IR=00000000010000011000000110010011
# IR=11111110001000111100000011100011
# IR=00000000000000100010010000000011
# IR=00000000000000011010010100000011
# IR=00000010101001000000010010110011
# IR=00000000100101011000010110110011
# IR=00000000000100111000001110010011
# IR=00000000010000100000001000010011
# IR=00000000010000011000000110010011
# IR=11111110001000111100000011100011
# IR=00000000000000100010010000000011
# IR=00000000000000011010010100000011
# IR=00000010101001000000010010110011
# IR=00000000100101011000010110110011
# IR=00000000000100111000001110010011
# IR=00000000010000100000001000010011
# IR=00000000010000011000000110010011
# IR=11111110001000111100000011100011
# IR=00000000000000100010010000000011
# IR=00000000000000011010010100000011
# IR=00000010101001000000010010110011
# IR=00000000100101011000010110110011
# IR=00000000000100111000001110010011
# IR=00000000010000100000001000010011
# IR=00000000010000011000000110010011
# IR=11111110001000111100000011100011
# IR=00000011000000000000000110010011
# IR=00000000101100101010000000100011
# IR=00000000101100101010000000100011
# IR=00000000010000101000001010010011
# IR=00000000000000000000010110010011
# IR=00000000000100110000001100010011
# IR=00000011000000000000000110010011
# IR=11111010000100110100111011100011
# IR=00000000000000000000001110010011
# IR=00000000000000100010010000000011
# IR=00000000000000011010010100000011
# IR=00000010101001000000010010110011
# IR=00000000100101011000010110110011
# IR=00000000000100111000001110010011
# IR=00000000010000100000001000010011
# IR=00000000010000011000000110010011
# IR=11111110001000111100000011100011
# IR=00000000000000100010010000000011
# IR=00000000000000011010010100000011
# IR=00000010101001000000010010110011
# IR=00000000100101011000010110110011
# IR=00000000000100111000001110010011
# IR=00000000010000100000001000010011
# IR=00000000010000011000000110010011
# IR=11111110001000111100000011100011
# IR=00000000000000100010010000000011
# IR=00000000000000011010010100000011
# IR=00000010101001000000010010110011
# IR=00000000100101011000010110110011
# IR=00000000000100111000001110010011
# IR=00000000010000100000001000010011
# IR=00000000010000011000000110010011
# IR=11111110001000111100000011100011
# IR=00000000000000100010010000000011
# IR=00000000000000011010010100000011
# IR=00000010101001000000010010110011
# IR=00000000100101011000010110110011
# IR=00000000000100111000001110010011
# IR=00000000010000100000001000010011
# IR=00000000010000011000000110010011
# IR=11111110001000111100000011100011
# IR=00000011000000000000000110010011
# IR=00000000101100101010000000100011
# IR=00000000101100101010000000100011
# IR=00000000010000101000001010010011
# IR=00000000000000000000010110010011
# IR=00000000000100110000001100010011
# IR=00000011000000000000000110010011
# IR=11111010000100110100111011100011
# IR=00000000000000000000001110010011
# IR=00000000000000100010010000000011
# IR=00000000000000011010010100000011
# IR=00000010101001000000010010110011
# IR=00000000100101011000010110110011
# IR=00000000000100111000001110010011
# IR=00000000010000100000001000010011
# IR=00000000010000011000000110010011
# IR=11111110001000111100000011100011
# IR=00000000000000100010010000000011
# IR=00000000000000011010010100000011
# IR=00000010101001000000010010110011
# IR=00000000100101011000010110110011
# IR=00000000000100111000001110010011
# IR=00000000010000100000001000010011
# IR=00000000010000011000000110010011
# IR=11111110001000111100000011100011
# IR=00000000000000100010010000000011
# IR=00000000000000011010010100000011
# IR=00000010101001000000010010110011
# IR=00000000100101011000010110110011
# IR=00000000000100111000001110010011
# IR=00000000010000100000001000010011
# IR=00000000010000011000000110010011
# IR=11111110001000111100000011100011
# IR=00000000000000100010010000000011
# IR=00000000000000011010010100000011
# IR=00000010101001000000010010110011
# IR=00000000100101011000010110110011
# IR=00000000000100111000001110010011
# IR=00000000010000100000001000010011
# IR=00000000010000011000000110010011
# IR=11111110001000111100000011100011
# IR=00000011000000000000000110010011
# IR=00000000101100101010000000100011
# IR=00000000101100101010000000100011
# IR=00000000010000101000001010010011
# IR=00000000000000000000010110010011
# IR=00000000000100110000001100010011
# IR=00000011000000000000000110010011
# IR=11111010000100110100111011100011
# IR=11111111111111111111111111111111
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294967284 fffffff4 11111111111111111111111111110100
# Reg         10 4294967295 ffffffff 11111111111111111111111111111111
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=         -10
# D_Memory[         68]=         -26
# D_Memory[         72]=         -42
# total clock cycles:   999
# hello bitchfuck you** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(54)
#    Time: 19990 ns  Iteration: 2  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 54
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# IR=00000000001100000000000010010011, done=x
# IR=00000000010000000000000100010011, done=0
# IR=00000000010000000000011100010011, done=0
# IR=00000010111000010000011000110011, done=0
# IR=00000010110000001000000110110011, done=0
# IR=00000000000000100000001000010011, done=0
# IR=00000000110000011000001010110011, done=0
# IR=00000000000000110000001100010011, done=0
# IR=00000000000000000000001110010011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000010000101000001010010011, done=0
# IR=00000000000000000000010110010011, done=0
# IR=00000000000100110000001100010011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=11111010000100110100111011100011, done=0
# IR=00000000000000000000001110010011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000010000101000001010010011, done=0
# IR=00000000000000000000010110010011, done=0
# IR=00000000000100110000001100010011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=11111010000100110100111011100011, done=0
# IR=00000000000000000000001110010011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000010000101000001010010011, done=0
# IR=00000000000000000000010110010011, done=0
# IR=00000000000100110000001100010011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=11111010000100110100111011100011, done=0
# IR=11111111111111111111111111111111, done=0
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294967284 fffffff4 11111111111111111111111111110100
# Reg         10 4294967295 ffffffff 11111111111111111111111111111111
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=         -10
# D_Memory[         68]=         -26
# D_Memory[         72]=         -42
# total clock cycles:   999
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(49)
#    Time: 19990 ns  Iteration: 2  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 49
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# IR=00000000001100000000000010010011, done=x
# IR=00000000010000000000000100010011, done=0
# IR=00000000010000000000011100010011, done=0
# IR=00000010111000010000011000110011, done=0
# IR=00000010110000001000000110110011, done=0
# IR=00000000000000100000001000010011, done=0
# IR=00000000110000011000001010110011, done=0
# IR=00000000000000110000001100010011, done=0
# IR=00000000000000000000001110010011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000010000101000001010010011, done=0
# IR=00000000000000000000010110010011, done=0
# IR=00000000000100110000001100010011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=11111010000100110100111011100011, done=0
# IR=00000000000000000000001110010011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000010000101000001010010011, done=0
# IR=00000000000000000000010110010011, done=0
# IR=00000000000100110000001100010011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=11111010000100110100111011100011, done=0
# IR=00000000000000000000001110010011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000010000101000001010010011, done=0
# IR=00000000000000000000010110010011, done=0
# IR=00000000000100110000001100010011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=11111010000100110100111011100011, done=0
# IR=11111111111111111111111111111111, done=0
# done = 0
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294967284 fffffff4 11111111111111111111111111110100
# Reg         10 4294967295 ffffffff 11111111111111111111111111111111
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=         -10
# D_Memory[         68]=         -26
# D_Memory[         72]=         -42
# total clock cycles:   999
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(49)
#    Time: 19990 ns  Iteration: 2  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 49
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# IR=00000000001100000000000010010011, done=x
# IR=00000000010000000000000100010011, done=0
# IR=00000000010000000000011100010011, done=0
# IR=00000010111000010000011000110011, done=0
# IR=00000010110000001000000110110011, done=0
# IR=00000000000000100000001000010011, done=0
# IR=00000000110000011000001010110011, done=0
# IR=00000000000000110000001100010011, done=0
# IR=00000000000000000000001110010011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000010000101000001010010011, done=0
# IR=00000000000000000000010110010011, done=0
# IR=00000000000100110000001100010011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=11111010000100110100111011100011, done=0
# IR=00000000000000000000001110010011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000010000101000001010010011, done=0
# IR=00000000000000000000010110010011, done=0
# IR=00000000000100110000001100010011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=11111010000100110100111011100011, done=0
# IR=00000000000000000000001110010011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000010000101000001010010011, done=0
# IR=00000000000000000000010110010011, done=0
# IR=00000000000100110000001100010011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=11111010000100110100111011100011, done=0
# done = 1
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294967284 fffffff4 11111111111111111111111111110100
# Reg         10 4294967295 ffffffff 11111111111111111111111111111111
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=         -10
# D_Memory[         68]=         -26
# D_Memory[         72]=         -42
# total clock cycles:   535
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(49)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 49
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# IR=00000000001100000000000010010011, done=x
# IR=00000000010000000000000100010011, done=0
# IR=00000000010000000000011100010011, done=0
# IR=00000010111000010000011000110011, done=0
# IR=00000010110000001000000110110011, done=0
# IR=00000000000000100000001000010011, done=0
# IR=00000000110000011000001010110011, done=0
# IR=00000000000000110000001100010011, done=0
# IR=00000000000000000000001110010011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000010000101000001010010011, done=0
# IR=00000000000000000000010110010011, done=0
# IR=00000000000100110000001100010011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=11111010000100110100111011100011, done=0
# IR=00000000000000000000001110010011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000010000101000001010010011, done=0
# IR=00000000000000000000010110010011, done=0
# IR=00000000000100110000001100010011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=11111010000100110100111011100011, done=0
# IR=00000000000000000000001110010011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000000000000100010010000000011, done=0
# IR=00000000000000011010010100000011, done=0
# IR=00000010101001000000010010110011, done=0
# IR=00000000100101011000010110110011, done=0
# IR=00000000000100111000001110010011, done=0
# IR=00000000010000100000001000010011, done=0
# IR=00000000010000011000000110010011, done=0
# IR=11111110001000111100000011100011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000101100101010000000100011, done=0
# IR=00000000010000101000001010010011, done=0
# IR=00000000000000000000010110010011, done=0
# IR=00000000000100110000001100010011, done=0
# IR=00000011000000000000000110010011, done=0
# IR=11111010000100110100111011100011, done=0
# done = 1
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294967284 fffffff4 11111111111111111111111111110100
# Reg         10 4294967295 ffffffff 11111111111111111111111111111111
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=         -10
# D_Memory[         68]=         -26
# D_Memory[         72]=         -42
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(51)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 51
# Compile of tb_RISCV_multi.v failed with 2 errors.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 1 failed with 2 errors.
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-7) Failed to open readmem file "D_Memory.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(26)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# ** Warning: (vsim-7) Failed to open readmem file "D_Memory.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(27)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix:
# done = 1
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(57)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 57
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 49 of file "DMemory.txt". (Current address [48], address range [0:47])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(26)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# ** Warning: (vsim-PLI-3404) Address 48 is out of bounds 0 to 15.
#     : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(27)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix:
#           1         257       65537    16777217 
#           1         514      131075    33554436 
#           1         771      196613    50331655 
# done = 1
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(64)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 64
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 49 of file "DMemory.txt". (Current address [48], address range [0:47])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(26)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# ** Warning: (vsim-PLI-3404) Address 48 is out of bounds 0 to 15.
#     : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(27)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix:
# 00000000000000000000000000000001 00000000000000000000000100000001 00000000000000010000000000000001 00000001000000000000000000000001 
# 00000000000000000000000000000001 00000000000000000000001000000010 00000000000000100000000000000011 00000010000000000000000000000100 
# 00000000000000000000000000000001 00000000000000000000001100000011 00000000000000110000000000000101 00000011000000000000000000000111 
# done = 1
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(64)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 64
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
# Load canceled
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 49 of file "DMemory.txt". (Current address [48], address range [0:47])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(26)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# ** Warning: (vsim-PLI-3404) Address 48 is out of bounds 0 to 15.
#     : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(27)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# 00000000
# 00000000
# 00000000
# 00000001
# 00000000
# 00000000
# 00000000
# 00000010
# 00000000
# 00000000
# 00000000
# 00000011
# 00000000
# 00000000
# 00000000
# 00000100
# 00000000
# 00000000
# 00000000
# 00000101
# 00000000
# 00000000
# 00000000
# 00000110
# 00000000
# 00000000
# 00000000
# 00000111
# 00000000
# 00000000
# 00000000
# 00001000
# 00000000
# 00000000
# 00000000
# 00001001
# 00000000
# 00000000
# 00000000
# 00001010
# 00000000
# 00000000
# 00000000
# 00001011
# 00000000
# 00000000
# 00000000
# 00001100
# done = 1
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(67)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 67
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 49 of file "DMemory.txt". (Current address [48], address range [0:47])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(26)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# ** Warning: (vsim-PLI-3404) Address 48 is out of bounds 0 to 15.
#     : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(27)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix:
# 00000000000000000000000000000001 00000000000000000000000000000001 00000000000000000000000000000001 00000000000000000000000000000001 
# 00000000000000000000000000000001 00000000000000000000000000000101 00000000000000000000000000001001 000000000000000000000000xxxxxxxx 
# 00000000000000000000000000000001 00000000000000000000000000001001 000000000000000000000000xxxxxxxx 000000000000000000000000xxxxxxxx 
# done = 1
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(64)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 64
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 49 of file "DMemory.txt". (Current address [48], address range [0:47])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(26)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# ** Warning: (vsim-PLI-3404) Address 48 is out of bounds 0 to 15.
#     : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(27)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix:
# 00000000000000000000000000000001 00000000000000000000000000000010 00000000000000000000000000000011 00000000000000000000000000000100 
# 00000000000000000000000000000010 00000000000000000000000000000011 00000000000000000000000000000100 00000000000000000000000000000101 
# 00000000000000000000000000000011 00000000000000000000000000000100 00000000000000000000000000000101 00000000000000000000000000000110 
# done = 1
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(64)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 64
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 49 of file "DMemory.txt". (Current address [48], address range [0:47])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(26)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# ** Warning: (vsim-PLI-3404) Address 48 is out of bounds 0 to 15.
#     : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(27)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix:
#           1           2           3           4 
#           2           3           4           5 
#           3           4           5           6 
# Vector:
#           x
#           x
#           x
#           x
# done = 1
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(70)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 70
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 49 of file "DMemory.txt". (Current address [48], address range [0:47])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(26)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# ** Warning: (vsim-PLI-3404) Address 48 is out of bounds 0 to 15.
#     : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(27)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# Vector:
#           x
#           x
#           x
#           x
# done = 1
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(73)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 73
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run-all
# invalid command name "run-all"
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 49 of file "DMemory.txt". (Current address [48], address range [0:47])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(26)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# ** Warning: (vsim-PLI-3407) Too many data words read on line 17 of file "DMemory.txt". (Current address [16], address range [0:15])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(27)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# 00000000
# 00000000
# 00000000
# 00000001
# 00000000
# 00000000
# 00000000
# 00000010
# 00000000
# 00000000
# 00000000
# 00000011
# 00000000
# 00000000
# 00000000
# 00000100
# Vector:
#           1
#           2
#           3
#           4
# done = 1
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(73)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 73
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 49 of file "DMemory.txt". (Current address [48], address range [0:47])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(26)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# ** Warning: (vsim-PLI-3404) Address 48 is out of bounds 0 to 15.
#     : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(27)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# Vector:
#           x
#           x
#           x
#           x
# done = 1
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(73)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 73
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 49 of file "DMemory.txt". (Current address [48], address range [0:47])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(26)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# ** Warning: (vsim-PLI-3407) Too many data words read on line 13 of file "DMemory.txt". (Current address [16], address range [4:15])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(27)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# xxxxxxxx
# 00000000
# 00000000
# 00000000
# 00000001
# 00000000
# 00000000
# 00000000
# 00000010
# 00000000
# 00000000
# 00000000
# 00000011
# Vector:
#           X
#           1
#           2
#           3
# done = 1
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(73)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 73
# Compile of tb_RISCV_multi.v failed with 1 errors.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of tb_RISCV_multi.v failed with 6 errors.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 1 failed with 6 errors.
# Compile of tb_RISCV_multi.v failed with 6 errors.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 1 failed with 6 errors.
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# 11111111
# 11111111
# 11111111
# 11111111
# 11111111
# 11111111
# 11111111
# 11111111
# 11111111
# 11111111
# 11111111
# 11111111
# 11111111
# 11111111
# 11111111
# 00000000
# Vector:
#          -1
#          -1
#          -1
#        -256
# done = 1
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(79)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 79
# Compile of tb_RISCV_multi.v failed with 1 errors.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# 11111111111111111111111111111111
# 11111111111111111111111111111111
# 11111111111111111111111111111111
# 11111111111111111111111100000000
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# Vector:
#        -256
#           x
#           x
#           x
# done = 1
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(79)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 79
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# done = 1
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(75)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 75
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# Result:
#       -1030
#       -2066
#       -3102
# done = 1
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(83)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 83
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# Result:
#        1030
#        2066
#        3102
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# Generated Reseult
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# D_Memory[         76]=           x
# Mismatch at indices [          0]
# Mismatch at indices [          1]
# Mismatch at indices [          2]
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(93)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 93
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# Result:
#        1030
#        2066
#        3102
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# Generated Reseult
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# Mismatch at indices [          0]
# Mismatch at indices [          1]
# Mismatch at indices [          2]
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(93)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 93
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# Result:
#       -1030
#       -2066
#       -3102
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# Generated Reseult
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# Mismatch at indices [          0]
# Mismatch at indices [          1]
# Mismatch at indices [          2]
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(93)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 93
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# Result:
#       -1030
#       -2066
#       -3102
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# Generated Reseult
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
#          -1
# Mismatch at indices [          0]
#          -1
# Mismatch at indices [          1]
#          -1
# Mismatch at indices [          2]
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(94)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 94
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# Result:
#       -1030
#       -2066
#       -3102
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         48 00000030 00000000000000000000000000110000
# Reg          5         76 0000004c 00000000000000000000000001001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8         12 0000000c 00000000000000000000000000001100
# Reg          9 4294964224 fffff400 11111111111111111111010000000000
# Reg         10 4294967040 ffffff00 11111111111111111111111100000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# Generated Reseult
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# word=      -1030
# word=      -2066
# word=      -3102
# 
# success :
# total clock cycles:   535
# total # of instructions executed:   131
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(94)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 94
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# Result:
#       -1030
#       -2066
#       -3102
# Generated Reseult
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# 
# success :
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.000000e+00
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(90)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 90
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# Result:
#       -1030
#       -2066
#       -3102
# Generated Reseult
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# 
# success :
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.000000
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(90)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 90
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# Result:
#       -1030
#       -2066
#       -3102
# Generated Reseult
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# 
# success :
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.000000
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(93)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 93
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# Result:
#       -1030
#       -2066
#       -3102
# Generated Reseult
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# 
# success :
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(94)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 94
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# Expected Result:
#       -1030
#       -2066
#       -3102
# Generated Reseult
# D_Memory[         64]=       -1030
# D_Memory[         68]=       -2066
# D_Memory[         72]=       -3102
# 
# success :)
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(94)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 94
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# Expected Result:
#       -1030
#       -2066
#       -3102
# Generated Reseult
# D_Memory[0x00000040]=       -1030
# D_Memory[0x00000044]=       -2066
# D_Memory[0x00000048]=       -3102
# 
# success :)
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(94)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 94
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# Expected Result:
#       -1030
#       -2066
#       -3102
# Generated Reseult
# D_Memory[0x00000040]=       -1030
# D_Memory[0x00000044]=       -2066
# D_Memory[0x00000048]=       -3102
# 
# success :)
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(94)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 94
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# Expected Result:
#       -1030
#       -2066
#       -3102
# Generated Reseult
# D_Memory[0x00000040]=       -1030
# D_Memory[0x00000044]=       -2066
# D_Memory[0x00000048]=       -3102
# 
# success :)
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(94)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 94
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# Expected Result:
#       -1030
#       -2066
#       -3102
# Generated Reseult
# D_Memory[0x00000040]=       -1030
# D_Memory[0x00000044]=       -2066
# D_Memory[0x00000048]=       -3102
# 
# success :)
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(95)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 95
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# Expected Result:
#       -1030
#       -2066
#       -3102
# Generated Reseult
# D_Memory[0x00000040]=       -1030
# D_Memory[0x00000044]=       -2066
# D_Memory[0x00000048]=       -3102
# 
# success :)
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(95)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 95
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# Expected Result:
#       -1030
#       -2066
#       -3102
# Generated Reseult
# D_Memory[0x00000040]=       -1030
# D_Memory[0x00000044]=       -2066
# D_Memory[0x00000048]=       -3102
# 
# success :)
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(95)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 95
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Vector:
#          -1
#          -1
#          -1
#        -256
# Expected Result:
#       -1030
#       -2066
#       -3102
# Generated Reseult
# D_Memory[0x00000040]=       -1030
# D_Memory[0x00000044]=       -2066
# D_Memory[0x00000048]=       -3102
# 
# success :)
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(95)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 95
# Break key hit
quit -sim
# End time: 17:17:39 on Feb 26,2023, Elapsed time: 93:49:28
# Errors: 0, Warnings: 1
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v failed with 1 errors.
# 3 compiles, 1 failed with 1 error.
# Compile of tb_RISCV_multi.v was successful with warnings.
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 3 compiles, 0 failed with no errors.
vsim -gui work.RISCVCPU
# vsim -gui work.RISCVCPU 
# Start time: 17:19:40 on Feb 26,2023
# Loading work.RISCVCPU
run -all
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# End time: 17:20:21 on Feb 26,2023, Elapsed time: 0:00:41
# Errors: 0, Warnings: 7
# vsim -gui work.tb_RISCV 
# Start time: 17:20:21 on Feb 26,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 61 of file "DMemory.txt". (Current address [60], address range [0:59])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(31)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix1:
#           1           2           3 
#           4           5           6 
#           7           8           9 
# Matrix2:
#          10          11 
#          12          -1 
#          -1          -1 
# Expected Result:
#          31           6  
#          73          24  
#         115          42  
# Generated Reseult
# D_Memory[0x00000030]=          -1
# D_Memory[0x00000034]=          -1
# D_Memory[0x00000038]=          -1
# Mismatch at indices [          0]
# Mismatch at indices [          1]
# Mismatch at indices [          2]
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(102)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 102
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# End time: 17:26:40 on Feb 26,2023, Elapsed time: 0:06:19
# Errors: 0, Warnings: 3
# vsim -gui work.tb_RISCV 
# Start time: 17:26:40 on Feb 26,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 61 of file "DMemory.txt". (Current address [60], address range [0:59])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(31)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix1:
#           1           2           3 
#           4           5           6 
#           7           8           9 
# Matrix2:
#          10          11 
#          12          -1 
#          -1          -1 
# Expected Result:
#          31           6  
#          94          33  
#         157          60  
# Generated Reseult
# D_Memory[0x00000030]=          -1
# D_Memory[0x00000034]=          -1
# D_Memory[0x00000038]=          -1
# Mismatch at indices [          0]
# Mismatch at indices [          1]
# Mismatch at indices [          2]
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(102)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 102
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 61 of file "DMemory.txt". (Current address [60], address range [0:59])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(31)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix1:
#           1           2           3 
#           4           5           6 
#           7           8           9 
# Matrix2:
#          10          11 
#          12          -1 
#          -1          -1 
# Expected Result:
#          31           6  
#          94          33  
#         157          60  
# Generated Reseult
#           x           x  
#           x           x  
#           x           x  
#           x           x  
#           x           x  
#           x           x  
# Mismatch at indices [          0,          0]
# Mismatch at indices [          1,          0]
# Mismatch at indices [          0,          1]
# Mismatch at indices [          1,          1]
# Mismatch at indices [          0,          2]
# Mismatch at indices [          1,          2]
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(118)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 118
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 61 of file "DMemory.txt". (Current address [60], address range [0:59])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(31)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix1:
#           1           2           3 
#           4           5           6 
#           7           8           9 
# Matrix2:
#          10          11 
#          12          -1 
#          -1          -1 
# Expected Result:
#          31           6  
#          94          33  
#         157          60  
# Generated Reseult
#           x           x  
#           x           x  
#           x           x  
# Mismatch at indices [          0,          0]
# Mismatch at indices [          1,          0]
# Mismatch at indices [          0,          1]
# Mismatch at indices [          1,          1]
# Mismatch at indices [          0,          2]
# Mismatch at indices [          1,          2]
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(118)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 118
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 61 of file "DMemory.txt". (Current address [60], address range [0:59])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(31)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix1:
#           1           2           3 
#           4           5           6 
#           7           8           9 
# Matrix2:
#          10          11 
#          12          -1 
#          -1          -1 
# Expected Result:
#          31           6  
#          94          33  
#         157          60  
# Generated Reseult
#           x           x  
#           x           x  
#           x           x  
# Mismatch at indices [          0,          0]
# Mismatch at indices [          1,          0]
# Mismatch at indices [          0,          1]
# Mismatch at indices [          1,          1]
# Mismatch at indices [          0,          2]
# Mismatch at indices [          1,          2]
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(118)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 118
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 61 of file "DMemory.txt". (Current address [60], address range [0:59])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(31)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix1:
#           1           2           3 
#           4           5           6 
#           7           8           9 
# Matrix2:
#          10          11 
#          12          -1 
#          -1          -1 
# Expected Result:
#          31           6  
#          94          33  
#         157          60  
# Generated Reseult
#           x           x  
#           x           x  
#           x           x  
# Mismatch at indices [          0,          0]
# Mismatch at indices [          1,          0]
# Mismatch at indices [          0,          1]
# Mismatch at indices [          1,          1]
# Mismatch at indices [          0,          2]
# Mismatch at indices [          1,          2]
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(118)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 118
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 61 of file "DMemory.txt". (Current address [60], address range [0:59])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(31)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix1:
#           1           2           3 
#           4           5           6 
#           7           8           9 
# Matrix2:
#          10          11 
#          12          -1 
#          -1          -1 
# Expected Result:
#          31           6  
#          94          33  
#         157          60  
# Generated Reseult
#           x           x  
#           x           x  
#           x           x  
# Mismatch at indices [          0,          0]
# Mismatch at indices [          1,          0]
# Mismatch at indices [          0,          1]
# Mismatch at indices [          1,          1]
# Mismatch at indices [          0,          2]
# Mismatch at indices [          1,          2]
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(118)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 118
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 62 of file "DMemory.txt". (Current address [61], address range [0:60])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(31)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix1:
#           1           2           3 
#           4           5           6 
#           7           8           9 
# Matrix2:
#          10          11 
#          12          -1 
#          -1          -1 
# Expected Result:
#          31           6  
#          94          33  
#         157          60  
# Generated Reseult
#           x           x  
#           x           x  
#           x           x  
# Mismatch at indices [          0,          0]
# Mismatch at indices [          1,          0]
# Mismatch at indices [          0,          1]
# Mismatch at indices [          1,          1]
# Mismatch at indices [          0,          2]
# Mismatch at indices [          1,          2]
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(118)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 118
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 61 of file "DMemory.txt". (Current address [60], address range [0:59])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/hdl/multicycle/RISCV_multi.v(54)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV/UUT
# ** Warning: (vsim-PLI-3407) Too many data words read on line 61 of file "DMemory.txt". (Current address [60], address range [0:59])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(31)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix1:
#           1           2           3 
#           4           5           6 
#           7           8           9 
# Matrix2:
#          10          11 
#          12          -1 
#          -1          -1 
# Expected Result:
#          31           6  
#          94          33  
#         157          60  
# Generated Reseult
#           x           x  
#           x           x  
#           x           x  
# 
# success :)
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(118)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 118
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix1:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Matrix2:
#          -1 
#          -1 
#          -1 
#        -256 
# Expected Result:
#       -1030  
#       -2066  
#       -3102  
# Generated Reseult
#       -1030  
#       -2066  
#       -3102  
# 
# success :)
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(118)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 118
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 61 of file "DMemory.txt". (Current address [60], address range [0:59])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/hdl/multicycle/RISCV_multi.v(54)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV/UUT
# ** Warning: (vsim-PLI-3407) Too many data words read on line 61 of file "DMemory.txt". (Current address [60], address range [0:59])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(31)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix1:
#           1           2           3 
#           4           5           6 
#           7           8           9 
# Matrix2:
#          10          11 
#          12          -1 
#          -1          -1 
# Expected Result:
#          31           6  
#          94          33  
#         157          60  
# Generated Reseult
#           x           x  
#           x           x  
#           x           x  
# 
# success :)
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(118)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 118
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 61 of file "DMemory.txt". (Current address [60], address range [0:59])    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(31)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV
# Matrix1:
#           1           2           3 
#           4           5           6 
#           7           8           9 
# Matrix2:
#          10          11 
#          12          -1 
#          -1          -1 
# Expected Result:
#          31           6  
#          94          33  
#         157          60  
# Generated Reseult
#           x           x  
#           x           x  
#           x           x  
# Mismatch at indices [          0,          0]
# Mismatch at indices [          1,          0]
# Mismatch at indices [          0,          1]
# Mismatch at indices [          1,          1]
# Mismatch at indices [          0,          2]
# Mismatch at indices [          1,          2]
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(118)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 118
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix1:
#           1           2           3           4 
#           5           6           7           8 
#           9          10          11          12 
# Matrix2:
#          -1 
#          -1 
#          -1 
#        -256 
# Expected Result:
#       -1030  
#       -2066  
#       -3102  
# Generated Reseult
#       -1030  
#       -2066  
#       -3102  
# 
# success :)
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(118)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 118
# Compile of RISCV_multi.v was successful.
# Compile of tb_RISCV.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Matrix1:
#           1           2           3           4 
#           5           6           7           8 
# Matrix2:
#           9          10 
#          11          12 
#          -1          -1 
#          -1        -256 
# Expected Result:
#          24        -993  
#          96       -1933  
# Generated Reseult
#           x           x  
#           x           x  
# Mismatch at indices [          0,          0]
# Mismatch at indices [          1,          0]
# Mismatch at indices [          0,          1]
# Mismatch at indices [          1,          1]
# total clock cycles:   535
# total # of instructions executed:   131
# CPI=4.083969
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v(118)
#    Time: 10690 ns  Iteration: 3  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV.v line 118
# End time: 19:02:31 on Feb 26,2023, Elapsed time: 1:35:51
# Errors: 0, Warnings: 1
