module sdram (
    input clk,
    input rst,
 
    // these signals go directly to the IO pins
    output sdram_clk,
    output sdram_cle,
    output sdram_cs,
    output sdram_cas,
    output sdram_ras,
    output sdram_we,
    output sdram_dqm,
    output [1:0] sdram_ba,
    output [12:0] sdram_a,
    inout [7:0] sdram_dq,
 
    // User interface
    input [22:0] addr,      // address to read/write
    input rw,               // 1 = write, 0 = read
    input [31:0] data_in,   // data from a read
    output [31:0] data_out, // data for a write
    output busy,            // controller is busy when high
    input in_valid,         // pulse high to initiate a read/write
    output out_valid        // pulses high when data from read is valid
 );