// Seed: 1584749941
module module_0;
  wire id_1;
  module_2(
      id_1, id_1, id_1
  );
endmodule
macromodule module_1 (
    input supply1 id_0
);
  wire   id_2;
  wire   id_3;
  string id_4;
  module_0();
  assign id_3 = id_3;
  assign id_4 = ("");
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_3 (
    input tri id_0,
    input tri id_1
    , id_3
);
  assign id_3 = id_3 ? 1 : 1;
  module_2(
      id_3, id_3, id_3
  );
endmodule
