// Seed: 1676406417
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd15
) (
    _id_1
);
  inout wire _id_1;
  parameter id_2 = 1;
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire [id_1 : 1] id_3, id_4, id_5, id_6;
  assign id_6 = id_5;
  logic id_7[-1 : -1 'h0];
  ;
  logic id_8;
endmodule
