Parosh Aziz Abdulla , Mohamed Faouzi Atig , Yu-Fang Chen , Carl Leonardsson , Ahmed Rezine, Counter-Example guided fence insertion under TSO, Proceedings of the 18th international conference on Tools and Algorithms for the Construction and Analysis of Systems, March 24-April 01, 2012, Tallinn, Estonia[doi>10.1007/978-3-642-28756-5_15]
Parosh Aziz Abdulla , Mohamed Faouzi Atig , Yu-Fang Chen , Carl Leonardsson , Ahmed Rezine, MEMORAX, a precise and sound tool for automatic fence insertion under TSO, Proceedings of the 19th international conference on Tools and Algorithms for the Construction and Analysis of Systems, March 16-24, 2013, Rome, Italy[doi>10.1007/978-3-642-36742-7_37]
Allon Adir , Hagit Attiya , Gil Shurek, Information-Flow Models for Shared Memory with an Application to the PowerPC Architecture, IEEE Transactions on Parallel and Distributed Systems, v.14 n.5, p.502-515, May 2003[doi>10.1109/TPDS.2003.1199067]
Sarita V. Adve , Hans-J. Boehm, Memory models: a case for rethinking parallel languages and hardware, Communications of the ACM, v.53 n.8, August 2010[doi>10.1145/1787234.1787255]
Sarita V. Adve , Kourosh Gharachorloo, Shared Memory Consistency Models: A Tutorial, Computer, v.29 n.12, p.66-76, December 1996[doi>10.1109/2.546611]
Jade Alglave. 2010. A Shared Memory Poetics. Ph.D. Dissertation. Université Paris 7.
Jade Alglave, A formal hierarchy of weak memory models, Formal Methods in System Design, v.41 n.2, p.178-210, October   2012[doi>10.1007/s10703-012-0161-5]
Jade Alglave , Anthony Fox , Samin Ishtiaq , Magnus O. Myreen , Susmit Sarkar , Peter Sewell , Francesco Zappa Nardelli, The semantics of power and ARM multiprocessor machine code, Proceedings of the 4th workshop on Declarative aspects of multicore programming, January 20-20, 2009, Savannah, GA, USA[doi>10.1145/1481839.1481842]
Jade Alglave , Daniel Kroening , John Lugton , Vincent Nimal , Michael Tautschnig, Soundness of data flow analyses for weak memory models, Proceedings of the 9th Asian conference on Programming Languages and Systems, December 05-07, 2011, Kenting, Taiwan[doi>10.1007/978-3-642-25318-8_21]
Jade Alglave , Daniel Kroening , Vincent Nimal , Michael Tautschnig, Software verification for weak memory via program transformation, Proceedings of the 22nd European conference on Programming Languages and Systems, March 16-24, 2013, Rome, Italy[doi>10.1007/978-3-642-37036-6_28]
Jade Alglave , Daniel Kroening , Michael Tautschnig, Partial orders for efficient bounded model checking of concurrent software, Proceedings of the 25th international conference on Computer Aided Verification, July 13-19, 2013, Saint Petersburg, Russia[doi>10.1007/978-3-642-39799-8_9]
Jade Alglave , Luc Maranget, Stability in weak memory models, Proceedings of the 23rd international conference on Computer aided verification, p.50-66, July 14-20, 2011, Snowbird, UT
Jade Alglave , Luc Maranget , Susmit Sarkar , Peter Sewell, Fences in weak memory models, Proceedings of the 22nd international conference on Computer Aided Verification, July 15-19, 2010, Edinburgh, UK[doi>10.1007/978-3-642-14295-6_25]
Jade Alglave , Luc Maranget , Susmit Sarkar , Peter Sewell, Litmus: running tests against hardware, Proceedings of the 17th international conference on Tools and algorithms for the construction and analysis of systems: part of the joint European conferences on theory and practice of software, March 26-April 03, 2011, Saarbrücken, Germany
Jade Alglave , Luc Maranget , Susmit Sarkar , Peter Sewell, Fences in weak memory models (extended version), Formal Methods in System Design, v.40 n.2, p.170-205, April     2012[doi>10.1007/s10703-011-0135-z]
ARM Ltd. 2010. ARM Architecture Reference Manual: ARMv7-A and ARMv7-R Edition. ARM Ltd.
ARM Ltd. 2011. Cortex-A9 MPCore, Programmer Advice Notice, Read-after-Read Hazards. ARM Ltd.
Arvind Arvind , Jan-Willem Maessen, Memory Model = Instruction Reordering + Store Atomicity, Proceedings of the 33rd annual international symposium on Computer Architecture, p.29-40, June 17-21, 2006[doi>10.1109/ISCA.2006.26]
Mohamed Faouzi Atig , Ahmed Bouajjani , Sebastian Burckhardt , Madanlal Musuvathi, On the verification problem for weak memory models, Proceedings of the 37th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages, January 17-23, 2010, Madrid, Spain[doi>10.1145/1706299.1706303]
Mohamed Faouzi Atig , Ahmed Bouajjani , Sebastian Burckhardt , Madanlal Musuvathi, What's decidable about weak memory models?, Proceedings of the 21st European conference on Programming Languages and Systems, p.26-46, March 24-April 01, 2012, Tallinn, Estonia[doi>10.1007/978-3-642-28869-2_2]
Mohamed Faouzi Atig , Ahmed Bouajjani , Gennaro Parlato, Getting rid of store-buffers in TSO analysis, Proceedings of the 23rd international conference on Computer aided verification, p.99-115, July 14-20, 2011, Snowbird, UT
Mark Batty , Mike Dodds , Alexey Gotsman, Library abstraction for C/C++ concurrency, Proceedings of the 40th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages, January 23-25, 2013, Rome, Italy[doi>10.1145/2429069.2429099]
Mark Batty , Scott Owens , Susmit Sarkar , Peter Sewell , Tjark Weber, Mathematizing C++ concurrency, Proceedings of the 38th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages, January 26-28, 2011, Austin, Texas, USA[doi>10.1145/1926385.1926394]
Yves Bertot , Pierre Casteran, Interactive Theorem Proving and Program Development, SpringerVerlag, 2004
Hans-J. Boehm , Sarita V. Adve, Foundations of the C++ concurrency memory model, Proceedings of the 2008 ACM SIGPLAN conference on Programming language design and implementation, June 07-13, 2008, Tucson, AZ, USA[doi>10.1145/1375581.1375591]
Hans-J. Boehm , Sarita V. Adve, You don't know jack about shared variables or memory models, Communications of the ACM, v.55 n.2, February 2012[doi>10.1145/2076450.2076465]
Ahmed Bouajjani , Egor Derevenetc , Roland Meyer, Checking and enforcing robustness against TSO, Proceedings of the 22nd European conference on Programming Languages and Systems, March 16-24, 2013, Rome, Italy[doi>10.1007/978-3-642-37036-6_29]
Ahmed Bouajjani , Roland Meyer , Eike Möhlmann, Deciding robustness against total store ordering, Proceedings of the 38th international conference on Automata, languages and programming, July 04-08, 2011, Zurich, Switzerland
Gérard Boudol , Gustavo Petri, Relaxed memory models: an operational approach, Proceedings of the 36th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages, January 21-23, 2009, Savannah, GA, USA[doi>10.1145/1480881.1480930]
Gérard Boudol, Gustavo Petri, and Bernard P. Serpette. 2012. Relaxed operational semantics of concurrent programming languages. In Proceedings of EXPRESS/SOS. 19--33.
Sebastian Burckhardt , Rajeev Alur , Milo M. K. Martin, CheckFence: checking consistency of concurrent data types on relaxed memory models, Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation, June 10-13, 2007, San Diego, California, USA[doi>10.1145/1250734.1250737]
Sebastian Burckhardt, Alexey Gotsman, and Hongseok Yang. 2013. Understanding eventual consistency. Technical Report TR-2013-39. Microsoft Research.
Sebastian Burckhardt , Alexey Gotsman , Hongseok Yang , Marek Zawirski, Replicated data types: specification, verification, optimality, Proceedings of the 41st ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, January 22-24, 2014, San Diego, California, USA[doi>10.1145/2535838.2535848]
Sebastian Burckhardt and Madan Musuvathi. 2008. Memory Model Safety of Programs. In Proceedings of the Workshop on Exploiting Concurrency Efficiently and Correctly (EC)<sup>2</sup>.
Pietro Cenciarelli , Alexander Knapp , Eleonora Sibilio, The java memory model: operationally, denotationally, axiomatically, Proceedings of the 16th European conference on Programming, March 24-April 01, 2007, Braga, Portugal
Nathan Chong , Samin Ishtiaq, Reasoning about the ARM weakly consistent memory model, Proceedings of the 2008 ACM SIGPLAN workshop on Memory systems performance and correctness: held in conjunction with the Thirteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '08), March 02-02, 2008, Seattle, Washington[doi>10.1145/1353522.1353528]
Edmund M. Clarke, Daniel Kroening, and Flavio Lerda. 2004. A tool for checking ANSI-C programs. In Proceedings of TACAS. Springer-Verlag, Berlin, Heidelberg, 168--176.
William W. Collier, Reasoning about parallel architectures, Prentice-Hall, Inc., Upper Saddle River, NJ, 1992
Compaq Computer Corp. 2002. Alpha Architecture Reference Manual. Compaq Computer Corp.
Kourosh Gharachorloo , Daniel Lenoski , James Laudon , Phillip Gibbons , Anoop Gupta , John Hennessy, Memory consistency and event ordering in scalable shared-memory multiprocessors, Proceedings of the 17th annual international symposium on Computer Architecture, p.15-26, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325102]
Jacob Goodman. 1989. Cache consistency and sequential consistency. Technical Report. IEEE Scalable Coherent Interface Group.
Ganesh Gopalakrishnan, Yue Yang, and Hemanthkumar Sivaraj. 2004. QB or not QB: An efficient execution verification tool for memory orderings. In Proceedings of CAV. Springer-Verlag, Berlin, Heidelberg, 401--413.
Michael J. C. Gordon. 2002. Relating event and trace semantics of hardware description languages. Computer Journal 45, 1, 27--36.
Richard Grisenthwaite. 2009. ARM Barrier Litmus Tests and Cookbook. ARM Ltd.
Sudheendra Hangal , Durgam Vahia , Chaiyasit Manovit , Juin-Yeu Joseph Lu, TSOtool: A Program for Verifying Memory Systems Using the Memory Consistency Model, Proceedings of the 31st annual international symposium on Computer architecture, p.114, June 19-23, 2004, München, Germany
C. A. R. Hoare and Peter E. Lauer. 1974. Consistent and complementary formal theories of the semantics of programming languages. Acta Informatica 3, 135--153.
David Howells and Paul E. MacKenney. 2013. Linux Kernel Memory Barriers, 2013 version. Retrieved May 29, 2014, from https://www.kernel.org/doc/Documentation/memory-barriers.txt.
IBM Corp. 2009. Power ISA Version 2.06. IBM Corp.
Intel Corp. 2002. A Formal Specification of Intel Itanium Processor Family Memory Ordering. Intel Corp.
Intel Corp. 2009. Intel 64 and IA-32 Architectures Software Developer’s Manual. Intel Corp.
ISO. 2011. ISO/IEC 9899:2011 Information technology — Programming languages — C. International Organization for Standardization.
Daniel Jackson, Alloy: a lightweight object modelling notation, ACM Transactions on Software Engineering and Methodology (TOSEM), v.11 n.2, p.256-290, April 2002[doi>10.1145/505145.505149]
Vineet Kahlon , Yu Yang , Sriram Sankaranarayanan , Aarti Gupta, Fast and accurate static data-race detection for concurrent programs, Proceedings of the 19th international conference on Computer aided verification, July 03-07, 2007, Berlin, Germany
Michael Kuperstein , Martin Vechev , Eran Yahav, Automatic inference of memory fences, Proceedings of the 2010 Conference on Formal Methods in Computer-Aided Design, October 20-23, 2010, Lugano, Switzerland
Michael Kuperstein , Martin Vechev , Eran Yahav, Partial-coherence abstractions for relaxed memory models, Proceedings of the 32nd ACM SIGPLAN conference on Programming language design and implementation, June 04-08, 2011, San Jose, California, USA[doi>10.1145/1993498.1993521]
L. Lamport, How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs, IEEE Transactions on Computers, v.28 n.9, p.690-691, September 1979[doi>10.1109/TC.1979.1675439]
Richard J. Lipton and Jonathan S. Sandberg. 1988. PRAM: A scalable shared memory. Technical Report CS-TR-180-88. Princeton University.
Feng Liu , Nayden Nedev , Nedyalko Prisadnikov , Martin Vechev , Eran Yahav, Dynamic synthesis for relaxed memory models, Proceedings of the 33rd ACM SIGPLAN conference on Programming Language Design and Implementation, June 11-16, 2012, Beijing, China[doi>10.1145/2254064.2254115]
Sela Mador-Haim , Rajeev Alur , Milo M K. Martin, Generating litmus tests for contrasting memory consistency models, Proceedings of the 22nd international conference on Computer Aided Verification, July 15-19, 2010, Edinburgh, UK[doi>10.1007/978-3-642-14295-6_26]
Sela Mador-Haim , Luc Maranget , Susmit Sarkar , Kayvan Memarian , Jade Alglave , Scott Owens , Rajeev Alur , Milo M. K. Martin , Peter Sewell , Derek Williams, An axiomatic memory model for POWER multiprocessors, Proceedings of the 24th international conference on Computer Aided Verification, July 07-13, 2012, Berkeley, CA[doi>10.1007/978-3-642-31424-7_36]
Jeremy Manson , William Pugh , Sarita V. Adve, The Java memory model, Proceedings of the 32nd ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.378-391, January 12-14, 2005, Long Beach, California, USA[doi>10.1145/1040305.1040336]
Paul E. McKenney and Jonathan Walpole. 2007. What is RCU, fundamentally&quest; Retrieved May 29, 2014, from http://lwn.net/Articles/262464/.
Gil Neiger. 2000. A taxonomy of multiprocessor memory-ordering models. In Tutorial and Workshop on Formal Specification and Verification Methods for Shared Memory Systems.
Scott Owens , Peter Böhm , Francesco Zappa Nardelli , Peter Sewell, Lem: a lightweight tool for heavyweight semantics, Proceedings of the Second international conference on Interactive theorem proving, August 22-25, 2011, Berg en Dal, The Netherlands
Scott Owens , Susmit Sarkar , Peter Sewell, A Better x86 Memory Model: x86-TSO, Proceedings of the 22nd International Conference on Theorem Proving in Higher Order Logics, August 17-20, 2009, Munich, Germany[doi>10.1007/978-3-642-03359-9_27]
Susmit Sarkar , Kayvan Memarian , Scott Owens , Mark Batty , Peter Sewell , Luc Maranget , Jade Alglave , Derek Williams, Synchronising C/C++ and POWER, Proceedings of the 33rd ACM SIGPLAN conference on Programming Language Design and Implementation, June 11-16, 2012, Beijing, China[doi>10.1145/2254064.2254102]
Susmit Sarkar , Peter Sewell , Jade Alglave , Luc Maranget , Derek Williams, Understanding POWER multiprocessors, Proceedings of the 32nd ACM SIGPLAN conference on Programming language design and implementation, June 04-08, 2011, San Jose, California, USA[doi>10.1145/1993498.1993520]
Susmit Sarkar , Peter Sewell , Francesco Zappa Nardelli , Scott Owens , Tom Ridge , Thomas Braibant , Magnus O. Myreen , Jade Alglave, The semantics of x86-CC multiprocessor machine code, Proceedings of the 36th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages, January 21-23, 2009, Savannah, GA, USA[doi>10.1145/1480881.1480929]
Dennis Shasha , Marc Snir, Efficient and correct execution of parallel programs that share memory, ACM Transactions on Programming Languages and Systems (TOPLAS), v.10 n.2, p.282-312, April 1988[doi>10.1145/42190.42277]
CORPORATE SPARC International, Inc., The SPARC architecture manual: version 8, Prentice-Hall, Inc., Upper Saddle River, NJ, 1992
CORPORATE SPARC International, Inc., The SPARC architecture manual (version 9), Prentice-Hall, Inc., Upper Saddle River, NJ, 1994
Robert C. Steinke , Gary J. Nutt, A unified theory of shared memory consistency, Journal of the ACM (JACM), v.51 n.5, p.800-849, September 2004[doi>10.1145/1017460.1017464]
Robert Tarjan. 1973. Enumeration of the elementary circuits of a directed graph. SIAM Journal of Computing 2, 3, 211--216.
J. M. Tendler , J. S. Dodson , J. S. Fields , H. Le , B. Sinharoy, POWER4 system microarchitecture, IBM Journal of Research and Development, v.46 n.1, p.5-25, January 2002[doi>10.1147/rd.461.0005]
Emina Torlak , Mandana Vaziri , Julian Dolby, MemSAT: checking axiomatic specifications of memory models, Proceedings of the 2010 ACM SIGPLAN conference on Programming language design and implementation, June 05-10, 2010, Toronto, Ontario, Canada[doi>10.1145/1806596.1806635]
Yue Yang, Ganesh Gopalakrishnan, Gary Lindstrom, and Konrad Slind. 2004. Nemos: A framework for axiomatic and executable specifications of memory consistency models. In Proceedings of IPDPS. IEEE Computer Society, Washington, DC, 31b.
Francesco Zappa Nardelli, Peter Sewell, Jaroslav Sevcik, Susmit Sarkar, Scott Owens, Luc Maranget, Mark Batty, and Jade Alglave. 2009. Relaxed memory models must be rigorous. In Proceedings of the Workshop on Exploiting Concurrency Efficiently and Correctly (EC)<sup>2</sup>.
