{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 14:10:38 2019 " "Info: Processing started: Mon Sep 09 14:10:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMvga640480.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RAMvga640480.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMvga640480-ONE " "Info: Found design unit 1: RAMvga640480-ONE" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 RAMvga640480 " "Info: Found entity 1: RAMvga640480" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_test-SYN " "Info: Found design unit 1: ram_test-SYN" {  } { { "ram_test.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/ram_test.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ram_test " "Info: Found entity 1: ram_test" {  } { { "ram_test.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/ram_test.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fangbo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fangbo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fangbo-bhv " "Info: Found design unit 1: fangbo-bhv" {  } { { "fangbo.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/fangbo.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 fangbo " "Info: Found entity 1: fangbo" {  } { { "fangbo.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/fangbo.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jieti.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jieti.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jieti-bhv " "Info: Found design unit 1: jieti-bhv" {  } { { "jieti.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/jieti.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 jieti " "Info: Found entity 1: jieti" {  } { { "jieti.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/jieti.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_entity.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file main_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_entity-behv " "Info: Found design unit 1: main_entity-behv" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 main_entity " "Info: Found entity 1: main_entity" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sanjiao.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sanjiao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sanjiao-bhv " "Info: Found design unit 1: sanjiao-bhv" {  } { { "sanjiao.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/sanjiao.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sanjiao " "Info: Found entity 1: sanjiao" {  } { { "sanjiao.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/sanjiao.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file signal_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator-test " "Info: Found design unit 1: signal_generator-test" {  } { { "signal_generator.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/signal_generator.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 signal_generator " "Info: Found entity 1: signal_generator" {  } { { "signal_generator.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/signal_generator.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sin2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin2-bhv " "Info: Found design unit 1: sin2-bhv" {  } { { "sin2.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/sin2.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sin2 " "Info: Found entity 1: sin2" {  } { { "sin2.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/sin2.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xzq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xzq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xzq-bhv " "Info: Found design unit 1: xzq-bhv" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 xzq " "Info: Found entity 1: xzq" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hfut.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hfut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hfut-SYN " "Info: Found design unit 1: hfut-SYN" {  } { { "hfut.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/hfut.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 hfut " "Info: Found entity 1: hfut" {  } { { "hfut.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/hfut.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COLOR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file COLOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COLOR-behav " "Info: Found design unit 1: COLOR-behav" {  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 COLOR " "Info: Found entity 1: COLOR" {  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IMG.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IMG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img-modelstru " "Info: Found design unit 1: img-modelstru" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 img " "Info: Found entity 1: img" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mid.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mid-one " "Info: Found design unit 1: mid-one" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mid " "Info: Found entity 1: mid" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver-behavioral " "Info: Found design unit 1: receiver-behavioral" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Info: Found entity 1: receiver" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga640480.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga640480.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga640480-ONE " "Info: Found design unit 1: vga640480-ONE" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 vga640480 " "Info: Found entity 1: vga640480" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "IMG " "Info: Elaborating entity \"IMG\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hs IMG.vhd(158) " "Warning (10492): VHDL Process Statement warning at IMG.vhd(158): signal \"hs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vs IMG.vhd(158) " "Warning (10492): VHDL Process Statement warning at IMG.vhd(158): signal \"vs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r IMG.vhd(158) " "Warning (10492): VHDL Process Statement warning at IMG.vhd(158): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g IMG.vhd(158) " "Warning (10492): VHDL Process Statement warning at IMG.vhd(158): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b IMG.vhd(158) " "Warning (10492): VHDL Process Statement warning at IMG.vhd(158): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hs0 IMG.vhd(159) " "Warning (10492): VHDL Process Statement warning at IMG.vhd(159): signal \"hs0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vs0 IMG.vhd(159) " "Warning (10492): VHDL Process Statement warning at IMG.vhd(159): signal \"vs0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r0 IMG.vhd(159) " "Warning (10492): VHDL Process Statement warning at IMG.vhd(159): signal \"r0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g0 IMG.vhd(159) " "Warning (10492): VHDL Process Statement warning at IMG.vhd(159): signal \"g0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b0 IMG.vhd(159) " "Warning (10492): VHDL Process Statement warning at IMG.vhd(159): signal \"b0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hs2 IMG.vhd(160) " "Warning (10492): VHDL Process Statement warning at IMG.vhd(160): signal \"hs2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vs2 IMG.vhd(160) " "Warning (10492): VHDL Process Statement warning at IMG.vhd(160): signal \"vs2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 IMG.vhd(160) " "Warning (10492): VHDL Process Statement warning at IMG.vhd(160): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g2 IMG.vhd(160) " "Warning (10492): VHDL Process Statement warning at IMG.vhd(160): signal \"g2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b2 IMG.vhd(160) " "Warning (10492): VHDL Process Statement warning at IMG.vhd(160): signal \"b2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hs1 IMG.vhd(155) " "Warning (10631): VHDL Process Statement warning at IMG.vhd(155): inferring latch(es) for signal or variable \"hs1\", which holds its previous value in one or more paths through the process" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vs1 IMG.vhd(155) " "Warning (10631): VHDL Process Statement warning at IMG.vhd(155): inferring latch(es) for signal or variable \"vs1\", which holds its previous value in one or more paths through the process" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r1 IMG.vhd(155) " "Warning (10631): VHDL Process Statement warning at IMG.vhd(155): inferring latch(es) for signal or variable \"r1\", which holds its previous value in one or more paths through the process" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "g1 IMG.vhd(155) " "Warning (10631): VHDL Process Statement warning at IMG.vhd(155): inferring latch(es) for signal or variable \"g1\", which holds its previous value in one or more paths through the process" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b1 IMG.vhd(155) " "Warning (10631): VHDL Process Statement warning at IMG.vhd(155): inferring latch(es) for signal or variable \"b1\", which holds its previous value in one or more paths through the process" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1 IMG.vhd(155) " "Info (10041): Inferred latch for \"b1\" at IMG.vhd(155)" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g1 IMG.vhd(155) " "Info (10041): Inferred latch for \"g1\" at IMG.vhd(155)" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1 IMG.vhd(155) " "Info (10041): Inferred latch for \"r1\" at IMG.vhd(155)" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vs1 IMG.vhd(155) " "Info (10041): Inferred latch for \"vs1\" at IMG.vhd(155)" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hs1 IMG.vhd(155) " "Info (10041): Inferred latch for \"hs1\" at IMG.vhd(155)" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga640480 vga640480:i_vga640480 " "Info: Elaborating entity \"vga640480\" for hierarchy \"vga640480:i_vga640480\"" {  } { { "IMG.vhd" "i_vga640480" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 239 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hfut hfut:i_rom " "Info: Elaborating entity \"hfut\" for hierarchy \"hfut:i_rom\"" {  } { { "IMG.vhd" "i_rom" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 250 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hfut:i_rom\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"hfut:i_rom\|altsyncram:altsyncram_component\"" {  } { { "hfut.vhd" "altsyncram_component" { Text "C:/Users/Administrator/Desktop/yanshou/final/hfut.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "hfut:i_rom\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"hfut:i_rom\|altsyncram:altsyncram_component\"" {  } { { "hfut.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/hfut.vhd" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hfut:i_rom\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"hfut:i_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file hfut.mif " "Info: Parameter \"init_file\" = \"hfut.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Info: Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Info: Parameter \"widthad_a\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info: Parameter \"width_a\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "hfut.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/hfut.vhd" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v491.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v491 " "Info: Found entity 1: altsyncram_v491" {  } { { "db/altsyncram_v491.tdf" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/db/altsyncram_v491.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v491 hfut:i_rom\|altsyncram:altsyncram_component\|altsyncram_v491:auto_generated " "Info: Elaborating entity \"altsyncram_v491\" for hierarchy \"hfut:i_rom\|altsyncram:altsyncram_component\|altsyncram_v491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_37a.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_37a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_37a " "Info: Found entity 1: decode_37a" {  } { { "db/decode_37a.tdf" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/db/decode_37a.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_37a hfut:i_rom\|altsyncram:altsyncram_component\|altsyncram_v491:auto_generated\|decode_37a:rden_decode " "Info: Elaborating entity \"decode_37a\" for hierarchy \"hfut:i_rom\|altsyncram:altsyncram_component\|altsyncram_v491:auto_generated\|decode_37a:rden_decode\"" {  } { { "db/altsyncram_v491.tdf" "rden_decode" { Text "C:/Users/Administrator/Desktop/yanshou/final/db/altsyncram_v491.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_llb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_llb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_llb " "Info: Found entity 1: mux_llb" {  } { { "db/mux_llb.tdf" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/db/mux_llb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_llb hfut:i_rom\|altsyncram:altsyncram_component\|altsyncram_v491:auto_generated\|mux_llb:mux2 " "Info: Elaborating entity \"mux_llb\" for hierarchy \"hfut:i_rom\|altsyncram:altsyncram_component\|altsyncram_v491:auto_generated\|mux_llb:mux2\"" {  } { { "db/altsyncram_v491.tdf" "mux2" { Text "C:/Users/Administrator/Desktop/yanshou/final/db/altsyncram_v491.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COLOR COLOR:UU " "Info: Elaborating entity \"COLOR\" for hierarchy \"COLOR:UU\"" {  } { { "IMG.vhd" "UU" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 255 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GRBX COLOR.vhd(34) " "Warning (10492): VHDL Process Statement warning at COLOR.vhd(34): signal \"GRBX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GRBY COLOR.vhd(35) " "Warning (10492): VHDL Process Statement warning at COLOR.vhd(35): signal \"GRBY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GRBX COLOR.vhd(36) " "Warning (10492): VHDL Process Statement warning at COLOR.vhd(36): signal \"GRBX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GRBY COLOR.vhd(36) " "Warning (10492): VHDL Process Statement warning at COLOR.vhd(36): signal \"GRBY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GRBZ COLOR.vhd(37) " "Warning (10492): VHDL Process Statement warning at COLOR.vhd(37): signal \"GRBZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mid mid:i_mid " "Info: Elaborating entity \"mid\" for hierarchy \"mid:i_mid\"" {  } { { "IMG.vhd" "i_mid" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 257 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fangda_temp mid.vhd(52) " "Warning (10492): VHDL Process Statement warning at mid.vhd(52): signal \"fangda_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vcnt mid.vhd(53) " "Warning (10492): VHDL Process Statement warning at mid.vhd(53): signal \"vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_tempv mid.vhd(53) " "Warning (10492): VHDL Process Statement warning at mid.vhd(53): signal \"count_tempv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hcnt mid.vhd(54) " "Warning (10492): VHDL Process Statement warning at mid.vhd(54): signal \"hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temph mid.vhd(54) " "Warning (10492): VHDL Process Statement warning at mid.vhd(54): signal \"count_temph\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vcnt mid.vhd(56) " "Warning (10492): VHDL Process Statement warning at mid.vhd(56): signal \"vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_tempv mid.vhd(56) " "Warning (10492): VHDL Process Statement warning at mid.vhd(56): signal \"count_tempv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hcnt mid.vhd(57) " "Warning (10492): VHDL Process Statement warning at mid.vhd(57): signal \"hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temph mid.vhd(57) " "Warning (10492): VHDL Process Statement warning at mid.vhd(57): signal \"count_temph\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fangda_temp mid.vhd(60) " "Warning (10492): VHDL Process Statement warning at mid.vhd(60): signal \"fangda_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hcnt mid.vhd(61) " "Warning (10492): VHDL Process Statement warning at mid.vhd(61): signal \"hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temph mid.vhd(61) " "Warning (10492): VHDL Process Statement warning at mid.vhd(61): signal \"count_temph\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vcnt mid.vhd(62) " "Warning (10492): VHDL Process Statement warning at mid.vhd(62): signal \"vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_tempv mid.vhd(62) " "Warning (10492): VHDL Process Statement warning at mid.vhd(62): signal \"count_tempv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hcnt mid.vhd(64) " "Warning (10492): VHDL Process Statement warning at mid.vhd(64): signal \"hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temph mid.vhd(64) " "Warning (10492): VHDL Process Statement warning at mid.vhd(64): signal \"count_temph\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vcnt mid.vhd(65) " "Warning (10492): VHDL Process Statement warning at mid.vhd(65): signal \"vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_tempv mid.vhd(65) " "Warning (10492): VHDL Process Statement warning at mid.vhd(65): signal \"count_tempv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fangda_temp mid.vhd(68) " "Warning (10492): VHDL Process Statement warning at mid.vhd(68): signal \"fangda_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vcnt mid.vhd(69) " "Warning (10492): VHDL Process Statement warning at mid.vhd(69): signal \"vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_tempv mid.vhd(69) " "Warning (10492): VHDL Process Statement warning at mid.vhd(69): signal \"count_tempv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hcnt mid.vhd(70) " "Warning (10492): VHDL Process Statement warning at mid.vhd(70): signal \"hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temph mid.vhd(70) " "Warning (10492): VHDL Process Statement warning at mid.vhd(70): signal \"count_temph\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vcnt mid.vhd(72) " "Warning (10492): VHDL Process Statement warning at mid.vhd(72): signal \"vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_tempv mid.vhd(72) " "Warning (10492): VHDL Process Statement warning at mid.vhd(72): signal \"count_tempv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hcnt mid.vhd(73) " "Warning (10492): VHDL Process Statement warning at mid.vhd(73): signal \"hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temph mid.vhd(73) " "Warning (10492): VHDL Process Statement warning at mid.vhd(73): signal \"count_temph\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fangda_temp mid.vhd(76) " "Warning (10492): VHDL Process Statement warning at mid.vhd(76): signal \"fangda_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hcnt mid.vhd(77) " "Warning (10492): VHDL Process Statement warning at mid.vhd(77): signal \"hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temph mid.vhd(77) " "Warning (10492): VHDL Process Statement warning at mid.vhd(77): signal \"count_temph\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vcnt mid.vhd(78) " "Warning (10492): VHDL Process Statement warning at mid.vhd(78): signal \"vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_tempv mid.vhd(78) " "Warning (10492): VHDL Process Statement warning at mid.vhd(78): signal \"count_tempv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hcnt mid.vhd(80) " "Warning (10492): VHDL Process Statement warning at mid.vhd(80): signal \"hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temph mid.vhd(80) " "Warning (10492): VHDL Process Statement warning at mid.vhd(80): signal \"count_temph\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vcnt mid.vhd(81) " "Warning (10492): VHDL Process Statement warning at mid.vhd(81): signal \"vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_tempv mid.vhd(81) " "Warning (10492): VHDL Process Statement warning at mid.vhd(81): signal \"count_tempv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vcnt mid.vhd(88) " "Warning (10492): VHDL Process Statement warning at mid.vhd(88): signal \"vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hcnt mid.vhd(88) " "Warning (10492): VHDL Process Statement warning at mid.vhd(88): signal \"hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xuanzhuanjiaodu mid.vhd(93) " "Warning (10492): VHDL Process Statement warning at mid.vhd(93): signal \"xuanzhuanjiaodu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vcnt mid.vhd(94) " "Warning (10492): VHDL Process Statement warning at mid.vhd(94): signal \"vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wide mid.vhd(94) " "Warning (10492): VHDL Process Statement warning at mid.vhd(94): signal \"wide\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hcnt mid.vhd(95) " "Warning (10492): VHDL Process Statement warning at mid.vhd(95): signal \"hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "long mid.vhd(95) " "Warning (10492): VHDL Process Statement warning at mid.vhd(95): signal \"long\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "qin mid.vhd(96) " "Warning (10492): VHDL Process Statement warning at mid.vhd(96): signal \"qin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vcnt mid.vhd(101) " "Warning (10492): VHDL Process Statement warning at mid.vhd(101): signal \"vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "long mid.vhd(101) " "Warning (10492): VHDL Process Statement warning at mid.vhd(101): signal \"long\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hcnt mid.vhd(102) " "Warning (10492): VHDL Process Statement warning at mid.vhd(102): signal \"hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wide mid.vhd(102) " "Warning (10492): VHDL Process Statement warning at mid.vhd(102): signal \"wide\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "qin mid.vhd(103) " "Warning (10492): VHDL Process Statement warning at mid.vhd(103): signal \"qin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_temph mid.vhd(86) " "Warning (10631): VHDL Process Statement warning at mid.vhd(86): inferring latch(es) for signal or variable \"count_temph\", which holds its previous value in one or more paths through the process" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_tempv mid.vhd(86) " "Warning (10631): VHDL Process Statement warning at mid.vhd(86): inferring latch(es) for signal or variable \"count_tempv\", which holds its previous value in one or more paths through the process" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_tempv\[0\] mid.vhd(86) " "Info (10041): Inferred latch for \"count_tempv\[0\]\" at mid.vhd(86)" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_tempv\[1\] mid.vhd(86) " "Info (10041): Inferred latch for \"count_tempv\[1\]\" at mid.vhd(86)" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_tempv\[2\] mid.vhd(86) " "Info (10041): Inferred latch for \"count_tempv\[2\]\" at mid.vhd(86)" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_tempv\[3\] mid.vhd(86) " "Info (10041): Inferred latch for \"count_tempv\[3\]\" at mid.vhd(86)" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_tempv\[4\] mid.vhd(86) " "Info (10041): Inferred latch for \"count_tempv\[4\]\" at mid.vhd(86)" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_tempv\[5\] mid.vhd(86) " "Info (10041): Inferred latch for \"count_tempv\[5\]\" at mid.vhd(86)" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_tempv\[6\] mid.vhd(86) " "Info (10041): Inferred latch for \"count_tempv\[6\]\" at mid.vhd(86)" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_tempv\[7\] mid.vhd(86) " "Info (10041): Inferred latch for \"count_tempv\[7\]\" at mid.vhd(86)" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_tempv\[8\] mid.vhd(86) " "Info (10041): Inferred latch for \"count_tempv\[8\]\" at mid.vhd(86)" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temph\[0\] mid.vhd(86) " "Info (10041): Inferred latch for \"count_temph\[0\]\" at mid.vhd(86)" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temph\[1\] mid.vhd(86) " "Info (10041): Inferred latch for \"count_temph\[1\]\" at mid.vhd(86)" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temph\[2\] mid.vhd(86) " "Info (10041): Inferred latch for \"count_temph\[2\]\" at mid.vhd(86)" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temph\[3\] mid.vhd(86) " "Info (10041): Inferred latch for \"count_temph\[3\]\" at mid.vhd(86)" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temph\[4\] mid.vhd(86) " "Info (10041): Inferred latch for \"count_temph\[4\]\" at mid.vhd(86)" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temph\[5\] mid.vhd(86) " "Info (10041): Inferred latch for \"count_temph\[5\]\" at mid.vhd(86)" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temph\[6\] mid.vhd(86) " "Info (10041): Inferred latch for \"count_temph\[6\]\" at mid.vhd(86)" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temph\[7\] mid.vhd(86) " "Info (10041): Inferred latch for \"count_temph\[7\]\" at mid.vhd(86)" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temph\[8\] mid.vhd(86) " "Info (10041): Inferred latch for \"count_temph\[8\]\" at mid.vhd(86)" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:i_receiver " "Info: Elaborating entity \"receiver\" for hierarchy \"receiver:i_receiver\"" {  } { { "IMG.vhd" "i_receiver" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 271 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_shift_reg receiver.vhd(75) " "Warning (10492): VHDL Process Statement warning at receiver.vhd(75): signal \"rec_shift_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "key_code receiver.vhd(79) " "Warning (10631): VHDL Process Statement warning at receiver.vhd(79): inferring latch(es) for signal or variable \"key_code\", which holds its previous value in one or more paths through the process" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_code\[0\] receiver.vhd(79) " "Info (10041): Inferred latch for \"key_code\[0\]\" at receiver.vhd(79)" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_code\[1\] receiver.vhd(79) " "Info (10041): Inferred latch for \"key_code\[1\]\" at receiver.vhd(79)" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_code\[2\] receiver.vhd(79) " "Info (10041): Inferred latch for \"key_code\[2\]\" at receiver.vhd(79)" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_code\[3\] receiver.vhd(79) " "Info (10041): Inferred latch for \"key_code\[3\]\" at receiver.vhd(79)" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_code\[4\] receiver.vhd(79) " "Info (10041): Inferred latch for \"key_code\[4\]\" at receiver.vhd(79)" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_code\[5\] receiver.vhd(79) " "Info (10041): Inferred latch for \"key_code\[5\]\" at receiver.vhd(79)" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_code\[6\] receiver.vhd(79) " "Info (10041): Inferred latch for \"key_code\[6\]\" at receiver.vhd(79)" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_code\[7\] receiver.vhd(79) " "Info (10041): Inferred latch for \"key_code\[7\]\" at receiver.vhd(79)" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_entity main_entity:i_main_entity " "Info: Elaborating entity \"main_entity\" for hierarchy \"main_entity:i_main_entity\"" {  } { { "IMG.vhd" "i_main_entity" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 279 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vpos1 main_entity.vhd(86) " "Warning (10036): Verilog HDL or VHDL warning at main_entity.vhd(86): object \"vpos1\" assigned a value but never read" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vpos2 main_entity.vhd(87) " "Warning (10036): Verilog HDL or VHDL warning at main_entity.vhd(87): object \"vpos2\" assigned a value but never read" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vpos3 main_entity.vhd(88) " "Warning (10036): Verilog HDL or VHDL warning at main_entity.vhd(88): object \"vpos3\" assigned a value but never read" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vpos4 main_entity.vhd(89) " "Warning (10036): Verilog HDL or VHDL warning at main_entity.vhd(89): object \"vpos4\" assigned a value but never read" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hs1 main_entity.vhd(120) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(120): signal \"hs1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vs1 main_entity.vhd(120) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(120): signal \"vs1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 main_entity.vhd(120) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(120): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g1 main_entity.vhd(120) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(120): signal \"g1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b1 main_entity.vhd(120) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(120): signal \"b1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hs2 main_entity.vhd(121) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(121): signal \"hs2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vs2 main_entity.vhd(121) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(121): signal \"vs2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 main_entity.vhd(121) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(121): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g2 main_entity.vhd(121) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(121): signal \"g2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b2 main_entity.vhd(121) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(121): signal \"b2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hs3 main_entity.vhd(122) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(122): signal \"hs3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vs3 main_entity.vhd(122) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(122): signal \"vs3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r3 main_entity.vhd(122) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(122): signal \"r3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g3 main_entity.vhd(122) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(122): signal \"g3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b3 main_entity.vhd(122) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(122): signal \"b3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hs4 main_entity.vhd(123) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(123): signal \"hs4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vs4 main_entity.vhd(123) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(123): signal \"vs4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r4 main_entity.vhd(123) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(123): signal \"r4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g4 main_entity.vhd(123) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(123): signal \"g4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b4 main_entity.vhd(123) " "Warning (10492): VHDL Process Statement warning at main_entity.vhd(123): signal \"b4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_generator main_entity:i_main_entity\|signal_generator:s1 " "Info: Elaborating entity \"signal_generator\" for hierarchy \"main_entity:i_main_entity\|signal_generator:s1\"" {  } { { "main_entity.vhd" "s1" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 194 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fangbo main_entity:i_main_entity\|signal_generator:s1\|fangbo:u3 " "Info: Elaborating entity \"fangbo\" for hierarchy \"main_entity:i_main_entity\|signal_generator:s1\|fangbo:u3\"" {  } { { "signal_generator.vhd" "u3" { Text "C:/Users/Administrator/Desktop/yanshou/final/signal_generator.vhd" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jieti main_entity:i_main_entity\|signal_generator:s1\|jieti:u4 " "Info: Elaborating entity \"jieti\" for hierarchy \"main_entity:i_main_entity\|signal_generator:s1\|jieti:u4\"" {  } { { "signal_generator.vhd" "u4" { Text "C:/Users/Administrator/Desktop/yanshou/final/signal_generator.vhd" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sanjiao main_entity:i_main_entity\|signal_generator:s1\|sanjiao:u5 " "Info: Elaborating entity \"sanjiao\" for hierarchy \"main_entity:i_main_entity\|signal_generator:s1\|sanjiao:u5\"" {  } { { "signal_generator.vhd" "u5" { Text "C:/Users/Administrator/Desktop/yanshou/final/signal_generator.vhd" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin2 main_entity:i_main_entity\|signal_generator:s1\|sin2:u6 " "Info: Elaborating entity \"sin2\" for hierarchy \"main_entity:i_main_entity\|signal_generator:s1\|sin2:u6\"" {  } { { "signal_generator.vhd" "u6" { Text "C:/Users/Administrator/Desktop/yanshou/final/signal_generator.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xzq main_entity:i_main_entity\|signal_generator:s1\|xzq:u7 " "Info: Elaborating entity \"xzq\" for hierarchy \"main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\"" {  } { { "signal_generator.vhd" "u7" { Text "C:/Users/Administrator/Desktop/yanshou/final/signal_generator.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[0\] xzq.vhd(12) " "Info (10041): Inferred latch for \"yout\[0\]\" at xzq.vhd(12)" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[1\] xzq.vhd(12) " "Info (10041): Inferred latch for \"yout\[1\]\" at xzq.vhd(12)" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[2\] xzq.vhd(12) " "Info (10041): Inferred latch for \"yout\[2\]\" at xzq.vhd(12)" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[3\] xzq.vhd(12) " "Info (10041): Inferred latch for \"yout\[3\]\" at xzq.vhd(12)" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[4\] xzq.vhd(12) " "Info (10041): Inferred latch for \"yout\[4\]\" at xzq.vhd(12)" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[5\] xzq.vhd(12) " "Info (10041): Inferred latch for \"yout\[5\]\" at xzq.vhd(12)" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[6\] xzq.vhd(12) " "Info (10041): Inferred latch for \"yout\[6\]\" at xzq.vhd(12)" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[7\] xzq.vhd(12) " "Info (10041): Inferred latch for \"yout\[7\]\" at xzq.vhd(12)" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_test main_entity:i_main_entity\|ram_test:r11 " "Info: Elaborating entity \"ram_test\" for hierarchy \"main_entity:i_main_entity\|ram_test:r11\"" {  } { { "main_entity.vhd" "r11" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\"" {  } { { "ram_test.vhd" "altsyncram_component" { Text "C:/Users/Administrator/Desktop/yanshou/final/ram_test.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\"" {  } { { "ram_test.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/ram_test.vhd" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ram_test.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/ram_test.vhd" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_len1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_len1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_len1 " "Info: Found entity 1: altsyncram_len1" {  } { { "db/altsyncram_len1.tdf" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/db/altsyncram_len1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_len1 main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated " "Info: Elaborating entity \"altsyncram_len1\" for hierarchy \"main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMvga640480 main_entity:i_main_entity\|RAMvga640480:v1 " "Info: Elaborating entity \"RAMvga640480\" for hierarchy \"main_entity:i_main_entity\|RAMvga640480:v1\"" {  } { { "main_entity.vhd" "v1" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 204 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main_entity:i_main_entity\|Mux1 " "Warning: Found clock multiplexer main_entity:i_main_entity\|Mux1" {  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 119 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[0\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[0\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[1\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[1\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[2\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[2\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[3\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[3\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[4\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[4\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[5\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[5\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[6\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[6\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[7\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[7\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[0\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[0\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[1\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[1\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[2\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[2\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[3\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[3\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[4\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[4\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[5\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[5\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[6\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[6\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[7\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[7\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[0\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[0\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[1\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[1\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[2\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[2\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[3\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[3\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[4\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[4\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[5\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[5\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[6\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[6\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[7\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[7\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[0\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[0\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[1\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[1\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[2\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[2\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[3\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[3\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[4\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[4\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[5\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[5\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[6\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[6\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[7\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[7\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[0\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[0\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[1\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[1\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[2\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[2\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[3\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[3\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[4\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[4\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[5\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[5\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[6\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[6\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[7\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s4\|xzq:u7\|yout\[7\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[1\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[1\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[2\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[2\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[3\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[3\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[4\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[4\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[5\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[5\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[6\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[6\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[7\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s3\|xzq:u7\|yout\[7\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[0\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[0\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[1\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[1\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[2\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[2\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[3\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[3\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[4\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[4\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[5\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[5\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[6\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[6\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[7\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s2\|xzq:u7\|yout\[7\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[1\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[1\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[4\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[4\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[6\] " "Warning: LATCH primitive \"main_entity:i_main_entity\|signal_generator:s1\|xzq:u7\|yout\[6\]\" is permanently enabled" {  } { { "xzq.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd" 12 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "main_entity:i_main_entity\|signal_generator:s2\|jieti:u4\|Mux0~255 " "Info: Inferred altsyncram megafunction from the following design logic: \"main_entity:i_main_entity\|signal_generator:s2\|jieti:u4\|Mux0~255\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Info: Parameter WIDTH_A set to 18" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Info: Parameter WIDTHAD_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Info: Parameter NUMWORDS_A set to 256" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE img0.rtl.mif " "Info: Parameter INIT_FILE set to img0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "jieti.vhd" "Mux0~255" { Text "C:/Users/Administrator/Desktop/yanshou/final/jieti.vhd" 40 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "main_entity:i_main_entity\|signal_generator:s2\|jieti:u4\|altsyncram:Mux0_rtl_0 " "Info: Elaborated megafunction instantiation \"main_entity:i_main_entity\|signal_generator:s2\|jieti:u4\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_entity:i_main_entity\|signal_generator:s2\|jieti:u4\|altsyncram:Mux0_rtl_0 " "Info: Instantiated megafunction \"main_entity:i_main_entity\|signal_generator:s2\|jieti:u4\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Info: Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE img0.rtl.mif " "Info: Parameter \"INIT_FILE\" = \"img0.rtl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t6v.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t6v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t6v " "Info: Found entity 1: altsyncram_t6v" {  } { { "db/altsyncram_t6v.tdf" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/db/altsyncram_t6v.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "mid:i_mid\|count_tempv\[0\] mid:i_mid\|count_temph\[0\] " "Info: Duplicate LATCH primitive \"mid:i_mid\|count_tempv\[0\]\" merged with LATCH primitive \"mid:i_mid\|count_temph\[0\]\"" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hs1\$latch " "Warning: Latch hs1\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ms1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ms1\[0\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 134 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "vs1\$latch " "Warning: Latch vs1\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ms1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ms1\[0\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 134 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "r1\$latch " "Warning: Latch r1\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ms1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ms1\[0\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 134 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "g1\$latch " "Warning: Latch g1\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ms1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ms1\[0\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 134 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "b1\$latch " "Warning: Latch b1\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ms1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ms1\[0\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 134 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_tempv\[6\] " "Warning: Latch mid:i_mid\|count_tempv\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ttyy\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal ttyy\[6\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_tempv\[5\] " "Warning: Latch mid:i_mid\|count_tempv\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ttyy\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal ttyy\[5\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_tempv\[4\] " "Warning: Latch mid:i_mid\|count_tempv\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ttyy\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ttyy\[4\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_tempv\[3\] " "Warning: Latch mid:i_mid\|count_tempv\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ttyy\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal ttyy\[3\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_tempv\[2\] " "Warning: Latch mid:i_mid\|count_tempv\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ttyy\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ttyy\[2\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_tempv\[1\] " "Warning: Latch mid:i_mid\|count_tempv\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ttyy\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ttyy\[1\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_temph\[5\] " "Warning: Latch mid:i_mid\|count_temph\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ttxx\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal ttxx\[5\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_temph\[4\] " "Warning: Latch mid:i_mid\|count_temph\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ttxx\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ttxx\[4\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_temph\[3\] " "Warning: Latch mid:i_mid\|count_temph\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ttxx\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal ttxx\[3\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_temph\[2\] " "Warning: Latch mid:i_mid\|count_temph\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ttxx\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ttxx\[2\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_temph\[1\] " "Warning: Latch mid:i_mid\|count_temph\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ttxx\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ttxx\[1\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_temph\[0\] " "Warning: Latch mid:i_mid\|count_temph\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ttyy\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ttyy\[0\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_temph\[6\] " "Warning: Latch mid:i_mid\|count_temph\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ttxx\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal ttxx\[6\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_temph\[7\] " "Warning: Latch mid:i_mid\|count_temph\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ttxx\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal ttxx\[7\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_tempv\[7\] " "Warning: Latch mid:i_mid\|count_tempv\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ttyy\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal ttyy\[7\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_temph\[8\] " "Warning: Latch mid:i_mid\|count_temph\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ttxx\[8\] " "Warning: Ports D and ENA on the latch are fed by the same signal ttxx\[8\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_tempv\[8\] " "Warning: Latch mid:i_mid\|count_tempv\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ttyy\[8\] " "Warning: Ports D and ENA on the latch are fed by the same signal ttyy\[8\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "P1\[0\] GND " "Warning (13410): Pin \"P1\[0\]\" is stuck at GND" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "P1\[1\] GND " "Warning (13410): Pin \"P1\[1\]\" is stuck at GND" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "P1\[2\] VCC " "Warning (13410): Pin \"P1\[2\]\" is stuck at VCC" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "P1\[3\] VCC " "Warning (13410): Pin \"P1\[3\]\" is stuck at VCC" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "P1\[4\] GND " "Warning (13410): Pin \"P1\[4\]\" is stuck at GND" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "P1\[5\] VCC " "Warning (13410): Pin \"P1\[5\]\" is stuck at VCC" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "P1\[6\] VCC " "Warning (13410): Pin \"P1\[6\]\" is stuck at VCC" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "P1\[7\] VCC " "Warning (13410): Pin \"P1\[7\]\" is stuck at VCC" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "168 100 " "Info: 168 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|dout3\[0\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|dout3\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|dout3\[1\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|dout3\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|dout3\[2\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|dout3\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|dout3\[3\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|dout3\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|dout3\[4\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|dout3\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|dout3\[5\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|dout3\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|dout3\[6\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|dout3\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|dout3\[7\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|dout3\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|address\[0\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|address\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|address\[1\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|address\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|address\[2\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|address\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|address\[3\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|address\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|address\[4\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|address\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|address\[5\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|address\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|address\[6\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|address\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|address\[7\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|sanjiao:u5\|address\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|dout2\[0\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|dout2\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|dout2\[1\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|dout2\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|dout2\[2\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|dout2\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|dout2\[3\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|dout2\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|dout2\[4\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|dout2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|dout2\[5\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|dout2\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|dout2\[6\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|dout2\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|dout2\[7\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|dout2\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|address\[0\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|address\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|address\[1\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|address\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|address\[2\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|address\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|address\[3\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|address\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|address\[4\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|address\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|address\[5\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|address\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|address\[6\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|address\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|address\[7\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|jieti:u4\|address\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|dout1\[0\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|dout1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|dout1\[1\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|dout1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|dout1\[2\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|dout1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|dout1\[3\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|dout1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|dout1\[4\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|dout1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|dout1\[5\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|dout1\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|dout1\[6\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|dout1\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|dout1\[7\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|dout1\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|address\[0\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|address\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|address\[1\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|address\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|address\[2\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|address\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|address\[3\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|address\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|address\[4\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|address\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|address\[5\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|address\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|address\[6\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|address\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|address\[7\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s4\|fangbo:u3\|address\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|dout2\[0\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|dout2\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|dout2\[1\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|dout2\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|dout2\[2\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|dout2\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|dout2\[3\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|dout2\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|dout2\[4\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|dout2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|dout2\[5\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|dout2\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|dout2\[6\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|dout2\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|dout2\[7\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|dout2\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|address\[0\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|address\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|address\[1\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|address\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|address\[2\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|address\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|address\[3\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|address\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|address\[4\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|address\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|address\[5\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|address\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|address\[6\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|address\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|address\[7\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|jieti:u4\|address\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|dout1\[0\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|dout1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|dout1\[1\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|dout1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|dout1\[2\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|dout1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|dout1\[3\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|dout1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|dout1\[4\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|dout1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|dout1\[5\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|dout1\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|dout1\[6\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|dout1\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|dout1\[7\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|dout1\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|address\[0\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|address\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|address\[1\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|address\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|address\[2\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|address\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|address\[3\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|address\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|address\[4\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|address\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|address\[5\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|address\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|address\[6\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|address\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|address\[7\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s3\|fangbo:u3\|address\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|dout3\[0\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|dout3\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|dout3\[1\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|dout3\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|dout3\[2\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|dout3\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|dout3\[3\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|dout3\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|dout3\[4\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|dout3\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|dout3\[5\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|dout3\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|dout3\[6\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|dout3\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|dout3\[7\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|dout3\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|address\[0\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|address\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|address\[1\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|address\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|address\[2\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|address\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|address\[3\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|address\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|address\[4\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|address\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|address\[5\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|address\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|address\[6\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|address\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|address\[7\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|sanjiao:u5\|address\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|fangbo:u3\|dout1\[0\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|fangbo:u3\|dout1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|fangbo:u3\|dout1\[1\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|fangbo:u3\|dout1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|fangbo:u3\|dout1\[2\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|fangbo:u3\|dout1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_entity:i_main_entity\|signal_generator:s2\|fangbo:u3\|dout1\[3\] " "Info: Register \"main_entity:i_main_entity\|signal_generator:s2\|fangbo:u3\|dout1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "843 " "Info: Implemented 843 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "766 " "Info: Implemented 766 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Info: Implemented 56 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga " "Warning: Ignored assignments for entity \"vga\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity vga -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity vga -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity vga -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity vga -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 218 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 218 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 14:10:43 2019 " "Info: Processing ended: Mon Sep 09 14:10:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 14:10:44 2019 " "Info: Processing started: Mon Sep 09 14:10:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga EP3C40Q240C8 " "Info: Selected device EP3C40Q240C8 for design \"vga\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Info: Device EP3C16Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Info: Device EP3C25Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "hs1\$latch\|combout " "Warning: Node \"hs1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "vs1\$latch\|combout " "Warning: Node \"vs1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[0\]\|combout " "Warning: Node \"i_receiver\|key_code\[0\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[3\]\|combout " "Warning: Node \"i_receiver\|key_code\[3\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[1\]\|combout " "Warning: Node \"i_receiver\|key_code\[1\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[5\]\|combout " "Warning: Node \"i_receiver\|key_code\[5\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[4\]\|combout " "Warning: Node \"i_receiver\|key_code\[4\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[6\]\|combout " "Warning: Node \"i_receiver\|key_code\[6\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[2\]\|combout " "Warning: Node \"i_receiver\|key_code\[2\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "r1\$latch\|combout " "Warning: Node \"r1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[2\]\|combout " "Warning: Node \"i_mid\|count_temph\[2\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[2\]\|combout " "Warning: Node \"i_mid\|count_tempv\[2\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[3\]\|combout " "Warning: Node \"i_mid\|count_tempv\[3\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[4\]\|combout " "Warning: Node \"i_mid\|count_temph\[4\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[4\]\|combout " "Warning: Node \"i_mid\|count_tempv\[4\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[5\]\|combout " "Warning: Node \"i_mid\|count_tempv\[5\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[6\]\|combout " "Warning: Node \"i_mid\|count_temph\[6\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[6\]\|combout " "Warning: Node \"i_mid\|count_tempv\[6\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[7\]\|combout " "Warning: Node \"i_mid\|count_tempv\[7\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[8\]\|combout " "Warning: Node \"i_mid\|count_temph\[8\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[8\]\|combout " "Warning: Node \"i_mid\|count_tempv\[8\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[1\]\|combout " "Warning: Node \"i_mid\|count_temph\[1\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[3\]\|combout " "Warning: Node \"i_mid\|count_temph\[3\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[5\]\|combout " "Warning: Node \"i_mid\|count_temph\[5\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[0\]\|combout " "Warning: Node \"i_mid\|count_temph\[0\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[1\]\|combout " "Warning: Node \"i_mid\|count_tempv\[1\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[7\]\|combout " "Warning: Node \"i_mid\|count_temph\[7\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "g1\$latch\|combout " "Warning: Node \"g1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "b1\$latch\|combout " "Warning: Node \"b1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 0}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_main_entity\|Mux1~23  from: datac  to: combout " "Info: Cell: i_main_entity\|Mux1~23  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_main_entity\|Mux1~24  from: datac  to: combout " "Info: Cell: i_main_entity\|Mux1~24  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_mid\|process_2~190  from: datab  to: combout " "Info: Cell: i_mid\|process_2~190  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MS (Rise) MS (Rise) setup and hold " "Warning: From MS (Rise) to MS (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Rise) MS (Rise) setup and hold " "Warning: From ms1\[0\] (Rise) to MS (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Fall) MS (Rise) setup and hold " "Warning: From ms1\[0\] (Fall) to MS (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Fall) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Fall) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk12MHz (Rise) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From clk12MHz (Rise) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Rise) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Rise) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Fall) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Fall) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) COLOR:UU\|FS\[3\] (Fall) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to COLOR:UU\|FS\[3\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Fall) COLOR:UU\|FS\[3\] (Fall) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Fall) to COLOR:UU\|FS\[3\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk12MHz (Rise) COLOR:UU\|FS\[3\] (Fall) setup and hold " "Warning: From clk12MHz (Rise) to COLOR:UU\|FS\[3\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Rise) main_entity:i_main_entity\|clk25MHz (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Rise) to main_entity:i_main_entity\|clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Fall) main_entity:i_main_entity\|clk25MHz (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Fall) to main_entity:i_main_entity\|clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "changesignal\[0\] (Rise) main_entity:i_main_entity\|clk25MHz (Rise) setup and hold " "Warning: From changesignal\[0\] (Rise) to main_entity:i_main_entity\|clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Rise) main_entity:i_main_entity\|clk25MHz (Fall) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Rise) to main_entity:i_main_entity\|clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Fall) main_entity:i_main_entity\|clk25MHz (Fall) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Fall) to main_entity:i_main_entity\|clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk25MHz (Rise) setup and hold " "Warning: From clk25MHz (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk25MHz (Rise) setup and hold " "Warning: From clk25MHz (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MODE (Fall) clk25MHz (Rise) setup and hold " "Warning: From MODE (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Rise) clk25MHz (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Fall) clk25MHz (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk25MHz (Fall) setup and hold " "Warning: From clk25MHz (Rise) to clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk25MHz (Fall) setup and hold " "Warning: From clk25MHz (Fall) to clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) clk12MHz (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to clk12MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Fall) clk12MHz (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Fall) to clk12MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk12MHz (Rise) clk12MHz (Rise) setup and hold " "Warning: From clk12MHz (Rise) to clk12MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Fall) clk50MHz (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From clk25MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk50MHz (Rise) setup and hold " "Warning: From clk25MHz (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From clk50MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) clk50MHz (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) clk50MHz (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) COLOR:UU\|CC\[4\] (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to COLOR:UU\|CC\[4\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Rise) COLOR:UU\|CC\[4\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Rise) to COLOR:UU\|CC\[4\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Fall) COLOR:UU\|CC\[4\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Fall) to COLOR:UU\|CC\[4\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) COLOR:UU\|CC\[4\] (Fall) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to COLOR:UU\|CC\[4\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Rise) COLOR:UU\|CC\[4\] (Fall) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Rise) to COLOR:UU\|CC\[4\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Fall) COLOR:UU\|CC\[4\] (Fall) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Fall) to COLOR:UU\|CC\[4\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "changesignal\[0\] (Rise) changesignal\[0\] (Rise) setup and hold " "Warning: From changesignal\[0\] (Rise) to changesignal\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) changesignal\[0\] (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to changesignal\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) changesignal\[0\] (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to changesignal\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MD1 (Fall) MD1 (Fall) setup and hold " "Warning: From MD1 (Fall) to MD1 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MODE (Fall) MODE (Fall) setup and hold " "Warning: From MODE (Fall) to MODE (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) vga640480:i_vga640480\|vcnt\[0\] (Rise) setup and hold " "Warning: From clk25MHz (Rise) to vga640480:i_vga640480\|vcnt\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Rise) vga640480:i_vga640480\|vcnt\[0\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Rise) to vga640480:i_vga640480\|vcnt\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Fall) vga640480:i_vga640480\|vcnt\[0\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Fall) to vga640480:i_vga640480\|vcnt\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) vga640480:i_vga640480\|vcnt\[0\] (Fall) setup and hold " "Warning: From clk25MHz (Rise) to vga640480:i_vga640480\|vcnt\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Rise) vga640480:i_vga640480\|vcnt\[0\] (Fall) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Rise) to vga640480:i_vga640480\|vcnt\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Fall) vga640480:i_vga640480\|vcnt\[0\] (Fall) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Fall) to vga640480:i_vga640480\|vcnt\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MS (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From MS (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From clk25MHz (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "changesignal\[0\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From changesignal\[0\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "changesignal\[0\] (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From changesignal\[0\] (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MD1 (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From MD1 (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MD1 (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From MD1 (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From ms1\[0\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From ms1\[0\] (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MS (Rise) ms1\[0\] (Fall) setup and hold " "Warning: From MS (Rise) to ms1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Rise) ms1\[0\] (Fall) setup and hold " "Warning: From ms1\[0\] (Rise) to ms1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Fall) ms1\[0\] (Fall) setup and hold " "Warning: From ms1\[0\] (Fall) to ms1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From clk50MHz (Rise) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From clk50MHz (Rise) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50MHz~input (placed in PIN 152 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node clk50MHz~input (placed in PIN 152 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 6 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50MHz~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk12MHz~input (placed in PIN 151 (CLK5, DIFFCLK_2n)) " "Info: Automatically promoted node clk12MHz~input (placed in PIN 151 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 7 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk12MHz~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_entity:i_main_entity\|clk25MHz  " "Info: Automatically promoted node main_entity:i_main_entity\|clk25MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[5\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[5\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[6\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[6\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[7\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[7\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[8\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[8\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[2\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[2\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[0\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[0\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[1\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[1\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[3\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[3\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[9\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[9\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[4\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[4\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 84 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|clk25MHz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mid:i_mid\|process_2~196  " "Info: Automatically promoted node mid:i_mid\|process_2~196 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mid:i_mid|process_2~196 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk25MHz  " "Info: Automatically promoted node clk25MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|hcnt\[9\] " "Info: Destination node vga640480:i_vga640480\|hcnt\[9\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 33 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|hcnt[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|hcnt\[5\] " "Info: Destination node vga640480:i_vga640480\|hcnt\[5\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 33 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|hcnt[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|hcnt\[6\] " "Info: Destination node vga640480:i_vga640480\|hcnt\[6\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 33 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|hcnt[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|hcnt\[7\] " "Info: Destination node vga640480:i_vga640480\|hcnt\[7\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 33 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|hcnt[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|hcnt\[4\] " "Info: Destination node vga640480:i_vga640480\|hcnt\[4\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 33 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|hcnt[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|hcnt\[2\] " "Info: Destination node vga640480:i_vga640480\|hcnt\[2\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 33 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|hcnt[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|hcnt\[3\] " "Info: Destination node vga640480:i_vga640480\|hcnt\[3\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 33 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|hcnt[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|hcnt\[8\] " "Info: Destination node vga640480:i_vga640480\|hcnt\[8\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 33 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|hcnt[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|vcnt\[2\] " "Info: Destination node vga640480:i_vga640480\|vcnt\[2\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 44 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|vcnt[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|vcnt\[1\] " "Info: Destination node vga640480:i_vga640480\|vcnt\[1\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 44 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|vcnt[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 120 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25MHz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COLOR:UU\|CC\[4\]  " "Info: Automatically promoted node COLOR:UU\|CC\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux8~168 " "Info: Destination node Mux8~168" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 157 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux8~168 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux4~241 " "Info: Destination node Mux4~241" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 157 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~241 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|process_6~1830 " "Info: Destination node COLOR:UU\|process_6~1830" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|process_6~1830 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|process_6~1831 " "Info: Destination node COLOR:UU\|process_6~1831" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|process_6~1831 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|process_6~1834 " "Info: Destination node COLOR:UU\|process_6~1834" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|process_6~1834 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|GRBX\[2\]~505 " "Info: Destination node COLOR:UU\|GRBX\[2\]~505" {  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|GRBX[2]~505 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|process_6~1836 " "Info: Destination node COLOR:UU\|process_6~1836" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|process_6~1836 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|process_6~1837 " "Info: Destination node COLOR:UU\|process_6~1837" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|process_6~1837 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|process_6~1841 " "Info: Destination node COLOR:UU\|process_6~1841" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|process_6~1841 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|process_6~1844 " "Info: Destination node COLOR:UU\|process_6~1844" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|process_6~1844 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 54 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|CC[4] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "receiver:i_receiver\|receive_flag  " "Info: Automatically promoted node receiver:i_receiver\|receive_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:i_receiver\|rec_shift_reg\[7\]~159 " "Info: Destination node receiver:i_receiver\|rec_shift_reg\[7\]~159" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 20 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:i_receiver|rec_shift_reg[7]~159 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:i_receiver\|receive_flag~146 " "Info: Destination node receiver:i_receiver\|receive_flag~146" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 16 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:i_receiver|receive_flag~146 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:i_receiver\|rec_shift_reg\[7\]~161 " "Info: Destination node receiver:i_receiver\|rec_shift_reg\[7\]~161" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 20 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:i_receiver|rec_shift_reg[7]~161 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 16 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:i_receiver|receive_flag } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COLOR:UU\|FS\[3\]  " "Info: Automatically promoted node COLOR:UU\|FS\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|FS~106 " "Info: Destination node COLOR:UU\|FS~106" {  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|FS~106 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|FS~107 " "Info: Destination node COLOR:UU\|FS~107" {  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|FS~107 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|FS~109 " "Info: Destination node COLOR:UU\|FS~109" {  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|FS~109 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|FS[3] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux9~25  " "Info: Automatically promoted node Mux9~25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 157 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~25 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_entity:i_main_entity\|Mux1  " "Info: Automatically promoted node main_entity:i_main_entity\|Mux1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux7~176 " "Info: Destination node Mux7~176" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 157 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~176 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 119 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|Mux1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MD1~input  " "Info: Automatically promoted node MD1~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux6~249 " "Info: Destination node Mux6~249" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 157 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~249 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux5~260 " "Info: Destination node Mux5~260" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 157 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~260 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux4~243 " "Info: Destination node Mux4~243" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 157 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~243 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MD1~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "MD1~input Global Clock " "Info: Pin MD1~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MD1~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODE~input  " "Info: Automatically promoted node MODE~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 18 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MODE~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "MODE~input Global Clock " "Info: Pin MODE~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 18 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MODE~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga640480:i_vga640480\|process_3~0  " "Info: Automatically promoted node vga640480:i_vga640480\|process_3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux7~176 " "Info: Destination node Mux7~176" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 157 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~176 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttxx\[9\] " "Info: Destination node ttxx\[9\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ttxx[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttxx\[8\] " "Info: Destination node ttxx\[8\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ttxx[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttxx\[7\] " "Info: Destination node ttxx\[7\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ttxx[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttxx\[6\] " "Info: Destination node ttxx\[6\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ttxx[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttxx\[5\] " "Info: Destination node ttxx\[5\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ttxx[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttxx\[4\] " "Info: Destination node ttxx\[4\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ttxx[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttxx\[3\] " "Info: Destination node ttxx\[3\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ttxx[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttxx\[2\] " "Info: Destination node ttxx\[2\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ttxx[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttxx\[1\] " "Info: Destination node ttxx\[1\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ttxx[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|process_3~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 EC " "Extra Info: Packed 18 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 8 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 13 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 16 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 13 " "Info: I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 17 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 10 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 16 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 18 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X45_Y22 X55_Y32 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires that a large amount of routing delay be added for some signals to meet hold time requirements, and there is excessive demand for the available routing resources. Reducing the routing delays of some signals to help the routing algorithm converge, but this may cause hold time failures." {  } {  } 0 0 "Design requires that a large amount of routing delay be added for some signals to meet hold time requirements, and there is excessive demand for the available routing resources. Reducing the routing delays of some signals to help the routing algorithm converge, but this may cause hold time failures." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_MAIN_TITLE" "1 " "Info: Fitter merged 1 physical RAM blocks that contain multiple logical RAM slices into a single location" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_TITLE" "" "Info: Following physical RAM blocks contain multiple logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M9K_X58_Y24_N0 " "Info: Physical RAM block M9K_X58_Y24_N0 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a0 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a1 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a2 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a3 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a4 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a5 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a6 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a7 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a0 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a1 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a2 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a3 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a4 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a5 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a6 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a7 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a0 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a1 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a2 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a3 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a4 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a5 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a6 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a7 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a0 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a1 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a2 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a3 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a4 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a5 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a6 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a7 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 0}  } {  } 2 0 "Following physical RAM blocks contain multiple logical RAM slices" 0 0 "" 0 0}  } {  } 2 0 "Fitter merged %1!llu! physical RAM blocks that contain multiple logical RAM slices into a single location" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/yanshou/final/vga.fit.smsg " "Info: Generated suppressed messages file C:/Users/Administrator/Desktop/yanshou/final/vga.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 4 4 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 4 processors out of 4 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 108 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Info: Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 14:10:52 2019 " "Info: Processing ended: Mon Sep 09 14:10:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 14:10:53 2019 " "Info: Processing started: Mon Sep 09 14:10:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 14:10:55 2019 " "Info: Processing ended: Mon Sep 09 14:10:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 14:10:56 2019 " "Info: Processing started: Mon Sep 09 14:10:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga -c vga " "Info: Command: quartus_sta vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga " "Warning: Ignored assignments for entity \"vga\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity vga -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity vga -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity vga -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity vga -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "hs1\$latch\|combout " "Warning: Node \"hs1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "vs1\$latch\|combout " "Warning: Node \"vs1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[1\]\|combout " "Warning: Node \"i_receiver\|key_code\[1\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[3\]\|combout " "Warning: Node \"i_receiver\|key_code\[3\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[0\]\|combout " "Warning: Node \"i_receiver\|key_code\[0\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[5\]\|combout " "Warning: Node \"i_receiver\|key_code\[5\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[4\]\|combout " "Warning: Node \"i_receiver\|key_code\[4\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[6\]\|combout " "Warning: Node \"i_receiver\|key_code\[6\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[2\]\|combout " "Warning: Node \"i_receiver\|key_code\[2\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "r1\$latch\|combout " "Warning: Node \"r1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[2\]\|combout " "Warning: Node \"i_mid\|count_tempv\[2\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[2\]\|combout " "Warning: Node \"i_mid\|count_temph\[2\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[3\]\|combout " "Warning: Node \"i_mid\|count_tempv\[3\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[4\]\|combout " "Warning: Node \"i_mid\|count_temph\[4\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[4\]\|combout " "Warning: Node \"i_mid\|count_tempv\[4\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[5\]\|combout " "Warning: Node \"i_mid\|count_tempv\[5\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[6\]\|combout " "Warning: Node \"i_mid\|count_temph\[6\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[6\]\|combout " "Warning: Node \"i_mid\|count_tempv\[6\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[7\]\|combout " "Warning: Node \"i_mid\|count_tempv\[7\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[8\]\|combout " "Warning: Node \"i_mid\|count_tempv\[8\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[8\]\|combout " "Warning: Node \"i_mid\|count_temph\[8\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[1\]\|combout " "Warning: Node \"i_mid\|count_temph\[1\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[3\]\|combout " "Warning: Node \"i_mid\|count_temph\[3\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[5\]\|combout " "Warning: Node \"i_mid\|count_temph\[5\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[0\]\|combout " "Warning: Node \"i_mid\|count_temph\[0\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[1\]\|combout " "Warning: Node \"i_mid\|count_tempv\[1\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[7\]\|combout " "Warning: Node \"i_mid\|count_temph\[7\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "g1\$latch\|combout " "Warning: Node \"g1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "b1\$latch\|combout " "Warning: Node \"b1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name COLOR:UU\|FS\[3\] COLOR:UU\|FS\[3\] " "Info: create_clock -period 1.000 -name COLOR:UU\|FS\[3\] COLOR:UU\|FS\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MS MS " "Info: create_clock -period 1.000 -name MS MS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main_entity:i_main_entity\|clk25MHz main_entity:i_main_entity\|clk25MHz " "Info: create_clock -period 1.000 -name main_entity:i_main_entity\|clk25MHz main_entity:i_main_entity\|clk25MHz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk25MHz clk25MHz " "Info: create_clock -period 1.000 -name clk25MHz clk25MHz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk12MHz clk12MHz " "Info: create_clock -period 1.000 -name clk12MHz clk12MHz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50MHz clk50MHz " "Info: create_clock -period 1.000 -name clk50MHz clk50MHz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name COLOR:UU\|CC\[4\] COLOR:UU\|CC\[4\] " "Info: create_clock -period 1.000 -name COLOR:UU\|CC\[4\] COLOR:UU\|CC\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name changesignal\[0\] changesignal\[0\] " "Info: create_clock -period 1.000 -name changesignal\[0\] changesignal\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MD1 MD1 " "Info: create_clock -period 1.000 -name MD1 MD1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MODE MODE " "Info: create_clock -period 1.000 -name MODE MODE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga640480:i_vga640480\|vcnt\[0\] vga640480:i_vga640480\|vcnt\[0\] " "Info: create_clock -period 1.000 -name vga640480:i_vga640480\|vcnt\[0\] vga640480:i_vga640480\|vcnt\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ms1\[0\] ms1\[0\] " "Info: create_clock -period 1.000 -name ms1\[0\] ms1\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name receiver:i_receiver\|receive_flag receiver:i_receiver\|receive_flag " "Info: create_clock -period 1.000 -name receiver:i_receiver\|receive_flag receiver:i_receiver\|receive_flag" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_main_entity\|Mux1~23  from: datac  to: combout " "Info: Cell: i_main_entity\|Mux1~23  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_main_entity\|Mux1~24  from: datac  to: combout " "Info: Cell: i_main_entity\|Mux1~24  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_mid\|process_2~190  from: datad  to: combout " "Info: Cell: i_mid\|process_2~190  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Fall) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Fall) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk12MHz (Rise) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From clk12MHz (Rise) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Rise) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Rise) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Fall) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Fall) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) COLOR:UU\|FS\[3\] (Fall) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to COLOR:UU\|FS\[3\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Fall) COLOR:UU\|FS\[3\] (Fall) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Fall) to COLOR:UU\|FS\[3\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk12MHz (Rise) COLOR:UU\|FS\[3\] (Fall) setup and hold " "Warning: From clk12MHz (Rise) to COLOR:UU\|FS\[3\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MS (Rise) MS (Rise) setup and hold " "Warning: From MS (Rise) to MS (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Rise) MS (Rise) setup and hold " "Warning: From ms1\[0\] (Rise) to MS (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Fall) MS (Rise) setup and hold " "Warning: From ms1\[0\] (Fall) to MS (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Rise) main_entity:i_main_entity\|clk25MHz (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Rise) to main_entity:i_main_entity\|clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Fall) main_entity:i_main_entity\|clk25MHz (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Fall) to main_entity:i_main_entity\|clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "changesignal\[0\] (Rise) main_entity:i_main_entity\|clk25MHz (Rise) setup and hold " "Warning: From changesignal\[0\] (Rise) to main_entity:i_main_entity\|clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Rise) main_entity:i_main_entity\|clk25MHz (Fall) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Rise) to main_entity:i_main_entity\|clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Fall) main_entity:i_main_entity\|clk25MHz (Fall) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Fall) to main_entity:i_main_entity\|clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk25MHz (Rise) setup and hold " "Warning: From clk25MHz (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk25MHz (Rise) setup and hold " "Warning: From clk25MHz (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MODE (Fall) clk25MHz (Rise) setup and hold " "Warning: From MODE (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Rise) clk25MHz (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Fall) clk25MHz (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk25MHz (Fall) setup and hold " "Warning: From clk25MHz (Rise) to clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk25MHz (Fall) setup and hold " "Warning: From clk25MHz (Fall) to clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) clk12MHz (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to clk12MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Fall) clk12MHz (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Fall) to clk12MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk12MHz (Rise) clk12MHz (Rise) setup and hold " "Warning: From clk12MHz (Rise) to clk12MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Fall) clk50MHz (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From clk25MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk50MHz (Rise) setup and hold " "Warning: From clk25MHz (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From clk50MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) clk50MHz (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) clk50MHz (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) COLOR:UU\|CC\[4\] (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to COLOR:UU\|CC\[4\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Rise) COLOR:UU\|CC\[4\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Rise) to COLOR:UU\|CC\[4\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Fall) COLOR:UU\|CC\[4\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Fall) to COLOR:UU\|CC\[4\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) COLOR:UU\|CC\[4\] (Fall) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to COLOR:UU\|CC\[4\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Rise) COLOR:UU\|CC\[4\] (Fall) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Rise) to COLOR:UU\|CC\[4\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Fall) COLOR:UU\|CC\[4\] (Fall) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Fall) to COLOR:UU\|CC\[4\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "changesignal\[0\] (Rise) changesignal\[0\] (Rise) setup and hold " "Warning: From changesignal\[0\] (Rise) to changesignal\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) changesignal\[0\] (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to changesignal\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) changesignal\[0\] (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to changesignal\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MD1 (Fall) MD1 (Fall) setup and hold " "Warning: From MD1 (Fall) to MD1 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MODE (Fall) MODE (Fall) setup and hold " "Warning: From MODE (Fall) to MODE (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) vga640480:i_vga640480\|vcnt\[0\] (Rise) setup and hold " "Warning: From clk25MHz (Rise) to vga640480:i_vga640480\|vcnt\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Rise) vga640480:i_vga640480\|vcnt\[0\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Rise) to vga640480:i_vga640480\|vcnt\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Fall) vga640480:i_vga640480\|vcnt\[0\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Fall) to vga640480:i_vga640480\|vcnt\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) vga640480:i_vga640480\|vcnt\[0\] (Fall) setup and hold " "Warning: From clk25MHz (Rise) to vga640480:i_vga640480\|vcnt\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Rise) vga640480:i_vga640480\|vcnt\[0\] (Fall) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Rise) to vga640480:i_vga640480\|vcnt\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Fall) vga640480:i_vga640480\|vcnt\[0\] (Fall) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Fall) to vga640480:i_vga640480\|vcnt\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MS (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From MS (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From clk25MHz (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "changesignal\[0\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From changesignal\[0\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "changesignal\[0\] (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From changesignal\[0\] (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MD1 (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From MD1 (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MD1 (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From MD1 (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From ms1\[0\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From ms1\[0\] (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MS (Rise) ms1\[0\] (Fall) setup and hold " "Warning: From MS (Rise) to ms1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Rise) ms1\[0\] (Fall) setup and hold " "Warning: From ms1\[0\] (Rise) to ms1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Fall) ms1\[0\] (Fall) setup and hold " "Warning: From ms1\[0\] (Fall) to ms1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From clk50MHz (Rise) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From clk50MHz (Rise) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.053 " "Info: Worst-case setup slack is -10.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.053      -152.900 clk25MHz  " "Info:   -10.053      -152.900 clk25MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.368       -31.547 ms1\[0\]  " "Info:    -8.368       -31.547 ms1\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.518      -547.934 main_entity:i_main_entity\|clk25MHz  " "Info:    -6.518      -547.934 main_entity:i_main_entity\|clk25MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.253       -94.036 vga640480:i_vga640480\|vcnt\[0\]  " "Info:    -4.253       -94.036 vga640480:i_vga640480\|vcnt\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.881       -22.361 receiver:i_receiver\|receive_flag  " "Info:    -3.881       -22.361 receiver:i_receiver\|receive_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.030       -36.685 clk50MHz  " "Info:    -3.030       -36.685 clk50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.775        -9.513 COLOR:UU\|FS\[3\]  " "Info:    -2.775        -9.513 COLOR:UU\|FS\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.324        -5.484 changesignal\[0\]  " "Info:    -2.324        -5.484 changesignal\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.990       -13.164 COLOR:UU\|CC\[4\]  " "Info:    -1.990       -13.164 COLOR:UU\|CC\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.999        -0.999 MODE  " "Info:    -0.999        -0.999 MODE " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.727        -1.948 clk12MHz  " "Info:    -0.727        -1.948 clk12MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.609        -1.029 MS  " "Info:    -0.609        -1.029 MS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019        -0.019 MD1  " "Info:    -0.019        -0.019 MD1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.705 " "Info: Worst-case hold slack is -1.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.705        -5.923 ms1\[0\]  " "Info:    -1.705        -5.923 ms1\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409        -1.186 clk50MHz  " "Info:    -0.409        -1.186 clk50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096        -0.261 clk25MHz  " "Info:    -0.096        -0.261 clk25MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065        -0.256 COLOR:UU\|FS\[3\]  " "Info:    -0.065        -0.256 COLOR:UU\|FS\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.048        -0.048 receiver:i_receiver\|receive_flag  " "Info:    -0.048        -0.048 receiver:i_receiver\|receive_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052         0.000 MS  " "Info:     0.052         0.000 MS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054         0.000 clk12MHz  " "Info:     0.054         0.000 clk12MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154         0.000 changesignal\[0\]  " "Info:     0.154         0.000 changesignal\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 vga640480:i_vga640480\|vcnt\[0\]  " "Info:     0.234         0.000 vga640480:i_vga640480\|vcnt\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392         0.000 main_entity:i_main_entity\|clk25MHz  " "Info:     0.392         0.000 main_entity:i_main_entity\|clk25MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 MD1  " "Info:     0.453         0.000 MD1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465         0.000 MODE  " "Info:     0.465         0.000 MODE " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790         0.000 COLOR:UU\|CC\[4\]  " "Info:     0.790         0.000 COLOR:UU\|CC\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 4 4 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 4 processors out of 4 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 110 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 14:10:57 2019 " "Info: Processing ended: Mon Sep 09 14:10:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 434 s " "Info: Quartus II Full Compilation was successful. 0 errors, 434 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
