// Generated by CIRCT firtool-1.75.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module CSRFile(	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
  input         clock,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
  input         reset,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
  input         io_ungated_clock,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_interrupts_debug,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_interrupts_mtip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_interrupts_msip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_interrupts_meip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_hartid,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [11:0] io_rw_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [2:0]  io_rw_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_rw_rdata,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [31:0] io_rw_wdata,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [31:0] io_decode_0_inst,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_decode_0_read_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_decode_0_write_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_decode_0_write_flush,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_decode_0_system_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_decode_0_virtual_access_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_decode_0_virtual_system_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_csr_stall,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_eret,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_singleStep,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_status_wfi,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_status_isa,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_status_dv,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_status_v,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_evec,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_exception,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_retire,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [31:0] io_cause,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [31:0] io_pc,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [31:0] io_tval,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_gva,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_time,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_interrupt,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_interrupt_cause,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_bp_0_control_action,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [1:0]  io_bp_0_control_tmatch,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_bp_0_control_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_bp_0_control_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_bp_0_control_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_bp_0_address,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [1:0]  io_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [29:0] io_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [1:0]  io_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [29:0] io_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [1:0]  io_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [29:0] io_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [1:0]  io_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [29:0] io_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [1:0]  io_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [29:0] io_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [1:0]  io_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [29:0] io_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [1:0]  io_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [29:0] io_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [1:0]  io_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [29:0] io_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_pmp_7_mask,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_inhibit_cycle,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [31:0] io_inst_0,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_trace_0_valid,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_trace_0_iaddr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_trace_0_insn,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_trace_0_exception,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_customCSRs_0_value	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
);

  wire [31:0] io_rw_rdata_0;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  reg         io_status_cease_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1163:31]
  wire        io_singleStep_0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1002:34]
  reg         reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_mpv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_gva;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg  [1:0]  reg_mstatus_mpp;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_mpie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_mie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_dcsr_ebreakm;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg  [2:0]  reg_dcsr_cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg         reg_dcsr_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg         reg_dcsr_step;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg         reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26]
  reg  [31:0] reg_dpc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:483:20]
  reg  [31:0] reg_dscratch0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:484:26]
  reg         reg_singleStepped;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:486:30]
  reg         reg_bp_0_control_dmode;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19]
  reg         reg_bp_0_control_action;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19]
  reg  [1:0]  reg_bp_0_control_tmatch;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19]
  reg         reg_bp_0_control_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19]
  reg         reg_bp_0_control_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19]
  reg         reg_bp_0_control_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19]
  reg  [31:0] reg_bp_0_address;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19]
  reg         reg_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [1:0]  reg_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [29:0] reg_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [1:0]  reg_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [29:0] reg_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [1:0]  reg_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [29:0] reg_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [1:0]  reg_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [29:0] reg_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [1:0]  reg_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [29:0] reg_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [1:0]  reg_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [29:0] reg_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [1:0]  reg_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [29:0] reg_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [1:0]  reg_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg         reg_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [29:0] reg_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
  reg  [31:0] reg_mie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:20]
  reg  [31:0] reg_mepc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:21]
  reg  [31:0] reg_mcause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27]
  reg  [31:0] reg_mtval;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:22]
  reg  [31:0] reg_mscratch;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:509:25]
  reg  [31:0] reg_mtvec;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:512:31]
  reg         reg_wfi;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:575:54]
  reg  [2:0]  reg_mcountinhibit;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34]
  reg  [5:0]  small_0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
  reg  [57:0] large_0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
  reg  [5:0]  small_1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
  reg  [57:0] large_1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
  wire [15:0] read_mip = {4'h0, io_interrupts_meip, 3'h0, io_interrupts_mtip, 3'h0, io_interrupts_msip, 3'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:610:22]
  wire [15:0] _GEN = reg_mie[15:0] & read_mip;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:20, :610:22, :614:56]
  wire [15:0] m_interrupts = reg_mstatus_mie ? _GEN : 16'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :614:56, :620:25]
  wire [29:0] _GEN_0 = {reg_pmp_0_addr[28:0], reg_pmp_0_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_1 = {reg_pmp_1_addr[28:0], reg_pmp_1_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_2 = {reg_pmp_2_addr[28:0], reg_pmp_2_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_3 = {reg_pmp_3_addr[28:0], reg_pmp_3_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_4 = {reg_pmp_4_addr[28:0], reg_pmp_4_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_5 = {reg_pmp_5_addr[28:0], reg_pmp_5_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_6 = {reg_pmp_6_addr[28:0], reg_pmp_6_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_7 = {reg_pmp_7_addr[28:0], reg_pmp_7_cfg_a[0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:57:31, :58:23]
  reg  [31:0] reg_misa;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:648:25]
  wire [6:0]  _GEN_8 = ~(reg_mtvec[0] ? 7'h7E : 7'h2);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :512:31, :1667:{39,41}, generators/rocket-chip/src/main/scala/util/package.scala:174:37]
  wire [31:0] _io_evec_T_20 = ~reg_mepc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:21, :1666:28]
  wire [31:0] _io_evec_T_10 = ~reg_dpc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:483:20, :1666:28]
  reg  [31:0] reg_custom_0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:798:43]
  wire [11:0] decoded_addr_decoded_decoded_invInputs = ~io_rw_addr;	// @[src/main/scala/chisel3/util/pla.scala:78:21]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_1 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_2 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_3 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_4 = {decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_34 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_35 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_36 = {decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_37 = {io_rw_addr[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_39 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_40 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_43 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_44 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_45 = {decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_46 = {io_rw_addr[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_47 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_48 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_49 = {decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_50 = {io_rw_addr[0], io_rw_addr[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_60 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_61 = {decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_63 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_64 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_65 = {io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]  _decoded_addr_decoded_decoded_andMatrixOutputs_T_66 = {io_rw_addr[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_67 = {decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_68 = {decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_98 = {decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_99 = {decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [31:0] _wdata_T_2 = (io_rw_cmd[1] ? io_rw_rdata_0 : 32'h0) | io_rw_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1644:{9,13,30}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [31:0] _wdata_T_6 = ~((&(io_rw_cmd[1:0])) ? io_rw_wdata : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1644:{41,45,49,55}]
  wire [31:0] wdata = _wdata_T_2 & _wdata_T_6;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1644:{30,39,41}]
  wire        system_insn = io_rw_cmd == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31]
  wire [11:0] _GEN_9 = ~io_rw_addr;	// @[src/main/scala/chisel3/util/pla.scala:78:21]
  wire        insn_call = system_insn & (&{_GEN_9[0], _GEN_9[1], _GEN_9[2], _GEN_9[3], _GEN_9[4], _GEN_9[5], _GEN_9[6], _GEN_9[7], _GEN_9[8], _GEN_9[9], _GEN_9[10], _GEN_9[11]});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31, :893:83, src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:{53,70}]
  wire        insn_break = system_insn & (&{io_rw_addr[0], _GEN_9[1], _GEN_9[2], _GEN_9[3], _GEN_9[4], _GEN_9[5], _GEN_9[6], _GEN_9[7], _GEN_9[8], _GEN_9[9], _GEN_9[10], _GEN_9[11]});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31, :893:83, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire        insn_ret = system_insn & (|{&{_GEN_9[2], _GEN_9[3], _GEN_9[4], _GEN_9[5], _GEN_9[6], _GEN_9[7], io_rw_addr[8], io_rw_addr[9], _GEN_9[10], _GEN_9[11]}, &{io_rw_addr[10], _GEN_9[11]}});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31, :893:83, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire [9:0]  decoded_invInputs_1 = ~(io_decode_0_inst[31:22]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [31:0] _GEN_10 = {27'h0, io_decode_0_inst[24:20]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:897:27, :911:28, :912:70]
  wire [31:0] _io_decode_0_virtual_access_illegal_T_3 = 32'h0 >> _GEN_10;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:912:70]
  wire [31:0] _io_decode_0_virtual_access_illegal_T_6 = 32'h0 >> _GEN_10;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:912:70, :914:63]
  wire        csr_exists =
    io_decode_0_inst[31:20] == 12'h7A0 | io_decode_0_inst[31:20] == 12'h7A1 | io_decode_0_inst[31:20] == 12'h7A2 | io_decode_0_inst[31:20] == 12'h7A3 | io_decode_0_inst[31:20] == 12'h301 | io_decode_0_inst[31:20] == 12'h300 | io_decode_0_inst[31:20] == 12'h305 | io_decode_0_inst[31:20] == 12'h344 | io_decode_0_inst[31:20] == 12'h304 | io_decode_0_inst[31:20] == 12'h340 | io_decode_0_inst[31:20] == 12'h341 | io_decode_0_inst[31:20] == 12'h343 | io_decode_0_inst[31:20] == 12'h342 | io_decode_0_inst[31:20] == 12'hF14 | io_decode_0_inst[31:20] == 12'h7B0 | io_decode_0_inst[31:20] == 12'h7B1 | io_decode_0_inst[31:20] == 12'h7B2 | io_decode_0_inst[31:20] == 12'h320 | io_decode_0_inst[31:20] == 12'hB00 | io_decode_0_inst[31:20] == 12'hB02 | io_decode_0_inst[31:20] == 12'h323 | io_decode_0_inst[31:20] == 12'hB03 | io_decode_0_inst[31:20] == 12'hC03 | io_decode_0_inst[31:20] == 12'hB83 | io_decode_0_inst[31:20] == 12'hC83 | io_decode_0_inst[31:20] == 12'h324 | io_decode_0_inst[31:20] == 12'hB04 | io_decode_0_inst[31:20] == 12'hC04 | io_decode_0_inst[31:20] == 12'hB84 | io_decode_0_inst[31:20] == 12'hC84 | io_decode_0_inst[31:20] == 12'h325 | io_decode_0_inst[31:20] == 12'hB05 | io_decode_0_inst[31:20] == 12'hC05 | io_decode_0_inst[31:20] == 12'hB85 | io_decode_0_inst[31:20] == 12'hC85 | io_decode_0_inst[31:20] == 12'h326 | io_decode_0_inst[31:20] == 12'hB06 | io_decode_0_inst[31:20] == 12'hC06 | io_decode_0_inst[31:20] == 12'hB86 | io_decode_0_inst[31:20] == 12'hC86 | io_decode_0_inst[31:20] == 12'h327 | io_decode_0_inst[31:20] == 12'hB07 | io_decode_0_inst[31:20] == 12'hC07 | io_decode_0_inst[31:20] == 12'hB87 | io_decode_0_inst[31:20] == 12'hC87 | io_decode_0_inst[31:20] == 12'h328 | io_decode_0_inst[31:20] == 12'hB08 | io_decode_0_inst[31:20] == 12'hC08 | io_decode_0_inst[31:20] == 12'hB88 | io_decode_0_inst[31:20] == 12'hC88 | io_decode_0_inst[31:20] == 12'h329 | io_decode_0_inst[31:20] == 12'hB09 | io_decode_0_inst[31:20] == 12'hC09 | io_decode_0_inst[31:20] == 12'hB89 | io_decode_0_inst[31:20] == 12'hC89
    | io_decode_0_inst[31:20] == 12'h32A | io_decode_0_inst[31:20] == 12'hB0A | io_decode_0_inst[31:20] == 12'hC0A | io_decode_0_inst[31:20] == 12'hB8A | io_decode_0_inst[31:20] == 12'hC8A | io_decode_0_inst[31:20] == 12'h32B | io_decode_0_inst[31:20] == 12'hB0B | io_decode_0_inst[31:20] == 12'hC0B | io_decode_0_inst[31:20] == 12'hB8B | io_decode_0_inst[31:20] == 12'hC8B | io_decode_0_inst[31:20] == 12'h32C | io_decode_0_inst[31:20] == 12'hB0C | io_decode_0_inst[31:20] == 12'hC0C | io_decode_0_inst[31:20] == 12'hB8C | io_decode_0_inst[31:20] == 12'hC8C | io_decode_0_inst[31:20] == 12'h32D | io_decode_0_inst[31:20] == 12'hB0D | io_decode_0_inst[31:20] == 12'hC0D | io_decode_0_inst[31:20] == 12'hB8D | io_decode_0_inst[31:20] == 12'hC8D | io_decode_0_inst[31:20] == 12'h32E | io_decode_0_inst[31:20] == 12'hB0E | io_decode_0_inst[31:20] == 12'hC0E | io_decode_0_inst[31:20] == 12'hB8E | io_decode_0_inst[31:20] == 12'hC8E | io_decode_0_inst[31:20] == 12'h32F | io_decode_0_inst[31:20] == 12'hB0F | io_decode_0_inst[31:20] == 12'hC0F | io_decode_0_inst[31:20] == 12'hB8F | io_decode_0_inst[31:20] == 12'hC8F | io_decode_0_inst[31:20] == 12'h330 | io_decode_0_inst[31:20] == 12'hB10 | io_decode_0_inst[31:20] == 12'hC10 | io_decode_0_inst[31:20] == 12'hB90 | io_decode_0_inst[31:20] == 12'hC90 | io_decode_0_inst[31:20] == 12'h331 | io_decode_0_inst[31:20] == 12'hB11 | io_decode_0_inst[31:20] == 12'hC11 | io_decode_0_inst[31:20] == 12'hB91 | io_decode_0_inst[31:20] == 12'hC91 | io_decode_0_inst[31:20] == 12'h332 | io_decode_0_inst[31:20] == 12'hB12 | io_decode_0_inst[31:20] == 12'hC12 | io_decode_0_inst[31:20] == 12'hB92 | io_decode_0_inst[31:20] == 12'hC92 | io_decode_0_inst[31:20] == 12'h333 | io_decode_0_inst[31:20] == 12'hB13 | io_decode_0_inst[31:20] == 12'hC13 | io_decode_0_inst[31:20] == 12'hB93 | io_decode_0_inst[31:20] == 12'hC93 | io_decode_0_inst[31:20] == 12'h334 | io_decode_0_inst[31:20] == 12'hB14 | io_decode_0_inst[31:20] == 12'hC14 | io_decode_0_inst[31:20] == 12'hB94 | io_decode_0_inst[31:20] == 12'hC94
    | io_decode_0_inst[31:20] == 12'h335 | io_decode_0_inst[31:20] == 12'hB15 | io_decode_0_inst[31:20] == 12'hC15 | io_decode_0_inst[31:20] == 12'hB95 | io_decode_0_inst[31:20] == 12'hC95 | io_decode_0_inst[31:20] == 12'h336 | io_decode_0_inst[31:20] == 12'hB16 | io_decode_0_inst[31:20] == 12'hC16 | io_decode_0_inst[31:20] == 12'hB96 | io_decode_0_inst[31:20] == 12'hC96 | io_decode_0_inst[31:20] == 12'h337 | io_decode_0_inst[31:20] == 12'hB17 | io_decode_0_inst[31:20] == 12'hC17 | io_decode_0_inst[31:20] == 12'hB97 | io_decode_0_inst[31:20] == 12'hC97 | io_decode_0_inst[31:20] == 12'h338 | io_decode_0_inst[31:20] == 12'hB18 | io_decode_0_inst[31:20] == 12'hC18 | io_decode_0_inst[31:20] == 12'hB98 | io_decode_0_inst[31:20] == 12'hC98 | io_decode_0_inst[31:20] == 12'h339 | io_decode_0_inst[31:20] == 12'hB19 | io_decode_0_inst[31:20] == 12'hC19 | io_decode_0_inst[31:20] == 12'hB99 | io_decode_0_inst[31:20] == 12'hC99 | io_decode_0_inst[31:20] == 12'h33A | io_decode_0_inst[31:20] == 12'hB1A | io_decode_0_inst[31:20] == 12'hC1A | io_decode_0_inst[31:20] == 12'hB9A | io_decode_0_inst[31:20] == 12'hC9A | io_decode_0_inst[31:20] == 12'h33B | io_decode_0_inst[31:20] == 12'hB1B | io_decode_0_inst[31:20] == 12'hC1B | io_decode_0_inst[31:20] == 12'hB9B | io_decode_0_inst[31:20] == 12'hC9B | io_decode_0_inst[31:20] == 12'h33C | io_decode_0_inst[31:20] == 12'hB1C | io_decode_0_inst[31:20] == 12'hC1C | io_decode_0_inst[31:20] == 12'hB9C | io_decode_0_inst[31:20] == 12'hC9C | io_decode_0_inst[31:20] == 12'h33D | io_decode_0_inst[31:20] == 12'hB1D | io_decode_0_inst[31:20] == 12'hC1D | io_decode_0_inst[31:20] == 12'hB9D | io_decode_0_inst[31:20] == 12'hC9D | io_decode_0_inst[31:20] == 12'h33E | io_decode_0_inst[31:20] == 12'hB1E | io_decode_0_inst[31:20] == 12'hC1E | io_decode_0_inst[31:20] == 12'hB9E | io_decode_0_inst[31:20] == 12'hC9E | io_decode_0_inst[31:20] == 12'h33F | io_decode_0_inst[31:20] == 12'hB1F | io_decode_0_inst[31:20] == 12'hC1F | io_decode_0_inst[31:20] == 12'hB9F | io_decode_0_inst[31:20] == 12'hC9F
    | io_decode_0_inst[31:20] == 12'hC00 | io_decode_0_inst[31:20] == 12'hC02 | io_decode_0_inst[31:20] == 12'hB80 | io_decode_0_inst[31:20] == 12'hB82 | io_decode_0_inst[31:20] == 12'hC80 | io_decode_0_inst[31:20] == 12'hC82 | io_decode_0_inst[31:20] == 12'h3A0 | io_decode_0_inst[31:20] == 12'h3A1 | io_decode_0_inst[31:20] == 12'h3A2 | io_decode_0_inst[31:20] == 12'h3A3 | io_decode_0_inst[31:20] == 12'h3B0 | io_decode_0_inst[31:20] == 12'h3B1 | io_decode_0_inst[31:20] == 12'h3B2 | io_decode_0_inst[31:20] == 12'h3B3 | io_decode_0_inst[31:20] == 12'h3B4 | io_decode_0_inst[31:20] == 12'h3B5 | io_decode_0_inst[31:20] == 12'h3B6 | io_decode_0_inst[31:20] == 12'h3B7 | io_decode_0_inst[31:20] == 12'h3B8 | io_decode_0_inst[31:20] == 12'h3B9 | io_decode_0_inst[31:20] == 12'h3BA | io_decode_0_inst[31:20] == 12'h3BB | io_decode_0_inst[31:20] == 12'h3BC | io_decode_0_inst[31:20] == 12'h3BD | io_decode_0_inst[31:20] == 12'h3BE | io_decode_0_inst[31:20] == 12'h3BF | io_decode_0_inst[31:20] == 12'h7C1 | io_decode_0_inst[31:20] == 12'hF12 | io_decode_0_inst[31:20] == 12'hF11 | io_decode_0_inst[31:20] == 12'hF13 | io_decode_0_inst[31:20] == 12'hF15;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:897:27, :899:{93,111}]
  wire [5:0]  io_decode_0_read_illegal_invInputs = ~(io_decode_0_inst[31:26]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:897:27, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [11:0] io_decode_0_write_flush_addr_m = {io_decode_0_inst[31:30], io_decode_0_inst[29:20] | 10'h300};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:897:27, :932:25]
  wire [31:0] cause = insn_call ? {28'h0, {3'h1, ~reg_mstatus_v} - 4'h8} : insn_break ? 32'h3 : io_cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :893:83, :959:{8,40,45}, :960:14]
  wire        _causeIsDebugTrigger_T_2 = cause[7:0] == 8'hE;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:959:8, :961:25, :963:53]
  wire        causeIsDebugInt = cause[31] & _causeIsDebugTrigger_T_2;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:959:8, :963:{30,39,53}]
  wire        causeIsDebugTrigger = ~(cause[31]) & _causeIsDebugTrigger_T_2;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:959:8, :963:{30,53}, :964:{29,44}]
  wire        trapToDebug = reg_singleStepped | causeIsDebugInt | causeIsDebugTrigger | ~(cause[31]) & insn_break & reg_dcsr_ebreakm | reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :482:26, :486:30, :893:83, :959:8, :963:{30,39}, :964:44, :965:{27,42,56}, :966:{56,75,98,119}]
  wire        _exception_T = insn_call | insn_break;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:893:83, :1000:24]
  assign io_singleStep_0 = reg_dcsr_step & ~reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :482:26, :927:45, :1002:34]
  wire        exception = _exception_T | io_exception;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1000:24, :1021:43]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1022:9]
    wire [2:0] _GEN_11 = {1'h0, {1'h0, insn_ret} + {1'h0, insn_call}} + {1'h0, {1'h0, insn_break} + {1'h0, io_exception}};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:893:83, :1022:18]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1022:9]
      if (~reset & (|(_GEN_11[2:1]))) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1022:{9,18,79}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1022:9]
          $error("Assertion failed: these conditions must be mutually exclusive\n    at CSR.scala:1022 assert(PopCount(insn_ret :: insn_call :: insn_break :: io.exception :: Nil) <= 1.U, \"these conditions must be mutually exclusive\")\n");	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1022:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1022:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1022:9]
      end
      if (~reset & ~(~reg_singleStepped | ~io_retire)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:486:30, :1022:9, :1031:{9,10,29,42}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1031:9]
          $error("Assertion failed\n    at CSR.scala:1031 assert(!reg_singleStepped || io.retire === 0.U)\n");	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1031:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1031:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1031:9]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_12 = io_rw_addr[10] & io_rw_addr[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1135:{43,48,61}]
  wire        io_csr_stall_0 = reg_wfi | io_status_cease_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:575:54, :1162:27, :1163:31]
  wire [31:0] _GEN_13 = {large_1[25:0], small_1};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1161:11, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31, :55:30]
  wire [31:0] _GEN_14 = {large_0[25:0], small_0};	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31, :55:30]
  wire [31:0] _io_rw_rdata_T_201 = ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_60) ? {4'h2, reg_bp_0_control_dmode, 14'h400, reg_bp_0_control_action, 3'h0, reg_bp_0_control_tmatch, 4'h8, reg_bp_0_control_x, reg_bp_0_control_w, reg_bp_0_control_r} : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_61) ? reg_bp_0_address : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_1) ? reg_misa : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T) ? {19'h0, reg_mstatus_mpp, 3'h0, reg_mstatus_mpie, 3'h0, reg_mstatus_mie, 3'h0} : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_3) ? reg_mtvec & {25'h1FFFFFF, _GEN_8} : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :492:19, :512:31, :648:25, :655:48, generators/rocket-chip/src/main/scala/util/package.scala:163:13, :174:{35,37,41,46}, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [31:0] _io_rw_rdata_T_207 = {_io_rw_rdata_T_201[31:16], _io_rw_rdata_T_201[15:0] | ((&{io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]}) ? read_mip : 16'h0)} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_2) ? reg_mie : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_34) ? reg_mscratch : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_35) ? ~{_io_evec_T_20[31:2], _io_evec_T_20[1:0] | {~(reg_misa[2]), 1'h1}} : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_37) ? reg_mtval : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_36) ? reg_mcause : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:20, :506:27, :507:22, :509:25, :610:22, :648:25, :1666:{26,28,31,36,45}, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire [31:0] _io_rw_rdata_T_211 = {_io_rw_rdata_T_207[31:1], _io_rw_rdata_T_207[0] | (&{decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], io_rw_addr[11]}) & io_hartid} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_63) ? {16'h4000, reg_dcsr_ebreakm, 6'h0, reg_dcsr_cause, reg_dcsr_v, 2'h0, reg_dcsr_step, 2'h3} : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_64) ? ~{_io_evec_T_10[31:2], _io_evec_T_10[1:0] | {~(reg_misa[2]), 1'h1}} : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_65) ? reg_dscratch0 : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :484:26, :648:25, :670:27, :1666:{26,28,31,36,45}, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire [31:0] _GEN_15 =
    {_io_rw_rdata_T_211[31:3], _io_rw_rdata_T_211[2:0] | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_4) ? reg_mcountinhibit : 3'h0)} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_67) ? _GEN_13 : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_68) ? _GEN_14 : 32'h0) | ((&{decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? _GEN_13 : 32'h0) | ((&{decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? _GEN_14 : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_98) ? large_1[57:26] : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_99) ? large_0[57:26] : 32'h0) | ((&{decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? large_1[57:26] : 32'h0)
    | ((&{decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? large_0[57:26] : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_39) ? {reg_pmp_3_cfg_l, 2'h0, reg_pmp_3_cfg_a, reg_pmp_3_cfg_x, reg_pmp_3_cfg_w, reg_pmp_3_cfg_r, reg_pmp_2_cfg_l, 2'h0, reg_pmp_2_cfg_a, reg_pmp_2_cfg_x, reg_pmp_2_cfg_w, reg_pmp_2_cfg_r, reg_pmp_1_cfg_l, 2'h0, reg_pmp_1_cfg_a, reg_pmp_1_cfg_x, reg_pmp_1_cfg_w, reg_pmp_1_cfg_r, reg_pmp_0_cfg_l, 2'h0, reg_pmp_0_cfg_a, reg_pmp_0_cfg_x, reg_pmp_0_cfg_w, reg_pmp_0_cfg_r} : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_40) ? {reg_pmp_7_cfg_l, 2'h0, reg_pmp_7_cfg_a, reg_pmp_7_cfg_x, reg_pmp_7_cfg_w, reg_pmp_7_cfg_r, reg_pmp_6_cfg_l, 2'h0, reg_pmp_6_cfg_a, reg_pmp_6_cfg_x, reg_pmp_6_cfg_w, reg_pmp_6_cfg_r, reg_pmp_5_cfg_l, 2'h0, reg_pmp_5_cfg_a, reg_pmp_5_cfg_x, reg_pmp_5_cfg_w, reg_pmp_5_cfg_r, reg_pmp_4_cfg_l, 2'h0, reg_pmp_4_cfg_a, reg_pmp_4_cfg_x, reg_pmp_4_cfg_w, reg_pmp_4_cfg_r} : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :590:34, :734:50, :735:54, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :55:30, generators/rocket-chip/src/main/scala/util/package.scala:45:27, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire [29:0] _GEN_16 = _GEN_15[29:0] | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_43) ? reg_pmp_0_addr : 30'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_44) ? reg_pmp_1_addr : 30'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_45) ? reg_pmp_2_addr : 30'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_46) ? reg_pmp_3_addr : 30'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_47) ? reg_pmp_4_addr : 30'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_48) ? reg_pmp_5_addr : 30'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_49) ? reg_pmp_6_addr : 30'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_50) ? reg_pmp_7_addr : 30'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  assign io_rw_rdata_0 = ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_66) ? reg_custom_0 : 32'h0) | {_GEN_15[31:30], _GEN_16[29:1], _GEN_16[0] | (&{decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], io_rw_addr[11]})} | ((&{io_rw_addr[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], io_rw_addr[11]}) ? 32'h20181004 : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:798:43, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire        _csr_wen_T_4 = io_rw_cmd == 3'h6 | (&io_rw_cmd) | io_rw_cmd == 3'h5;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire [15:0] _newBPC_T_8 = ((io_rw_cmd[1] ? {reg_bp_0_control_dmode, 14'h400, reg_bp_0_control_action} : 16'h0) | io_rw_wdata[27:12]) & ~((&(io_rw_cmd[1:0])) ? io_rw_wdata[27:12] : 16'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14, :492:19, :1478:67, :1644:{9,13,30,39,41,45,49,55}]
  wire        dMode = _newBPC_T_8[15] & reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :1478:96, :1479:38, :1644:39]
  wire [31:0] _reg_misa_T = ~wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1264:25, :1644:39]
  wire [6:0]  nextSmall = {1'h0, small_0} + {6'h0, io_retire};	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33]
  wire        _large_T_2 = nextSmall[6] & ~(reg_mcountinhibit[2]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :592:75, generators/rocket-chip/src/main/scala/util/Counters.scala:46:33, :47:9, :51:{20,33}]
  wire [57:0] _large_r_T = large_0 + 58'h1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
  wire        _GEN_17 = ~insn_ret | _GEN_12;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:893:83, :1036:20, :1116:19, :1118:48, :1135:48]
  wire        _GEN_18 = _csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1116:19, :1225:18, :1229:39, :1231:23, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [31:0] epc = {io_pc[31:1], 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14, :1665:31]
  wire        _GEN_19 = exception & trapToDebug & ~reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :927:45, :966:{56,75,98,119}, :1021:43, :1036:20, :1037:24, :1038:25, :1040:19]
  wire        _GEN_20 = ~exception | trapToDebug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :966:{56,75,98,119}, :1021:43, :1036:20, :1037:24]
  wire        _GEN_21 = ~reg_bp_0_control_dmode | reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :492:19, :1459:{39,57}]
  wire        _GEN_22 = _csr_wen_T_4 & _GEN_21 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_60);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19, :1225:18, :1459:{57,72}, :1471:44, :1472:24, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [7:0]  _newCfg_WIRE = _wdata_T_2[7:0] & _wdata_T_6[7:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1492:73, :1644:{30,39,41}]
  wire        _GEN_23 = _csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_39) & ~reg_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,60,76}, :1493:17, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [29:0] _GEN_24 = _wdata_T_2[29:0] & _wdata_T_6[29:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1501:18, :1644:{30,39,41}]
  wire [7:0]  _newCfg_WIRE_1 = _wdata_T_2[15:8] & _wdata_T_6[15:8];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1492:{29,73}, :1644:{30,39,41}]
  wire        _GEN_25 = _csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_39) & ~reg_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,60,76}, :1493:17, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [7:0]  _newCfg_WIRE_2 = _wdata_T_2[23:16] & _wdata_T_6[23:16];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1492:{29,73}, :1644:{30,39,41}]
  wire        _GEN_26 = _csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_39) & ~reg_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,60,76}, :1493:17, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [7:0]  _newCfg_T_21 = _wdata_T_2[31:24] & _wdata_T_6[31:24];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1492:29, :1644:{30,39,41}]
  wire        _GEN_27 = _csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_39) & ~reg_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,60,76}, :1493:17, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire        _GEN_28 = _csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_40) & ~reg_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,60,76}, :1493:17, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire        _GEN_29 = _csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_40) & ~reg_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,60,76}, :1493:17, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire        _GEN_30 = _csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_40) & ~reg_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,60,76}, :1493:17, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire        _GEN_31 = reg_pmp_7_cfg_l & ~(reg_pmp_7_cfg_a[1]) & reg_pmp_7_cfg_a[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:{13,20}, :49:62]
  wire [7:0]  _newCfg_T_49 = _wdata_T_2[31:24] & _wdata_T_6[31:24];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1492:29, :1644:{30,39,41}]
  wire        _GEN_32 = _csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_40) & ~reg_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,60,76}, :1493:17, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
      reg_mstatus_v <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_mstatus_mpv <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_mstatus_gva <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_mstatus_mpp <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_mstatus_mpie <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_mstatus_mie <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_dcsr_ebreakm <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
      reg_dcsr_cause <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
      reg_dcsr_v <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
      reg_dcsr_step <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
      reg_debug <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26]
      reg_bp_0_control_dmode <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19]
      reg_bp_0_control_action <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19]
      reg_bp_0_control_x <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19]
      reg_bp_0_control_w <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19]
      reg_bp_0_control_r <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19]
      reg_pmp_0_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
      reg_pmp_0_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
      reg_pmp_1_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
      reg_pmp_1_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
      reg_pmp_2_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
      reg_pmp_2_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
      reg_pmp_3_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
      reg_pmp_3_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
      reg_pmp_4_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
      reg_pmp_4_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
      reg_pmp_5_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
      reg_pmp_5_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
      reg_pmp_6_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
      reg_pmp_6_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
      reg_pmp_7_cfg_l <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
      reg_pmp_7_cfg_a <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20]
      reg_mcause <= 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27]
      reg_mtvec <= 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:512:31]
      reg_mcountinhibit <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34]
      small_0 <= 6'h0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
      large_0 <= 58'h0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
      reg_misa <= 32'h40801105;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:648:25]
      reg_custom_0 <= 32'h8;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:798:43]
      io_status_cease_r <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1163:31]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
      reg_mstatus_v <= ~insn_ret & (~exception | trapToDebug & reg_debug) & reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :482:26, :893:83, :966:{56,75,98,119}, :1021:43, :1036:20, :1037:24, :1038:25, :1039:23, :1047:31, :1116:19, :1118:48]
      reg_mstatus_mpv <= _GEN_17 & (_GEN_20 ? reg_mstatus_mpv : reg_mstatus_v);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1036:20, :1037:24, :1116:19, :1118:48]
      if (_GEN_20) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1036:20, :1037:24]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1036:20, :1037:24]
        reg_mstatus_gva <= io_gva;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      if (_GEN_17 & _GEN_20) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1036:20, :1037:24, :1116:19, :1118:48, :1135:66, :1140:65]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1036:20, :1037:24, :1116:19, :1118:48, :1135:66, :1140:65]
        reg_mstatus_mpp <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_mstatus_mpie <= _GEN_18 ? wdata[7] : insn_ret & ~_GEN_12 | (_GEN_20 ? reg_mstatus_mpie : reg_mstatus_mie);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :893:83, :1036:20, :1037:24, :1116:19, :1118:48, :1135:{48,66}, :1140:65, :1225:18, :1229:39, :1230:39, :1231:23, :1232:24, :1644:39]
      reg_mstatus_mie <= _GEN_18 ? wdata[3] : _GEN_17 ? _GEN_20 & reg_mstatus_mie : reg_mstatus_mpie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1036:20, :1037:24, :1116:19, :1118:48, :1225:18, :1229:39, :1230:39, :1231:23, :1644:39]
      if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_63)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :1225:18, :1322:38, :1324:23, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_dcsr_ebreakm <= wdata[15];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :1323:38, :1644:39]
        reg_dcsr_step <= wdata[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :1323:38, :1644:39]
      end
      if (_GEN_19) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :1036:20, :1037:24, :1038:25, :1040:19]
        reg_dcsr_cause <= reg_singleStepped ? 3'h4 : {1'h0, causeIsDebugInt ? 2'h3 : causeIsDebugTrigger ? 2'h2 : 2'h1};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :486:30, :963:39, :964:44, :1042:{30,58,90}]
        reg_dcsr_v <= reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :403:25]
      end
      reg_debug <= ~(insn_ret & _GEN_12) & (_GEN_19 | reg_debug);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :893:83, :1036:20, :1037:24, :1038:25, :1040:19, :1116:19, :1118:48, :1135:{48,66}, :1138:17]
      if (_GEN_22) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19, :1225:18, :1459:72, :1471:44, :1472:24]
        reg_bp_0_control_dmode <= dMode;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19, :1479:38]
        reg_bp_0_control_action <= dMode & _newBPC_T_8[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19, :1478:96, :1479:38, :1481:{51,71,120}, :1644:39]
        reg_bp_0_control_x <= wdata[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19, :1472:41, :1644:39]
        reg_bp_0_control_w <= wdata[1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19, :1472:41, :1644:39]
        reg_bp_0_control_r <= wdata[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19, :1472:41, :1644:39]
      end
      if (_GEN_23) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,76}, :1493:17]
        reg_pmp_0_cfg_l <= _newCfg_WIRE[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:73, :1644:39]
        reg_pmp_0_cfg_a <= _newCfg_WIRE[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:73, :1644:39]
      end
      if (_GEN_25) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,76}, :1493:17]
        reg_pmp_1_cfg_l <= _newCfg_WIRE_1[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
        reg_pmp_1_cfg_a <= _newCfg_WIRE_1[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
      end
      if (_GEN_26) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,76}, :1493:17]
        reg_pmp_2_cfg_l <= _newCfg_WIRE_2[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
        reg_pmp_2_cfg_a <= _newCfg_WIRE_2[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
      end
      if (_GEN_27) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,76}, :1493:17]
        reg_pmp_3_cfg_l <= _newCfg_T_21[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
        reg_pmp_3_cfg_a <= _newCfg_T_21[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
      end
      if (_GEN_28) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,76}, :1493:17]
        reg_pmp_4_cfg_l <= _newCfg_WIRE[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:73, :1644:39]
        reg_pmp_4_cfg_a <= _newCfg_WIRE[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:73, :1644:39]
      end
      if (_GEN_29) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,76}, :1493:17]
        reg_pmp_5_cfg_l <= _newCfg_WIRE_1[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
        reg_pmp_5_cfg_a <= _newCfg_WIRE_1[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
      end
      if (_GEN_30) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,76}, :1493:17]
        reg_pmp_6_cfg_l <= _newCfg_WIRE_2[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
        reg_pmp_6_cfg_a <= _newCfg_WIRE_2[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
      end
      if (_GEN_32) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,76}, :1493:17]
        reg_pmp_7_cfg_l <= _newCfg_T_49[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
        reg_pmp_7_cfg_a <= _newCfg_T_49[4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
      end
      if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_36))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1036:20, :1225:18, :1287:{40,53}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mcause <= wdata & 32'h8000000F;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27, :1287:62, :1644:39]
      else if (_GEN_20) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :506:27, :1036:20, :1037:24]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27, :1036:20, :1037:24]
        reg_mcause <= cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27, :959:8]
      if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_3))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:512:31, :1225:18, :1286:{40,52}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mtvec <= wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:512:31, :1644:39]
      if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_4))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :1225:18, :1307:{47,67}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mcountinhibit <= _wdata_T_2[2:0] & _wdata_T_6[2:0] & 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :1307:{67,76}, :1644:{30,39,41}]
      if (_csr_wen_T_4) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_99)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
          large_0 <= {wdata, large_0[25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1644:39, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :55:30, :68:28]
        else if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_68) begin	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
          small_0 <= wdata[5:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1644:39, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :67:11]
          large_0 <= {large_0[57:26], wdata[31:6]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:735:54, :1644:39, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :68:28]
        end
        else begin	// @[src/main/scala/chisel3/util/pla.scala:98:70]
          if (reg_mcountinhibit[2]) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :592:75]
          end
          else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:592:75]
            small_0 <= nextSmall[5:0];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33, :47:27]
          if (_large_T_2)	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:51:33]
            large_0 <= _large_r_T;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
        end
      end
      else begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (reg_mcountinhibit[2]) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :592:75]
        end
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:592:75]
          small_0 <= nextSmall[5:0];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33, :47:27]
        if (_large_T_2)	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:51:33]
          large_0 <= _large_r_T;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
      end
      if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_1) & (~(io_pc[1]) | _wdata_T_2[2] & _wdata_T_6[2]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:648:25, :1225:18, :1258:36, :1262:{35,41,45,53,66}, :1264:20, :1644:{30,39,41}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_misa <= ~{_reg_misa_T[31:4], _reg_misa_T[3:0] | {~(_wdata_T_2[5] & _wdata_T_6[5]), 3'h0}} & 32'h1005 | reg_misa & 32'hFFFFEFFA;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:648:25, :1260:20, :1264:{23,25,32,35,38,55,62,73}, :1644:{30,39,41}]
      if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_66))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:798:43, :1225:18, :1506:35, :1507:13, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_custom_0 <= wdata & 32'h8 | reg_custom_0 & 32'hFFFFFFF7;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:798:43, :1507:{23,31,38}, :1644:39]
      io_status_cease_r <= system_insn & (&{io_rw_addr[2], _GEN_9[3], _GEN_9[4], _GEN_9[5], _GEN_9[6], _GEN_9[7], io_rw_addr[8], io_rw_addr[9], _GEN_9[10], _GEN_9[11]}) | io_status_cease_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31, :893:83, :1163:31, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
    end
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_64))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1036:20, :1225:18, :1331:{42,52}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_dpc <= {wdata[31:1], 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:483:20, :1644:39, :1665:31]
    else if (_GEN_19)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :1036:20, :1037:24, :1038:25, :1040:19]
      reg_dpc <= epc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:483:20, :1665:31]
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_65))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:484:26, :1225:18, :1332:{43,59}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_dscratch0 <= wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:484:26, :1644:39]
    reg_singleStepped <= io_singleStep_0 & (io_retire | exception | reg_singleStepped);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:486:30, :1002:34, :1021:43, :1028:{22,36,56}, :1029:{25,45}]
    if (_GEN_22)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19, :1225:18, :1459:72, :1471:44, :1472:24]
      reg_bp_0_control_tmatch <= wdata[8:7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19, :1472:41, :1644:39]
    if (_csr_wen_T_4 & _GEN_21 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_61))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19, :1225:18, :1459:{57,72}, :1460:{44,57}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_bp_0_address <= wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:492:19, :1644:39]
    if (_GEN_23) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,76}, :1493:17]
      reg_pmp_0_cfg_x <= _newCfg_WIRE[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:73, :1644:39]
      reg_pmp_0_cfg_w <= _newCfg_WIRE[1] & _newCfg_WIRE[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:73, :1495:31, :1644:39]
      reg_pmp_0_cfg_r <= _newCfg_WIRE[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:73, :1644:39]
    end
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_43) & ~(reg_pmp_0_cfg_l | reg_pmp_1_cfg_l & ~(reg_pmp_1_cfg_a[1]) & reg_pmp_1_cfg_a[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1500:{45,48,71}, :1501:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:{13,20}, :49:{44,62}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_0_addr <= _GEN_24;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1501:18, :1644:39]
    if (_GEN_25) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,76}, :1493:17]
      reg_pmp_1_cfg_x <= _newCfg_WIRE_1[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
      reg_pmp_1_cfg_w <= _newCfg_WIRE_1[1] & _newCfg_WIRE_1[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1495:31, :1644:39]
      reg_pmp_1_cfg_r <= _newCfg_WIRE_1[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
    end
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_44) & ~(reg_pmp_1_cfg_l | reg_pmp_2_cfg_l & ~(reg_pmp_2_cfg_a[1]) & reg_pmp_2_cfg_a[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1500:{45,48,71}, :1501:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:{13,20}, :49:{44,62}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_1_addr <= _GEN_24;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1501:18, :1644:39]
    if (_GEN_26) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,76}, :1493:17]
      reg_pmp_2_cfg_x <= _newCfg_WIRE_2[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
      reg_pmp_2_cfg_w <= _newCfg_WIRE_2[1] & _newCfg_WIRE_2[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1495:31, :1644:39]
      reg_pmp_2_cfg_r <= _newCfg_WIRE_2[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
    end
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_45) & ~(reg_pmp_2_cfg_l | reg_pmp_3_cfg_l & ~(reg_pmp_3_cfg_a[1]) & reg_pmp_3_cfg_a[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1500:{45,48,71}, :1501:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:{13,20}, :49:{44,62}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_2_addr <= _GEN_24;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1501:18, :1644:39]
    if (_GEN_27) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,76}, :1493:17]
      reg_pmp_3_cfg_x <= _newCfg_T_21[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
      reg_pmp_3_cfg_w <= _newCfg_T_21[1] & _newCfg_T_21[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1495:31, :1644:39]
      reg_pmp_3_cfg_r <= _newCfg_T_21[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
    end
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_46) & ~(reg_pmp_3_cfg_l | reg_pmp_4_cfg_l & ~(reg_pmp_4_cfg_a[1]) & reg_pmp_4_cfg_a[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1500:{45,48,71}, :1501:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:{13,20}, :49:{44,62}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_3_addr <= _GEN_24;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1501:18, :1644:39]
    if (_GEN_28) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,76}, :1493:17]
      reg_pmp_4_cfg_x <= _newCfg_WIRE[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:73, :1644:39]
      reg_pmp_4_cfg_w <= _newCfg_WIRE[1] & _newCfg_WIRE[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:73, :1495:31, :1644:39]
      reg_pmp_4_cfg_r <= _newCfg_WIRE[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:73, :1644:39]
    end
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_47) & ~(reg_pmp_4_cfg_l | reg_pmp_5_cfg_l & ~(reg_pmp_5_cfg_a[1]) & reg_pmp_5_cfg_a[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1500:{45,48,71}, :1501:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:{13,20}, :49:{44,62}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_4_addr <= _GEN_24;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1501:18, :1644:39]
    if (_GEN_29) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,76}, :1493:17]
      reg_pmp_5_cfg_x <= _newCfg_WIRE_1[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
      reg_pmp_5_cfg_w <= _newCfg_WIRE_1[1] & _newCfg_WIRE_1[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1495:31, :1644:39]
      reg_pmp_5_cfg_r <= _newCfg_WIRE_1[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
    end
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_48) & ~(reg_pmp_5_cfg_l | reg_pmp_6_cfg_l & ~(reg_pmp_6_cfg_a[1]) & reg_pmp_6_cfg_a[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1500:{45,48,71}, :1501:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:{13,20}, :49:{44,62}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_5_addr <= _GEN_24;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1501:18, :1644:39]
    if (_GEN_30) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,76}, :1493:17]
      reg_pmp_6_cfg_x <= _newCfg_WIRE_2[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
      reg_pmp_6_cfg_w <= _newCfg_WIRE_2[1] & _newCfg_WIRE_2[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1495:31, :1644:39]
      reg_pmp_6_cfg_r <= _newCfg_WIRE_2[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
    end
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_49) & ~(reg_pmp_6_cfg_l | _GEN_31))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1500:{45,48,71}, :1501:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:47:20, :49:{44,62}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_6_addr <= _GEN_24;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1501:18, :1644:39]
    if (_GEN_32) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1491:{57,76}, :1493:17]
      reg_pmp_7_cfg_x <= _newCfg_T_49[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
      reg_pmp_7_cfg_w <= _newCfg_T_49[1] & _newCfg_T_49[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1495:31, :1644:39]
      reg_pmp_7_cfg_r <= _newCfg_T_49[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1492:{29,73}, :1644:39]
    end
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_50) & ~(reg_pmp_7_cfg_l | _GEN_31))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1225:18, :1500:{45,48,71}, :1501:18, generators/rocket-chip/src/main/scala/rocket/PMP.scala:47:20, :49:{44,62}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_pmp_7_addr <= _GEN_24;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:493:20, :1501:18, :1644:39]
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_2))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:20, :1225:18, :1282:{40,50}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mie <= {16'h0, _wdata_T_2[15:0] & _wdata_T_6[15:0] & 16'h888};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:20, :1282:59, :1644:{30,39,41}]
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_35))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1036:20, :1225:18, :1283:{40,51}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mepc <= {wdata[31:1], 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:21, :1644:39, :1665:31]
    else if (_GEN_20) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :505:21, :1036:20, :1037:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:21, :1036:20, :1037:24]
      reg_mepc <= epc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:21, :1665:31]
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_37))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1036:20, :1225:18, :1288:{40,52}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mtval <= wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:22, :1644:39]
    else if (_GEN_20) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :507:22, :1036:20, :1037:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:22, :1036:20, :1037:24]
      reg_mtval <= insn_break ? epc : io_tval;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:22, :893:83, :1034:17, :1665:31]
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_34))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:509:25, :1225:18, :1284:{40,55}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mscratch <= wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:509:25, :1644:39]
  end // always @(posedge)
  wire [6:0]  nextSmall_1 = {1'h0, small_1} + {6'h0, ~io_csr_stall_0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:594:56, :1162:27, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33]
  wire        _large_T_5 = nextSmall_1[6] & ~(reg_mcountinhibit[0]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :591:40, generators/rocket-chip/src/main/scala/util/Counters.scala:46:33, :47:9, :51:{20,33}]
  wire [57:0] _large_r_T_2 = large_1 + 58'h1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
  always @(posedge io_ungated_clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
      reg_wfi <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:575:54]
      small_1 <= 6'h0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
      large_1 <= 58'h0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
      reg_wfi <= ~((|{_GEN[11], _GEN[7], _GEN[3]}) | io_interrupts_debug | exception) & (system_insn & (&{io_rw_addr[8], _GEN_9[9], _GEN_9[10], _GEN_9[11]}) & ~io_singleStep_0 & ~reg_debug | reg_wfi);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :575:54, :614:56, :626:36, :876:31, :893:83, :927:45, :1002:34, :1021:43, :1024:{18,36,51,61}, :1025:{28,32,55,69,79}, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
      if (_csr_wen_T_4) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_98)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
          large_1 <= {wdata, large_1[25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1161:11, :1644:39, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :68:28]
        else if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_67) begin	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
          small_1 <= wdata[5:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1644:39, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :67:11]
          large_1 <= {large_1[57:26], wdata[31:6]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:734:50, :1644:39, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :68:28]
        end
        else begin	// @[src/main/scala/chisel3/util/pla.scala:98:70]
          if (reg_mcountinhibit[0]) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :591:40]
          end
          else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:591:40]
            small_1 <= nextSmall_1[5:0];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33, :47:27]
          if (_large_T_5)	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:51:33]
            large_1 <= _large_r_T_2;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
        end
      end
      else begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (reg_mcountinhibit[0]) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :591:40]
        end
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:591:40]
          small_1 <= nextSmall_1[5:0];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33, :47:27]
        if (_large_T_5)	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:51:33]
          large_1 <= _large_r_T_2;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:73];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
    initial begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
        for (logic [6:0] i = 7'h0; i < 7'h4A; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
        end	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
        reg_mstatus_v = _RANDOM[7'h1][8];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_mpv = _RANDOM[7'h2][1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_gva = _RANDOM[7'h2][2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_mpp = _RANDOM[7'h2][29:28];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_mpie = _RANDOM[7'h3][1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_mie = _RANDOM[7'h3][5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_dcsr_ebreakm = _RANDOM[7'h3][25];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :403:25]
        reg_dcsr_cause = _RANDOM[7'h4][2:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25]
        reg_dcsr_v = _RANDOM[7'h4][3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25]
        reg_dcsr_step = _RANDOM[7'h4][6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25]
        reg_debug = _RANDOM[7'h4][9];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25, :482:26]
        reg_dpc = {_RANDOM[7'h4][31:10], _RANDOM[7'h5][9:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25, :483:20]
        reg_dscratch0 = {_RANDOM[7'h5][31:10], _RANDOM[7'h6][9:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :483:20, :484:26]
        reg_singleStepped = _RANDOM[7'h6][10];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :484:26, :486:30]
        reg_bp_0_control_dmode = _RANDOM[7'h6][16];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :484:26, :492:19]
        reg_bp_0_control_action = _RANDOM[7'h6][31];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :484:26, :492:19]
        reg_bp_0_control_tmatch = _RANDOM[7'h7][4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :492:19]
        reg_bp_0_control_x = _RANDOM[7'h7][9];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :492:19]
        reg_bp_0_control_w = _RANDOM[7'h7][10];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :492:19]
        reg_bp_0_control_r = _RANDOM[7'h7][11];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :492:19]
        reg_bp_0_address = {_RANDOM[7'h7][31:12], _RANDOM[7'h8][11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :492:19]
        reg_pmp_0_cfg_l = _RANDOM[7'hC][0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_0_cfg_a = _RANDOM[7'hC][4:3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_0_cfg_x = _RANDOM[7'hC][5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_0_cfg_w = _RANDOM[7'hC][6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_0_cfg_r = _RANDOM[7'hC][7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_0_addr = {_RANDOM[7'hC][31:8], _RANDOM[7'hD][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_1_cfg_l = _RANDOM[7'hD][6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_1_cfg_a = _RANDOM[7'hD][10:9];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_1_cfg_x = _RANDOM[7'hD][11];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_1_cfg_w = _RANDOM[7'hD][12];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_1_cfg_r = _RANDOM[7'hD][13];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_1_addr = {_RANDOM[7'hD][31:14], _RANDOM[7'hE][11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_2_cfg_l = _RANDOM[7'hE][12];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_2_cfg_a = _RANDOM[7'hE][16:15];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_2_cfg_x = _RANDOM[7'hE][17];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_2_cfg_w = _RANDOM[7'hE][18];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_2_cfg_r = _RANDOM[7'hE][19];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_2_addr = {_RANDOM[7'hE][31:20], _RANDOM[7'hF][17:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_3_cfg_l = _RANDOM[7'hF][18];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_3_cfg_a = _RANDOM[7'hF][22:21];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_3_cfg_x = _RANDOM[7'hF][23];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_3_cfg_w = _RANDOM[7'hF][24];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_3_cfg_r = _RANDOM[7'hF][25];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_3_addr = {_RANDOM[7'hF][31:26], _RANDOM[7'h10][23:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_4_cfg_l = _RANDOM[7'h10][24];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_4_cfg_a = _RANDOM[7'h10][28:27];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_4_cfg_x = _RANDOM[7'h10][29];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_4_cfg_w = _RANDOM[7'h10][30];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_4_cfg_r = _RANDOM[7'h10][31];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_4_addr = _RANDOM[7'h11][29:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_5_cfg_l = _RANDOM[7'h11][30];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_5_cfg_a = _RANDOM[7'h12][2:1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_5_cfg_x = _RANDOM[7'h12][3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_5_cfg_w = _RANDOM[7'h12][4];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_5_cfg_r = _RANDOM[7'h12][5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_5_addr = {_RANDOM[7'h12][31:6], _RANDOM[7'h13][3:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_6_cfg_l = _RANDOM[7'h13][4];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_6_cfg_a = _RANDOM[7'h13][8:7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_6_cfg_x = _RANDOM[7'h13][9];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_6_cfg_w = _RANDOM[7'h13][10];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_6_cfg_r = _RANDOM[7'h13][11];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_6_addr = {_RANDOM[7'h13][31:12], _RANDOM[7'h14][9:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_7_cfg_l = _RANDOM[7'h14][10];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_7_cfg_a = _RANDOM[7'h14][14:13];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_7_cfg_x = _RANDOM[7'h14][15];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_7_cfg_w = _RANDOM[7'h14][16];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_7_cfg_r = _RANDOM[7'h14][17];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_pmp_7_addr = {_RANDOM[7'h14][31:18], _RANDOM[7'h15][15:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
        reg_mie = {_RANDOM[7'h15][31:16], _RANDOM[7'h16][15:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20, :495:20]
        reg_mepc = _RANDOM[7'h19];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :505:21]
        reg_mcause = _RANDOM[7'h1A];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :506:27]
        reg_mtval = _RANDOM[7'h1B];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :507:22]
        reg_mscratch = _RANDOM[7'h1D];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :509:25]
        reg_mtvec = _RANDOM[7'h1E];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :512:31]
        reg_wfi = _RANDOM[7'h40][17];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :575:54]
        reg_mcountinhibit = _RANDOM[7'h40][30:28];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :575:54, :590:34]
        small_0 = {_RANDOM[7'h40][31], _RANDOM[7'h41][4:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :575:54, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
        large_0 = {_RANDOM[7'h41][31:5], _RANDOM[7'h42][30:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31]
        small_1 = {_RANDOM[7'h42][31], _RANDOM[7'h43][4:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31]
        large_1 = {_RANDOM[7'h43][31:5], _RANDOM[7'h44][30:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31]
        reg_misa = {_RANDOM[7'h44][31], _RANDOM[7'h45][30:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :648:25, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
        reg_custom_0 = {_RANDOM[7'h45][31], _RANDOM[7'h46][30:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :648:25, :798:43]
        io_status_cease_r = _RANDOM[7'h49][31];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :1163:31]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rw_rdata = io_rw_rdata_0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_decode_0_read_illegal = ~csr_exists | (&{io_decode_0_inst[24], io_decode_0_inst[25], io_decode_0_read_illegal_invInputs[0], io_decode_0_inst[27], io_decode_0_inst[28], io_decode_0_inst[29], io_decode_0_inst[30], io_decode_0_read_illegal_invInputs[5]}) & ~reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :482:26, :899:111, :924:7, :926:36, :927:{42,45}, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  assign io_decode_0_write_illegal = &(io_decode_0_inst[31:30]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :897:27, :930:{33,41}]
  assign io_decode_0_write_flush = ~(io_decode_0_write_flush_addr_m > 12'h33F & io_decode_0_write_flush_addr_m < 12'h344);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :932:25, :933:{7,16,35,45}]
  assign io_decode_0_system_illegal = (|{&{decoded_invInputs_1[0], decoded_invInputs_1[1], decoded_invInputs_1[2], decoded_invInputs_1[3], decoded_invInputs_1[4], decoded_invInputs_1[5], io_decode_0_inst[28], io_decode_0_inst[29], decoded_invInputs_1[8], decoded_invInputs_1[9]}, &{io_decode_0_inst[30], decoded_invInputs_1[9]}}) & io_decode_0_inst[30] & io_decode_0_inst[27] & ~reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :482:26, :897:27, :927:45, :938:{14,21,26,33,37}, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_decode_0_virtual_access_illegal = reg_mstatus_v & csr_exists & (io_decode_0_inst[29:28] == 2'h2 | (io_decode_0_inst[31:20] > 12'hBFF & io_decode_0_inst[31:20] < 12'hC20 | io_decode_0_inst[31:20] > 12'hC7F & io_decode_0_inst[31:20] < 12'hCA0) & _io_decode_0_virtual_access_illegal_T_3[0] & ~(_io_decode_0_virtual_access_illegal_T_6[0]));	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:190:36, :377:7, :395:28, :897:27, :899:111, :904:81, :912:70, :914:63, :943:{52,66}, :944:{22,34}, :945:{18,36,51,55,71}, generators/rocket-chip/src/main/scala/util/package.scala:213:{47,55,60}]
  assign io_decode_0_virtual_system_illegal = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
  assign io_csr_stall = io_csr_stall_0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :1162:27]
  assign io_eret = _exception_T | insn_ret;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :893:83, :1000:{24,38}]
  assign io_singleStep = io_singleStep_0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :1002:34]
  assign io_status_debug = reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :482:26]
  assign io_status_wfi = reg_wfi;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :575:54]
  assign io_status_isa = reg_misa;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :648:25]
  assign io_status_dv = reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
  assign io_status_v = reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
  assign io_evec = insn_ret ? (_GEN_12 ? ~{_io_evec_T_10[31:2], _io_evec_T_10[1:0] | {~(reg_misa[2]), 1'h1}} : ~{_io_evec_T_20[31:2], _io_evec_T_20[1:0] | {~(reg_misa[2]), 1'h1}}) : trapToDebug ? {20'h0, reg_debug ? {8'h80, ~insn_break, 3'h0} : 12'h800} : {reg_mtvec[0] & _GEN_8[0] & cause[31] & cause[7:5] == 3'h0 ? {reg_mtvec[31:7], cause[4:0]} : reg_mtvec[31:2] & {25'h1FFFFFF, _GEN_8[6:2]}, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :482:26, :512:31, :648:25, :893:83, :959:8, :961:25, :962:31, :963:30, :966:{56,75,98,119}, :969:{22,37}, :980:{27,33}, :981:{24,28,55,70,94}, :982:{8,38}, :995:17, :996:11, :1116:19, :1118:48, :1135:{48,66}, :1139:15, :1140:65, :1666:{26,28,31,36,45}, generators/rocket-chip/src/main/scala/util/package.scala:174:{35,37}]
  assign io_time = {large_1[25:0], small_1};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :1161:11, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31]
  assign io_interrupt = ((io_interrupts_debug | m_interrupts[15] | m_interrupts[14] | m_interrupts[13] | m_interrupts[12] | m_interrupts[11] | m_interrupts[3] | m_interrupts[7] | m_interrupts[9] | m_interrupts[1] | m_interrupts[5] | m_interrupts[10] | m_interrupts[2] | m_interrupts[6] | m_interrupts[8] | m_interrupts[0] | m_interrupts[4]) & ~io_singleStep_0 | reg_singleStepped) & ~(reg_debug | io_status_cease_r);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :482:26, :486:30, :620:25, :626:{33,36,51,73,76,88}, :1002:34, :1163:31, :1638:{76,90}]
  assign io_interrupt_cause = {28'h0, io_interrupts_debug ? 4'hE : m_interrupts[15] ? 4'hF : m_interrupts[14] ? 4'hE : m_interrupts[13] ? 4'hD : m_interrupts[12] ? 4'hC : m_interrupts[11] ? 4'hB : m_interrupts[3] ? 4'h3 : m_interrupts[7] ? 4'h7 : m_interrupts[9] ? 4'h9 : m_interrupts[1] ? 4'h1 : m_interrupts[5] ? 4'h5 : m_interrupts[10] ? 4'hA : m_interrupts[2] ? 4'h2 : m_interrupts[6] ? 4'h6 : m_interrupts[8] ? 4'h8 : {1'h0, ~(m_interrupts[0]), 2'h0}} - 32'h80000000;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :620:25, :625:63, :1638:76, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_bp_0_control_action = reg_bp_0_control_action;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :492:19]
  assign io_bp_0_control_tmatch = reg_bp_0_control_tmatch;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :492:19]
  assign io_bp_0_control_x = reg_bp_0_control_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :492:19]
  assign io_bp_0_control_w = reg_bp_0_control_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :492:19]
  assign io_bp_0_control_r = reg_bp_0_control_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :492:19]
  assign io_bp_0_address = reg_bp_0_address;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :492:19]
  assign io_pmp_0_cfg_l = reg_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_0_cfg_a = reg_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_0_cfg_x = reg_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_0_cfg_w = reg_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_0_cfg_r = reg_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_0_addr = reg_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_0_mask = {_GEN_0 & ~(_GEN_0 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_1_cfg_l = reg_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_1_cfg_a = reg_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_1_cfg_x = reg_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_1_cfg_w = reg_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_1_cfg_r = reg_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_1_addr = reg_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_1_mask = {_GEN_1 & ~(_GEN_1 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_2_cfg_l = reg_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_2_cfg_a = reg_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_2_cfg_x = reg_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_2_cfg_w = reg_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_2_cfg_r = reg_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_2_addr = reg_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_2_mask = {_GEN_2 & ~(_GEN_2 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_3_cfg_l = reg_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_3_cfg_a = reg_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_3_cfg_x = reg_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_3_cfg_w = reg_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_3_cfg_r = reg_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_3_addr = reg_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_3_mask = {_GEN_3 & ~(_GEN_3 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_4_cfg_l = reg_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_4_cfg_a = reg_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_4_cfg_x = reg_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_4_cfg_w = reg_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_4_cfg_r = reg_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_4_addr = reg_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_4_mask = {_GEN_4 & ~(_GEN_4 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_5_cfg_l = reg_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_5_cfg_a = reg_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_5_cfg_x = reg_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_5_cfg_w = reg_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_5_cfg_r = reg_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_5_addr = reg_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_5_mask = {_GEN_5 & ~(_GEN_5 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_6_cfg_l = reg_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_6_cfg_a = reg_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_6_cfg_x = reg_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_6_cfg_w = reg_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_6_cfg_r = reg_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_6_addr = reg_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_6_mask = {_GEN_6 & ~(_GEN_6 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_7_cfg_l = reg_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_7_cfg_a = reg_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_7_cfg_x = reg_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_7_cfg_w = reg_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_7_cfg_r = reg_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_7_addr = reg_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :493:20]
  assign io_pmp_7_mask = {_GEN_7 & ~(_GEN_7 + 30'h1), 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}]
  assign io_inhibit_cycle = reg_mcountinhibit[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :590:34, :591:40]
  assign io_trace_0_valid = io_retire | exception;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :1021:43, :1622:32]
  assign io_trace_0_iaddr = io_pc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
  assign io_trace_0_insn = io_inst_0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
  assign io_trace_0_exception = exception;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :1021:43]
  assign io_customCSRs_0_value = reg_custom_0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :798:43]
endmodule

