Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Apr 11 17:01:33 2019
| Host         : ME4166-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_stopwatch_project_timing_summary_routed.rpt -rpx top_stopwatch_project_timing_summary_routed.rpx
| Design       : top_stopwatch_project
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 47 register/latch pins with no clock driven by root clock pin: f5/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: forbutton/Q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 163 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    191.351        0.000                      0                  268        0.151        0.000                      0                  268        3.000        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      191.351        0.000                      0                  268        0.151        0.000                      0                  268       13.360        0.000                       0                   163  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  beginningoftime/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  beginningoftime/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  beginningoftime/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  beginningoftime/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  beginningoftime/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  beginningoftime/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      191.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             191.351ns  (required time - arrival time)
  Source:                 forReadyLED/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            forReadyLED/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 4.041ns (48.462%)  route 4.297ns (51.538%))
  Logic Levels:           14  (CARRY4=11 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.721    -0.819    forReadyLED/clk_out1
    SLICE_X1Y87          FDRE                                         r  forReadyLED/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419    -0.400 r  forReadyLED/count_reg[6]/Q
                         net (fo=1, routed)           0.743     0.344    forReadyLED/count_reg_n_0_[6]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     1.191 r  forReadyLED/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    forReadyLED/count2_carry__0_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  forReadyLED/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    forReadyLED/count2_carry__1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  forReadyLED/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.419    forReadyLED/count2_carry__2_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.533 r  forReadyLED/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.533    forReadyLED/count2_carry__3_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.647 r  forReadyLED/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.647    forReadyLED/count2_carry__4_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.981 f  forReadyLED/count2_carry__5/O[1]
                         net (fo=5, routed)           1.098     3.079    forReadyLED/count2_carry__5_n_6
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.303     3.382 r  forReadyLED/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     3.382    forReadyLED/count1_carry__2_i_7_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.932 r  forReadyLED/count1_carry__2/CO[3]
                         net (fo=62, routed)          1.577     5.509    forReadyLED/count1_carry__2_n_0
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.124     5.633 r  forReadyLED/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.633    forReadyLED/i__carry_i_6__0_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.166 r  forReadyLED/Q1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.166    forReadyLED/Q1_inferred__0/i__carry_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.283 r  forReadyLED/Q1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.283    forReadyLED/Q1_inferred__0/i__carry__0_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.400 r  forReadyLED/Q1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.400    forReadyLED/Q1_inferred__0/i__carry__1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.517 r  forReadyLED/Q1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.879     7.396    forReadyLED/Q1
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.124     7.520 r  forReadyLED/Q_i_2/O
                         net (fo=1, routed)           0.000     7.520    forReadyLED/Q_i_2_n_0
    SLICE_X3Y92          FDRE                                         r  forReadyLED/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.604   198.584    forReadyLED/clk_out1
    SLICE_X3Y92          FDRE                                         r  forReadyLED/Q_reg/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.029   198.871    forReadyLED/Q_reg
  -------------------------------------------------------------------
                         required time                        198.871    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                191.351    

Slack (MET) :             191.624ns  (required time - arrival time)
  Source:                 forbutton/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            forbutton/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.045ns  (logic 3.924ns (48.773%)  route 4.121ns (51.227%))
  Logic Levels:           16  (CARRY4=13 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.645    -0.895    forbutton/clk_out1
    SLICE_X10Y90         FDRE                                         r  forbutton/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  forbutton/count_reg[2]/Q
                         net (fo=1, routed)           0.541     0.164    forbutton/count_reg_n_0_[2]
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.821 r  forbutton/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.821    forbutton/count2_carry_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.938 r  forbutton/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.938    forbutton/count2_carry__0_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.055 r  forbutton/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.055    forbutton/count2_carry__1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.172 r  forbutton/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.172    forbutton/count2_carry__2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.289 r  forbutton/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.289    forbutton/count2_carry__3_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.406 r  forbutton/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.406    forbutton/count2_carry__4_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.523 r  forbutton/count2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.523    forbutton/count2_carry__5_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     1.755 f  forbutton/count2_carry__6/O[0]
                         net (fo=5, routed)           1.149     2.904    forbutton/count2_carry__6_n_7
    SLICE_X8Y95          LUT2 (Prop_lut2_I1_O)        0.295     3.199 r  forbutton/count1_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000     3.199    forbutton/count1_carry__2_i_6__0_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.579 r  forbutton/count1_carry__2/CO[3]
                         net (fo=62, routed)          1.548     5.127    forbutton/count1_carry__2_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I1_O)        0.124     5.251 r  forbutton/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     5.251    forbutton/i__carry_i_6__1_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.801 r  forbutton/Q1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.801    forbutton/Q1_inferred__0/i__carry_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  forbutton/Q1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.915    forbutton/Q1_inferred__0/i__carry__0_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  forbutton/Q1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.029    forbutton/Q1_inferred__0/i__carry__1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  forbutton/Q1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.884     7.027    forbutton/Q1
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.124     7.151 r  forbutton/Q_i_1__0/O
                         net (fo=1, routed)           0.000     7.151    forbutton/Q_i_1__0_n_0
    SLICE_X9Y96          FDRE                                         r  forbutton/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.524   198.504    forbutton/clk_out1
    SLICE_X9Y96          FDRE                                         r  forbutton/Q_reg/C
                         clock pessimism              0.559   199.063    
                         clock uncertainty           -0.318   198.746    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.029   198.775    forbutton/Q_reg
  -------------------------------------------------------------------
                         required time                        198.775    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                191.624    

Slack (MET) :             192.611ns  (required time - arrival time)
  Source:                 enc1/OG_Encoder/FSM_onehot_curState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            enc1/OG_Encoder/EncOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 2.245ns (31.510%)  route 4.880ns (68.490%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.646    -0.894    enc1/OG_Encoder/clk_out1
    SLICE_X15Y94         FDRE                                         r  enc1/OG_Encoder/FSM_onehot_curState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  enc1/OG_Encoder/FSM_onehot_curState_reg[1]/Q
                         net (fo=22, routed)          1.550     1.112    enc1/OG_Encoder/curState__0[1]
    SLICE_X12Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.236 r  enc1/OG_Encoder/i__carry_i_21/O
                         net (fo=1, routed)           0.680     1.916    enc1/OG_Encoder/i__carry_i_21_n_0
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.124     2.040 r  enc1/OG_Encoder/i__carry_i_17/O
                         net (fo=1, routed)           0.431     2.471    enc1/OG_Encoder/i__carry_i_17_n_0
    SLICE_X12Y95         LUT6 (Prop_lut6_I0_O)        0.124     2.595 r  enc1/OG_Encoder/i__carry_i_11/O
                         net (fo=1, routed)           0.409     3.004    enc1/OG_Encoder/nextState[0]
    SLICE_X14Y95         LUT6 (Prop_lut6_I4_O)        0.124     3.128 r  enc1/OG_Encoder/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.128    enc1/OG_Encoder/i__carry_i_4_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.641 r  enc1/OG_Encoder/EncOut1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.641    enc1/OG_Encoder/EncOut1_inferred__0/i__carry_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.758 r  enc1/OG_Encoder/EncOut1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.758    enc1/OG_Encoder/EncOut1_inferred__0/i__carry__0_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.987 r  enc1/OG_Encoder/EncOut1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.837     4.824    enc1/OG_Encoder/EncOut1_inferred__0/i__carry__1_n_1
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.310     5.134 r  enc1/OG_Encoder/EncOut[3]_i_2/O
                         net (fo=2, routed)           0.973     6.107    enc1/OG_Encoder/EncOut[3]_i_2_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I1_O)        0.124     6.231 r  enc1/OG_Encoder/EncOut[3]_i_1/O
                         net (fo=1, routed)           0.000     6.231    enc1/OG_Encoder/EncOut[3]_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  enc1/OG_Encoder/EncOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.525   198.505    enc1/OG_Encoder/clk_out1
    SLICE_X12Y99         FDRE                                         r  enc1/OG_Encoder/EncOut_reg[3]/C
                         clock pessimism              0.577   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X12Y99         FDRE (Setup_fdre_C_D)        0.077   198.842    enc1/OG_Encoder/EncOut_reg[3]
  -------------------------------------------------------------------
                         required time                        198.842    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                192.611    

Slack (MET) :             192.754ns  (required time - arrival time)
  Source:                 enc1/OG_Encoder/FSM_onehot_curState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            enc1/OG_Encoder/EncOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 2.245ns (32.137%)  route 4.741ns (67.863%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.646    -0.894    enc1/OG_Encoder/clk_out1
    SLICE_X15Y94         FDRE                                         r  enc1/OG_Encoder/FSM_onehot_curState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  enc1/OG_Encoder/FSM_onehot_curState_reg[1]/Q
                         net (fo=22, routed)          1.550     1.112    enc1/OG_Encoder/curState__0[1]
    SLICE_X12Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.236 r  enc1/OG_Encoder/i__carry_i_21/O
                         net (fo=1, routed)           0.680     1.916    enc1/OG_Encoder/i__carry_i_21_n_0
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.124     2.040 r  enc1/OG_Encoder/i__carry_i_17/O
                         net (fo=1, routed)           0.431     2.471    enc1/OG_Encoder/i__carry_i_17_n_0
    SLICE_X12Y95         LUT6 (Prop_lut6_I0_O)        0.124     2.595 r  enc1/OG_Encoder/i__carry_i_11/O
                         net (fo=1, routed)           0.409     3.004    enc1/OG_Encoder/nextState[0]
    SLICE_X14Y95         LUT6 (Prop_lut6_I4_O)        0.124     3.128 r  enc1/OG_Encoder/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.128    enc1/OG_Encoder/i__carry_i_4_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.641 r  enc1/OG_Encoder/EncOut1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.641    enc1/OG_Encoder/EncOut1_inferred__0/i__carry_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.758 r  enc1/OG_Encoder/EncOut1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.758    enc1/OG_Encoder/EncOut1_inferred__0/i__carry__0_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.987 f  enc1/OG_Encoder/EncOut1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.989     4.976    enc1/OG_Encoder/EncOut1_inferred__0/i__carry__1_n_1
    SLICE_X12Y98         LUT5 (Prop_lut5_I1_O)        0.310     5.286 f  enc1/OG_Encoder/EncOut[3]_i_5/O
                         net (fo=2, routed)           0.682     5.968    enc1/OG_Encoder/EncOut[3]_i_5_n_0
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.124     6.092 r  enc1/OG_Encoder/EncOut[0]_i_1/O
                         net (fo=1, routed)           0.000     6.092    enc1/OG_Encoder/EncOut[0]_i_1_n_0
    SLICE_X12Y98         FDRE                                         r  enc1/OG_Encoder/EncOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.525   198.505    enc1/OG_Encoder/clk_out1
    SLICE_X12Y98         FDRE                                         r  enc1/OG_Encoder/EncOut_reg[0]/C
                         clock pessimism              0.577   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X12Y98         FDRE (Setup_fdre_C_D)        0.081   198.846    enc1/OG_Encoder/EncOut_reg[0]
  -------------------------------------------------------------------
                         required time                        198.846    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                192.754    

Slack (MET) :             192.781ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            on3/sec_num_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 0.828ns (12.747%)  route 5.668ns (87.253%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.712    -0.828    clk5M
    SLICE_X0Y79          FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  enable_reg/Q
                         net (fo=65, routed)          2.943     2.572    on2/enable
    SLICE_X8Y98          LUT4 (Prop_lut4_I2_O)        0.124     2.696 r  on2/sec_num[3]_i_3__5/O
                         net (fo=7, routed)           1.324     4.019    on3/thresh_reg_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.124     4.143 r  on3/sec_num[3]_i_4__0/O
                         net (fo=6, routed)           0.680     4.824    on2/sec_num1_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.948 r  on2/sec_num[3]_i_1__1/O
                         net (fo=4, routed)           0.720     5.668    on3/thresh_reg_1[0]
    SLICE_X11Y101        FDRE                                         r  on3/sec_num_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.512   198.491    on3/clk_out1
    SLICE_X11Y101        FDRE                                         r  on3/sec_num_reg[1]/C
                         clock pessimism              0.480   198.972    
                         clock uncertainty           -0.318   198.654    
    SLICE_X11Y101        FDRE (Setup_fdre_C_CE)      -0.205   198.449    on3/sec_num_reg[1]
  -------------------------------------------------------------------
                         required time                        198.449    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                192.781    

Slack (MET) :             192.781ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            on3/sec_num_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 0.828ns (12.747%)  route 5.668ns (87.253%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.712    -0.828    clk5M
    SLICE_X0Y79          FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  enable_reg/Q
                         net (fo=65, routed)          2.943     2.572    on2/enable
    SLICE_X8Y98          LUT4 (Prop_lut4_I2_O)        0.124     2.696 r  on2/sec_num[3]_i_3__5/O
                         net (fo=7, routed)           1.324     4.019    on3/thresh_reg_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.124     4.143 r  on3/sec_num[3]_i_4__0/O
                         net (fo=6, routed)           0.680     4.824    on2/sec_num1_0
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     4.948 r  on2/sec_num[3]_i_1__1/O
                         net (fo=4, routed)           0.720     5.668    on3/thresh_reg_1[0]
    SLICE_X11Y101        FDRE                                         r  on3/sec_num_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.512   198.491    on3/clk_out1
    SLICE_X11Y101        FDRE                                         r  on3/sec_num_reg[3]/C
                         clock pessimism              0.480   198.972    
                         clock uncertainty           -0.318   198.654    
    SLICE_X11Y101        FDRE (Setup_fdre_C_CE)      -0.205   198.449    on3/sec_num_reg[3]
  -------------------------------------------------------------------
                         required time                        198.449    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                192.781    

Slack (MET) :             192.938ns  (required time - arrival time)
  Source:                 forReadyLED/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            forReadyLED/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 3.033ns (44.776%)  route 3.741ns (55.224%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.721    -0.819    forReadyLED/clk_out1
    SLICE_X1Y87          FDRE                                         r  forReadyLED/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419    -0.400 r  forReadyLED/count_reg[6]/Q
                         net (fo=1, routed)           0.743     0.344    forReadyLED/count_reg_n_0_[6]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     1.191 r  forReadyLED/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    forReadyLED/count2_carry__0_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  forReadyLED/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    forReadyLED/count2_carry__1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  forReadyLED/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.419    forReadyLED/count2_carry__2_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.533 r  forReadyLED/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.533    forReadyLED/count2_carry__3_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.647 r  forReadyLED/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.647    forReadyLED/count2_carry__4_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.981 f  forReadyLED/count2_carry__5/O[1]
                         net (fo=5, routed)           1.098     3.079    forReadyLED/count2_carry__5_n_6
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.303     3.382 r  forReadyLED/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     3.382    forReadyLED/count1_carry__2_i_7_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.932 f  forReadyLED/count1_carry__2/CO[3]
                         net (fo=62, routed)          1.899     5.831    forReadyLED/count1_carry__2_n_0
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.124     5.955 r  forReadyLED/count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.955    forReadyLED/count[1]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  forReadyLED/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.601   198.581    forReadyLED/clk_out1
    SLICE_X1Y87          FDRE                                         r  forReadyLED/count_reg[1]/C
                         clock pessimism              0.600   199.181    
                         clock uncertainty           -0.318   198.864    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.029   198.893    forReadyLED/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.893    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                192.938    

Slack (MET) :             192.939ns  (required time - arrival time)
  Source:                 forReadyLED/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            forReadyLED/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 3.033ns (44.763%)  route 3.743ns (55.237%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.721    -0.819    forReadyLED/clk_out1
    SLICE_X1Y87          FDRE                                         r  forReadyLED/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419    -0.400 r  forReadyLED/count_reg[6]/Q
                         net (fo=1, routed)           0.743     0.344    forReadyLED/count_reg_n_0_[6]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     1.191 r  forReadyLED/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    forReadyLED/count2_carry__0_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  forReadyLED/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    forReadyLED/count2_carry__1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  forReadyLED/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.419    forReadyLED/count2_carry__2_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.533 r  forReadyLED/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.533    forReadyLED/count2_carry__3_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.647 r  forReadyLED/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.647    forReadyLED/count2_carry__4_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.981 f  forReadyLED/count2_carry__5/O[1]
                         net (fo=5, routed)           1.098     3.079    forReadyLED/count2_carry__5_n_6
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.303     3.382 r  forReadyLED/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     3.382    forReadyLED/count1_carry__2_i_7_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.932 f  forReadyLED/count1_carry__2/CO[3]
                         net (fo=62, routed)          1.901     5.833    forReadyLED/count1_carry__2_n_0
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.124     5.957 r  forReadyLED/count[7]_i_1/O
                         net (fo=1, routed)           0.000     5.957    forReadyLED/count[7]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  forReadyLED/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.601   198.581    forReadyLED/clk_out1
    SLICE_X1Y87          FDRE                                         r  forReadyLED/count_reg[7]/C
                         clock pessimism              0.600   199.181    
                         clock uncertainty           -0.318   198.864    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.032   198.896    forReadyLED/count_reg[7]
  -------------------------------------------------------------------
                         required time                        198.896    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                192.939    

Slack (MET) :             192.940ns  (required time - arrival time)
  Source:                 forReadyLED/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            forReadyLED/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 3.033ns (44.776%)  route 3.741ns (55.224%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.721    -0.819    forReadyLED/clk_out1
    SLICE_X1Y87          FDRE                                         r  forReadyLED/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419    -0.400 r  forReadyLED/count_reg[6]/Q
                         net (fo=1, routed)           0.743     0.344    forReadyLED/count_reg_n_0_[6]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     1.191 r  forReadyLED/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    forReadyLED/count2_carry__0_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  forReadyLED/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    forReadyLED/count2_carry__1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  forReadyLED/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.419    forReadyLED/count2_carry__2_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.533 r  forReadyLED/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.533    forReadyLED/count2_carry__3_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.647 r  forReadyLED/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.647    forReadyLED/count2_carry__4_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.981 f  forReadyLED/count2_carry__5/O[1]
                         net (fo=5, routed)           1.098     3.079    forReadyLED/count2_carry__5_n_6
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.303     3.382 r  forReadyLED/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     3.382    forReadyLED/count1_carry__2_i_7_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.932 f  forReadyLED/count1_carry__2/CO[3]
                         net (fo=62, routed)          1.899     5.831    forReadyLED/count1_carry__2_n_0
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.124     5.955 r  forReadyLED/count[5]_i_1/O
                         net (fo=1, routed)           0.000     5.955    forReadyLED/count[5]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  forReadyLED/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.601   198.581    forReadyLED/clk_out1
    SLICE_X1Y87          FDRE                                         r  forReadyLED/count_reg[5]/C
                         clock pessimism              0.600   199.181    
                         clock uncertainty           -0.318   198.864    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.031   198.895    forReadyLED/count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.895    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                192.940    

Slack (MET) :             192.941ns  (required time - arrival time)
  Source:                 forReadyLED/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            forReadyLED/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 3.033ns (44.783%)  route 3.740ns (55.217%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.721    -0.819    forReadyLED/clk_out1
    SLICE_X1Y87          FDRE                                         r  forReadyLED/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419    -0.400 r  forReadyLED/count_reg[6]/Q
                         net (fo=1, routed)           0.743     0.344    forReadyLED/count_reg_n_0_[6]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     1.191 r  forReadyLED/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    forReadyLED/count2_carry__0_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  forReadyLED/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    forReadyLED/count2_carry__1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  forReadyLED/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.419    forReadyLED/count2_carry__2_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.533 r  forReadyLED/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.533    forReadyLED/count2_carry__3_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.647 r  forReadyLED/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.647    forReadyLED/count2_carry__4_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.981 f  forReadyLED/count2_carry__5/O[1]
                         net (fo=5, routed)           1.098     3.079    forReadyLED/count2_carry__5_n_6
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.303     3.382 r  forReadyLED/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     3.382    forReadyLED/count1_carry__2_i_7_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.932 f  forReadyLED/count1_carry__2/CO[3]
                         net (fo=62, routed)          1.898     5.830    forReadyLED/count1_carry__2_n_0
    SLICE_X1Y87          LUT2 (Prop_lut2_I1_O)        0.124     5.954 r  forReadyLED/count[3]_i_1/O
                         net (fo=1, routed)           0.000     5.954    forReadyLED/count[3]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  forReadyLED/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         1.601   198.581    forReadyLED/clk_out1
    SLICE_X1Y87          FDRE                                         r  forReadyLED/count_reg[3]/C
                         clock pessimism              0.600   199.181    
                         clock uncertainty           -0.318   198.864    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.031   198.895    forReadyLED/count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.895    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                192.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 enc1/OG_Debouncer/sclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            enc1/OG_Debouncer/sclk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.574    -0.590    enc1/OG_Debouncer/clk_out1
    SLICE_X15Y92         FDRE                                         r  enc1/OG_Debouncer/sclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  enc1/OG_Debouncer/sclk_reg[1]/Q
                         net (fo=7, routed)           0.099    -0.351    enc1/OG_Debouncer/sclk[1]
    SLICE_X14Y92         LUT6 (Prop_lut6_I1_O)        0.045    -0.306 r  enc1/OG_Debouncer/sclk[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    enc1/OG_Debouncer/data0[5]
    SLICE_X14Y92         FDRE                                         r  enc1/OG_Debouncer/sclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.845    -0.828    enc1/OG_Debouncer/clk_out1
    SLICE_X14Y92         FDRE                                         r  enc1/OG_Debouncer/sclk_reg[5]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X14Y92         FDRE (Hold_fdre_C_D)         0.121    -0.456    enc1/OG_Debouncer/sclk_reg[5]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 enc1/OG_Debouncer/sclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            enc1/OG_Debouncer/sclk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.574    -0.590    enc1/OG_Debouncer/clk_out1
    SLICE_X15Y92         FDRE                                         r  enc1/OG_Debouncer/sclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  enc1/OG_Debouncer/sclk_reg[2]/Q
                         net (fo=6, routed)           0.132    -0.318    enc1/OG_Debouncer/sclk[2]
    SLICE_X14Y92         LUT5 (Prop_lut5_I2_O)        0.048    -0.270 r  enc1/OG_Debouncer/sclk[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    enc1/OG_Debouncer/data0[4]
    SLICE_X14Y92         FDRE                                         r  enc1/OG_Debouncer/sclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.845    -0.828    enc1/OG_Debouncer/clk_out1
    SLICE_X14Y92         FDRE                                         r  enc1/OG_Debouncer/sclk_reg[4]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X14Y92         FDRE (Hold_fdre_C_D)         0.131    -0.446    enc1/OG_Debouncer/sclk_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 enc1/OG_Debouncer/sclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            enc1/OG_Debouncer/sclk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.574    -0.590    enc1/OG_Debouncer/clk_out1
    SLICE_X15Y92         FDRE                                         r  enc1/OG_Debouncer/sclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  enc1/OG_Debouncer/sclk_reg[2]/Q
                         net (fo=6, routed)           0.132    -0.318    enc1/OG_Debouncer/sclk[2]
    SLICE_X14Y92         LUT4 (Prop_lut4_I0_O)        0.045    -0.273 r  enc1/OG_Debouncer/sclk[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    enc1/OG_Debouncer/data0[3]
    SLICE_X14Y92         FDRE                                         r  enc1/OG_Debouncer/sclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.845    -0.828    enc1/OG_Debouncer/clk_out1
    SLICE_X14Y92         FDRE                                         r  enc1/OG_Debouncer/sclk_reg[3]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X14Y92         FDRE (Hold_fdre_C_D)         0.120    -0.457    enc1/OG_Debouncer/sclk_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 enc1/OG_Debouncer/sclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            enc1/OG_Debouncer/sclk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.574    -0.590    enc1/OG_Debouncer/clk_out1
    SLICE_X15Y92         FDRE                                         r  enc1/OG_Debouncer/sclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  enc1/OG_Debouncer/sclk_reg[2]/Q
                         net (fo=6, routed)           0.136    -0.314    enc1/OG_Debouncer/sclk[2]
    SLICE_X14Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.269 r  enc1/OG_Debouncer/sclk[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    enc1/OG_Debouncer/data0[6]
    SLICE_X14Y92         FDRE                                         r  enc1/OG_Debouncer/sclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.845    -0.828    enc1/OG_Debouncer/clk_out1
    SLICE_X14Y92         FDRE                                         r  enc1/OG_Debouncer/sclk_reg[6]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X14Y92         FDRE (Hold_fdre_C_D)         0.121    -0.456    enc1/OG_Debouncer/sclk_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 on2/sec_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            on2/thresh_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.296ns (51.413%)  route 0.280ns (48.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.570    -0.594    on2/clk_out1
    SLICE_X9Y100         FDRE                                         r  on2/sec_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  on2/sec_num_reg[3]/Q
                         net (fo=17, routed)          0.210    -0.243    on2/thousandth[3]
    SLICE_X9Y98          LUT4 (Prop_lut4_I3_O)        0.048    -0.195 r  on2/thresh_i_3__0/O
                         net (fo=2, routed)           0.069    -0.125    on2/thresh_reg_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I4_O)        0.107    -0.018 r  on2/thresh_i_1__0/O
                         net (fo=1, routed)           0.000    -0.018    on2/thresh_i_1__0_n_0
    SLICE_X9Y98          FDRE                                         r  on2/thresh_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.847    -0.826    on2/clk_out1
    SLICE_X9Y98          FDRE                                         r  on2/thresh_reg/C
                         clock pessimism              0.509    -0.317    
    SLICE_X9Y98          FDRE (Hold_fdre_C_D)         0.092    -0.225    on2/thresh_reg
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 on2/sec_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            on2/sec_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.254ns (40.781%)  route 0.369ns (59.219%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.570    -0.594    on2/clk_out1
    SLICE_X8Y100         FDRE                                         r  on2/sec_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  on2/sec_num_reg[0]/Q
                         net (fo=19, routed)          0.255    -0.176    on2/thousandth[0]
    SLICE_X10Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.131 r  on2/sec_num[2]_i_2__2/O
                         net (fo=1, routed)           0.114    -0.016    on2/sec_num[2]_i_2__2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.029 r  on2/sec_num[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.029    on2/sec_num[2]_i_1__0_n_0
    SLICE_X10Y99         FDRE                                         r  on2/sec_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.847    -0.826    on2/clk_out1
    SLICE_X10Y99         FDRE                                         r  on2/sec_num_reg[2]/C
                         clock pessimism              0.509    -0.317    
    SLICE_X10Y99         FDRE (Hold_fdre_C_D)         0.121    -0.196    on2/sec_num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 enc1/OG_Encoder/FSM_onehot_curState_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            enc1/OG_Encoder/FSM_onehot_curState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.614%)  route 0.148ns (44.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.575    -0.589    enc1/OG_Encoder/clk_out1
    SLICE_X13Y95         FDSE                                         r  enc1/OG_Encoder/FSM_onehot_curState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.448 f  enc1/OG_Encoder/FSM_onehot_curState_reg[0]/Q
                         net (fo=22, routed)          0.148    -0.300    enc1/OG_Encoder/curState__0[0]
    SLICE_X15Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  enc1/OG_Encoder/FSM_onehot_curState[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    enc1/OG_Encoder/FSM_onehot_curState[2]_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  enc1/OG_Encoder/FSM_onehot_curState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.846    -0.827    enc1/OG_Encoder/clk_out1
    SLICE_X15Y96         FDRE                                         r  enc1/OG_Encoder/FSM_onehot_curState_reg[2]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X15Y96         FDRE (Hold_fdre_C_D)         0.091    -0.482    enc1/OG_Encoder/FSM_onehot_curState_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.566    -0.598    f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y98         FDRE                                         r  f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=1, routed)           0.108    -0.349    f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[11]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.241 r  f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000    -0.241    f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[11]
    SLICE_X51Y98         FDRE                                         r  f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.836    -0.837    f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y98         FDRE                                         r  f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.102    -0.496    f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.566    -0.598    f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y99         FDRE                                         r  f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=1, routed)           0.108    -0.349    f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.241 r  f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000    -0.241    f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[15]
    SLICE_X51Y99         FDRE                                         r  f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.836    -0.837    f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y99         FDRE                                         r  f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.102    -0.496    f5/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 forbutton/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            forbutton/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.576    -0.588    forbutton/clk_out1
    SLICE_X10Y97         FDRE                                         r  forbutton/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  forbutton/count_reg[31]/Q
                         net (fo=1, routed)           0.114    -0.310    forbutton/count_reg_n_0_[31]
    SLICE_X10Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.200 r  forbutton/count2_carry__6/O[2]
                         net (fo=5, routed)           0.000    -0.200    forbutton/count2_carry__6_n_5
    SLICE_X10Y97         FDRE                                         r  forbutton/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    beginningoftime/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  beginningoftime/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    beginningoftime/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    beginningoftime/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  beginningoftime/inst/clkout1_buf/O
                         net (fo=161, routed)         0.847    -0.826    forbutton/clk_out1
    SLICE_X10Y97         FDRE                                         r  forbutton/count_reg[31]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.130    -0.458    forbutton/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { beginningoftime/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   beginningoftime/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y79      enable_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y94     enc1/OG_Debouncer/Aout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X13Y94     enc1/OG_Debouncer/Bout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X13Y93     enc1/OG_Debouncer/sampledA_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X13Y93     enc1/OG_Debouncer/sampledB_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X15Y96     enc1/OG_Encoder/FSM_onehot_curState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y95     enc1/OG_Encoder/FSM_onehot_curState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X15Y97     enc1/OG_Encoder/FSM_onehot_curState_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  beginningoftime/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y90      forReadyLED/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      forReadyLED/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      forReadyLED/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      forReadyLED/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      forReadyLED/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y90      forReadyLED/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y90      forReadyLED/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y90      forReadyLED/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y90      forReadyLED/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y93     forbutton/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y79      enable_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X15Y97     enc1/OG_Encoder/FSM_onehot_curState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X13Y97     enc1/OG_Encoder/FSM_onehot_curState_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y88      forReadyLED/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y88      forReadyLED/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y88      forReadyLED/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      forReadyLED/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      forReadyLED/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      forReadyLED/count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      forReadyLED/count_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { beginningoftime/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   beginningoftime/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  beginningoftime/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  beginningoftime/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  beginningoftime/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  beginningoftime/inst/mmcm_adv_inst/CLKFBOUT



