// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
// Date        : Sun Mar 18 22:31:16 2018
// Host        : LAPTOP-I1KJOD6B running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Xilinx/ECE532/ethernet_tutorial/ethernet_tutorial.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/bd_929b_eth_buf_0_sim_netlist.v
// Design      : bd_929b_eth_buf_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a200tsbg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_929b_eth_buf_0,axi_ethernet_buffer_v2_0_15,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_ethernet_buffer_v2_0_15,Vivado 2017.2" *) 
(* NotValidForBitStream *)
module bd_929b_eth_buf_0
   (INTERRUPT,
    S_AXI_ACLK,
    S_AXI_ARESETN,
    S_AXI_AWADDR,
    S_AXI_AWVALID,
    S_AXI_AWREADY,
    S_AXI_WDATA,
    S_AXI_WSTRB,
    S_AXI_WVALID,
    S_AXI_WREADY,
    S_AXI_BRESP,
    S_AXI_BVALID,
    S_AXI_BREADY,
    S_AXI_ARADDR,
    S_AXI_ARVALID,
    S_AXI_ARREADY,
    S_AXI_RDATA,
    S_AXI_RRESP,
    S_AXI_RVALID,
    S_AXI_RREADY,
    EMAC_CLIENT_AUTONEG_INT,
    EMAC_RESET_DONE_INT,
    EMAC_RX_DCM_LOCKED_INT,
    PCSPMA_STATUS_VECTOR,
    AXI_STR_TXD_ACLK,
    AXI_STR_TXD_ARESETN,
    AXI_STR_TXD_TVALID,
    AXI_STR_TXD_TREADY,
    AXI_STR_TXD_TLAST,
    AXI_STR_TXD_TKEEP,
    AXI_STR_TXD_TDATA,
    AXI_STR_TXC_ACLK,
    AXI_STR_TXC_ARESETN,
    AXI_STR_TXC_TVALID,
    AXI_STR_TXC_TREADY,
    AXI_STR_TXC_TLAST,
    AXI_STR_TXC_TKEEP,
    AXI_STR_TXC_TDATA,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXD_ARESETN,
    AXI_STR_RXD_VALID,
    AXI_STR_RXD_READY,
    AXI_STR_RXD_LAST,
    AXI_STR_RXD_KEEP,
    AXI_STR_RXD_DATA,
    AXI_STR_RXS_ACLK,
    AXI_STR_RXS_ARESETN,
    AXI_STR_RXS_VALID,
    AXI_STR_RXS_READY,
    AXI_STR_RXS_LAST,
    AXI_STR_RXS_KEEP,
    AXI_STR_RXS_DATA,
    pause_req,
    pause_val,
    S_AXI_2TEMAC_AWADDR,
    S_AXI_2TEMAC_AWVALID,
    S_AXI_2TEMAC_AWREADY,
    S_AXI_2TEMAC_WDATA,
    S_AXI_2TEMAC_WVALID,
    S_AXI_2TEMAC_WREADY,
    S_AXI_2TEMAC_BRESP,
    S_AXI_2TEMAC_BVALID,
    S_AXI_2TEMAC_BREADY,
    S_AXI_2TEMAC_ARADDR,
    S_AXI_2TEMAC_ARVALID,
    S_AXI_2TEMAC_ARREADY,
    S_AXI_2TEMAC_RDATA,
    S_AXI_2TEMAC_RRESP,
    S_AXI_2TEMAC_RVALID,
    S_AXI_2TEMAC_RREADY,
    RX_CLK_ENABLE_IN,
    rx_statistics_vector,
    rx_statistics_valid,
    rx_mac_aclk,
    rx_reset,
    rx_axis_mac_tdata,
    rx_axis_mac_tvalid,
    rx_axis_mac_tlast,
    rx_axis_mac_tuser,
    tx_ifg_delay,
    tx_mac_aclk,
    tx_reset,
    tx_axis_mac_tdata,
    tx_axis_mac_tvalid,
    tx_axis_mac_tlast,
    tx_axis_mac_tuser,
    tx_axis_mac_tready,
    speed_is_10_100,
    RESET2PCSPMA,
    RESET2TEMACn,
    PHY_RST_N,
    mdio_i_top,
    mdio_o_top,
    mdio_t_top,
    mdc_top,
    mdio_t_pcspma,
    mdio_o_pcspma,
    mdio_i_temac,
    mdio_o_temac,
    mdio_t_temac,
    mdc_temac,
    GTX_CLK);
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) output INTERRUPT;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) input S_AXI_ACLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) input S_AXI_ARESETN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [17:0]S_AXI_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input S_AXI_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output S_AXI_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]S_AXI_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]S_AXI_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input S_AXI_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output S_AXI_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]S_AXI_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output S_AXI_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input S_AXI_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [17:0]S_AXI_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input S_AXI_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output S_AXI_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]S_AXI_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]S_AXI_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output S_AXI_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input S_AXI_RREADY;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 EMAC_CLIENT_AUTONEG_INT INTERRUPT" *) input EMAC_CLIENT_AUTONEG_INT;
  input EMAC_RESET_DONE_INT;
  input EMAC_RX_DCM_LOCKED_INT;
  input [15:0]PCSPMA_STATUS_VECTOR;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI_STR_TXD_ACLK CLK" *) input AXI_STR_TXD_ACLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_STR_TXD_ARESETN RST" *) input AXI_STR_TXD_ARESETN;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXD TVALID" *) input AXI_STR_TXD_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXD TREADY" *) output AXI_STR_TXD_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXD TLAST" *) input AXI_STR_TXD_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXD TKEEP" *) input [3:0]AXI_STR_TXD_TKEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXD TDATA" *) input [31:0]AXI_STR_TXD_TDATA;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI_STR_TXC_ACLK CLK" *) input AXI_STR_TXC_ACLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_STR_TXC_ARESETN RST" *) input AXI_STR_TXC_ARESETN;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXC TVALID" *) input AXI_STR_TXC_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXC TREADY" *) output AXI_STR_TXC_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXC TLAST" *) input AXI_STR_TXC_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXC TKEEP" *) input [3:0]AXI_STR_TXC_TKEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXC TDATA" *) input [31:0]AXI_STR_TXC_TDATA;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI_STR_RXD_ACLK CLK" *) input AXI_STR_RXD_ACLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_STR_RXD_ARESETN RST" *) input AXI_STR_RXD_ARESETN;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXD TVALID" *) output AXI_STR_RXD_VALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXD TREADY" *) input AXI_STR_RXD_READY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXD TLAST" *) output AXI_STR_RXD_LAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXD TKEEP" *) output [3:0]AXI_STR_RXD_KEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXD TDATA" *) output [31:0]AXI_STR_RXD_DATA;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI_STR_RXS_ACLK CLK" *) input AXI_STR_RXS_ACLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_STR_RXS_ARESETN RST" *) input AXI_STR_RXS_ARESETN;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXS TVALID" *) output AXI_STR_RXS_VALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXS TREADY" *) input AXI_STR_RXS_READY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXS TLAST" *) output AXI_STR_RXS_LAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXS TKEEP" *) output [3:0]AXI_STR_RXS_KEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXS TDATA" *) output [31:0]AXI_STR_RXS_DATA;
  output pause_req;
  output [16:31]pause_val;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC AWADDR" *) output [11:0]S_AXI_2TEMAC_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC AWVALID" *) output S_AXI_2TEMAC_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC AWREADY" *) input S_AXI_2TEMAC_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC WDATA" *) output [31:0]S_AXI_2TEMAC_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC WVALID" *) output S_AXI_2TEMAC_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC WREADY" *) input S_AXI_2TEMAC_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC BRESP" *) input [1:0]S_AXI_2TEMAC_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC BVALID" *) input S_AXI_2TEMAC_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC BREADY" *) output S_AXI_2TEMAC_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC ARADDR" *) output [11:0]S_AXI_2TEMAC_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC ARVALID" *) output S_AXI_2TEMAC_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC ARREADY" *) input S_AXI_2TEMAC_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC RDATA" *) input [31:0]S_AXI_2TEMAC_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC RRESP" *) input [1:0]S_AXI_2TEMAC_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC RVALID" *) input S_AXI_2TEMAC_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC RREADY" *) output S_AXI_2TEMAC_RREADY;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 RX_CLK_ENABLE_IN CE" *) input RX_CLK_ENABLE_IN;
  input [27:0]rx_statistics_vector;
  input rx_statistics_valid;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 rx_mac_aclk CLK" *) input rx_mac_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 rx_reset RST" *) input rx_reset;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 RX_AXIS_MAC TDATA" *) input [7:0]rx_axis_mac_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 RX_AXIS_MAC TVALID" *) input rx_axis_mac_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 RX_AXIS_MAC TLAST" *) input rx_axis_mac_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 RX_AXIS_MAC TUSER" *) input rx_axis_mac_tuser;
  output [24:31]tx_ifg_delay;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 tx_mac_aclk CLK" *) input tx_mac_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 tx_reset RST" *) input tx_reset;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 TX_AXIS_MAC TDATA" *) output [7:0]tx_axis_mac_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 TX_AXIS_MAC TVALID" *) output tx_axis_mac_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 TX_AXIS_MAC TLAST" *) output tx_axis_mac_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 TX_AXIS_MAC TUSER" *) output [0:0]tx_axis_mac_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 TX_AXIS_MAC TREADY" *) input tx_axis_mac_tready;
  input speed_is_10_100;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RESET2PCSPMA RST" *) output RESET2PCSPMA;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RESET2TEMACn RST" *) output RESET2TEMACn;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 PHY_RST_N RST" *) output PHY_RST_N;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 mdio_to_top MDIO_I" *) input mdio_i_top;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 mdio_to_top MDIO_O" *) output mdio_o_top;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 mdio_to_top MDIO_T" *) output mdio_t_top;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 mdio_to_top MDC" *) output mdc_top;
  input mdio_t_pcspma;
  input mdio_o_pcspma;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 mdio_temac MDIO_I" *) output mdio_i_temac;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 mdio_temac MDIO_O" *) input mdio_o_temac;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 mdio_temac MDIO_T" *) input mdio_t_temac;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 mdio_temac MDC" *) input mdc_temac;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 GTX_CLK CLK" *) input GTX_CLK;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire [31:0]AXI_STR_RXD_DATA;
  wire [3:0]AXI_STR_RXD_KEEP;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire [31:0]AXI_STR_RXS_DATA;
  wire [3:0]AXI_STR_RXS_KEEP;
  wire AXI_STR_RXS_LAST;
  wire AXI_STR_RXS_READY;
  wire AXI_STR_RXS_VALID;
  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire [31:0]AXI_STR_TXC_TDATA;
  wire [3:0]AXI_STR_TXC_TKEEP;
  wire AXI_STR_TXC_TLAST;
  wire AXI_STR_TXC_TREADY;
  wire AXI_STR_TXC_TVALID;
  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire [31:0]AXI_STR_TXD_TDATA;
  wire [3:0]AXI_STR_TXD_TKEEP;
  wire AXI_STR_TXD_TLAST;
  wire AXI_STR_TXD_TREADY;
  wire AXI_STR_TXD_TVALID;
  wire EMAC_CLIENT_AUTONEG_INT;
  wire EMAC_RESET_DONE_INT;
  wire EMAC_RX_DCM_LOCKED_INT;
  wire GTX_CLK;
  wire INTERRUPT;
  wire [15:0]PCSPMA_STATUS_VECTOR;
  wire PHY_RST_N;
  wire RESET2PCSPMA;
  wire RESET2TEMACn;
  wire RX_CLK_ENABLE_IN;
  wire [11:0]S_AXI_2TEMAC_ARADDR;
  wire S_AXI_2TEMAC_ARREADY;
  wire S_AXI_2TEMAC_ARVALID;
  wire [11:0]S_AXI_2TEMAC_AWADDR;
  wire S_AXI_2TEMAC_AWREADY;
  wire S_AXI_2TEMAC_AWVALID;
  wire S_AXI_2TEMAC_BREADY;
  wire [1:0]S_AXI_2TEMAC_BRESP;
  wire S_AXI_2TEMAC_BVALID;
  wire [31:0]S_AXI_2TEMAC_RDATA;
  wire S_AXI_2TEMAC_RREADY;
  wire [1:0]S_AXI_2TEMAC_RRESP;
  wire S_AXI_2TEMAC_RVALID;
  wire [31:0]S_AXI_2TEMAC_WDATA;
  wire S_AXI_2TEMAC_WREADY;
  wire S_AXI_2TEMAC_WVALID;
  wire S_AXI_ACLK;
  wire [17:0]S_AXI_ARADDR;
  wire S_AXI_ARESETN;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire [17:0]S_AXI_AWADDR;
  wire S_AXI_AWREADY;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire [1:0]S_AXI_BRESP;
  wire S_AXI_BVALID;
  wire [31:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire [1:0]S_AXI_RRESP;
  wire S_AXI_RVALID;
  wire [31:0]S_AXI_WDATA;
  wire S_AXI_WREADY;
  wire [3:0]S_AXI_WSTRB;
  wire S_AXI_WVALID;
  wire mdc_temac;
  wire mdc_top;
  wire mdio_i_temac;
  wire mdio_i_top;
  wire mdio_o_pcspma;
  wire mdio_o_temac;
  wire mdio_o_top;
  wire mdio_t_pcspma;
  wire mdio_t_temac;
  wire mdio_t_top;
  wire pause_req;
  wire [16:31]pause_val;
  wire [7:0]rx_axis_mac_tdata;
  wire rx_axis_mac_tlast;
  wire rx_axis_mac_tuser;
  wire rx_axis_mac_tvalid;
  wire rx_mac_aclk;
  wire rx_reset;
  wire rx_statistics_valid;
  wire [27:0]rx_statistics_vector;
  wire speed_is_10_100;
  wire [7:0]tx_axis_mac_tdata;
  wire tx_axis_mac_tlast;
  wire tx_axis_mac_tready;
  wire [0:0]tx_axis_mac_tuser;
  wire tx_axis_mac_tvalid;
  wire [24:31]tx_ifg_delay;
  wire tx_mac_aclk;
  wire tx_reset;

  (* C_AVB = "0" *) 
  (* C_ENABLE_1588 = "0" *) 
  (* C_ENABLE_LVDS = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HALFDUP = "0" *) 
  (* C_MCAST_EXTEND = "0" *) 
  (* C_PHYADDR = "1" *) 
  (* C_PHY_RST_COUNT = "500" *) 
  (* C_PHY_TYPE = "3" *) 
  (* C_RXCSUM = "0" *) 
  (* C_RXMEM = "4096" *) 
  (* C_RXVLAN_STRP = "0" *) 
  (* C_RXVLAN_TAG = "0" *) 
  (* C_RXVLAN_TRAN = "0" *) 
  (* C_SIMULATION = "0" *) 
  (* C_STATS = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TEMAC_ADDR_WIDTH = "12" *) 
  (* C_TXCSUM = "0" *) 
  (* C_TXMEM = "4096" *) 
  (* C_TXVLAN_STRP = "0" *) 
  (* C_TXVLAN_TAG = "0" *) 
  (* C_TXVLAN_TRAN = "0" *) 
  (* C_TYPE = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15 U0
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .AXI_STR_RXD_DATA(AXI_STR_RXD_DATA),
        .AXI_STR_RXD_KEEP(AXI_STR_RXD_KEEP),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .AXI_STR_RXS_DATA(AXI_STR_RXS_DATA),
        .AXI_STR_RXS_KEEP(AXI_STR_RXS_KEEP),
        .AXI_STR_RXS_LAST(AXI_STR_RXS_LAST),
        .AXI_STR_RXS_READY(AXI_STR_RXS_READY),
        .AXI_STR_RXS_VALID(AXI_STR_RXS_VALID),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .AXI_STR_TXC_TDATA(AXI_STR_TXC_TDATA),
        .AXI_STR_TXC_TKEEP(AXI_STR_TXC_TKEEP),
        .AXI_STR_TXC_TLAST(AXI_STR_TXC_TLAST),
        .AXI_STR_TXC_TREADY(AXI_STR_TXC_TREADY),
        .AXI_STR_TXC_TVALID(AXI_STR_TXC_TVALID),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .AXI_STR_TXD_TDATA(AXI_STR_TXD_TDATA),
        .AXI_STR_TXD_TKEEP(AXI_STR_TXD_TKEEP),
        .AXI_STR_TXD_TLAST(AXI_STR_TXD_TLAST),
        .AXI_STR_TXD_TREADY(AXI_STR_TXD_TREADY),
        .AXI_STR_TXD_TVALID(AXI_STR_TXD_TVALID),
        .EMAC_CLIENT_AUTONEG_INT(EMAC_CLIENT_AUTONEG_INT),
        .EMAC_RESET_DONE_INT(EMAC_RESET_DONE_INT),
        .EMAC_RX_DCM_LOCKED_INT(EMAC_RX_DCM_LOCKED_INT),
        .GTX_CLK(GTX_CLK),
        .INTERRUPT(INTERRUPT),
        .PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR),
        .PHY_RST_N(PHY_RST_N),
        .RESET2PCSPMA(RESET2PCSPMA),
        .RESET2TEMACn(RESET2TEMACn),
        .RX_CLK_ENABLE_IN(RX_CLK_ENABLE_IN),
        .S_AXI_2TEMAC_ARADDR(S_AXI_2TEMAC_ARADDR),
        .S_AXI_2TEMAC_ARREADY(S_AXI_2TEMAC_ARREADY),
        .S_AXI_2TEMAC_ARVALID(S_AXI_2TEMAC_ARVALID),
        .S_AXI_2TEMAC_AWADDR(S_AXI_2TEMAC_AWADDR),
        .S_AXI_2TEMAC_AWREADY(S_AXI_2TEMAC_AWREADY),
        .S_AXI_2TEMAC_AWVALID(S_AXI_2TEMAC_AWVALID),
        .S_AXI_2TEMAC_BREADY(S_AXI_2TEMAC_BREADY),
        .S_AXI_2TEMAC_BRESP(S_AXI_2TEMAC_BRESP),
        .S_AXI_2TEMAC_BVALID(S_AXI_2TEMAC_BVALID),
        .S_AXI_2TEMAC_RDATA(S_AXI_2TEMAC_RDATA),
        .S_AXI_2TEMAC_RREADY(S_AXI_2TEMAC_RREADY),
        .S_AXI_2TEMAC_RRESP(S_AXI_2TEMAC_RRESP),
        .S_AXI_2TEMAC_RVALID(S_AXI_2TEMAC_RVALID),
        .S_AXI_2TEMAC_WDATA(S_AXI_2TEMAC_WDATA),
        .S_AXI_2TEMAC_WREADY(S_AXI_2TEMAC_WREADY),
        .S_AXI_2TEMAC_WVALID(S_AXI_2TEMAC_WVALID),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARADDR(S_AXI_ARADDR),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_ARVALID(S_AXI_ARVALID),
        .S_AXI_AWADDR(S_AXI_AWADDR),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_AWVALID(S_AXI_AWVALID),
        .S_AXI_BREADY(S_AXI_BREADY),
        .S_AXI_BRESP(S_AXI_BRESP),
        .S_AXI_BVALID(S_AXI_BVALID),
        .S_AXI_RDATA(S_AXI_RDATA),
        .S_AXI_RREADY(S_AXI_RREADY),
        .S_AXI_RRESP(S_AXI_RRESP),
        .S_AXI_RVALID(S_AXI_RVALID),
        .S_AXI_WDATA(S_AXI_WDATA),
        .S_AXI_WREADY(S_AXI_WREADY),
        .S_AXI_WSTRB(S_AXI_WSTRB),
        .S_AXI_WVALID(S_AXI_WVALID),
        .mdc_temac(mdc_temac),
        .mdc_top(mdc_top),
        .mdio_i_temac(mdio_i_temac),
        .mdio_i_top(mdio_i_top),
        .mdio_o_pcspma(mdio_o_pcspma),
        .mdio_o_temac(mdio_o_temac),
        .mdio_o_top(mdio_o_top),
        .mdio_t_pcspma(mdio_t_pcspma),
        .mdio_t_temac(mdio_t_temac),
        .mdio_t_top(mdio_t_top),
        .pause_req(pause_req),
        .pause_val(pause_val),
        .rx_axis_mac_tdata(rx_axis_mac_tdata),
        .rx_axis_mac_tlast(rx_axis_mac_tlast),
        .rx_axis_mac_tuser(rx_axis_mac_tuser),
        .rx_axis_mac_tvalid(rx_axis_mac_tvalid),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .rx_statistics_valid(rx_statistics_valid),
        .rx_statistics_vector(rx_statistics_vector),
        .speed_is_10_100(speed_is_10_100),
        .tx_axis_mac_tdata(tx_axis_mac_tdata),
        .tx_axis_mac_tlast(tx_axis_mac_tlast),
        .tx_axis_mac_tready(tx_axis_mac_tready),
        .tx_axis_mac_tuser(tx_axis_mac_tuser),
        .tx_axis_mac_tvalid(tx_axis_mac_tvalid),
        .tx_ifg_delay(tx_ifg_delay),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module bd_929b_eth_buf_0_address_decoder
   (BUS2IP_CS_reg_reg,
    BUS2IP_WrCE_reg_reg,
    BUS2IP_RdCE_reg_reg,
    s_axi_arready_embed,
    s_axi_awready_embed,
    S_AXI_ACLK,
    BUS2IP_WrCE_reg,
    bus2shim_r_nw,
    Shim2IP_CS1,
    BUS2IP_RdCE_reg,
    invalidRdReq,
    ip2shim_rd_ack,
    is_read,
    invalidWrReq,
    ip2shim_wr_ack,
    is_write_reg,
    Q,
    start2,
    sync_rst1_reg);
  output BUS2IP_CS_reg_reg;
  output BUS2IP_WrCE_reg_reg;
  output BUS2IP_RdCE_reg_reg;
  output s_axi_arready_embed;
  output s_axi_awready_embed;
  input S_AXI_ACLK;
  input BUS2IP_WrCE_reg;
  input bus2shim_r_nw;
  input Shim2IP_CS1;
  input BUS2IP_RdCE_reg;
  input invalidRdReq;
  input ip2shim_rd_ack;
  input is_read;
  input invalidWrReq;
  input ip2shim_wr_ack;
  input is_write_reg;
  input [6:0]Q;
  input start2;
  input sync_rst1_reg;

  wire BUS2IP_CS_reg_reg;
  wire BUS2IP_RdCE_reg;
  wire BUS2IP_RdCE_reg_reg;
  wire BUS2IP_WrCE_reg;
  wire BUS2IP_WrCE_reg_reg;
  wire Bus_RNW_reg;
  wire Bus_RNW_reg_i_1_n_0;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire [6:0]Q;
  wire S_AXI_ACLK;
  wire S_AXI_AWREADY_INST_0_i_8_n_0;
  wire Shim2IP_CS1;
  wire bus2shim_r_nw;
  wire ce_out_i;
  wire eqOp__5;
  wire invalidRdReq;
  wire invalidWrReq;
  wire ip2shim_rd_ack;
  wire ip2shim_wr_ack;
  wire is_read;
  wire is_write_reg;
  wire s_axi_arready_embed;
  wire s_axi_awready_embed;
  wire start2;
  wire sync_rst1_reg;

  LUT6 #(
    .INIT(64'h00000000EA2A2A2A)) 
    BUS2IP_RdCE_reg_i_1
       (.I0(BUS2IP_RdCE_reg),
        .I1(bus2shim_r_nw),
        .I2(BUS2IP_CS_reg_reg),
        .I3(Bus_RNW_reg),
        .I4(ce_out_i),
        .I5(Shim2IP_CS1),
        .O(BUS2IP_RdCE_reg_reg));
  LUT6 #(
    .INIT(64'h000000008ABA8A8A)) 
    BUS2IP_WrCE_reg_i_1
       (.I0(BUS2IP_WrCE_reg),
        .I1(bus2shim_r_nw),
        .I2(BUS2IP_CS_reg_reg),
        .I3(Bus_RNW_reg),
        .I4(ce_out_i),
        .I5(Shim2IP_CS1),
        .O(BUS2IP_WrCE_reg_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(bus2shim_r_nw),
        .I1(start2),
        .I2(Bus_RNW_reg),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE Bus_RNW_reg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1 
       (.I0(ce_out_i),
        .I1(start2),
        .I2(s_axi_arready_embed),
        .I3(s_axi_awready_embed),
        .I4(sync_rst1_reg),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1_n_0 ),
        .Q(ce_out_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(BUS2IP_CS_reg_reg),
        .I1(start2),
        .I2(s_axi_arready_embed),
        .I3(s_axi_awready_embed),
        .I4(sync_rst1_reg),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  FDRE \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(BUS2IP_CS_reg_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFEEE)) 
    S_AXI_ARREADY_INST_0_i_2
       (.I0(invalidRdReq),
        .I1(ip2shim_rd_ack),
        .I2(is_read),
        .I3(eqOp__5),
        .O(s_axi_arready_embed));
  LUT4 #(
    .INIT(16'hFEEE)) 
    S_AXI_AWREADY_INST_0_i_2
       (.I0(invalidWrReq),
        .I1(ip2shim_wr_ack),
        .I2(is_write_reg),
        .I3(eqOp__5),
        .O(s_axi_awready_embed));
  LUT4 #(
    .INIT(16'h0001)) 
    S_AXI_AWREADY_INST_0_i_4
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(S_AXI_AWREADY_INST_0_i_8_n_0),
        .O(eqOp__5));
  LUT4 #(
    .INIT(16'hF7FF)) 
    S_AXI_AWREADY_INST_0_i_8
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[5]),
        .O(S_AXI_AWREADY_INST_0_i_8_n_0));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module bd_929b_eth_buf_0_axi_lite_ipif
   (BUS2IP_WrCE_reg_reg,
    bus2shim_cs,
    BUS2IP_RdCE_reg_reg,
    start2_reg,
    S_AXI_BVALID,
    embedded_awaddr_reg_reg,
    S_AXI_AWREADY,
    S_AXI_WREADY,
    S_AXI_RVALID,
    S_AXI_RDATA,
    S_AXI_ARREADY,
    \BUS2IP_Addr_reg_reg[14] ,
    BUS2IP_WrCE_reg,
    Shim2IP_CS1,
    BUS2IP_RdCE_reg,
    S_AXI_ARVALID,
    S_AXI_ARADDR,
    S_AXI_AWADDR,
    S_AXI_AWVALID,
    embedded_awaddr_reg,
    S_AXI_2TEMAC_BVALID,
    S_AXI_2TEMAC_AWREADY,
    S_AXI_2TEMAC_WREADY,
    embedded_araddr_reg,
    S_AXI_2TEMAC_RVALID,
    S_AXI_2TEMAC_RDATA,
    S_AXI_2TEMAC_ARREADY,
    sync_rst1_reg,
    S_AXI_ACLK,
    Q,
    invalidRdReq,
    ip2shim_rd_ack,
    S_AXI_BREADY,
    S_AXI_RREADY,
    invalidWrReq,
    ip2shim_wr_ack,
    S_AXI_WVALID);
  output BUS2IP_WrCE_reg_reg;
  output bus2shim_cs;
  output BUS2IP_RdCE_reg_reg;
  output start2_reg;
  output S_AXI_BVALID;
  output embedded_awaddr_reg_reg;
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output S_AXI_RVALID;
  output [31:0]S_AXI_RDATA;
  output S_AXI_ARREADY;
  output [15:0]\BUS2IP_Addr_reg_reg[14] ;
  input BUS2IP_WrCE_reg;
  input Shim2IP_CS1;
  input BUS2IP_RdCE_reg;
  input S_AXI_ARVALID;
  input [17:0]S_AXI_ARADDR;
  input [17:0]S_AXI_AWADDR;
  input S_AXI_AWVALID;
  input embedded_awaddr_reg;
  input S_AXI_2TEMAC_BVALID;
  input S_AXI_2TEMAC_AWREADY;
  input S_AXI_2TEMAC_WREADY;
  input embedded_araddr_reg;
  input S_AXI_2TEMAC_RVALID;
  input [31:0]S_AXI_2TEMAC_RDATA;
  input S_AXI_2TEMAC_ARREADY;
  input sync_rst1_reg;
  input S_AXI_ACLK;
  input [31:0]Q;
  input invalidRdReq;
  input ip2shim_rd_ack;
  input S_AXI_BREADY;
  input S_AXI_RREADY;
  input invalidWrReq;
  input ip2shim_wr_ack;
  input S_AXI_WVALID;

  wire [15:0]\BUS2IP_Addr_reg_reg[14] ;
  wire BUS2IP_RdCE_reg;
  wire BUS2IP_RdCE_reg_reg;
  wire BUS2IP_WrCE_reg;
  wire BUS2IP_WrCE_reg_reg;
  wire [31:0]Q;
  wire S_AXI_2TEMAC_ARREADY;
  wire S_AXI_2TEMAC_AWREADY;
  wire S_AXI_2TEMAC_BVALID;
  wire [31:0]S_AXI_2TEMAC_RDATA;
  wire S_AXI_2TEMAC_RVALID;
  wire S_AXI_2TEMAC_WREADY;
  wire S_AXI_ACLK;
  wire [17:0]S_AXI_ARADDR;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire [17:0]S_AXI_AWADDR;
  wire S_AXI_AWREADY;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire S_AXI_BVALID;
  wire [31:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire S_AXI_RVALID;
  wire S_AXI_WREADY;
  wire S_AXI_WVALID;
  wire Shim2IP_CS1;
  wire bus2shim_cs;
  wire embedded_araddr_reg;
  wire embedded_awaddr_reg;
  wire embedded_awaddr_reg_reg;
  wire invalidRdReq;
  wire invalidWrReq;
  wire ip2shim_rd_ack;
  wire ip2shim_wr_ack;
  wire start2_reg;
  wire sync_rst1_reg;

  bd_929b_eth_buf_0_slave_attachment I_SLAVE_ATTACHMENT
       (.\BUS2IP_Addr_reg_reg[14] (\BUS2IP_Addr_reg_reg[14] ),
        .BUS2IP_CS_reg_reg(bus2shim_cs),
        .BUS2IP_RdCE_reg(BUS2IP_RdCE_reg),
        .BUS2IP_RdCE_reg_reg(BUS2IP_RdCE_reg_reg),
        .BUS2IP_WrCE_reg(BUS2IP_WrCE_reg),
        .BUS2IP_WrCE_reg_reg(BUS2IP_WrCE_reg_reg),
        .Q(Q),
        .S_AXI_2TEMAC_ARREADY(S_AXI_2TEMAC_ARREADY),
        .S_AXI_2TEMAC_AWREADY(S_AXI_2TEMAC_AWREADY),
        .S_AXI_2TEMAC_BVALID(S_AXI_2TEMAC_BVALID),
        .S_AXI_2TEMAC_RDATA(S_AXI_2TEMAC_RDATA),
        .S_AXI_2TEMAC_RVALID(S_AXI_2TEMAC_RVALID),
        .S_AXI_2TEMAC_WREADY(S_AXI_2TEMAC_WREADY),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARADDR(S_AXI_ARADDR),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_ARVALID(S_AXI_ARVALID),
        .S_AXI_AWADDR(S_AXI_AWADDR),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_AWVALID(S_AXI_AWVALID),
        .S_AXI_BREADY(S_AXI_BREADY),
        .S_AXI_BVALID(S_AXI_BVALID),
        .S_AXI_RDATA(S_AXI_RDATA),
        .S_AXI_RREADY(S_AXI_RREADY),
        .S_AXI_RVALID(S_AXI_RVALID),
        .S_AXI_WREADY(S_AXI_WREADY),
        .S_AXI_WVALID(S_AXI_WVALID),
        .Shim2IP_CS1(Shim2IP_CS1),
        .embedded_araddr_reg(embedded_araddr_reg),
        .embedded_awaddr_reg(embedded_awaddr_reg),
        .embedded_awaddr_reg_reg(embedded_awaddr_reg_reg),
        .invalidRdReq(invalidRdReq),
        .invalidWrReq(invalidWrReq),
        .ip2shim_rd_ack(ip2shim_rd_ack),
        .ip2shim_wr_ack(ip2shim_wr_ack),
        .start2_reg_0(start2_reg),
        .sync_rst1_reg(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_wrapper" *) 
module bd_929b_eth_buf_0_blk_mem_gen_wrapper
   (DI,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    \rxd_mem_addr_cntr_reg[9] ,
    \rx_client_rxd_dpmem_wr_data_d1_reg[35] ,
    WEA);
  output [35:0]DI;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input rx_client_clk_enbl_d1;
  input [9:0]Q;
  input [9:0]\rxd_mem_addr_cntr_reg[9] ;
  input [35:0]\rx_client_rxd_dpmem_wr_data_d1_reg[35] ;
  input [0:0]WEA;

  wire AXI_STR_RXD_ACLK;
  wire [35:0]DI;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire rx_client_clk_enbl_d1;
  wire [35:0]\rx_client_rxd_dpmem_wr_data_d1_reg[35] ;
  wire rx_mac_aclk;
  wire [9:0]\rxd_mem_addr_cntr_reg[9] ;

  bd_929b_eth_buf_0_blk_mem_gen_v8_3_6 \FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .DI(DI),
        .Q(Q),
        .WEA(WEA),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .\rx_client_rxd_dpmem_wr_data_d1_reg[35] (\rx_client_rxd_dpmem_wr_data_d1_reg[35] ),
        .rx_mac_aclk(rx_mac_aclk),
        .\rxd_mem_addr_cntr_reg[9] (\rxd_mem_addr_cntr_reg[9] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_wrapper" *) 
module bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized0
   (D,
    rx_mac_aclk,
    AXI_STR_RXS_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    ADDRBWRADDR,
    \rx_client_rxs_dpmem_wr_data_d1_reg[31] ,
    axi_str_rxs_dpmem_wr_data,
    WEA,
    WEBWE);
  output [35:0]D;
  input rx_mac_aclk;
  input AXI_STR_RXS_ACLK;
  input rx_client_clk_enbl_d1;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [31:0]\rx_client_rxs_dpmem_wr_data_d1_reg[31] ;
  input [8:0]axi_str_rxs_dpmem_wr_data;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [8:0]ADDRBWRADDR;
  wire AXI_STR_RXS_ACLK;
  wire [35:0]D;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [8:0]axi_str_rxs_dpmem_wr_data;
  wire rx_client_clk_enbl_d1;
  wire [31:0]\rx_client_rxs_dpmem_wr_data_d1_reg[31] ;
  wire rx_mac_aclk;

  bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized0 \FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .axi_str_rxs_dpmem_wr_data(axi_str_rxs_dpmem_wr_data),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .\rx_client_rxs_dpmem_wr_data_d1_reg[31] (\rx_client_rxs_dpmem_wr_data_d1_reg[31] ),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_wrapper" *) 
module bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized1
   (\txd_1_reg[7] ,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    Tx_Client_TxD_2_Mem_En,
    Axi_Str_TxD_2_Mem_En,
    tx_reset,
    reset2axi_str_txd,
    Tx_Client_TxD_2_Mem_Addr,
    Axi_Str_TxD_2_Mem_Addr,
    Axi_Str_TxD_2_Mem_Din,
    Axi_Str_TxD_2_Mem_We);
  output [7:0]\txd_1_reg[7] ;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input Tx_Client_TxD_2_Mem_En;
  input Axi_Str_TxD_2_Mem_En;
  input tx_reset;
  input reset2axi_str_txd;
  input [11:0]Tx_Client_TxD_2_Mem_Addr;
  input [9:0]Axi_Str_TxD_2_Mem_Addr;
  input [35:0]Axi_Str_TxD_2_Mem_Din;
  input [0:0]Axi_Str_TxD_2_Mem_We;

  wire AXI_STR_TXD_ACLK;
  wire [9:0]Axi_Str_TxD_2_Mem_Addr;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire [0:0]Axi_Str_TxD_2_Mem_We;
  wire [11:0]Tx_Client_TxD_2_Mem_Addr;
  wire Tx_Client_TxD_2_Mem_En;
  wire reset2axi_str_txd;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [7:0]\txd_1_reg[7] ;

  bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized1 \FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Axi_Str_TxD_2_Mem_Addr(Axi_Str_TxD_2_Mem_Addr),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .Axi_Str_TxD_2_Mem_We(Axi_Str_TxD_2_Mem_We),
        .Tx_Client_TxD_2_Mem_Addr(Tx_Client_TxD_2_Mem_Addr),
        .Tx_Client_TxD_2_Mem_En(Tx_Client_TxD_2_Mem_En),
        .reset2axi_str_txd(reset2axi_str_txd),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txd_1_reg[7] (\txd_1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_wrapper" *) 
module bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized2
   (\end_addr_reg[11] ,
    \txc_rd_addr2_pntr_1_reg[9] ,
    S,
    \txc_rd_addr2_pntr_reg[0] ,
    tx_mac_aclk,
    AXI_STR_TXC_ACLK,
    Tx_Client_TxC_2_Mem_En,
    Axi_Str_TxC_2_Mem_En,
    tx_reset,
    sync_rst1_reg,
    Tx_Client_TxC_2_Mem_Addr,
    Axi_Str_TxC_2_Mem_Addr,
    Tx_Client_TxC_2_Mem_Din,
    Axi_Str_TxC_2_Mem_Din,
    WEA,
    Axi_Str_TxC_2_Mem_We,
    \txd_rd_pntr_1_reg[8] ,
    \txc_rd_addr2_pntr_1_reg[8] );
  output [11:0]\end_addr_reg[11] ;
  output [9:0]\txc_rd_addr2_pntr_1_reg[9] ;
  output [2:0]S;
  output [2:0]\txc_rd_addr2_pntr_reg[0] ;
  input tx_mac_aclk;
  input AXI_STR_TXC_ACLK;
  input Tx_Client_TxC_2_Mem_En;
  input Axi_Str_TxC_2_Mem_En;
  input tx_reset;
  input sync_rst1_reg;
  input [9:0]Tx_Client_TxC_2_Mem_Addr;
  input [9:0]Axi_Str_TxC_2_Mem_Addr;
  input [9:0]Tx_Client_TxC_2_Mem_Din;
  input [11:0]Axi_Str_TxC_2_Mem_Din;
  input [0:0]WEA;
  input Axi_Str_TxC_2_Mem_We;
  input [8:0]\txd_rd_pntr_1_reg[8] ;
  input [8:0]\txc_rd_addr2_pntr_1_reg[8] ;

  wire AXI_STR_TXC_ACLK;
  wire [9:0]Axi_Str_TxC_2_Mem_Addr;
  wire [11:0]Axi_Str_TxC_2_Mem_Din;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [2:0]S;
  wire [9:0]Tx_Client_TxC_2_Mem_Addr;
  wire [9:0]Tx_Client_TxC_2_Mem_Din;
  wire Tx_Client_TxC_2_Mem_En;
  wire [0:0]WEA;
  wire [11:0]\end_addr_reg[11] ;
  wire sync_rst1_reg;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [8:0]\txc_rd_addr2_pntr_1_reg[8] ;
  wire [9:0]\txc_rd_addr2_pntr_1_reg[9] ;
  wire [2:0]\txc_rd_addr2_pntr_reg[0] ;
  wire [8:0]\txd_rd_pntr_1_reg[8] ;

  bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized2 \FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN 
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .Axi_Str_TxC_2_Mem_Addr(Axi_Str_TxC_2_Mem_Addr),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxC_2_Mem_We(Axi_Str_TxC_2_Mem_We),
        .S(S),
        .Tx_Client_TxC_2_Mem_Addr(Tx_Client_TxC_2_Mem_Addr),
        .Tx_Client_TxC_2_Mem_Din(Tx_Client_TxC_2_Mem_Din),
        .Tx_Client_TxC_2_Mem_En(Tx_Client_TxC_2_Mem_En),
        .WEA(WEA),
        .\end_addr_reg[11] (\end_addr_reg[11] ),
        .sync_rst1_reg(sync_rst1_reg),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txc_rd_addr2_pntr_1_reg[8] (\txc_rd_addr2_pntr_1_reg[8] ),
        .\txc_rd_addr2_pntr_1_reg[9] (\txc_rd_addr2_pntr_1_reg[9] ),
        .\txc_rd_addr2_pntr_reg[0] (\txc_rd_addr2_pntr_reg[0] ),
        .\txd_rd_pntr_1_reg[8] (\txd_rd_pntr_1_reg[8] ));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module bd_929b_eth_buf_0_slave_attachment
   (BUS2IP_WrCE_reg_reg,
    BUS2IP_CS_reg_reg,
    BUS2IP_RdCE_reg_reg,
    start2_reg_0,
    S_AXI_BVALID,
    embedded_awaddr_reg_reg,
    S_AXI_AWREADY,
    S_AXI_WREADY,
    S_AXI_RVALID,
    S_AXI_RDATA,
    S_AXI_ARREADY,
    \BUS2IP_Addr_reg_reg[14] ,
    BUS2IP_WrCE_reg,
    Shim2IP_CS1,
    BUS2IP_RdCE_reg,
    S_AXI_ARVALID,
    S_AXI_ARADDR,
    S_AXI_AWADDR,
    S_AXI_AWVALID,
    embedded_awaddr_reg,
    S_AXI_2TEMAC_BVALID,
    S_AXI_2TEMAC_AWREADY,
    S_AXI_2TEMAC_WREADY,
    embedded_araddr_reg,
    S_AXI_2TEMAC_RVALID,
    S_AXI_2TEMAC_RDATA,
    S_AXI_2TEMAC_ARREADY,
    sync_rst1_reg,
    S_AXI_ACLK,
    Q,
    invalidRdReq,
    ip2shim_rd_ack,
    S_AXI_BREADY,
    S_AXI_RREADY,
    invalidWrReq,
    ip2shim_wr_ack,
    S_AXI_WVALID);
  output BUS2IP_WrCE_reg_reg;
  output BUS2IP_CS_reg_reg;
  output BUS2IP_RdCE_reg_reg;
  output start2_reg_0;
  output S_AXI_BVALID;
  output embedded_awaddr_reg_reg;
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output S_AXI_RVALID;
  output [31:0]S_AXI_RDATA;
  output S_AXI_ARREADY;
  output [15:0]\BUS2IP_Addr_reg_reg[14] ;
  input BUS2IP_WrCE_reg;
  input Shim2IP_CS1;
  input BUS2IP_RdCE_reg;
  input S_AXI_ARVALID;
  input [17:0]S_AXI_ARADDR;
  input [17:0]S_AXI_AWADDR;
  input S_AXI_AWVALID;
  input embedded_awaddr_reg;
  input S_AXI_2TEMAC_BVALID;
  input S_AXI_2TEMAC_AWREADY;
  input S_AXI_2TEMAC_WREADY;
  input embedded_araddr_reg;
  input S_AXI_2TEMAC_RVALID;
  input [31:0]S_AXI_2TEMAC_RDATA;
  input S_AXI_2TEMAC_ARREADY;
  input sync_rst1_reg;
  input S_AXI_ACLK;
  input [31:0]Q;
  input invalidRdReq;
  input ip2shim_rd_ack;
  input S_AXI_BREADY;
  input S_AXI_RREADY;
  input invalidWrReq;
  input ip2shim_wr_ack;
  input S_AXI_WVALID;

  wire [15:0]\BUS2IP_Addr_reg_reg[14] ;
  wire BUS2IP_CS_reg_reg;
  wire BUS2IP_RdCE_reg;
  wire BUS2IP_RdCE_reg_reg;
  wire BUS2IP_WrCE_reg;
  wire BUS2IP_WrCE_reg_reg;
  wire \INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_3_n_0 ;
  wire [6:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ;
  wire [31:0]Q;
  wire S_AXI_2EMBED_ARVALID;
  wire S_AXI_2TEMAC_ARREADY;
  wire S_AXI_2TEMAC_AWREADY;
  wire S_AXI_2TEMAC_BVALID;
  wire [31:0]S_AXI_2TEMAC_RDATA;
  wire S_AXI_2TEMAC_RVALID;
  wire S_AXI_2TEMAC_WREADY;
  wire S_AXI_ACLK;
  wire [17:0]S_AXI_ARADDR;
  wire S_AXI_ARREADY;
  wire S_AXI_ARREADY_INST_0_i_3_n_0;
  wire S_AXI_ARREADY_INST_0_i_4_n_0;
  wire S_AXI_ARREADY_INST_0_i_5_n_0;
  wire S_AXI_ARREADY_INST_0_i_6_n_0;
  wire S_AXI_ARVALID;
  wire [17:0]S_AXI_AWADDR;
  wire S_AXI_AWREADY;
  wire S_AXI_AWREADY_INST_0_i_3_n_0;
  wire S_AXI_AWREADY_INST_0_i_5_n_0;
  wire S_AXI_AWREADY_INST_0_i_6_n_0;
  wire S_AXI_AWREADY_INST_0_i_7_n_0;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire S_AXI_BVALID;
  wire [31:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire S_AXI_RVALID;
  wire S_AXI_WREADY;
  wire S_AXI_WVALID;
  wire Shim2IP_CS1;
  wire \bus2ip_addr_i[10]_i_1_n_0 ;
  wire \bus2ip_addr_i[11]_i_1_n_0 ;
  wire \bus2ip_addr_i[12]_i_1_n_0 ;
  wire \bus2ip_addr_i[13]_i_1_n_0 ;
  wire \bus2ip_addr_i[14]_i_1_n_0 ;
  wire \bus2ip_addr_i[15]_i_1_n_0 ;
  wire \bus2ip_addr_i[16]_i_1_n_0 ;
  wire \bus2ip_addr_i[17]_i_1_n_0 ;
  wire \bus2ip_addr_i[17]_i_2_n_0 ;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[4]_i_1_n_0 ;
  wire \bus2ip_addr_i[5]_i_1_n_0 ;
  wire \bus2ip_addr_i[6]_i_1_n_0 ;
  wire \bus2ip_addr_i[7]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire \bus2ip_addr_i[9]_i_1_n_0 ;
  wire bus2ip_rnw_i0;
  wire bus2ip_rnw_i06_out;
  wire bus2shim_r_nw;
  wire clear;
  wire embedded_araddr_reg;
  wire embedded_awaddr_reg;
  wire embedded_awaddr_reg_reg;
  wire invalidRdReq;
  wire invalidWrReq;
  wire ip2shim_rd_ack;
  wire ip2shim_wr_ack;
  wire is_read;
  wire is_read_i_1_n_0;
  wire is_write_i_1_n_0;
  wire is_write_reg_n_0;
  wire [1:0]p_0_out;
  wire p_5_in;
  wire [6:0]plusOp;
  wire rst;
  wire s_axi_arready_embed;
  wire s_axi_awready_embed;
  wire s_axi_bvalid_embed;
  wire s_axi_bvalid_i_i_1_n_0;
  wire [31:0]s_axi_rdata_embed;
  wire \s_axi_rdata_i[31]_i_1_n_0 ;
  wire s_axi_rvalid_embed;
  wire s_axi_rvalid_i_i_1_n_0;
  wire start2;
  wire start2_i_1_n_0;
  wire start2_reg_0;
  wire [1:0]state;
  wire state1__2;
  wire sync_rst1_reg;

  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .I5(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(clear));
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_3_n_0 ),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [5]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_3 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .O(\INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_3_n_0 ));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [5]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(plusOp[6]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [6]),
        .R(clear));
  bd_929b_eth_buf_0_address_decoder I_DECODER
       (.BUS2IP_CS_reg_reg(BUS2IP_CS_reg_reg),
        .BUS2IP_RdCE_reg(BUS2IP_RdCE_reg),
        .BUS2IP_RdCE_reg_reg(BUS2IP_RdCE_reg_reg),
        .BUS2IP_WrCE_reg(BUS2IP_WrCE_reg),
        .BUS2IP_WrCE_reg_reg(BUS2IP_WrCE_reg_reg),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .Shim2IP_CS1(Shim2IP_CS1),
        .bus2shim_r_nw(bus2shim_r_nw),
        .invalidRdReq(invalidRdReq),
        .invalidWrReq(invalidWrReq),
        .ip2shim_rd_ack(ip2shim_rd_ack),
        .ip2shim_wr_ack(ip2shim_wr_ack),
        .is_read(is_read),
        .is_write_reg(is_write_reg_n_0),
        .s_axi_arready_embed(s_axi_arready_embed),
        .s_axi_awready_embed(s_axi_awready_embed),
        .start2(start2),
        .sync_rst1_reg(sync_rst1_reg));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    S_AXI_ARREADY_INST_0
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_ARREADY),
        .I4(s_axi_arready_embed),
        .O(S_AXI_ARREADY));
  LUT3 #(
    .INIT(8'h45)) 
    S_AXI_ARREADY_INST_0_i_1
       (.I0(S_AXI_ARADDR[17]),
        .I1(S_AXI_ARADDR[16]),
        .I2(S_AXI_ARREADY_INST_0_i_3_n_0),
        .O(start2_reg_0));
  LUT6 #(
    .INIT(64'h666F666666FF6666)) 
    S_AXI_ARREADY_INST_0_i_3
       (.I0(S_AXI_ARADDR[15]),
        .I1(S_AXI_ARADDR[14]),
        .I2(S_AXI_ARADDR[4]),
        .I3(S_AXI_ARREADY_INST_0_i_4_n_0),
        .I4(S_AXI_ARREADY_INST_0_i_5_n_0),
        .I5(S_AXI_ARREADY_INST_0_i_6_n_0),
        .O(S_AXI_ARREADY_INST_0_i_3_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    S_AXI_ARREADY_INST_0_i_4
       (.I0(S_AXI_ARADDR[10]),
        .I1(S_AXI_ARADDR[11]),
        .I2(S_AXI_ARADDR[15]),
        .O(S_AXI_ARREADY_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    S_AXI_ARREADY_INST_0_i_5
       (.I0(S_AXI_ARADDR[7]),
        .I1(S_AXI_ARADDR[6]),
        .I2(S_AXI_ARADDR[8]),
        .I3(S_AXI_ARADDR[9]),
        .I4(S_AXI_ARADDR[13]),
        .I5(S_AXI_ARADDR[12]),
        .O(S_AXI_ARREADY_INST_0_i_5_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    S_AXI_ARREADY_INST_0_i_6
       (.I0(S_AXI_ARADDR[5]),
        .I1(S_AXI_ARADDR[0]),
        .I2(S_AXI_ARADDR[1]),
        .I3(S_AXI_ARADDR[3]),
        .I4(S_AXI_ARADDR[2]),
        .O(S_AXI_ARREADY_INST_0_i_6_n_0));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    S_AXI_AWREADY_INST_0
       (.I0(embedded_awaddr_reg_reg),
        .I1(S_AXI_AWVALID),
        .I2(embedded_awaddr_reg),
        .I3(S_AXI_2TEMAC_AWREADY),
        .I4(s_axi_awready_embed),
        .O(S_AXI_AWREADY));
  LUT3 #(
    .INIT(8'h45)) 
    S_AXI_AWREADY_INST_0_i_1
       (.I0(S_AXI_AWADDR[17]),
        .I1(S_AXI_AWADDR[16]),
        .I2(S_AXI_AWREADY_INST_0_i_3_n_0),
        .O(embedded_awaddr_reg_reg));
  LUT6 #(
    .INIT(64'h666F666666FF6666)) 
    S_AXI_AWREADY_INST_0_i_3
       (.I0(S_AXI_AWADDR[15]),
        .I1(S_AXI_AWADDR[14]),
        .I2(S_AXI_AWADDR[4]),
        .I3(S_AXI_AWREADY_INST_0_i_5_n_0),
        .I4(S_AXI_AWREADY_INST_0_i_6_n_0),
        .I5(S_AXI_AWREADY_INST_0_i_7_n_0),
        .O(S_AXI_AWREADY_INST_0_i_3_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    S_AXI_AWREADY_INST_0_i_5
       (.I0(S_AXI_AWADDR[10]),
        .I1(S_AXI_AWADDR[11]),
        .I2(S_AXI_AWADDR[15]),
        .O(S_AXI_AWREADY_INST_0_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    S_AXI_AWREADY_INST_0_i_6
       (.I0(S_AXI_AWADDR[7]),
        .I1(S_AXI_AWADDR[6]),
        .I2(S_AXI_AWADDR[8]),
        .I3(S_AXI_AWADDR[9]),
        .I4(S_AXI_AWADDR[13]),
        .I5(S_AXI_AWADDR[12]),
        .O(S_AXI_AWREADY_INST_0_i_6_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    S_AXI_AWREADY_INST_0_i_7
       (.I0(S_AXI_AWADDR[5]),
        .I1(S_AXI_AWADDR[0]),
        .I2(S_AXI_AWADDR[1]),
        .I3(S_AXI_AWADDR[3]),
        .I4(S_AXI_AWADDR[2]),
        .O(S_AXI_AWREADY_INST_0_i_7_n_0));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    S_AXI_BVALID_INST_0
       (.I0(embedded_awaddr_reg_reg),
        .I1(S_AXI_AWVALID),
        .I2(embedded_awaddr_reg),
        .I3(S_AXI_2TEMAC_BVALID),
        .I4(s_axi_bvalid_embed),
        .O(S_AXI_BVALID));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[0]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[0]),
        .I4(s_axi_rdata_embed[0]),
        .O(S_AXI_RDATA[0]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[10]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[10]),
        .I4(s_axi_rdata_embed[10]),
        .O(S_AXI_RDATA[10]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[11]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[11]),
        .I4(s_axi_rdata_embed[11]),
        .O(S_AXI_RDATA[11]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[12]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[12]),
        .I4(s_axi_rdata_embed[12]),
        .O(S_AXI_RDATA[12]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[13]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[13]),
        .I4(s_axi_rdata_embed[13]),
        .O(S_AXI_RDATA[13]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[14]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[14]),
        .I4(s_axi_rdata_embed[14]),
        .O(S_AXI_RDATA[14]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[15]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[15]),
        .I4(s_axi_rdata_embed[15]),
        .O(S_AXI_RDATA[15]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[16]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[16]),
        .I4(s_axi_rdata_embed[16]),
        .O(S_AXI_RDATA[16]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[17]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[17]),
        .I4(s_axi_rdata_embed[17]),
        .O(S_AXI_RDATA[17]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[18]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[18]),
        .I4(s_axi_rdata_embed[18]),
        .O(S_AXI_RDATA[18]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[19]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[19]),
        .I4(s_axi_rdata_embed[19]),
        .O(S_AXI_RDATA[19]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[1]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[1]),
        .I4(s_axi_rdata_embed[1]),
        .O(S_AXI_RDATA[1]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[20]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[20]),
        .I4(s_axi_rdata_embed[20]),
        .O(S_AXI_RDATA[20]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[21]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[21]),
        .I4(s_axi_rdata_embed[21]),
        .O(S_AXI_RDATA[21]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[22]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[22]),
        .I4(s_axi_rdata_embed[22]),
        .O(S_AXI_RDATA[22]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[23]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[23]),
        .I4(s_axi_rdata_embed[23]),
        .O(S_AXI_RDATA[23]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[24]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[24]),
        .I4(s_axi_rdata_embed[24]),
        .O(S_AXI_RDATA[24]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[25]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[25]),
        .I4(s_axi_rdata_embed[25]),
        .O(S_AXI_RDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[26]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[26]),
        .I4(s_axi_rdata_embed[26]),
        .O(S_AXI_RDATA[26]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[27]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[27]),
        .I4(s_axi_rdata_embed[27]),
        .O(S_AXI_RDATA[27]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[28]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[28]),
        .I4(s_axi_rdata_embed[28]),
        .O(S_AXI_RDATA[28]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[29]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[29]),
        .I4(s_axi_rdata_embed[29]),
        .O(S_AXI_RDATA[29]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[2]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[2]),
        .I4(s_axi_rdata_embed[2]),
        .O(S_AXI_RDATA[2]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[30]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[30]),
        .I4(s_axi_rdata_embed[30]),
        .O(S_AXI_RDATA[30]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[31]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[31]),
        .I4(s_axi_rdata_embed[31]),
        .O(S_AXI_RDATA[31]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[3]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[3]),
        .I4(s_axi_rdata_embed[3]),
        .O(S_AXI_RDATA[3]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[4]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[4]),
        .I4(s_axi_rdata_embed[4]),
        .O(S_AXI_RDATA[4]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[5]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[5]),
        .I4(s_axi_rdata_embed[5]),
        .O(S_AXI_RDATA[5]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[6]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[6]),
        .I4(s_axi_rdata_embed[6]),
        .O(S_AXI_RDATA[6]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[7]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[7]),
        .I4(s_axi_rdata_embed[7]),
        .O(S_AXI_RDATA[7]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[8]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[8]),
        .I4(s_axi_rdata_embed[8]),
        .O(S_AXI_RDATA[8]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    \S_AXI_RDATA[9]_INST_0 
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RDATA[9]),
        .I4(s_axi_rdata_embed[9]),
        .O(S_AXI_RDATA[9]));
  LUT5 #(
    .INIT(32'hFF748B00)) 
    S_AXI_RVALID_INST_0
       (.I0(start2_reg_0),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RVALID),
        .I4(s_axi_rvalid_embed),
        .O(S_AXI_RVALID));
  LUT5 #(
    .INIT(32'hFF8B7400)) 
    S_AXI_WREADY_INST_0
       (.I0(embedded_awaddr_reg_reg),
        .I1(S_AXI_AWVALID),
        .I2(embedded_awaddr_reg),
        .I3(s_axi_awready_embed),
        .I4(S_AXI_2TEMAC_WREADY),
        .O(S_AXI_WREADY));
  LUT6 #(
    .INIT(64'hFFFFFEFF01000000)) 
    \bus2ip_addr_i[10]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARADDR[10]),
        .I5(S_AXI_AWADDR[10]),
        .O(\bus2ip_addr_i[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF01000000)) 
    \bus2ip_addr_i[11]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARADDR[11]),
        .I5(S_AXI_AWADDR[11]),
        .O(\bus2ip_addr_i[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF01000000)) 
    \bus2ip_addr_i[12]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARADDR[12]),
        .I5(S_AXI_AWADDR[12]),
        .O(\bus2ip_addr_i[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF01000000)) 
    \bus2ip_addr_i[13]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARADDR[13]),
        .I5(S_AXI_AWADDR[13]),
        .O(\bus2ip_addr_i[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF01000000)) 
    \bus2ip_addr_i[14]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARADDR[14]),
        .I5(S_AXI_AWADDR[14]),
        .O(\bus2ip_addr_i[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF01000000)) 
    \bus2ip_addr_i[15]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARADDR[15]),
        .I5(S_AXI_AWADDR[15]),
        .O(\bus2ip_addr_i[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF01000000)) 
    \bus2ip_addr_i[16]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARADDR[16]),
        .I5(S_AXI_AWADDR[16]),
        .O(\bus2ip_addr_i[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \bus2ip_addr_i[17]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .I4(bus2ip_rnw_i0),
        .O(\bus2ip_addr_i[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF01000000)) 
    \bus2ip_addr_i[17]_i_2 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARADDR[17]),
        .I5(S_AXI_AWADDR[17]),
        .O(\bus2ip_addr_i[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF01000000)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARADDR[2]),
        .I5(S_AXI_AWADDR[2]),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF01000000)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARADDR[3]),
        .I5(S_AXI_AWADDR[3]),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF01000000)) 
    \bus2ip_addr_i[4]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARADDR[4]),
        .I5(S_AXI_AWADDR[4]),
        .O(\bus2ip_addr_i[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF01000000)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARADDR[5]),
        .I5(S_AXI_AWADDR[5]),
        .O(\bus2ip_addr_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF01000000)) 
    \bus2ip_addr_i[6]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARADDR[6]),
        .I5(S_AXI_AWADDR[6]),
        .O(\bus2ip_addr_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF01000000)) 
    \bus2ip_addr_i[7]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARADDR[7]),
        .I5(S_AXI_AWADDR[7]),
        .O(\bus2ip_addr_i[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF01000000)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARADDR[8]),
        .I5(S_AXI_AWADDR[8]),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF01000000)) 
    \bus2ip_addr_i[9]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .I4(S_AXI_ARADDR[9]),
        .I5(S_AXI_AWADDR[9]),
        .O(\bus2ip_addr_i[9]_i_1_n_0 ));
  FDRE \bus2ip_addr_i_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(\bus2ip_addr_i[17]_i_1_n_0 ),
        .D(\bus2ip_addr_i[10]_i_1_n_0 ),
        .Q(\BUS2IP_Addr_reg_reg[14] [8]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(\bus2ip_addr_i[17]_i_1_n_0 ),
        .D(\bus2ip_addr_i[11]_i_1_n_0 ),
        .Q(\BUS2IP_Addr_reg_reg[14] [9]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(\bus2ip_addr_i[17]_i_1_n_0 ),
        .D(\bus2ip_addr_i[12]_i_1_n_0 ),
        .Q(\BUS2IP_Addr_reg_reg[14] [10]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(\bus2ip_addr_i[17]_i_1_n_0 ),
        .D(\bus2ip_addr_i[13]_i_1_n_0 ),
        .Q(\BUS2IP_Addr_reg_reg[14] [11]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(\bus2ip_addr_i[17]_i_1_n_0 ),
        .D(\bus2ip_addr_i[14]_i_1_n_0 ),
        .Q(\BUS2IP_Addr_reg_reg[14] [12]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(\bus2ip_addr_i[17]_i_1_n_0 ),
        .D(\bus2ip_addr_i[15]_i_1_n_0 ),
        .Q(\BUS2IP_Addr_reg_reg[14] [13]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\bus2ip_addr_i[17]_i_1_n_0 ),
        .D(\bus2ip_addr_i[16]_i_1_n_0 ),
        .Q(\BUS2IP_Addr_reg_reg[14] [14]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\bus2ip_addr_i[17]_i_1_n_0 ),
        .D(\bus2ip_addr_i[17]_i_2_n_0 ),
        .Q(\BUS2IP_Addr_reg_reg[14] [15]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(\bus2ip_addr_i[17]_i_1_n_0 ),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(\BUS2IP_Addr_reg_reg[14] [0]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(\bus2ip_addr_i[17]_i_1_n_0 ),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(\BUS2IP_Addr_reg_reg[14] [1]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(\bus2ip_addr_i[17]_i_1_n_0 ),
        .D(\bus2ip_addr_i[4]_i_1_n_0 ),
        .Q(\BUS2IP_Addr_reg_reg[14] [2]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(\bus2ip_addr_i[17]_i_1_n_0 ),
        .D(\bus2ip_addr_i[5]_i_1_n_0 ),
        .Q(\BUS2IP_Addr_reg_reg[14] [3]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(\bus2ip_addr_i[17]_i_1_n_0 ),
        .D(\bus2ip_addr_i[6]_i_1_n_0 ),
        .Q(\BUS2IP_Addr_reg_reg[14] [4]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(\bus2ip_addr_i[17]_i_1_n_0 ),
        .D(\bus2ip_addr_i[7]_i_1_n_0 ),
        .Q(\BUS2IP_Addr_reg_reg[14] [5]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(\bus2ip_addr_i[17]_i_1_n_0 ),
        .D(\bus2ip_addr_i[8]_i_1_n_0 ),
        .Q(\BUS2IP_Addr_reg_reg[14] [6]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(\bus2ip_addr_i[17]_i_1_n_0 ),
        .D(\bus2ip_addr_i[9]_i_1_n_0 ),
        .Q(\BUS2IP_Addr_reg_reg[14] [7]),
        .R(rst));
  LUT4 #(
    .INIT(16'h0100)) 
    bus2ip_rnw_i_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .O(bus2ip_rnw_i06_out));
  FDRE bus2ip_rnw_i_reg
       (.C(S_AXI_ACLK),
        .CE(\bus2ip_addr_i[17]_i_1_n_0 ),
        .D(bus2ip_rnw_i06_out),
        .Q(bus2shim_r_nw),
        .R(rst));
  LUT5 #(
    .INIT(32'h3FFA000A)) 
    is_read_i_1
       (.I0(S_AXI_2EMBED_ARVALID),
        .I1(state1__2),
        .I2(state[0]),
        .I3(state[1]),
        .I4(is_read),
        .O(is_read_i_1_n_0));
  FDRE is_read_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read),
        .R(rst));
  LUT6 #(
    .INIT(64'h0FFFFF4400000044)) 
    is_write_i_1
       (.I0(S_AXI_2EMBED_ARVALID),
        .I1(p_5_in),
        .I2(state1__2),
        .I3(state[0]),
        .I4(state[1]),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  FDRE is_write_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(rst));
  FDRE rst_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sync_rst1_reg),
        .Q(rst),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(s_axi_awready_embed),
        .I1(state[1]),
        .I2(state[0]),
        .I3(S_AXI_BREADY),
        .I4(s_axi_bvalid_embed),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_embed),
        .R(rst));
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata_i[31]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\s_axi_rdata_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[0]),
        .Q(s_axi_rdata_embed[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[10]),
        .Q(s_axi_rdata_embed[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[11]),
        .Q(s_axi_rdata_embed[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[12]),
        .Q(s_axi_rdata_embed[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[13]),
        .Q(s_axi_rdata_embed[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[14]),
        .Q(s_axi_rdata_embed[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[15]),
        .Q(s_axi_rdata_embed[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[16]),
        .Q(s_axi_rdata_embed[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[17]),
        .Q(s_axi_rdata_embed[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[18]),
        .Q(s_axi_rdata_embed[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[19]),
        .Q(s_axi_rdata_embed[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[1]),
        .Q(s_axi_rdata_embed[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[20]),
        .Q(s_axi_rdata_embed[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[21]),
        .Q(s_axi_rdata_embed[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[22]),
        .Q(s_axi_rdata_embed[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[23]),
        .Q(s_axi_rdata_embed[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[24]),
        .Q(s_axi_rdata_embed[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[25]),
        .Q(s_axi_rdata_embed[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[26]),
        .Q(s_axi_rdata_embed[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[27]),
        .Q(s_axi_rdata_embed[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[28]),
        .Q(s_axi_rdata_embed[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[29]),
        .Q(s_axi_rdata_embed[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[2]),
        .Q(s_axi_rdata_embed[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[30]),
        .Q(s_axi_rdata_embed[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[31]),
        .Q(s_axi_rdata_embed[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[3]),
        .Q(s_axi_rdata_embed[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[4]),
        .Q(s_axi_rdata_embed[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[5]),
        .Q(s_axi_rdata_embed[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[6]),
        .Q(s_axi_rdata_embed[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[7]),
        .Q(s_axi_rdata_embed[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[8]),
        .Q(s_axi_rdata_embed[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(Q[9]),
        .Q(s_axi_rdata_embed[9]),
        .R(rst));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(s_axi_arready_embed),
        .I1(state[0]),
        .I2(state[1]),
        .I3(S_AXI_RREADY),
        .I4(s_axi_rvalid_embed),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_embed),
        .R(rst));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    start2_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(start2_reg_0),
        .I3(S_AXI_ARVALID),
        .I4(bus2ip_rnw_i0),
        .O(start2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    start2_i_2
       (.I0(state[0]),
        .I1(state[1]),
        .I2(S_AXI_WVALID),
        .I3(S_AXI_AWVALID),
        .I4(embedded_awaddr_reg_reg),
        .O(bus2ip_rnw_i0));
  FDRE start2_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(rst));
  LUT5 #(
    .INIT(32'h77FC44FC)) 
    \state[0]_i_1 
       (.I0(state1__2),
        .I1(state[0]),
        .I2(S_AXI_2EMBED_ARVALID),
        .I3(state[1]),
        .I4(s_axi_awready_embed),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h55FFFF0C5500FF0C)) 
    \state[1]_i_1 
       (.I0(state1__2),
        .I1(p_5_in),
        .I2(S_AXI_2EMBED_ARVALID),
        .I3(state[1]),
        .I4(state[0]),
        .I5(s_axi_arready_embed),
        .O(p_0_out[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[1]_i_2 
       (.I0(S_AXI_BREADY),
        .I1(s_axi_bvalid_embed),
        .I2(S_AXI_RREADY),
        .I3(s_axi_rvalid_embed),
        .O(state1__2));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[1]_i_3 
       (.I0(embedded_awaddr_reg_reg),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_WVALID),
        .O(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[1]_i_4 
       (.I0(S_AXI_ARVALID),
        .I1(start2_reg_0),
        .O(S_AXI_2EMBED_ARVALID));
  FDRE \state_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(state[0]),
        .R(rst));
  FDRE \state_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(state[1]),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "actv_hi_pulse_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_pulse_clk_cross
   (ClkBSignalOut,
    sync_rst1_reg,
    S_AXI_ACLK,
    RESET2RX_CLIENT,
    rxclclk_frame_received_intrpt,
    rx_mac_aclk);
  output ClkBSignalOut;
  input sync_rst1_reg;
  input S_AXI_ACLK;
  input RESET2RX_CLIENT;
  input rxclclk_frame_received_intrpt;
  input rx_mac_aclk;

  wire ClkASignalInReg;
  wire ClkASignalToggle;
  wire ClkASignalToggleSync;
  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggle_i_1__0_n_0;
  wire ClkBSignalOut;
  wire RESET2RX_CLIENT;
  wire S_AXI_ACLK;
  wire data_sync_n_0;
  wire rx_mac_aclk;
  wire rxclclk_frame_received_intrpt;
  wire sync_rst1_reg;

  FDRE ClkASignalInReg_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rxclclk_frame_received_intrpt),
        .Q(ClkASignalInReg),
        .R(RESET2RX_CLIENT));
  FDRE ClkASignalToggleSyncReg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(ClkASignalToggleSync),
        .Q(ClkASignalToggleSyncReg),
        .R(sync_rst1_reg));
  LUT3 #(
    .INIT(8'hB4)) 
    ClkASignalToggle_i_1__0
       (.I0(ClkASignalInReg),
        .I1(rxclclk_frame_received_intrpt),
        .I2(ClkASignalToggle),
        .O(ClkASignalToggle_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ClkASignalToggle_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(ClkASignalToggle_i_1__0_n_0),
        .Q(ClkASignalToggle),
        .R(RESET2RX_CLIENT));
  FDRE ClkBSignalOut_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync_n_0),
        .Q(ClkBSignalOut),
        .R(sync_rst1_reg));
  bd_929b_eth_buf_0_sync_block_34 data_sync
       (.ClkASignalToggleSyncReg(ClkASignalToggleSyncReg),
        .ClkBSignalOut_reg(data_sync_n_0),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_in(ClkASignalToggle),
        .data_out(ClkASignalToggleSync),
        .sync_rst1_reg(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "actv_hi_pulse_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_16
   (axiclk_frame_rejected_intrpt,
    sync_rst1_reg,
    S_AXI_ACLK,
    RESET2RX_CLIENT,
    rxclclk_frame_rejected_intrpt,
    rx_mac_aclk);
  output axiclk_frame_rejected_intrpt;
  input sync_rst1_reg;
  input S_AXI_ACLK;
  input RESET2RX_CLIENT;
  input rxclclk_frame_rejected_intrpt;
  input rx_mac_aclk;

  wire ClkASignalInReg;
  wire ClkASignalToggle;
  wire ClkASignalToggleSync;
  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggle_i_1_n_0;
  wire RESET2RX_CLIENT;
  wire S_AXI_ACLK;
  wire axiclk_frame_rejected_intrpt;
  wire data_sync_n_0;
  wire rx_mac_aclk;
  wire rxclclk_frame_rejected_intrpt;
  wire sync_rst1_reg;

  FDRE ClkASignalInReg_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rxclclk_frame_rejected_intrpt),
        .Q(ClkASignalInReg),
        .R(RESET2RX_CLIENT));
  FDRE ClkASignalToggleSyncReg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(ClkASignalToggleSync),
        .Q(ClkASignalToggleSyncReg),
        .R(sync_rst1_reg));
  LUT3 #(
    .INIT(8'hB4)) 
    ClkASignalToggle_i_1
       (.I0(ClkASignalInReg),
        .I1(rxclclk_frame_rejected_intrpt),
        .I2(ClkASignalToggle),
        .O(ClkASignalToggle_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ClkASignalToggle_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(ClkASignalToggle_i_1_n_0),
        .Q(ClkASignalToggle),
        .R(RESET2RX_CLIENT));
  FDRE ClkBSignalOut_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync_n_0),
        .Q(axiclk_frame_rejected_intrpt),
        .R(sync_rst1_reg));
  bd_929b_eth_buf_0_sync_block_33 data_sync
       (.ClkASignalToggleSyncReg(ClkASignalToggleSyncReg),
        .ClkBSignalOut_reg(data_sync_n_0),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_in(ClkASignalToggle),
        .data_out(ClkASignalToggleSync),
        .sync_rst1_reg(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "actv_hi_pulse_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_17
   (axiclk_buffer_mem_overflow_intrpt,
    ClkASignalInReg,
    data_in,
    sync_rst1_reg,
    S_AXI_ACLK,
    RESET2RX_CLIENT,
    rxclclk_buffer_mem_overflow_intrpt,
    rx_mac_aclk,
    ClkASignalInReg_reg_0);
  output axiclk_buffer_mem_overflow_intrpt;
  output ClkASignalInReg;
  output data_in;
  input sync_rst1_reg;
  input S_AXI_ACLK;
  input RESET2RX_CLIENT;
  input rxclclk_buffer_mem_overflow_intrpt;
  input rx_mac_aclk;
  input ClkASignalInReg_reg_0;

  wire ClkASignalInReg;
  wire ClkASignalInReg_reg_0;
  wire ClkASignalToggleSync;
  wire ClkASignalToggleSyncReg;
  wire RESET2RX_CLIENT;
  wire S_AXI_ACLK;
  wire axiclk_buffer_mem_overflow_intrpt;
  wire data_in;
  wire data_sync_n_0;
  wire rx_mac_aclk;
  wire rxclclk_buffer_mem_overflow_intrpt;
  wire sync_rst1_reg;

  FDRE ClkASignalInReg_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rxclclk_buffer_mem_overflow_intrpt),
        .Q(ClkASignalInReg),
        .R(RESET2RX_CLIENT));
  FDRE ClkASignalToggleSyncReg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(ClkASignalToggleSync),
        .Q(ClkASignalToggleSyncReg),
        .R(sync_rst1_reg));
  FDRE #(
    .INIT(1'b0)) 
    ClkASignalToggle_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(ClkASignalInReg_reg_0),
        .Q(data_in),
        .R(RESET2RX_CLIENT));
  FDRE ClkBSignalOut_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync_n_0),
        .Q(axiclk_buffer_mem_overflow_intrpt),
        .R(sync_rst1_reg));
  bd_929b_eth_buf_0_sync_block_32 data_sync
       (.ClkASignalToggleSyncReg(ClkASignalToggleSyncReg),
        .ClkBSignalOut_reg(data_sync_n_0),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_in(data_in),
        .data_out(ClkASignalToggleSync),
        .sync_rst1_reg(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "actv_hi_pulse_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_21
   (EMAC_CLIENT_AUTONEG_INT_CROSS,
    sync_rst1_reg,
    S_AXI_ACLK,
    RESET2TX_CLIENT,
    EMAC_CLIENT_AUTONEG_INT,
    tx_mac_aclk);
  output EMAC_CLIENT_AUTONEG_INT_CROSS;
  input sync_rst1_reg;
  input S_AXI_ACLK;
  input RESET2TX_CLIENT;
  input EMAC_CLIENT_AUTONEG_INT;
  input tx_mac_aclk;

  wire ClkASignalInReg;
  wire ClkASignalToggle;
  wire ClkASignalToggleSync;
  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggle_i_1__3_n_0;
  wire EMAC_CLIENT_AUTONEG_INT;
  wire EMAC_CLIENT_AUTONEG_INT_CROSS;
  wire RESET2TX_CLIENT;
  wire S_AXI_ACLK;
  wire data_sync_n_0;
  wire sync_rst1_reg;
  wire tx_mac_aclk;

  FDRE ClkASignalInReg_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(EMAC_CLIENT_AUTONEG_INT),
        .Q(ClkASignalInReg),
        .R(RESET2TX_CLIENT));
  FDRE ClkASignalToggleSyncReg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(ClkASignalToggleSync),
        .Q(ClkASignalToggleSyncReg),
        .R(sync_rst1_reg));
  LUT3 #(
    .INIT(8'hB4)) 
    ClkASignalToggle_i_1__3
       (.I0(ClkASignalInReg),
        .I1(EMAC_CLIENT_AUTONEG_INT),
        .I2(ClkASignalToggle),
        .O(ClkASignalToggle_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ClkASignalToggle_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(ClkASignalToggle_i_1__3_n_0),
        .Q(ClkASignalToggle),
        .R(RESET2TX_CLIENT));
  FDRE ClkBSignalOut_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync_n_0),
        .Q(EMAC_CLIENT_AUTONEG_INT_CROSS),
        .R(sync_rst1_reg));
  bd_929b_eth_buf_0_sync_block_31 data_sync
       (.ClkASignalToggleSyncReg(ClkASignalToggleSyncReg),
        .ClkBSignalOut_reg(data_sync_n_0),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_in(ClkASignalToggle),
        .data_out(ClkASignalToggleSync),
        .sync_rst1_reg(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "actv_hi_pulse_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_22
   (tx_cmplt_cross,
    sync_rst1_reg,
    S_AXI_ACLK,
    RESET2TX_CLIENT,
    tx_cmplt,
    tx_mac_aclk);
  output tx_cmplt_cross;
  input sync_rst1_reg;
  input S_AXI_ACLK;
  input RESET2TX_CLIENT;
  input tx_cmplt;
  input tx_mac_aclk;

  wire ClkASignalInReg;
  wire ClkASignalToggle;
  wire ClkASignalToggleSync;
  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggle_i_1__4_n_0;
  wire RESET2TX_CLIENT;
  wire S_AXI_ACLK;
  wire data_sync_n_0;
  wire sync_rst1_reg;
  wire tx_cmplt;
  wire tx_cmplt_cross;
  wire tx_mac_aclk;

  FDRE ClkASignalInReg_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(tx_cmplt),
        .Q(ClkASignalInReg),
        .R(RESET2TX_CLIENT));
  FDRE ClkASignalToggleSyncReg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(ClkASignalToggleSync),
        .Q(ClkASignalToggleSyncReg),
        .R(sync_rst1_reg));
  LUT3 #(
    .INIT(8'hB4)) 
    ClkASignalToggle_i_1__4
       (.I0(ClkASignalInReg),
        .I1(tx_cmplt),
        .I2(ClkASignalToggle),
        .O(ClkASignalToggle_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ClkASignalToggle_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(ClkASignalToggle_i_1__4_n_0),
        .Q(ClkASignalToggle),
        .R(RESET2TX_CLIENT));
  FDRE ClkBSignalOut_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync_n_0),
        .Q(tx_cmplt_cross),
        .R(sync_rst1_reg));
  bd_929b_eth_buf_0_sync_block_30 data_sync
       (.ClkASignalToggleSyncReg(ClkASignalToggleSyncReg),
        .ClkBSignalOut_reg(data_sync_n_0),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_in(ClkASignalToggle),
        .data_out(ClkASignalToggleSync),
        .sync_rst1_reg(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "actv_hi_pulse_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_25
   (sample_rx_mac_config,
    ClkASignalToggle_reg_0,
    rx_mac_aclk,
    sample_config,
    S_AXI_ACLK,
    data_in);
  output sample_rx_mac_config;
  output ClkASignalToggle_reg_0;
  input rx_mac_aclk;
  input sample_config;
  input S_AXI_ACLK;
  input data_in;

  wire ClkASignalToggle;
  wire ClkASignalToggleSync;
  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggle_i_1__6_n_0;
  wire ClkASignalToggle_reg_0;
  wire S_AXI_ACLK;
  wire data_in;
  wire data_sync_n_0;
  wire \gen_sample_axi_str_config/ClkASignalInReg ;
  wire rx_mac_aclk;
  wire sample_config;
  wire sample_rx_mac_config;

  FDRE ClkASignalInReg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sample_config),
        .Q(\gen_sample_axi_str_config/ClkASignalInReg ),
        .R(1'b0));
  FDRE ClkASignalToggleSyncReg_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(ClkASignalToggleSync),
        .Q(ClkASignalToggleSyncReg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    ClkASignalToggle_i_1__5
       (.I0(\gen_sample_axi_str_config/ClkASignalInReg ),
        .I1(sample_config),
        .I2(data_in),
        .O(ClkASignalToggle_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    ClkASignalToggle_i_1__6
       (.I0(\gen_sample_axi_str_config/ClkASignalInReg ),
        .I1(sample_config),
        .I2(ClkASignalToggle),
        .O(ClkASignalToggle_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ClkASignalToggle_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(ClkASignalToggle_i_1__6_n_0),
        .Q(ClkASignalToggle),
        .R(1'b0));
  FDRE ClkBSignalOut_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync_n_0),
        .Q(sample_rx_mac_config),
        .R(1'b0));
  bd_929b_eth_buf_0_sync_block_28 data_sync
       (.ClkASignalToggleSyncReg(ClkASignalToggleSyncReg),
        .ClkBSignalOut_reg(data_sync_n_0),
        .data_in(ClkASignalToggle),
        .data_out(ClkASignalToggleSync),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "actv_hi_pulse_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_26
   (sample_tx_mac_config,
    data_in,
    tx_mac_aclk,
    ClkASignalInReg_reg,
    S_AXI_ACLK);
  output sample_tx_mac_config;
  output data_in;
  input tx_mac_aclk;
  input ClkASignalInReg_reg;
  input S_AXI_ACLK;

  wire ClkASignalInReg_reg;
  wire ClkASignalToggleSync;
  wire ClkASignalToggleSyncReg;
  wire S_AXI_ACLK;
  wire data_in;
  wire data_sync_n_0;
  wire sample_tx_mac_config;
  wire tx_mac_aclk;

  FDRE ClkASignalToggleSyncReg_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(ClkASignalToggleSync),
        .Q(ClkASignalToggleSyncReg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ClkASignalToggle_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(ClkASignalInReg_reg),
        .Q(data_in),
        .R(1'b0));
  FDRE ClkBSignalOut_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync_n_0),
        .Q(sample_tx_mac_config),
        .R(1'b0));
  bd_929b_eth_buf_0_sync_block_27 data_sync
       (.ClkASignalToggleSyncReg(ClkASignalToggleSyncReg),
        .ClkBSignalOut_reg(data_sync_n_0),
        .data_in(data_in),
        .data_out(ClkASignalToggleSync),
        .tx_mac_aclk(tx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_reset_clk_cross
   (tx_init_in_prog_cross,
    AXI_STR_TXC_ACLK,
    RESET2TX_CLIENT,
    tx_mac_aclk,
    ClkARst);
  output tx_init_in_prog_cross;
  input AXI_STR_TXC_ACLK;
  input RESET2TX_CLIENT;
  input tx_mac_aclk;
  input ClkARst;

  wire AXI_STR_TXC_ACLK;
  wire ClkARst;
  wire RESET2TX_CLIENT;
  wire tx_init_in_prog_cross;
  wire tx_mac_aclk;

  bd_929b_eth_buf_0_sync_reset_98 ClkA_reset_inst
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .ClkARst(ClkARst),
        .RESET2TX_CLIENT(RESET2TX_CLIENT));
  bd_929b_eth_buf_0_sync_reset_99 ClkB_reset_inst
       (.ClkARst(ClkARst),
        .RESET2TX_CLIENT(RESET2TX_CLIENT),
        .tx_init_in_prog_cross(tx_init_in_prog_cross),
        .tx_mac_aclk(tx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_reset_clk_cross_60
   (out,
    \GEN_NonUScale.PHY_RESET_CMPLTE_reg ,
    \GEN_NonUScale.PHY_RESET_N_reg ,
    S_AXI_ACLK,
    GTX_CLK,
    ClkARst,
    S_AXI_ARESETN,
    phyResetCntEnable,
    \GEN_NonUScale.phy_reset_count_reg[8] ,
    \GEN_NonUScale.phy_reset_count_reg ,
    data_in,
    PHY_RST_N);
  output out;
  output \GEN_NonUScale.PHY_RESET_CMPLTE_reg ;
  output \GEN_NonUScale.PHY_RESET_N_reg ;
  input S_AXI_ACLK;
  input GTX_CLK;
  input ClkARst;
  input S_AXI_ARESETN;
  input phyResetCntEnable;
  input \GEN_NonUScale.phy_reset_count_reg[8] ;
  input [1:0]\GEN_NonUScale.phy_reset_count_reg ;
  input data_in;
  input PHY_RST_N;

  wire ClkARst;
  wire \GEN_NonUScale.PHY_RESET_CMPLTE_reg ;
  wire \GEN_NonUScale.PHY_RESET_N_reg ;
  wire [1:0]\GEN_NonUScale.phy_reset_count_reg ;
  wire \GEN_NonUScale.phy_reset_count_reg[8] ;
  wire GTX_CLK;
  wire PHY_RST_N;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  wire data_in;
  wire out;
  wire phyResetCntEnable;

  bd_929b_eth_buf_0_sync_reset_96 ClkA_reset_inst
       (.S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN));
  bd_929b_eth_buf_0_sync_reset_97 ClkB_reset_inst
       (.ClkARst(ClkARst),
        .\GEN_NonUScale.PHY_RESET_CMPLTE_reg (\GEN_NonUScale.PHY_RESET_CMPLTE_reg ),
        .\GEN_NonUScale.PHY_RESET_N_reg (\GEN_NonUScale.PHY_RESET_N_reg ),
        .\GEN_NonUScale.phy_reset_count_reg (\GEN_NonUScale.phy_reset_count_reg ),
        .\GEN_NonUScale.phy_reset_count_reg[8] (\GEN_NonUScale.phy_reset_count_reg[8] ),
        .GTX_CLK(GTX_CLK),
        .PHY_RST_N(PHY_RST_N),
        .data_in(data_in),
        .out(out),
        .phyResetCntEnable(phyResetCntEnable));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_reset_clk_cross_61
   (RESET2RX_CLIENT,
    \ClkBAxiEthBClkCrsBusOut_reg[15] ,
    S_AXI_ACLK,
    rx_mac_aclk,
    sync_rst1_reg,
    sample_rx_mac_config);
  output RESET2RX_CLIENT;
  output [0:0]\ClkBAxiEthBClkCrsBusOut_reg[15] ;
  input S_AXI_ACLK;
  input rx_mac_aclk;
  input sync_rst1_reg;
  input sample_rx_mac_config;

  wire [0:0]\ClkBAxiEthBClkCrsBusOut_reg[15] ;
  wire RESET2RX_CLIENT;
  wire S_AXI_ACLK;
  wire rx_mac_aclk;
  wire sample_rx_mac_config;
  wire sync_rst1_reg;

  bd_929b_eth_buf_0_sync_reset_94 ClkA_reset_inst
       (.S_AXI_ACLK(S_AXI_ACLK),
        .sync_rst1_reg_0(sync_rst1_reg));
  bd_929b_eth_buf_0_sync_reset_95 ClkB_reset_inst
       (.\ClkBAxiEthBClkCrsBusOut_reg[15] (\ClkBAxiEthBClkCrsBusOut_reg[15] ),
        .RESET2RX_CLIENT(RESET2RX_CLIENT),
        .rx_mac_aclk(rx_mac_aclk),
        .sample_rx_mac_config(sample_rx_mac_config),
        .sync_rst1_reg_0(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_reset_clk_cross_62
   (out,
    \FSM_sequential_rxd_axistream_current_state_reg[0] ,
    RESET2TEMACn,
    S_AXI_ACLK,
    ClkBRst0_in,
    AXI_STR_RXD_ACLK,
    ClkARst,
    sync_rst1_reg,
    S_AXI_ARESETN,
    sync_rst1_reg_0,
    sync_rst1_reg_1,
    AXI_STR_RXD_ARESETN);
  output out;
  output \FSM_sequential_rxd_axistream_current_state_reg[0] ;
  output RESET2TEMACn;
  input S_AXI_ACLK;
  input ClkBRst0_in;
  input AXI_STR_RXD_ACLK;
  input ClkARst;
  input sync_rst1_reg;
  input S_AXI_ARESETN;
  input sync_rst1_reg_0;
  input sync_rst1_reg_1;
  input AXI_STR_RXD_ARESETN;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire ClkARst;
  wire ClkBRst0_in;
  wire \FSM_sequential_rxd_axistream_current_state_reg[0] ;
  wire RESET2TEMACn;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  wire out;
  wire sync_rst1_reg;
  wire sync_rst1_reg_0;
  wire sync_rst1_reg_1;

  bd_929b_eth_buf_0_sync_reset_92 ClkA_reset_inst
       (.ClkBRst0_in(ClkBRst0_in),
        .RESET2TEMACn(RESET2TEMACn),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .out(out),
        .sync_rst1_reg_0(sync_rst1_reg),
        .sync_rst1_reg_1(sync_rst1_reg_0),
        .sync_rst1_reg_2(sync_rst1_reg_1));
  bd_929b_eth_buf_0_sync_reset_93 ClkB_reset_inst
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .ClkARst(ClkARst),
        .\FSM_sequential_rxd_axistream_current_state_reg[0] (\FSM_sequential_rxd_axistream_current_state_reg[0] ));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_reset_clk_cross_63
   (out,
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ,
    ClkARst,
    S_AXI_ACLK,
    ClkBRst,
    AXI_STR_RXS_ACLK,
    S_AXI_ARESETN,
    AXI_STR_RXS_ARESETN);
  output out;
  output \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ;
  output ClkARst;
  input S_AXI_ACLK;
  input ClkBRst;
  input AXI_STR_RXS_ACLK;
  input S_AXI_ARESETN;
  input AXI_STR_RXS_ARESETN;

  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire ClkARst;
  wire ClkBRst;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  wire out;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ;

  bd_929b_eth_buf_0_sync_reset_90 ClkA_reset_inst
       (.ClkBRst(ClkBRst),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .out(out));
  bd_929b_eth_buf_0_sync_reset_91 ClkB_reset_inst
       (.AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .async_rst4_reg_0(ClkARst),
        .\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] (\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_reset_clk_cross_64
   (RESET2TX_CLIENT,
    E,
    S_AXI_ACLK,
    tx_mac_aclk,
    sync_rst1_reg,
    sample_tx_mac_config);
  output RESET2TX_CLIENT;
  output [0:0]E;
  input S_AXI_ACLK;
  input tx_mac_aclk;
  input sync_rst1_reg;
  input sample_tx_mac_config;

  wire [0:0]E;
  wire RESET2TX_CLIENT;
  wire S_AXI_ACLK;
  wire sample_tx_mac_config;
  wire sync_rst1_reg;
  wire tx_mac_aclk;

  bd_929b_eth_buf_0_sync_reset_88 ClkA_reset_inst
       (.S_AXI_ACLK(S_AXI_ACLK),
        .sync_rst1_reg_0(sync_rst1_reg));
  bd_929b_eth_buf_0_sync_reset_89 ClkB_reset_inst
       (.E(E),
        .RESET2TX_CLIENT(RESET2TX_CLIENT),
        .sample_tx_mac_config(sample_tx_mac_config),
        .sync_rst1_reg_0(sync_rst1_reg),
        .tx_mac_aclk(tx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_reset_clk_cross_65
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    RESET2PCSPMA,
    S_AXI_ACLK,
    ClkBRst1_in,
    AXI_STR_TXC_ACLK,
    ClkARst,
    S_AXI_ARESETN,
    AXI_STR_TXC_ARESETN,
    sync_rst1_reg,
    sync_rst1_reg_0,
    sync_rst1_reg_1);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output RESET2PCSPMA;
  input S_AXI_ACLK;
  input ClkBRst1_in;
  input AXI_STR_TXC_ACLK;
  input ClkARst;
  input S_AXI_ARESETN;
  input AXI_STR_TXC_ARESETN;
  input sync_rst1_reg;
  input sync_rst1_reg_0;
  input sync_rst1_reg_1;

  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire ClkARst;
  wire ClkBRst1_in;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire RESET2PCSPMA;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  wire out;
  wire sync_rst1_reg;
  wire sync_rst1_reg_0;
  wire sync_rst1_reg_1;

  bd_929b_eth_buf_0_sync_reset_86 ClkA_reset_inst
       (.ClkBRst1_in(ClkBRst1_in),
        .RESET2PCSPMA(RESET2PCSPMA),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .out(out),
        .sync_rst1_reg_0(sync_rst1_reg),
        .sync_rst1_reg_1(sync_rst1_reg_0),
        .sync_rst1_reg_2(sync_rst1_reg_1));
  bd_929b_eth_buf_0_sync_reset_87 ClkB_reset_inst
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .ClkARst(ClkARst),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_reset_clk_cross_66
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    S_AXI_ACLK,
    ClkBRst2_in,
    AXI_STR_TXD_ACLK,
    ClkARst,
    S_AXI_ARESETN,
    AXI_STR_TXD_ARESETN);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input S_AXI_ACLK;
  input ClkBRst2_in;
  input AXI_STR_TXD_ACLK;
  input ClkARst;
  input S_AXI_ARESETN;
  input AXI_STR_TXD_ARESETN;

  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire ClkARst;
  wire ClkBRst2_in;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  wire out;

  bd_929b_eth_buf_0_sync_reset_84 ClkA_reset_inst
       (.ClkBRst2_in(ClkBRst2_in),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .out(out));
  bd_929b_eth_buf_0_sync_reset_85 ClkB_reset_inst
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .ClkARst(ClkARst),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_reset_clk_cross_67
   (out,
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ,
    ClkBRst,
    ClkBRst0_in,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXS_ACLK,
    AXI_STR_RXD_ARESETN,
    AXI_STR_RXS_ARESETN);
  output out;
  output \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ;
  output ClkBRst;
  output ClkBRst0_in;
  input AXI_STR_RXD_ACLK;
  input AXI_STR_RXS_ACLK;
  input AXI_STR_RXD_ARESETN;
  input AXI_STR_RXS_ARESETN;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire ClkBRst;
  wire ClkBRst0_in;
  wire out;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ;

  bd_929b_eth_buf_0_sync_reset_82 ClkA_reset_inst
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .async_rst4_reg_0(ClkBRst),
        .out(out));
  bd_929b_eth_buf_0_sync_reset_83 ClkB_reset_inst
       (.AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .async_rst4_reg_0(ClkBRst0_in),
        .\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] (\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_reset_clk_cross_68
   (out,
    \gpr1.dout_i_reg[35] ,
    ram_rd_en_temp__0,
    reset2axi_str_rxd,
    AXI_STR_TXC_ACLK,
    ClkBRst0_in,
    AXI_STR_RXD_ACLK,
    ClkBRst1_in,
    AXI_STR_RXD_READY,
    \gpregsm1.user_valid_reg ,
    AXI_STR_TXC_ARESETN,
    AXI_STR_RXD_ARESETN,
    sync_rst1_reg,
    sync_rst1_reg_0,
    sync_rst1_reg_1);
  output out;
  output \gpr1.dout_i_reg[35] ;
  output ram_rd_en_temp__0;
  output reset2axi_str_rxd;
  input AXI_STR_TXC_ACLK;
  input ClkBRst0_in;
  input AXI_STR_RXD_ACLK;
  input ClkBRst1_in;
  input AXI_STR_RXD_READY;
  input \gpregsm1.user_valid_reg ;
  input AXI_STR_TXC_ARESETN;
  input AXI_STR_RXD_ARESETN;
  input sync_rst1_reg;
  input sync_rst1_reg_0;
  input sync_rst1_reg_1;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire ClkBRst0_in;
  wire ClkBRst1_in;
  wire \gpr1.dout_i_reg[35] ;
  wire \gpregsm1.user_valid_reg ;
  wire out;
  wire ram_rd_en_temp__0;
  wire reset2axi_str_rxd;
  wire sync_rst1_reg;
  wire sync_rst1_reg_0;
  wire sync_rst1_reg_1;

  bd_929b_eth_buf_0_sync_reset_80 ClkA_reset_inst
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .ClkBRst0_in(ClkBRst0_in),
        .out(out));
  bd_929b_eth_buf_0_sync_reset_81 ClkB_reset_inst
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .ClkBRst1_in(ClkBRst1_in),
        .\gpr1.dout_i_reg[35] (\gpr1.dout_i_reg[35] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .sync_rst1_reg_0(sync_rst1_reg),
        .sync_rst1_reg_1(sync_rst1_reg_0),
        .sync_rst1_reg_2(sync_rst1_reg_1));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_reset_clk_cross_69
   (ClkBRst1_in,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ,
    AXI_STR_TXC_ACLK,
    ClkBRst,
    AXI_STR_RXS_ACLK,
    sync_rst1_reg,
    out,
    sync_rst1_reg_0,
    AXI_STR_TXC_ARESETN,
    AXI_STR_RXS_ARESETN,
    sync_rst1_reg_1,
    sync_rst1_reg_2,
    sync_rst1_reg_3);
  output ClkBRst1_in;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [0:0]\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ;
  input AXI_STR_TXC_ACLK;
  input ClkBRst;
  input AXI_STR_RXS_ACLK;
  input sync_rst1_reg;
  input out;
  input sync_rst1_reg_0;
  input AXI_STR_TXC_ARESETN;
  input AXI_STR_RXS_ARESETN;
  input sync_rst1_reg_1;
  input sync_rst1_reg_2;
  input sync_rst1_reg_3;

  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire ClkBRst;
  wire ClkBRst1_in;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire out;
  wire [0:0]\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ;
  wire sync_rst1_reg;
  wire sync_rst1_reg_0;
  wire sync_rst1_reg_1;
  wire sync_rst1_reg_2;
  wire sync_rst1_reg_3;

  bd_929b_eth_buf_0_sync_reset_78 ClkA_reset_inst
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .ClkBRst(ClkBRst),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .out(out),
        .sync_rst1_reg_0(sync_rst1_reg),
        .sync_rst1_reg_1(sync_rst1_reg_0));
  bd_929b_eth_buf_0_sync_reset_79 ClkB_reset_inst
       (.AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .async_rst4_reg_0(ClkBRst1_in),
        .\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] (\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ),
        .sync_rst1_reg_0(sync_rst1_reg_1),
        .sync_rst1_reg_1(sync_rst1_reg_2),
        .sync_rst1_reg_2(sync_rst1_reg_3));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_reset_clk_cross_70
   (out,
    \FSM_sequential_rxd_axistream_current_state_reg[0] ,
    RD_EN,
    SR,
    AXI_STR_TXD_ACLK,
    ClkBRst0_in,
    AXI_STR_RXD_ACLK,
    ClkBRst2_in,
    AXI_STR_RXD_READY,
    AXI_STR_RXD_ARESETN,
    sync_rst1_reg,
    sync_rst1_reg_0,
    sync_rst1_reg_1,
    sync_rst1_reg_2,
    AXI_STR_TXD_ARESETN);
  output out;
  output \FSM_sequential_rxd_axistream_current_state_reg[0] ;
  output RD_EN;
  output [0:0]SR;
  input AXI_STR_TXD_ACLK;
  input ClkBRst0_in;
  input AXI_STR_RXD_ACLK;
  input ClkBRst2_in;
  input AXI_STR_RXD_READY;
  input AXI_STR_RXD_ARESETN;
  input sync_rst1_reg;
  input sync_rst1_reg_0;
  input sync_rst1_reg_1;
  input [0:0]sync_rst1_reg_2;
  input AXI_STR_TXD_ARESETN;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire ClkBRst0_in;
  wire ClkBRst2_in;
  wire \FSM_sequential_rxd_axistream_current_state_reg[0] ;
  wire RD_EN;
  wire [0:0]SR;
  wire out;
  wire sync_rst1_reg;
  wire sync_rst1_reg_0;
  wire sync_rst1_reg_1;
  wire [0:0]sync_rst1_reg_2;

  bd_929b_eth_buf_0_sync_reset_76 ClkA_reset_inst
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .ClkBRst0_in(ClkBRst0_in),
        .out(out));
  bd_929b_eth_buf_0_sync_reset_77 ClkB_reset_inst
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .ClkBRst2_in(ClkBRst2_in),
        .\FSM_sequential_rxd_axistream_current_state_reg[0] (\FSM_sequential_rxd_axistream_current_state_reg[0] ),
        .RD_EN(RD_EN),
        .SR(SR),
        .sync_rst1_reg_0(sync_rst1_reg),
        .sync_rst1_reg_1(sync_rst1_reg_0),
        .sync_rst1_reg_2(sync_rst1_reg_1),
        .sync_rst1_reg_3(sync_rst1_reg_2));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_reset_clk_cross_71
   (out,
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ,
    ClkBRst2_in,
    AXI_STR_TXD_ACLK,
    ClkBRst,
    AXI_STR_RXS_ACLK,
    AXI_STR_TXD_ARESETN,
    AXI_STR_RXS_ARESETN);
  output out;
  output \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ;
  output ClkBRst2_in;
  input AXI_STR_TXD_ACLK;
  input ClkBRst;
  input AXI_STR_RXS_ACLK;
  input AXI_STR_TXD_ARESETN;
  input AXI_STR_RXS_ARESETN;

  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire ClkBRst;
  wire ClkBRst2_in;
  wire out;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ;

  bd_929b_eth_buf_0_sync_reset_74 ClkA_reset_inst
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .ClkBRst(ClkBRst),
        .out(out));
  bd_929b_eth_buf_0_sync_reset_75 ClkB_reset_inst
       (.AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .async_rst4_reg_0(ClkBRst2_in),
        .\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] (\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_929b_eth_buf_0_actv_hi_reset_clk_cross_72
   (out,
    reset2axi_str_txd,
    AXI_STR_TXD_ACLK,
    ClkBRst1_in,
    AXI_STR_TXC_ACLK,
    ClkBRst2_in,
    AXI_STR_TXD_ARESETN,
    AXI_STR_TXC_ARESETN,
    sync_rst1_reg,
    sync_rst1_reg_0,
    sync_rst1_reg_1);
  output out;
  output reset2axi_str_txd;
  input AXI_STR_TXD_ACLK;
  input ClkBRst1_in;
  input AXI_STR_TXC_ACLK;
  input ClkBRst2_in;
  input AXI_STR_TXD_ARESETN;
  input AXI_STR_TXC_ARESETN;
  input sync_rst1_reg;
  input sync_rst1_reg_0;
  input sync_rst1_reg_1;

  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire ClkBRst1_in;
  wire ClkBRst2_in;
  wire out;
  wire reset2axi_str_txd;
  wire sync_rst1_reg;
  wire sync_rst1_reg_0;
  wire sync_rst1_reg_1;

  bd_929b_eth_buf_0_sync_reset ClkA_reset_inst
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .ClkBRst1_in(ClkBRst1_in),
        .reset2axi_str_txd(reset2axi_str_txd),
        .sync_rst1_reg_0(sync_rst1_reg),
        .sync_rst1_reg_1(sync_rst1_reg_0),
        .sync_rst1_reg_2(sync_rst1_reg_1));
  bd_929b_eth_buf_0_sync_reset_73 ClkB_reset_inst
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .ClkBRst2_in(ClkBRst2_in),
        .out(out));
endmodule

(* ORIG_REF_NAME = "addr_response_shim" *) 
module bd_929b_eth_buf_0_addr_response_shim
   (Shim2IP_CS1,
    BUS2IP_RdCE_reg,
    invalidRdReq,
    BUS2IP_WrCE_reg,
    invalidWrReq,
    D,
    \reg_data_reg[30] ,
    \IP2Bus_Data_reg[17] ,
    \IP2Bus_Data_reg[18] ,
    \IP2Bus_Data_reg[23] ,
    \IP2Bus_Data_reg[23]_0 ,
    \IP2Bus_Data_reg[24] ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[26] ,
    \IP2Bus_Data_reg[27] ,
    \IP2Bus_Data_reg[28] ,
    \IP2Bus_Data_reg[29] ,
    \IP2Bus_Data_reg[30] ,
    softWrite,
    softRead,
    bus2shim_cs,
    S_AXI_ACLK,
    BUS2IP_RdCE_reg_reg_0,
    BUS2IP_WrCE_reg_reg_0,
    Q,
    S_AXI_WDATA,
    sync_rst1_reg,
    EMAC_CLIENT_AUTONEG_INT_CROSS,
    ClkBSignalOut,
    axiclk_frame_rejected_intrpt,
    axiclk_buffer_mem_overflow_intrpt,
    tx_cmplt_cross,
    data_out,
    data_sync7_i,
    data_sync7_i_0,
    \reg_data_reg[17] ,
    \reg_data_reg[17]_0 ,
    \reg_data_reg[17]_1 ,
    pcspma_status_cross,
    \reg_data_reg[17]_2 ,
    \reg_data_reg[17]_3 ,
    \reg_data_reg[17]_4 ,
    \reg_data_reg[18] ,
    \reg_data_reg[19] ,
    \reg_data_reg[20] ,
    \reg_data_reg[21] ,
    \reg_data_reg[22] ,
    \reg_data_reg[23] ,
    Bus2IP_Addr,
    ip2shim_wr_ack,
    ip2shim_rd_ack);
  output Shim2IP_CS1;
  output BUS2IP_RdCE_reg;
  output invalidRdReq;
  output BUS2IP_WrCE_reg;
  output invalidWrReq;
  output [8:0]D;
  output [9:0]\reg_data_reg[30] ;
  output [5:0]\IP2Bus_Data_reg[17] ;
  output [11:0]\IP2Bus_Data_reg[18] ;
  output \IP2Bus_Data_reg[23] ;
  output \IP2Bus_Data_reg[23]_0 ;
  output \IP2Bus_Data_reg[24] ;
  output \IP2Bus_Data_reg[25] ;
  output \IP2Bus_Data_reg[26] ;
  output \IP2Bus_Data_reg[27] ;
  output \IP2Bus_Data_reg[28] ;
  output \IP2Bus_Data_reg[29] ;
  output \IP2Bus_Data_reg[30] ;
  output softWrite;
  output softRead;
  input bus2shim_cs;
  input S_AXI_ACLK;
  input BUS2IP_RdCE_reg_reg_0;
  input BUS2IP_WrCE_reg_reg_0;
  input [8:0]Q;
  input [8:0]S_AXI_WDATA;
  input sync_rst1_reg;
  input EMAC_CLIENT_AUTONEG_INT_CROSS;
  input ClkBSignalOut;
  input axiclk_frame_rejected_intrpt;
  input axiclk_buffer_mem_overflow_intrpt;
  input tx_cmplt_cross;
  input data_out;
  input data_sync7_i;
  input data_sync7_i_0;
  input \reg_data_reg[17] ;
  input [6:0]\reg_data_reg[17]_0 ;
  input [6:0]\reg_data_reg[17]_1 ;
  input [6:0]pcspma_status_cross;
  input [12:0]\reg_data_reg[17]_2 ;
  input [5:0]\reg_data_reg[17]_3 ;
  input [5:0]\reg_data_reg[17]_4 ;
  input \reg_data_reg[18] ;
  input \reg_data_reg[19] ;
  input \reg_data_reg[20] ;
  input \reg_data_reg[21] ;
  input \reg_data_reg[22] ;
  input [7:0]\reg_data_reg[23] ;
  input [15:0]Bus2IP_Addr;
  input ip2shim_wr_ack;
  input ip2shim_rd_ack;

  wire \BUS2IP_Addr_reg_reg_n_0_[15] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[16] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[17] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[18] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[19] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[20] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[21] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[22] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[23] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[24] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[25] ;
  wire BUS2IP_CS_reg;
  wire BUS2IP_RdCE_reg;
  wire BUS2IP_RdCE_reg_reg_0;
  wire BUS2IP_WrCE_reg;
  wire BUS2IP_WrCE_reg_reg_0;
  wire [15:0]Bus2IP_Addr;
  wire ClkBSignalOut;
  wire [8:0]D;
  wire EMAC_CLIENT_AUTONEG_INT_CROSS;
  wire \IP2Bus_Data[17]_i_2_n_0 ;
  wire \IP2Bus_Data[17]_i_4_n_0 ;
  wire \IP2Bus_Data[18]_i_3_n_0 ;
  wire \IP2Bus_Data[19]_i_2_n_0 ;
  wire \IP2Bus_Data[19]_i_4_n_0 ;
  wire \IP2Bus_Data[20]_i_2_n_0 ;
  wire \IP2Bus_Data[20]_i_4_n_0 ;
  wire \IP2Bus_Data[21]_i_2_n_0 ;
  wire \IP2Bus_Data[21]_i_4_n_0 ;
  wire \IP2Bus_Data[22]_i_2_n_0 ;
  wire \IP2Bus_Data[22]_i_4_n_0 ;
  wire [5:0]\IP2Bus_Data_reg[17] ;
  wire [11:0]\IP2Bus_Data_reg[18] ;
  wire \IP2Bus_Data_reg[23] ;
  wire \IP2Bus_Data_reg[23]_0 ;
  wire \IP2Bus_Data_reg[24] ;
  wire \IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[26] ;
  wire \IP2Bus_Data_reg[27] ;
  wire \IP2Bus_Data_reg[28] ;
  wire \IP2Bus_Data_reg[29] ;
  wire \IP2Bus_Data_reg[30] ;
  wire [8:0]Q;
  wire S_AXI_ACLK;
  wire [8:0]S_AXI_WDATA;
  wire Shim2IP_CS1;
  wire \Shim2IP_RdCE[0]_i_1_n_0 ;
  wire \Shim2IP_RdCE[0]_i_2_n_0 ;
  wire \Shim2IP_RdCE[0]_i_3_n_0 ;
  wire \Shim2IP_RdCE[0]_i_4_n_0 ;
  wire \Shim2IP_RdCE[10]_i_1_n_0 ;
  wire \Shim2IP_RdCE[11]_i_1_n_0 ;
  wire \Shim2IP_RdCE[12]_i_1_n_0 ;
  wire \Shim2IP_RdCE[17]_i_1_n_0 ;
  wire \Shim2IP_RdCE[18]_i_1_n_0 ;
  wire \Shim2IP_RdCE[1]_i_1_n_0 ;
  wire \Shim2IP_RdCE[20]_i_1_n_0 ;
  wire \Shim2IP_RdCE[20]_i_2_n_0 ;
  wire \Shim2IP_RdCE[2]_i_1_n_0 ;
  wire \Shim2IP_RdCE[3]_i_1_n_0 ;
  wire \Shim2IP_RdCE[4]_i_1_n_0 ;
  wire \Shim2IP_RdCE[4]_i_2_n_0 ;
  wire \Shim2IP_RdCE[5]_i_1_n_0 ;
  wire \Shim2IP_RdCE[5]_i_2_n_0 ;
  wire \Shim2IP_RdCE[6]_i_1_n_0 ;
  wire \Shim2IP_RdCE[6]_i_2_n_0 ;
  wire \Shim2IP_RdCE[7]_i_1_n_0 ;
  wire \Shim2IP_RdCE[7]_i_2_n_0 ;
  wire \Shim2IP_RdCE[8]_i_1_n_0 ;
  wire \Shim2IP_RdCE[8]_i_2_n_0 ;
  wire \Shim2IP_RdCE[8]_i_3_n_0 ;
  wire \Shim2IP_RdCE[9]_i_1_n_0 ;
  wire \Shim2IP_WrCE[0]_i_1_n_0 ;
  wire \Shim2IP_WrCE[10]_i_1_n_0 ;
  wire \Shim2IP_WrCE[11]_i_1_n_0 ;
  wire \Shim2IP_WrCE[17]_i_1_n_0 ;
  wire \Shim2IP_WrCE[18]_i_1_n_0 ;
  wire \Shim2IP_WrCE[1]_i_1_n_0 ;
  wire \Shim2IP_WrCE[20]_i_1_n_0 ;
  wire \Shim2IP_WrCE[2]_i_1_n_0 ;
  wire \Shim2IP_WrCE[3]_i_1_n_0 ;
  wire \Shim2IP_WrCE[4]_i_1_n_0 ;
  wire \Shim2IP_WrCE[5]_i_1_n_0 ;
  wire \Shim2IP_WrCE[6]_i_1_n_0 ;
  wire \Shim2IP_WrCE[7]_i_1_n_0 ;
  wire \Shim2IP_WrCE[8]_i_1_n_0 ;
  wire \Shim2IP_WrCE[9]_i_1_n_0 ;
  wire axiclk_buffer_mem_overflow_intrpt;
  wire axiclk_frame_rejected_intrpt;
  wire bus2shim_cs;
  wire data_out;
  wire data_sync7_i;
  wire data_sync7_i_0;
  wire invalidAddrRspns_reg;
  wire invalidAddrRspns_reg_i_2_n_0;
  wire invalidAddrRspns_reg_i_3_n_0;
  wire invalidAddrRspns_reg_i_4_n_0;
  wire invalidAddrRspns_reg_i_5_n_0;
  wire invalidAddrRspns_reg_i_6_n_0;
  wire invalidRdReq;
  wire invalidRdReq_i_1_n_0;
  wire invalidWrReq;
  wire invalidWrReq_i_1_n_0;
  wire ip2shim_rd_ack;
  wire ip2shim_wr_ack;
  wire p_0_in0;
  wire p_3_in;
  wire [3:0]p_5_in;
  wire [6:0]pcspma_status_cross;
  wire \reg_data_reg[17] ;
  wire [6:0]\reg_data_reg[17]_0 ;
  wire [6:0]\reg_data_reg[17]_1 ;
  wire [12:0]\reg_data_reg[17]_2 ;
  wire [5:0]\reg_data_reg[17]_3 ;
  wire [5:0]\reg_data_reg[17]_4 ;
  wire \reg_data_reg[18] ;
  wire \reg_data_reg[19] ;
  wire \reg_data_reg[20] ;
  wire \reg_data_reg[21] ;
  wire \reg_data_reg[22] ;
  wire [7:0]\reg_data_reg[23] ;
  wire [9:0]\reg_data_reg[30] ;
  wire [0:20]shim2ip_rd_ce;
  wire [3:20]shim2ip_wr_ce;
  wire softRead;
  wire softRead_d1_i_2_n_0;
  wire softRead_d1_i_3_n_0;
  wire softWrite;
  wire softWrite_d1_i_2_n_0;
  wire softWrite_d1_i_3_n_0;
  wire sync_rst1_reg;
  wire tx_cmplt_cross;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \BUS2IP_Addr_reg[14]_i_1 
       (.I0(sync_rst1_reg),
        .I1(ip2shim_rd_ack),
        .I2(invalidRdReq),
        .I3(invalidWrReq),
        .I4(ip2shim_wr_ack),
        .O(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(Bus2IP_Addr[15]),
        .Q(p_0_in0),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(Bus2IP_Addr[14]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[15] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(Bus2IP_Addr[13]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[16] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(Bus2IP_Addr[12]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[17] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(Bus2IP_Addr[11]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[18] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(Bus2IP_Addr[10]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[19] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(Bus2IP_Addr[9]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[20] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(Bus2IP_Addr[8]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[21] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(Bus2IP_Addr[7]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[22] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(Bus2IP_Addr[6]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[23] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(Bus2IP_Addr[5]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[24] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(Bus2IP_Addr[4]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[25] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(Bus2IP_Addr[3]),
        .Q(p_5_in[3]),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(Bus2IP_Addr[2]),
        .Q(p_5_in[2]),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(Bus2IP_Addr[1]),
        .Q(p_5_in[1]),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(Bus2IP_Addr[0]),
        .Q(p_5_in[0]),
        .R(Shim2IP_CS1));
  FDRE BUS2IP_CS_reg_reg
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(bus2shim_cs),
        .Q(BUS2IP_CS_reg),
        .R(Shim2IP_CS1));
  FDRE BUS2IP_RdCE_reg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(BUS2IP_RdCE_reg_reg_0),
        .Q(BUS2IP_RdCE_reg),
        .R(1'b0));
  FDRE BUS2IP_WrCE_reg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(BUS2IP_WrCE_reg_reg_0),
        .Q(BUS2IP_WrCE_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[17]_i_1 
       (.I0(\IP2Bus_Data[17]_i_2_n_0 ),
        .I1(\reg_data_reg[17] ),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .O(\IP2Bus_Data_reg[17] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[17]_i_2 
       (.I0(shim2ip_rd_ce[0]),
        .I1(\reg_data_reg[17]_2 [12]),
        .I2(\reg_data_reg[17]_3 [5]),
        .I3(\IP2Bus_Data_reg[18] [11]),
        .I4(\IP2Bus_Data_reg[18] [6]),
        .I5(\reg_data_reg[17]_4 [5]),
        .O(\IP2Bus_Data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[17]_i_4 
       (.I0(\reg_data_reg[17]_0 [6]),
        .I1(\IP2Bus_Data_reg[18] [2]),
        .I2(\reg_data_reg[17]_1 [6]),
        .I3(\IP2Bus_Data_reg[18] [1]),
        .I4(\IP2Bus_Data_reg[18] [0]),
        .I5(pcspma_status_cross[6]),
        .O(\IP2Bus_Data[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \IP2Bus_Data[18]_i_1 
       (.I0(\IP2Bus_Data_reg[18] [11]),
        .I1(\reg_data_reg[17]_3 [4]),
        .I2(\IP2Bus_Data_reg[18] [6]),
        .I3(\reg_data_reg[17]_4 [4]),
        .I4(\reg_data_reg[18] ),
        .I5(\IP2Bus_Data[18]_i_3_n_0 ),
        .O(\IP2Bus_Data_reg[17] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[18]_i_3 
       (.I0(\reg_data_reg[17]_0 [5]),
        .I1(\IP2Bus_Data_reg[18] [2]),
        .I2(\reg_data_reg[17]_1 [5]),
        .I3(\IP2Bus_Data_reg[18] [1]),
        .I4(\IP2Bus_Data_reg[18] [0]),
        .I5(pcspma_status_cross[5]),
        .O(\IP2Bus_Data[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[19]_i_1 
       (.I0(\IP2Bus_Data[19]_i_2_n_0 ),
        .I1(\reg_data_reg[19] ),
        .I2(\IP2Bus_Data[19]_i_4_n_0 ),
        .O(\IP2Bus_Data_reg[17] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[19]_i_2 
       (.I0(shim2ip_rd_ce[0]),
        .I1(\reg_data_reg[17]_2 [11]),
        .I2(\reg_data_reg[17]_3 [3]),
        .I3(\IP2Bus_Data_reg[18] [11]),
        .I4(\IP2Bus_Data_reg[18] [6]),
        .I5(\reg_data_reg[17]_4 [3]),
        .O(\IP2Bus_Data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[19]_i_4 
       (.I0(\reg_data_reg[17]_0 [4]),
        .I1(\IP2Bus_Data_reg[18] [2]),
        .I2(\reg_data_reg[17]_1 [4]),
        .I3(\IP2Bus_Data_reg[18] [1]),
        .I4(\IP2Bus_Data_reg[18] [0]),
        .I5(pcspma_status_cross[4]),
        .O(\IP2Bus_Data[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[20]_i_1 
       (.I0(\IP2Bus_Data[20]_i_2_n_0 ),
        .I1(\reg_data_reg[20] ),
        .I2(\IP2Bus_Data[20]_i_4_n_0 ),
        .O(\IP2Bus_Data_reg[17] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[20]_i_2 
       (.I0(shim2ip_rd_ce[0]),
        .I1(\reg_data_reg[17]_2 [10]),
        .I2(\reg_data_reg[17]_3 [2]),
        .I3(\IP2Bus_Data_reg[18] [11]),
        .I4(\IP2Bus_Data_reg[18] [6]),
        .I5(\reg_data_reg[17]_4 [2]),
        .O(\IP2Bus_Data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[20]_i_4 
       (.I0(\reg_data_reg[17]_0 [3]),
        .I1(\IP2Bus_Data_reg[18] [2]),
        .I2(\reg_data_reg[17]_1 [3]),
        .I3(\IP2Bus_Data_reg[18] [1]),
        .I4(\IP2Bus_Data_reg[18] [0]),
        .I5(pcspma_status_cross[3]),
        .O(\IP2Bus_Data[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[21]_i_1 
       (.I0(\IP2Bus_Data[21]_i_2_n_0 ),
        .I1(\reg_data_reg[21] ),
        .I2(\IP2Bus_Data[21]_i_4_n_0 ),
        .O(\IP2Bus_Data_reg[17] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[21]_i_2 
       (.I0(shim2ip_rd_ce[0]),
        .I1(\reg_data_reg[17]_2 [9]),
        .I2(\reg_data_reg[17]_3 [1]),
        .I3(\IP2Bus_Data_reg[18] [11]),
        .I4(\IP2Bus_Data_reg[18] [6]),
        .I5(\reg_data_reg[17]_4 [1]),
        .O(\IP2Bus_Data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[21]_i_4 
       (.I0(\reg_data_reg[17]_0 [2]),
        .I1(\IP2Bus_Data_reg[18] [2]),
        .I2(\reg_data_reg[17]_1 [2]),
        .I3(\IP2Bus_Data_reg[18] [1]),
        .I4(\IP2Bus_Data_reg[18] [0]),
        .I5(pcspma_status_cross[2]),
        .O(\IP2Bus_Data[21]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[22]_i_1 
       (.I0(\IP2Bus_Data[22]_i_2_n_0 ),
        .I1(\reg_data_reg[22] ),
        .I2(\IP2Bus_Data[22]_i_4_n_0 ),
        .O(\IP2Bus_Data_reg[17] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[22]_i_2 
       (.I0(shim2ip_rd_ce[0]),
        .I1(\reg_data_reg[17]_2 [8]),
        .I2(\reg_data_reg[17]_3 [0]),
        .I3(\IP2Bus_Data_reg[18] [11]),
        .I4(\IP2Bus_Data_reg[18] [6]),
        .I5(\reg_data_reg[17]_4 [0]),
        .O(\IP2Bus_Data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[22]_i_4 
       (.I0(\reg_data_reg[17]_0 [1]),
        .I1(\IP2Bus_Data_reg[18] [2]),
        .I2(\reg_data_reg[17]_1 [1]),
        .I3(\IP2Bus_Data_reg[18] [1]),
        .I4(\IP2Bus_Data_reg[18] [0]),
        .I5(pcspma_status_cross[1]),
        .O(\IP2Bus_Data[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[23]_i_3 
       (.I0(\reg_data_reg[17]_0 [0]),
        .I1(\IP2Bus_Data_reg[18] [2]),
        .I2(\reg_data_reg[17]_1 [0]),
        .I3(\IP2Bus_Data_reg[18] [1]),
        .I4(\IP2Bus_Data_reg[18] [0]),
        .I5(pcspma_status_cross[0]),
        .O(\IP2Bus_Data_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[23]_i_4 
       (.I0(\IP2Bus_Data_reg[18] [9]),
        .I1(Q[8]),
        .I2(\IP2Bus_Data_reg[18] [8]),
        .I3(\reg_data_reg[23] [7]),
        .I4(\reg_data_reg[17]_2 [7]),
        .I5(shim2ip_rd_ce[0]),
        .O(\IP2Bus_Data_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[24]_i_3 
       (.I0(\IP2Bus_Data_reg[18] [9]),
        .I1(Q[7]),
        .I2(\IP2Bus_Data_reg[18] [8]),
        .I3(\reg_data_reg[23] [6]),
        .I4(\reg_data_reg[17]_2 [6]),
        .I5(shim2ip_rd_ce[0]),
        .O(\IP2Bus_Data_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[25]_i_3 
       (.I0(\IP2Bus_Data_reg[18] [9]),
        .I1(Q[6]),
        .I2(\IP2Bus_Data_reg[18] [8]),
        .I3(\reg_data_reg[23] [5]),
        .I4(\reg_data_reg[17]_2 [5]),
        .I5(shim2ip_rd_ce[0]),
        .O(\IP2Bus_Data_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[26]_i_3 
       (.I0(\IP2Bus_Data_reg[18] [9]),
        .I1(Q[5]),
        .I2(\IP2Bus_Data_reg[18] [8]),
        .I3(\reg_data_reg[23] [4]),
        .I4(\reg_data_reg[17]_2 [4]),
        .I5(shim2ip_rd_ce[0]),
        .O(\IP2Bus_Data_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[27]_i_3 
       (.I0(\IP2Bus_Data_reg[18] [9]),
        .I1(Q[4]),
        .I2(\IP2Bus_Data_reg[18] [8]),
        .I3(\reg_data_reg[23] [3]),
        .I4(\reg_data_reg[17]_2 [3]),
        .I5(shim2ip_rd_ce[0]),
        .O(\IP2Bus_Data_reg[27] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[28]_i_3 
       (.I0(\IP2Bus_Data_reg[18] [9]),
        .I1(Q[3]),
        .I2(\IP2Bus_Data_reg[18] [8]),
        .I3(\reg_data_reg[23] [2]),
        .I4(\reg_data_reg[17]_2 [2]),
        .I5(shim2ip_rd_ce[0]),
        .O(\IP2Bus_Data_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[29]_i_3 
       (.I0(\IP2Bus_Data_reg[18] [9]),
        .I1(Q[2]),
        .I2(\IP2Bus_Data_reg[18] [8]),
        .I3(\reg_data_reg[23] [1]),
        .I4(\reg_data_reg[17]_2 [1]),
        .I5(shim2ip_rd_ce[0]),
        .O(\IP2Bus_Data_reg[29] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[30]_i_3 
       (.I0(\IP2Bus_Data_reg[18] [9]),
        .I1(Q[1]),
        .I2(\IP2Bus_Data_reg[18] [8]),
        .I3(\reg_data_reg[23] [0]),
        .I4(\reg_data_reg[17]_2 [0]),
        .I5(shim2ip_rd_ce[0]),
        .O(\IP2Bus_Data_reg[30] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \Shim2IP_RdCE[0]_i_1 
       (.I0(BUS2IP_RdCE_reg),
        .I1(p_5_in[1]),
        .I2(p_5_in[0]),
        .I3(p_5_in[2]),
        .I4(\Shim2IP_RdCE[0]_i_2_n_0 ),
        .I5(\Shim2IP_RdCE[0]_i_3_n_0 ),
        .O(\Shim2IP_RdCE[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \Shim2IP_RdCE[0]_i_2 
       (.I0(ip2shim_wr_ack),
        .I1(invalidWrReq),
        .I2(invalidRdReq),
        .I3(ip2shim_rd_ack),
        .I4(sync_rst1_reg),
        .I5(BUS2IP_CS_reg),
        .O(\Shim2IP_RdCE[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Shim2IP_RdCE[0]_i_3 
       (.I0(\Shim2IP_RdCE[0]_i_4_n_0 ),
        .I1(invalidAddrRspns_reg_i_3_n_0),
        .I2(\BUS2IP_Addr_reg_reg_n_0_[25] ),
        .I3(\BUS2IP_Addr_reg_reg_n_0_[24] ),
        .I4(\BUS2IP_Addr_reg_reg_n_0_[23] ),
        .I5(p_5_in[3]),
        .O(\Shim2IP_RdCE[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Shim2IP_RdCE[0]_i_4 
       (.I0(\BUS2IP_Addr_reg_reg_n_0_[15] ),
        .I1(\BUS2IP_Addr_reg_reg_n_0_[16] ),
        .I2(\BUS2IP_Addr_reg_reg_n_0_[17] ),
        .I3(\BUS2IP_Addr_reg_reg_n_0_[22] ),
        .I4(\BUS2IP_Addr_reg_reg_n_0_[21] ),
        .I5(p_0_in0),
        .O(\Shim2IP_RdCE[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \Shim2IP_RdCE[10]_i_1 
       (.I0(BUS2IP_RdCE_reg),
        .I1(\Shim2IP_RdCE[8]_i_2_n_0 ),
        .I2(p_5_in[1]),
        .I3(p_5_in[2]),
        .I4(p_5_in[0]),
        .I5(\Shim2IP_RdCE[8]_i_3_n_0 ),
        .O(\Shim2IP_RdCE[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \Shim2IP_RdCE[11]_i_1 
       (.I0(BUS2IP_RdCE_reg),
        .I1(\Shim2IP_RdCE[8]_i_2_n_0 ),
        .I2(p_5_in[1]),
        .I3(p_5_in[2]),
        .I4(p_5_in[0]),
        .I5(\Shim2IP_RdCE[8]_i_3_n_0 ),
        .O(\Shim2IP_RdCE[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \Shim2IP_RdCE[12]_i_1 
       (.I0(BUS2IP_RdCE_reg),
        .I1(\Shim2IP_RdCE[8]_i_2_n_0 ),
        .I2(p_5_in[0]),
        .I3(p_5_in[1]),
        .I4(\Shim2IP_RdCE[8]_i_3_n_0 ),
        .I5(p_5_in[2]),
        .O(\Shim2IP_RdCE[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \Shim2IP_RdCE[17]_i_1 
       (.I0(BUS2IP_RdCE_reg),
        .I1(\Shim2IP_RdCE[0]_i_2_n_0 ),
        .I2(\BUS2IP_Addr_reg_reg_n_0_[17] ),
        .I3(p_0_in0),
        .I4(\BUS2IP_Addr_reg_reg_n_0_[15] ),
        .I5(\BUS2IP_Addr_reg_reg_n_0_[16] ),
        .O(\Shim2IP_RdCE[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \Shim2IP_RdCE[18]_i_1 
       (.I0(BUS2IP_RdCE_reg),
        .I1(Shim2IP_CS1),
        .I2(BUS2IP_CS_reg),
        .I3(p_0_in0),
        .I4(\BUS2IP_Addr_reg_reg_n_0_[15] ),
        .I5(\BUS2IP_Addr_reg_reg_n_0_[16] ),
        .O(\Shim2IP_RdCE[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \Shim2IP_RdCE[1]_i_1 
       (.I0(BUS2IP_RdCE_reg),
        .I1(p_5_in[0]),
        .I2(p_5_in[1]),
        .I3(p_5_in[2]),
        .I4(\Shim2IP_RdCE[0]_i_2_n_0 ),
        .I5(\Shim2IP_RdCE[0]_i_3_n_0 ),
        .O(\Shim2IP_RdCE[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \Shim2IP_RdCE[20]_i_1 
       (.I0(BUS2IP_RdCE_reg),
        .I1(\Shim2IP_RdCE[20]_i_2_n_0 ),
        .I2(p_0_in0),
        .I3(Shim2IP_CS1),
        .I4(BUS2IP_CS_reg),
        .O(\Shim2IP_RdCE[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF22222232)) 
    \Shim2IP_RdCE[20]_i_2 
       (.I0(invalidAddrRspns_reg_i_3_n_0),
        .I1(invalidAddrRspns_reg_i_4_n_0),
        .I2(invalidAddrRspns_reg_i_5_n_0),
        .I3(\BUS2IP_Addr_reg_reg_n_0_[22] ),
        .I4(\BUS2IP_Addr_reg_reg_n_0_[21] ),
        .I5(p_0_in0),
        .O(\Shim2IP_RdCE[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \Shim2IP_RdCE[2]_i_1 
       (.I0(BUS2IP_RdCE_reg),
        .I1(p_5_in[1]),
        .I2(p_5_in[2]),
        .I3(p_5_in[0]),
        .I4(\Shim2IP_RdCE[0]_i_2_n_0 ),
        .I5(\Shim2IP_RdCE[0]_i_3_n_0 ),
        .O(\Shim2IP_RdCE[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \Shim2IP_RdCE[3]_i_1 
       (.I0(BUS2IP_RdCE_reg),
        .I1(p_5_in[1]),
        .I2(p_5_in[2]),
        .I3(p_5_in[0]),
        .I4(\Shim2IP_RdCE[0]_i_2_n_0 ),
        .I5(\Shim2IP_RdCE[0]_i_3_n_0 ),
        .O(\Shim2IP_RdCE[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \Shim2IP_RdCE[4]_i_1 
       (.I0(BUS2IP_RdCE_reg),
        .I1(Shim2IP_CS1),
        .I2(BUS2IP_CS_reg),
        .I3(\Shim2IP_RdCE[4]_i_2_n_0 ),
        .O(\Shim2IP_RdCE[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \Shim2IP_RdCE[4]_i_2 
       (.I0(p_5_in[2]),
        .I1(\Shim2IP_RdCE[0]_i_3_n_0 ),
        .I2(p_5_in[1]),
        .I3(p_5_in[0]),
        .O(\Shim2IP_RdCE[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \Shim2IP_RdCE[5]_i_1 
       (.I0(BUS2IP_RdCE_reg),
        .I1(Shim2IP_CS1),
        .I2(BUS2IP_CS_reg),
        .I3(\Shim2IP_RdCE[5]_i_2_n_0 ),
        .O(\Shim2IP_RdCE[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \Shim2IP_RdCE[5]_i_2 
       (.I0(p_5_in[0]),
        .I1(p_5_in[1]),
        .I2(p_5_in[2]),
        .I3(\Shim2IP_RdCE[0]_i_3_n_0 ),
        .O(\Shim2IP_RdCE[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \Shim2IP_RdCE[6]_i_1 
       (.I0(BUS2IP_RdCE_reg),
        .I1(Shim2IP_CS1),
        .I2(BUS2IP_CS_reg),
        .I3(\Shim2IP_RdCE[6]_i_2_n_0 ),
        .O(\Shim2IP_RdCE[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \Shim2IP_RdCE[6]_i_2 
       (.I0(p_5_in[1]),
        .I1(\Shim2IP_RdCE[0]_i_3_n_0 ),
        .I2(p_5_in[2]),
        .I3(p_5_in[0]),
        .O(\Shim2IP_RdCE[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \Shim2IP_RdCE[7]_i_1 
       (.I0(BUS2IP_RdCE_reg),
        .I1(Shim2IP_CS1),
        .I2(BUS2IP_CS_reg),
        .I3(\Shim2IP_RdCE[7]_i_2_n_0 ),
        .O(\Shim2IP_RdCE[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \Shim2IP_RdCE[7]_i_2 
       (.I0(p_5_in[1]),
        .I1(\Shim2IP_RdCE[0]_i_3_n_0 ),
        .I2(p_5_in[2]),
        .I3(p_5_in[0]),
        .O(\Shim2IP_RdCE[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \Shim2IP_RdCE[8]_i_1 
       (.I0(BUS2IP_RdCE_reg),
        .I1(\Shim2IP_RdCE[8]_i_2_n_0 ),
        .I2(p_5_in[1]),
        .I3(p_5_in[0]),
        .I4(p_5_in[2]),
        .I5(\Shim2IP_RdCE[8]_i_3_n_0 ),
        .O(\Shim2IP_RdCE[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \Shim2IP_RdCE[8]_i_2 
       (.I0(\Shim2IP_RdCE[0]_i_4_n_0 ),
        .I1(invalidAddrRspns_reg_i_3_n_0),
        .I2(\BUS2IP_Addr_reg_reg_n_0_[25] ),
        .I3(\BUS2IP_Addr_reg_reg_n_0_[24] ),
        .I4(\BUS2IP_Addr_reg_reg_n_0_[23] ),
        .I5(p_5_in[3]),
        .O(\Shim2IP_RdCE[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \Shim2IP_RdCE[8]_i_3 
       (.I0(\Shim2IP_RdCE[8]_i_2_n_0 ),
        .I1(BUS2IP_CS_reg),
        .I2(Shim2IP_CS1),
        .O(\Shim2IP_RdCE[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \Shim2IP_RdCE[9]_i_1 
       (.I0(BUS2IP_RdCE_reg),
        .I1(\Shim2IP_RdCE[8]_i_2_n_0 ),
        .I2(p_5_in[0]),
        .I3(p_5_in[1]),
        .I4(p_5_in[2]),
        .I5(\Shim2IP_RdCE[8]_i_3_n_0 ),
        .O(\Shim2IP_RdCE[9]_i_1_n_0 ));
  FDRE \Shim2IP_RdCE_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[0]_i_1_n_0 ),
        .Q(shim2ip_rd_ce[0]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[10]_i_1_n_0 ),
        .Q(\IP2Bus_Data_reg[18] [2]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[11]_i_1_n_0 ),
        .Q(\IP2Bus_Data_reg[18] [1]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[12]_i_1_n_0 ),
        .Q(\IP2Bus_Data_reg[18] [0]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[17]_i_1_n_0 ),
        .Q(shim2ip_rd_ce[17]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[18]_i_1_n_0 ),
        .Q(shim2ip_rd_ce[18]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[1]_i_1_n_0 ),
        .Q(\IP2Bus_Data_reg[18] [11]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[20]_i_1_n_0 ),
        .Q(shim2ip_rd_ce[20]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[2]_i_1_n_0 ),
        .Q(\IP2Bus_Data_reg[18] [10]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[3]_i_1_n_0 ),
        .Q(\IP2Bus_Data_reg[18] [9]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[4]_i_1_n_0 ),
        .Q(\IP2Bus_Data_reg[18] [8]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[5]_i_1_n_0 ),
        .Q(\IP2Bus_Data_reg[18] [7]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[6]_i_1_n_0 ),
        .Q(\IP2Bus_Data_reg[18] [6]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[7]_i_1_n_0 ),
        .Q(\IP2Bus_Data_reg[18] [5]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[8]_i_1_n_0 ),
        .Q(\IP2Bus_Data_reg[18] [4]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[9]_i_1_n_0 ),
        .Q(\IP2Bus_Data_reg[18] [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \Shim2IP_WrCE[0]_i_1 
       (.I0(BUS2IP_WrCE_reg),
        .I1(p_5_in[1]),
        .I2(p_5_in[0]),
        .I3(p_5_in[2]),
        .I4(\Shim2IP_RdCE[0]_i_2_n_0 ),
        .I5(\Shim2IP_RdCE[0]_i_3_n_0 ),
        .O(\Shim2IP_WrCE[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \Shim2IP_WrCE[10]_i_1 
       (.I0(BUS2IP_WrCE_reg),
        .I1(p_5_in[1]),
        .I2(p_5_in[2]),
        .I3(p_5_in[0]),
        .I4(\Shim2IP_RdCE[8]_i_2_n_0 ),
        .I5(\Shim2IP_RdCE[0]_i_2_n_0 ),
        .O(\Shim2IP_WrCE[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \Shim2IP_WrCE[11]_i_1 
       (.I0(BUS2IP_WrCE_reg),
        .I1(p_5_in[1]),
        .I2(p_5_in[2]),
        .I3(p_5_in[0]),
        .I4(\Shim2IP_RdCE[8]_i_2_n_0 ),
        .I5(\Shim2IP_RdCE[0]_i_2_n_0 ),
        .O(\Shim2IP_WrCE[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \Shim2IP_WrCE[17]_i_1 
       (.I0(BUS2IP_WrCE_reg),
        .I1(\Shim2IP_RdCE[0]_i_2_n_0 ),
        .I2(\BUS2IP_Addr_reg_reg_n_0_[17] ),
        .I3(p_0_in0),
        .I4(\BUS2IP_Addr_reg_reg_n_0_[15] ),
        .I5(\BUS2IP_Addr_reg_reg_n_0_[16] ),
        .O(\Shim2IP_WrCE[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \Shim2IP_WrCE[18]_i_1 
       (.I0(BUS2IP_WrCE_reg),
        .I1(Shim2IP_CS1),
        .I2(BUS2IP_CS_reg),
        .I3(p_0_in0),
        .I4(\BUS2IP_Addr_reg_reg_n_0_[15] ),
        .I5(\BUS2IP_Addr_reg_reg_n_0_[16] ),
        .O(\Shim2IP_WrCE[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \Shim2IP_WrCE[1]_i_1 
       (.I0(BUS2IP_WrCE_reg),
        .I1(p_5_in[0]),
        .I2(p_5_in[1]),
        .I3(p_5_in[2]),
        .I4(\Shim2IP_RdCE[0]_i_2_n_0 ),
        .I5(\Shim2IP_RdCE[0]_i_3_n_0 ),
        .O(\Shim2IP_WrCE[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \Shim2IP_WrCE[20]_i_1 
       (.I0(BUS2IP_WrCE_reg),
        .I1(\Shim2IP_RdCE[20]_i_2_n_0 ),
        .I2(p_0_in0),
        .I3(Shim2IP_CS1),
        .I4(BUS2IP_CS_reg),
        .O(\Shim2IP_WrCE[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \Shim2IP_WrCE[2]_i_1 
       (.I0(BUS2IP_WrCE_reg),
        .I1(p_5_in[1]),
        .I2(p_5_in[2]),
        .I3(p_5_in[0]),
        .I4(\Shim2IP_RdCE[0]_i_2_n_0 ),
        .I5(\Shim2IP_RdCE[0]_i_3_n_0 ),
        .O(\Shim2IP_WrCE[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \Shim2IP_WrCE[3]_i_1 
       (.I0(BUS2IP_WrCE_reg),
        .I1(p_5_in[1]),
        .I2(p_5_in[2]),
        .I3(p_5_in[0]),
        .I4(\Shim2IP_RdCE[0]_i_2_n_0 ),
        .I5(\Shim2IP_RdCE[0]_i_3_n_0 ),
        .O(\Shim2IP_WrCE[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \Shim2IP_WrCE[4]_i_1 
       (.I0(BUS2IP_WrCE_reg),
        .I1(Shim2IP_CS1),
        .I2(BUS2IP_CS_reg),
        .I3(\Shim2IP_RdCE[4]_i_2_n_0 ),
        .O(\Shim2IP_WrCE[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \Shim2IP_WrCE[5]_i_1 
       (.I0(BUS2IP_WrCE_reg),
        .I1(Shim2IP_CS1),
        .I2(BUS2IP_CS_reg),
        .I3(\Shim2IP_RdCE[5]_i_2_n_0 ),
        .O(\Shim2IP_WrCE[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \Shim2IP_WrCE[6]_i_1 
       (.I0(BUS2IP_WrCE_reg),
        .I1(Shim2IP_CS1),
        .I2(BUS2IP_CS_reg),
        .I3(\Shim2IP_RdCE[6]_i_2_n_0 ),
        .O(\Shim2IP_WrCE[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \Shim2IP_WrCE[7]_i_1 
       (.I0(BUS2IP_WrCE_reg),
        .I1(Shim2IP_CS1),
        .I2(BUS2IP_CS_reg),
        .I3(\Shim2IP_RdCE[7]_i_2_n_0 ),
        .O(\Shim2IP_WrCE[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \Shim2IP_WrCE[8]_i_1 
       (.I0(BUS2IP_WrCE_reg),
        .I1(p_5_in[1]),
        .I2(p_5_in[0]),
        .I3(p_5_in[2]),
        .I4(\Shim2IP_RdCE[8]_i_2_n_0 ),
        .I5(\Shim2IP_RdCE[0]_i_2_n_0 ),
        .O(\Shim2IP_WrCE[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \Shim2IP_WrCE[9]_i_1 
       (.I0(BUS2IP_WrCE_reg),
        .I1(p_5_in[0]),
        .I2(p_5_in[1]),
        .I3(p_5_in[2]),
        .I4(\Shim2IP_RdCE[8]_i_2_n_0 ),
        .I5(\Shim2IP_RdCE[0]_i_2_n_0 ),
        .O(\Shim2IP_WrCE[9]_i_1_n_0 ));
  FDRE \Shim2IP_WrCE_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[0]_i_1_n_0 ),
        .Q(\reg_data_reg[30] [9]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[10]_i_1_n_0 ),
        .Q(\reg_data_reg[30] [1]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[11]_i_1_n_0 ),
        .Q(\reg_data_reg[30] [0]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[17]_i_1_n_0 ),
        .Q(shim2ip_wr_ce[17]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[18]_i_1_n_0 ),
        .Q(shim2ip_wr_ce[18]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[1]_i_1_n_0 ),
        .Q(\reg_data_reg[30] [8]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[20]_i_1_n_0 ),
        .Q(shim2ip_wr_ce[20]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[2]_i_1_n_0 ),
        .Q(\reg_data_reg[30] [7]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[3]_i_1_n_0 ),
        .Q(shim2ip_wr_ce[3]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[4]_i_1_n_0 ),
        .Q(shim2ip_wr_ce[4]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[5]_i_1_n_0 ),
        .Q(\reg_data_reg[30] [6]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[6]_i_1_n_0 ),
        .Q(\reg_data_reg[30] [5]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[7]_i_1_n_0 ),
        .Q(\reg_data_reg[30] [4]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[8]_i_1_n_0 ),
        .Q(\reg_data_reg[30] [3]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[9]_i_1_n_0 ),
        .Q(\reg_data_reg[30] [2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    invalidAddrRspns_reg_i_1
       (.I0(invalidAddrRspns_reg_i_2_n_0),
        .I1(BUS2IP_CS_reg),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'h0000222300002222)) 
    invalidAddrRspns_reg_i_2
       (.I0(invalidAddrRspns_reg_i_3_n_0),
        .I1(invalidAddrRspns_reg_i_4_n_0),
        .I2(\BUS2IP_Addr_reg_reg_n_0_[22] ),
        .I3(\BUS2IP_Addr_reg_reg_n_0_[21] ),
        .I4(p_0_in0),
        .I5(invalidAddrRspns_reg_i_5_n_0),
        .O(invalidAddrRspns_reg_i_2_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    invalidAddrRspns_reg_i_3
       (.I0(\BUS2IP_Addr_reg_reg_n_0_[18] ),
        .I1(\BUS2IP_Addr_reg_reg_n_0_[19] ),
        .I2(\BUS2IP_Addr_reg_reg_n_0_[20] ),
        .O(invalidAddrRspns_reg_i_3_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    invalidAddrRspns_reg_i_4
       (.I0(\BUS2IP_Addr_reg_reg_n_0_[15] ),
        .I1(\BUS2IP_Addr_reg_reg_n_0_[16] ),
        .I2(\BUS2IP_Addr_reg_reg_n_0_[17] ),
        .O(invalidAddrRspns_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    invalidAddrRspns_reg_i_5
       (.I0(invalidAddrRspns_reg_i_6_n_0),
        .I1(p_5_in[2]),
        .I2(p_5_in[3]),
        .I3(\BUS2IP_Addr_reg_reg_n_0_[25] ),
        .I4(\BUS2IP_Addr_reg_reg_n_0_[24] ),
        .I5(\BUS2IP_Addr_reg_reg_n_0_[23] ),
        .O(invalidAddrRspns_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    invalidAddrRspns_reg_i_6
       (.I0(p_5_in[0]),
        .I1(p_5_in[1]),
        .O(invalidAddrRspns_reg_i_6_n_0));
  FDRE invalidAddrRspns_reg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(p_3_in),
        .Q(invalidAddrRspns_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    invalidRdReq_i_1
       (.I0(invalidAddrRspns_reg),
        .I1(BUS2IP_CS_reg),
        .I2(invalidAddrRspns_reg_i_2_n_0),
        .I3(BUS2IP_RdCE_reg),
        .O(invalidRdReq_i_1_n_0));
  FDRE invalidRdReq_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(invalidRdReq_i_1_n_0),
        .Q(invalidRdReq),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    invalidWrReq_i_1
       (.I0(invalidAddrRspns_reg),
        .I1(BUS2IP_CS_reg),
        .I2(invalidAddrRspns_reg_i_2_n_0),
        .I3(BUS2IP_WrCE_reg),
        .O(invalidWrReq_i_1_n_0));
  FDRE invalidWrReq_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(invalidWrReq_i_1_n_0),
        .Q(invalidWrReq),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000054FC)) 
    \reg_data[23]_i_1 
       (.I0(shim2ip_wr_ce[3]),
        .I1(data_sync7_i_0),
        .I2(Q[8]),
        .I3(S_AXI_WDATA[8]),
        .I4(sync_rst1_reg),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h000054FC)) 
    \reg_data[24]_i_1 
       (.I0(shim2ip_wr_ce[3]),
        .I1(data_sync7_i),
        .I2(Q[7]),
        .I3(S_AXI_WDATA[7]),
        .I4(sync_rst1_reg),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h000054FC)) 
    \reg_data[25]_i_1 
       (.I0(shim2ip_wr_ce[3]),
        .I1(data_out),
        .I2(Q[6]),
        .I3(S_AXI_WDATA[6]),
        .I4(sync_rst1_reg),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h000054FC)) 
    \reg_data[26]_i_1 
       (.I0(shim2ip_wr_ce[3]),
        .I1(tx_cmplt_cross),
        .I2(Q[5]),
        .I3(S_AXI_WDATA[5]),
        .I4(sync_rst1_reg),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h000054FC)) 
    \reg_data[27]_i_1 
       (.I0(shim2ip_wr_ce[3]),
        .I1(axiclk_buffer_mem_overflow_intrpt),
        .I2(Q[4]),
        .I3(S_AXI_WDATA[4]),
        .I4(sync_rst1_reg),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h000054FC)) 
    \reg_data[28]_i_1 
       (.I0(shim2ip_wr_ce[3]),
        .I1(axiclk_frame_rejected_intrpt),
        .I2(Q[3]),
        .I3(S_AXI_WDATA[3]),
        .I4(sync_rst1_reg),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h000054FC)) 
    \reg_data[29]_i_1 
       (.I0(shim2ip_wr_ce[3]),
        .I1(ClkBSignalOut),
        .I2(Q[2]),
        .I3(S_AXI_WDATA[2]),
        .I4(sync_rst1_reg),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h000054FC)) 
    \reg_data[30]_i_1 
       (.I0(shim2ip_wr_ce[3]),
        .I1(EMAC_CLIENT_AUTONEG_INT_CROSS),
        .I2(Q[1]),
        .I3(S_AXI_WDATA[1]),
        .I4(sync_rst1_reg),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h004C)) 
    \reg_data[31]_i_1 
       (.I0(shim2ip_wr_ce[3]),
        .I1(Q[0]),
        .I2(S_AXI_WDATA[0]),
        .I3(sync_rst1_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    softRead_d1_i_1
       (.I0(shim2ip_rd_ce[17]),
        .I1(\IP2Bus_Data_reg[18] [0]),
        .I2(shim2ip_rd_ce[20]),
        .I3(shim2ip_rd_ce[18]),
        .I4(softRead_d1_i_2_n_0),
        .I5(softRead_d1_i_3_n_0),
        .O(softRead));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    softRead_d1_i_2
       (.I0(\IP2Bus_Data_reg[18] [11]),
        .I1(shim2ip_rd_ce[0]),
        .I2(\IP2Bus_Data_reg[18] [9]),
        .I3(\IP2Bus_Data_reg[18] [10]),
        .I4(\IP2Bus_Data_reg[18] [8]),
        .I5(\IP2Bus_Data_reg[18] [7]),
        .O(softRead_d1_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    softRead_d1_i_3
       (.I0(\IP2Bus_Data_reg[18] [5]),
        .I1(\IP2Bus_Data_reg[18] [6]),
        .I2(\IP2Bus_Data_reg[18] [3]),
        .I3(\IP2Bus_Data_reg[18] [4]),
        .I4(\IP2Bus_Data_reg[18] [2]),
        .I5(\IP2Bus_Data_reg[18] [1]),
        .O(softRead_d1_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    softWrite_d1_i_1
       (.I0(softWrite_d1_i_2_n_0),
        .I1(softWrite_d1_i_3_n_0),
        .I2(shim2ip_wr_ce[20]),
        .I3(shim2ip_wr_ce[18]),
        .I4(shim2ip_wr_ce[17]),
        .O(softWrite));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    softWrite_d1_i_2
       (.I0(\reg_data_reg[30] [8]),
        .I1(\reg_data_reg[30] [9]),
        .I2(shim2ip_wr_ce[3]),
        .I3(\reg_data_reg[30] [7]),
        .I4(shim2ip_wr_ce[4]),
        .I5(\reg_data_reg[30] [6]),
        .O(softWrite_d1_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    softWrite_d1_i_3
       (.I0(\reg_data_reg[30] [4]),
        .I1(\reg_data_reg[30] [5]),
        .I2(\reg_data_reg[30] [2]),
        .I3(\reg_data_reg[30] [3]),
        .I4(\reg_data_reg[30] [1]),
        .I5(\reg_data_reg[30] [0]),
        .O(softWrite_d1_i_3_n_0));
endmodule

(* C_AVB = "0" *) (* C_ENABLE_1588 = "0" *) (* C_ENABLE_LVDS = "0" *) 
(* C_FAMILY = "artix7" *) (* C_HALFDUP = "0" *) (* C_MCAST_EXTEND = "0" *) 
(* C_PHYADDR = "1" *) (* C_PHY_RST_COUNT = "500" *) (* C_PHY_TYPE = "3" *) 
(* C_RXCSUM = "0" *) (* C_RXMEM = "4096" *) (* C_RXVLAN_STRP = "0" *) 
(* C_RXVLAN_TAG = "0" *) (* C_RXVLAN_TRAN = "0" *) (* C_SIMULATION = "0" *) 
(* C_STATS = "1" *) (* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_TEMAC_ADDR_WIDTH = "12" *) (* C_TXCSUM = "0" *) (* C_TXMEM = "4096" *) 
(* C_TXVLAN_STRP = "0" *) (* C_TXVLAN_TAG = "0" *) (* C_TXVLAN_TRAN = "0" *) 
(* C_TYPE = "1" *) (* ORIG_REF_NAME = "axi_ethernet_buffer_v2_0_15" *) (* downgradeipidentifiedwarnings = "yes" *) 
module bd_929b_eth_buf_0_axi_ethernet_buffer_v2_0_15
   (S_AXI_ACLK,
    S_AXI_ARESETN,
    INTERRUPT,
    S_AXI_AWADDR,
    S_AXI_AWVALID,
    S_AXI_AWREADY,
    S_AXI_WDATA,
    S_AXI_WSTRB,
    S_AXI_WVALID,
    S_AXI_WREADY,
    S_AXI_BRESP,
    S_AXI_BVALID,
    S_AXI_BREADY,
    S_AXI_ARADDR,
    S_AXI_ARVALID,
    S_AXI_ARREADY,
    S_AXI_RDATA,
    S_AXI_RRESP,
    S_AXI_RVALID,
    S_AXI_RREADY,
    EMAC_CLIENT_AUTONEG_INT,
    EMAC_RESET_DONE_INT,
    EMAC_RX_DCM_LOCKED_INT,
    PCSPMA_STATUS_VECTOR,
    AXI_STR_TXD_ACLK,
    AXI_STR_TXD_ARESETN,
    AXI_STR_TXD_TVALID,
    AXI_STR_TXD_TREADY,
    AXI_STR_TXD_TLAST,
    AXI_STR_TXD_TKEEP,
    AXI_STR_TXD_TDATA,
    AXI_STR_TXC_ACLK,
    AXI_STR_TXC_ARESETN,
    AXI_STR_TXC_TVALID,
    AXI_STR_TXC_TREADY,
    AXI_STR_TXC_TLAST,
    AXI_STR_TXC_TKEEP,
    AXI_STR_TXC_TDATA,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXD_ARESETN,
    AXI_STR_RXD_VALID,
    AXI_STR_RXD_READY,
    AXI_STR_RXD_LAST,
    AXI_STR_RXD_KEEP,
    AXI_STR_RXD_DATA,
    AXI_STR_RXS_ACLK,
    AXI_STR_RXS_ARESETN,
    AXI_STR_RXS_VALID,
    AXI_STR_RXS_READY,
    AXI_STR_RXS_LAST,
    AXI_STR_RXS_KEEP,
    AXI_STR_RXS_DATA,
    pause_req,
    pause_val,
    S_AXI_2TEMAC_AWADDR,
    S_AXI_2TEMAC_AWVALID,
    S_AXI_2TEMAC_AWREADY,
    S_AXI_2TEMAC_WDATA,
    S_AXI_2TEMAC_WVALID,
    S_AXI_2TEMAC_WREADY,
    S_AXI_2TEMAC_BRESP,
    S_AXI_2TEMAC_BVALID,
    S_AXI_2TEMAC_BREADY,
    S_AXI_2TEMAC_ARADDR,
    S_AXI_2TEMAC_ARVALID,
    S_AXI_2TEMAC_ARREADY,
    S_AXI_2TEMAC_RDATA,
    S_AXI_2TEMAC_RRESP,
    S_AXI_2TEMAC_RVALID,
    S_AXI_2TEMAC_RREADY,
    RX_CLK_ENABLE_IN,
    rx_statistics_vector,
    rx_statistics_valid,
    rx_mac_aclk,
    rx_reset,
    rx_axis_mac_tdata,
    rx_axis_mac_tvalid,
    rx_axis_mac_tlast,
    rx_axis_mac_tuser,
    tx_ifg_delay,
    tx_mac_aclk,
    tx_reset,
    tx_axis_mac_tdata,
    tx_axis_mac_tvalid,
    tx_axis_mac_tlast,
    tx_axis_mac_tuser,
    tx_axis_mac_tready,
    speed_is_10_100,
    RESET2PCSPMA,
    RESET2TEMACn,
    PHY_RST_N,
    mdio_i_top,
    mdio_o_top,
    mdio_t_top,
    mdc_top,
    mdio_t_pcspma,
    mdio_o_pcspma,
    mdio_i_temac,
    mdio_o_temac,
    mdio_t_temac,
    mdc_temac,
    GTX_CLK);
  input S_AXI_ACLK;
  input S_AXI_ARESETN;
  output INTERRUPT;
  input [17:0]S_AXI_AWADDR;
  input S_AXI_AWVALID;
  output S_AXI_AWREADY;
  input [31:0]S_AXI_WDATA;
  input [3:0]S_AXI_WSTRB;
  input S_AXI_WVALID;
  output S_AXI_WREADY;
  output [1:0]S_AXI_BRESP;
  output S_AXI_BVALID;
  input S_AXI_BREADY;
  input [17:0]S_AXI_ARADDR;
  input S_AXI_ARVALID;
  output S_AXI_ARREADY;
  output [31:0]S_AXI_RDATA;
  output [1:0]S_AXI_RRESP;
  output S_AXI_RVALID;
  input S_AXI_RREADY;
  input EMAC_CLIENT_AUTONEG_INT;
  input EMAC_RESET_DONE_INT;
  input EMAC_RX_DCM_LOCKED_INT;
  input [15:0]PCSPMA_STATUS_VECTOR;
  input AXI_STR_TXD_ACLK;
  input AXI_STR_TXD_ARESETN;
  input AXI_STR_TXD_TVALID;
  output AXI_STR_TXD_TREADY;
  input AXI_STR_TXD_TLAST;
  input [3:0]AXI_STR_TXD_TKEEP;
  input [31:0]AXI_STR_TXD_TDATA;
  input AXI_STR_TXC_ACLK;
  input AXI_STR_TXC_ARESETN;
  input AXI_STR_TXC_TVALID;
  output AXI_STR_TXC_TREADY;
  input AXI_STR_TXC_TLAST;
  input [3:0]AXI_STR_TXC_TKEEP;
  input [31:0]AXI_STR_TXC_TDATA;
  input AXI_STR_RXD_ACLK;
  input AXI_STR_RXD_ARESETN;
  output AXI_STR_RXD_VALID;
  input AXI_STR_RXD_READY;
  output AXI_STR_RXD_LAST;
  output [3:0]AXI_STR_RXD_KEEP;
  output [31:0]AXI_STR_RXD_DATA;
  input AXI_STR_RXS_ACLK;
  input AXI_STR_RXS_ARESETN;
  output AXI_STR_RXS_VALID;
  input AXI_STR_RXS_READY;
  output AXI_STR_RXS_LAST;
  output [3:0]AXI_STR_RXS_KEEP;
  output [31:0]AXI_STR_RXS_DATA;
  output pause_req;
  output [16:31]pause_val;
  output [11:0]S_AXI_2TEMAC_AWADDR;
  output S_AXI_2TEMAC_AWVALID;
  input S_AXI_2TEMAC_AWREADY;
  output [31:0]S_AXI_2TEMAC_WDATA;
  output S_AXI_2TEMAC_WVALID;
  input S_AXI_2TEMAC_WREADY;
  input [1:0]S_AXI_2TEMAC_BRESP;
  input S_AXI_2TEMAC_BVALID;
  output S_AXI_2TEMAC_BREADY;
  output [11:0]S_AXI_2TEMAC_ARADDR;
  output S_AXI_2TEMAC_ARVALID;
  input S_AXI_2TEMAC_ARREADY;
  input [31:0]S_AXI_2TEMAC_RDATA;
  input [1:0]S_AXI_2TEMAC_RRESP;
  input S_AXI_2TEMAC_RVALID;
  output S_AXI_2TEMAC_RREADY;
  input RX_CLK_ENABLE_IN;
  input [27:0]rx_statistics_vector;
  input rx_statistics_valid;
  input rx_mac_aclk;
  input rx_reset;
  input [7:0]rx_axis_mac_tdata;
  input rx_axis_mac_tvalid;
  input rx_axis_mac_tlast;
  input rx_axis_mac_tuser;
  output [24:31]tx_ifg_delay;
  input tx_mac_aclk;
  input tx_reset;
  output [7:0]tx_axis_mac_tdata;
  output tx_axis_mac_tvalid;
  output tx_axis_mac_tlast;
  output [0:0]tx_axis_mac_tuser;
  input tx_axis_mac_tready;
  input speed_is_10_100;
  output RESET2PCSPMA;
  output RESET2TEMACn;
  output PHY_RST_N;
  input mdio_i_top;
  output mdio_o_top;
  output mdio_t_top;
  output mdc_top;
  input mdio_t_pcspma;
  input mdio_o_pcspma;
  output mdio_i_temac;
  input mdio_o_temac;
  input mdio_t_temac;
  input mdc_temac;
  input GTX_CLK;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire [31:0]AXI_STR_RXD_DATA;
  wire [3:0]AXI_STR_RXD_KEEP;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire [31:0]AXI_STR_RXS_DATA;
  wire AXI_STR_RXS_LAST;
  wire AXI_STR_RXS_READY;
  wire AXI_STR_RXS_VALID;
  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire AXI_STR_TXC_TLAST;
  wire AXI_STR_TXC_TREADY;
  wire AXI_STR_TXC_TVALID;
  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire [31:0]AXI_STR_TXD_TDATA;
  wire [3:0]AXI_STR_TXD_TKEEP;
  wire AXI_STR_TXD_TLAST;
  wire AXI_STR_TXD_TREADY;
  wire AXI_STR_TXD_TVALID;
  wire BUS2IP_RdCE_reg;
  wire BUS2IP_WrCE_reg;
  wire COMBINE_RESETS_n_5;
  wire COMBINE_RESETS_n_8;
  wire COMBINE_RESETS_n_9;
  wire ClkARst;
  wire ClkASignalIn;
  wire ClkASignalInReg;
  wire ClkASignalInReg_0;
  wire ClkASignalToggle;
  wire ClkASignalToggle_1;
  wire ClkBSignalOut;
  wire EMAC_CLIENT_AUTONEG_INT;
  wire EMAC_CLIENT_AUTONEG_INT_CROSS;
  wire EMAC_RESET_DONE_CROSS;
  wire EMAC_RESET_DONE_INT;
  wire EMAC_RX_DCM_LOCKED_INT;
  wire GTX_CLK;
  wire INTERRUPT;
  wire [31:31]\IS_I/reg_data1_out ;
  wire I_ADDR_SHIM_n_10;
  wire I_ADDR_SHIM_n_11;
  wire I_ADDR_SHIM_n_12;
  wire I_ADDR_SHIM_n_42;
  wire I_ADDR_SHIM_n_43;
  wire I_ADDR_SHIM_n_44;
  wire I_ADDR_SHIM_n_45;
  wire I_ADDR_SHIM_n_46;
  wire I_ADDR_SHIM_n_47;
  wire I_ADDR_SHIM_n_48;
  wire I_ADDR_SHIM_n_49;
  wire I_ADDR_SHIM_n_5;
  wire I_ADDR_SHIM_n_50;
  wire I_ADDR_SHIM_n_6;
  wire I_ADDR_SHIM_n_7;
  wire I_ADDR_SHIM_n_8;
  wire I_ADDR_SHIM_n_9;
  wire I_AXI_LITE_IPIF_n_0;
  wire I_AXI_LITE_IPIF_n_2;
  wire I_AXI_LITE_IPIF_n_3;
  wire I_AXI_LITE_IPIF_n_5;
  wire I_REGISTERS_n_10;
  wire I_REGISTERS_n_11;
  wire I_REGISTERS_n_12;
  wire I_REGISTERS_n_173;
  wire I_REGISTERS_n_174;
  wire I_REGISTERS_n_175;
  wire I_REGISTERS_n_176;
  wire I_REGISTERS_n_177;
  wire I_REGISTERS_n_178;
  wire I_REGISTERS_n_187;
  wire I_REGISTERS_n_188;
  wire I_REGISTERS_n_189;
  wire I_REGISTERS_n_190;
  wire I_REGISTERS_n_191;
  wire I_REGISTERS_n_192;
  wire I_REGISTERS_n_193;
  wire I_REGISTERS_n_194;
  wire I_REGISTERS_n_196;
  wire I_REGISTERS_n_210;
  wire I_REGISTERS_n_211;
  wire I_REGISTERS_n_212;
  wire I_REGISTERS_n_213;
  wire I_REGISTERS_n_214;
  wire I_REGISTERS_n_215;
  wire I_REGISTERS_n_4;
  wire I_REGISTERS_n_5;
  wire I_REGISTERS_n_6;
  wire I_REGISTERS_n_7;
  wire I_REGISTERS_n_8;
  wire I_REGISTERS_n_9;
  wire [15:0]PCSPMA_STATUS_VECTOR;
  wire PHY_RST_N;
  wire RAF_REG_CROSS_I_n_3;
  wire RCV_INTFCE_I_n_1;
  wire RCV_INTFCE_I_n_2;
  wire RCV_INTFCE_I_n_3;
  wire RCV_INTFCE_I_n_9;
  wire RESET2PCSPMA;
  wire RESET2TEMACn;
  wire \RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/ram_rd_en_temp__0 ;
  wire \RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/p_3_out ;
  wire \RX_AXISTREAM_IF_I/RD_EN ;
  wire \RX_AXISTREAM_IF_I/rxd_axistream_current_state0 ;
  wire RX_CLK_ENABLE_IN;
  wire RX_CL_CLK_BAD_FRAME_ENBL;
  wire RX_CL_CLK_BRDCAST_REJ;
  wire RX_CL_CLK_MULCAST_REJ;
  wire S_AXI_2TEMAC_ARREADY;
  wire S_AXI_2TEMAC_ARVALID;
  wire S_AXI_2TEMAC_AWREADY;
  wire S_AXI_2TEMAC_AWVALID;
  wire [1:0]S_AXI_2TEMAC_BRESP;
  wire S_AXI_2TEMAC_BVALID;
  wire [31:0]S_AXI_2TEMAC_RDATA;
  wire [1:0]S_AXI_2TEMAC_RRESP;
  wire S_AXI_2TEMAC_RVALID;
  wire S_AXI_2TEMAC_WREADY;
  wire S_AXI_2TEMAC_WVALID;
  wire S_AXI_ACLK;
  wire [17:0]S_AXI_ARADDR;
  wire S_AXI_ARESETN;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire [17:0]S_AXI_AWADDR;
  wire S_AXI_AWREADY;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire [1:0]S_AXI_BRESP;
  wire S_AXI_BVALID;
  wire [31:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire [1:0]S_AXI_RRESP;
  wire S_AXI_RVALID;
  wire [31:0]S_AXI_WDATA;
  wire S_AXI_WREADY;
  wire S_AXI_WVALID;
  wire Shim2IP_CS1;
  wire axiclk_buffer_mem_overflow_intrpt;
  wire axiclk_frame_rejected_intrpt;
  wire bus2ip_reset_reg;
  wire [14:29]bus2shim_addr;
  wire bus2shim_cs;
  wire [17:30]cr_reg_data;
  wire data_out;
  wire embedded_araddr_reg;
  wire embedded_araddr_reg_i_1_n_0;
  wire embedded_awaddr_reg;
  wire embedded_awaddr_reg_i_1_n_0;
  wire gen_sample_rx_mac_config_n_1;
  wire invalidRdReq;
  wire invalidWrReq;
  wire [0:31]ip2shim_data;
  wire ip2shim_rd_ack;
  wire ip2shim_wr_ack;
  wire mdc_temac;
  wire mdio_i_temac;
  wire mdio_i_top;
  wire mdio_o_pcspma;
  wire mdio_o_temac;
  wire mdio_t_pcspma;
  wire mdio_t_temac;
  wire pause_req;
  wire [16:31]pause_val;
  wire [16:31]pcspma_status_cross;
  wire phy_reset_cmplte_intr;
  wire phy_reset_cmplte_intr_cross;
  wire [17:22]rdData;
  wire [0:31]reg_ip2bus_data;
  wire reg_ip2bus_rd_ack;
  wire reg_ip2bus_wr_ack;
  wire reset2axi_str_rxd;
  wire reset2axi_str_rxs;
  wire reset2axi_str_txd;
  wire reset2rx_client;
  wire reset2tx_client;
  wire [0:31]rtag_reg_data;
  wire [7:0]rx_axis_mac_tdata;
  wire rx_axis_mac_tlast;
  wire rx_axis_mac_tuser;
  wire rx_axis_mac_tvalid;
  wire rx_mac_aclk;
  wire rx_reset;
  wire rx_statistics_valid;
  wire [27:0]rx_statistics_vector;
  wire rxclclk_buffer_mem_overflow_intrpt;
  wire rxclclk_frame_received_intrpt;
  wire rxclclk_frame_rejected_intrpt;
  wire sample_config;
  wire sample_config0;
  wire sample_rx_mac_config;
  wire sample_tx_mac_config;
  wire [1:12]shim2ip_rd_ce;
  wire [0:11]shim2ip_wr_ce;
  wire softRead;
  wire softWrite;
  wire speed_is_10_100;
  wire [0:31]tpid0_reg_data;
  wire [0:31]tpid1_reg_data;
  wire [7:0]tx_axis_mac_tdata;
  wire tx_axis_mac_tlast;
  wire tx_axis_mac_tready;
  wire tx_axis_mac_tvalid;
  wire tx_cmplt_cross;
  wire [24:31]tx_ifg_delay;
  wire [24:31]tx_ifg_delay_i;
  wire tx_init_in_prog_cross;
  wire tx_mac_aclk;
  wire [16:31]tx_pause_reg_data_i;
  wire tx_pause_request;
  wire tx_reset;
  wire [0:31]uawl_reg_data;
  wire [16:31]uawu_reg_data;

  assign AXI_STR_RXS_KEEP[3] = \<const1> ;
  assign AXI_STR_RXS_KEEP[2] = \<const1> ;
  assign AXI_STR_RXS_KEEP[1] = \<const1> ;
  assign AXI_STR_RXS_KEEP[0] = \<const1> ;
  assign S_AXI_2TEMAC_ARADDR[11:0] = S_AXI_ARADDR[11:0];
  assign S_AXI_2TEMAC_AWADDR[11:0] = S_AXI_AWADDR[11:0];
  assign S_AXI_2TEMAC_BREADY = S_AXI_BREADY;
  assign S_AXI_2TEMAC_RREADY = S_AXI_RREADY;
  assign S_AXI_2TEMAC_WDATA[31:0] = S_AXI_WDATA;
  assign mdc_top = mdc_temac;
  assign mdio_o_top = mdio_o_temac;
  assign mdio_t_top = mdio_t_temac;
  assign tx_axis_mac_tuser[0] = \<const0> ;
  bd_929b_eth_buf_0_actv_hi_reset_clk_cross AXITX_2_TXCLIENT_FSM_GO
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .ClkARst(ClkARst),
        .RESET2TX_CLIENT(reset2tx_client),
        .tx_init_in_prog_cross(tx_init_in_prog_cross),
        .tx_mac_aclk(tx_mac_aclk));
  bd_929b_eth_buf_0_sync_block CLK2AXICLK_ISR_7
       (.EMAC_RESET_DONE_INT(EMAC_RESET_DONE_INT),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(EMAC_RESET_DONE_CROSS),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_reset_combiner COMBINE_RESETS
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .\ClkBAxiEthBClkCrsBusOut_reg[15] (COMBINE_RESETS_n_9),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (COMBINE_RESETS_n_8),
        .E(COMBINE_RESETS_n_5),
        .GTX_CLK(GTX_CLK),
        .PHY_RST_N(PHY_RST_N),
        .RD_EN(\RX_AXISTREAM_IF_I/RD_EN ),
        .RESET2PCSPMA(RESET2PCSPMA),
        .RESET2RX_CLIENT(reset2rx_client),
        .RESET2TEMACn(RESET2TEMACn),
        .RESET2TX_CLIENT(reset2tx_client),
        .SR(\RX_AXISTREAM_IF_I/rxd_axistream_current_state0 ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .data_in(phy_reset_cmplte_intr),
        .out(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/p_3_out ),
        .ram_rd_en_temp__0(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/ram_rd_en_temp__0 ),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .reset2axi_str_txd(reset2axi_str_txd),
        .rx_mac_aclk(rx_mac_aclk),
        .\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] (reset2axi_str_rxs),
        .sample_rx_mac_config(sample_rx_mac_config),
        .sample_tx_mac_config(sample_tx_mac_config),
        .tx_mac_aclk(tx_mac_aclk));
  GND GND
       (.G(\<const0> ));
  bd_929b_eth_buf_0_addr_response_shim I_ADDR_SHIM
       (.BUS2IP_RdCE_reg(BUS2IP_RdCE_reg),
        .BUS2IP_RdCE_reg_reg_0(I_AXI_LITE_IPIF_n_2),
        .BUS2IP_WrCE_reg(BUS2IP_WrCE_reg),
        .BUS2IP_WrCE_reg_reg_0(I_AXI_LITE_IPIF_n_0),
        .Bus2IP_Addr({bus2shim_addr[14],bus2shim_addr[15],bus2shim_addr[16],bus2shim_addr[17],bus2shim_addr[18],bus2shim_addr[19],bus2shim_addr[20],bus2shim_addr[21],bus2shim_addr[22],bus2shim_addr[23],bus2shim_addr[24],bus2shim_addr[25],bus2shim_addr[26],bus2shim_addr[27],bus2shim_addr[28],bus2shim_addr[29]}),
        .ClkBSignalOut(ClkBSignalOut),
        .D({I_ADDR_SHIM_n_5,I_ADDR_SHIM_n_6,I_ADDR_SHIM_n_7,I_ADDR_SHIM_n_8,I_ADDR_SHIM_n_9,I_ADDR_SHIM_n_10,I_ADDR_SHIM_n_11,I_ADDR_SHIM_n_12,\IS_I/reg_data1_out }),
        .EMAC_CLIENT_AUTONEG_INT_CROSS(EMAC_CLIENT_AUTONEG_INT_CROSS),
        .\IP2Bus_Data_reg[17] ({rdData[17],rdData[18],rdData[19],rdData[20],rdData[21],rdData[22]}),
        .\IP2Bus_Data_reg[18] ({shim2ip_rd_ce[1],shim2ip_rd_ce[2],shim2ip_rd_ce[3],shim2ip_rd_ce[4],shim2ip_rd_ce[5],shim2ip_rd_ce[6],shim2ip_rd_ce[7],shim2ip_rd_ce[8],shim2ip_rd_ce[9],shim2ip_rd_ce[10],shim2ip_rd_ce[11],shim2ip_rd_ce[12]}),
        .\IP2Bus_Data_reg[23] (I_ADDR_SHIM_n_42),
        .\IP2Bus_Data_reg[23]_0 (I_ADDR_SHIM_n_43),
        .\IP2Bus_Data_reg[24] (I_ADDR_SHIM_n_44),
        .\IP2Bus_Data_reg[25] (I_ADDR_SHIM_n_45),
        .\IP2Bus_Data_reg[26] (I_ADDR_SHIM_n_46),
        .\IP2Bus_Data_reg[27] (I_ADDR_SHIM_n_47),
        .\IP2Bus_Data_reg[28] (I_ADDR_SHIM_n_48),
        .\IP2Bus_Data_reg[29] (I_ADDR_SHIM_n_49),
        .\IP2Bus_Data_reg[30] (I_ADDR_SHIM_n_50),
        .Q({I_REGISTERS_n_4,I_REGISTERS_n_5,I_REGISTERS_n_6,I_REGISTERS_n_7,I_REGISTERS_n_8,I_REGISTERS_n_9,I_REGISTERS_n_10,I_REGISTERS_n_11,I_REGISTERS_n_12}),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA[8:0]),
        .Shim2IP_CS1(Shim2IP_CS1),
        .axiclk_buffer_mem_overflow_intrpt(axiclk_buffer_mem_overflow_intrpt),
        .axiclk_frame_rejected_intrpt(axiclk_frame_rejected_intrpt),
        .bus2shim_cs(bus2shim_cs),
        .data_out(data_out),
        .data_sync7_i(EMAC_RESET_DONE_CROSS),
        .data_sync7_i_0(phy_reset_cmplte_intr_cross),
        .invalidRdReq(invalidRdReq),
        .invalidWrReq(invalidWrReq),
        .ip2shim_rd_ack(ip2shim_rd_ack),
        .ip2shim_wr_ack(ip2shim_wr_ack),
        .pcspma_status_cross({pcspma_status_cross[17],pcspma_status_cross[18],pcspma_status_cross[19],pcspma_status_cross[20],pcspma_status_cross[21],pcspma_status_cross[22],pcspma_status_cross[23]}),
        .\reg_data_reg[17] (I_REGISTERS_n_173),
        .\reg_data_reg[17]_0 ({tpid0_reg_data[17],tpid0_reg_data[18],tpid0_reg_data[19],tpid0_reg_data[20],tpid0_reg_data[21],tpid0_reg_data[22],tpid0_reg_data[23]}),
        .\reg_data_reg[17]_1 ({tpid1_reg_data[17],tpid1_reg_data[18],tpid1_reg_data[19],tpid1_reg_data[20],tpid1_reg_data[21],tpid1_reg_data[22],tpid1_reg_data[23]}),
        .\reg_data_reg[17]_2 ({cr_reg_data[17],cr_reg_data[19],cr_reg_data[20],cr_reg_data[21],cr_reg_data[22],cr_reg_data[23],cr_reg_data[24],cr_reg_data[25],cr_reg_data[26],cr_reg_data[27],cr_reg_data[28],cr_reg_data[29],cr_reg_data[30]}),
        .\reg_data_reg[17]_3 ({tx_pause_reg_data_i[17],tx_pause_reg_data_i[18],tx_pause_reg_data_i[19],tx_pause_reg_data_i[20],tx_pause_reg_data_i[21],tx_pause_reg_data_i[22]}),
        .\reg_data_reg[17]_4 ({I_REGISTERS_n_210,I_REGISTERS_n_211,I_REGISTERS_n_212,I_REGISTERS_n_213,I_REGISTERS_n_214,I_REGISTERS_n_215}),
        .\reg_data_reg[18] (I_REGISTERS_n_174),
        .\reg_data_reg[19] (I_REGISTERS_n_175),
        .\reg_data_reg[20] (I_REGISTERS_n_176),
        .\reg_data_reg[21] (I_REGISTERS_n_177),
        .\reg_data_reg[22] (I_REGISTERS_n_178),
        .\reg_data_reg[23] ({I_REGISTERS_n_187,I_REGISTERS_n_188,I_REGISTERS_n_189,I_REGISTERS_n_190,I_REGISTERS_n_191,I_REGISTERS_n_192,I_REGISTERS_n_193,I_REGISTERS_n_194}),
        .\reg_data_reg[30] ({shim2ip_wr_ce[0],shim2ip_wr_ce[1],shim2ip_wr_ce[2],shim2ip_wr_ce[5],shim2ip_wr_ce[6],shim2ip_wr_ce[7],shim2ip_wr_ce[8],shim2ip_wr_ce[9],shim2ip_wr_ce[10],shim2ip_wr_ce[11]}),
        .softRead(softRead),
        .softWrite(softWrite),
        .sync_rst1_reg(RESET2PCSPMA),
        .tx_cmplt_cross(tx_cmplt_cross));
  bd_929b_eth_buf_0_axi_lite_ipif I_AXI_LITE_IPIF
       (.\BUS2IP_Addr_reg_reg[14] ({bus2shim_addr[14],bus2shim_addr[15],bus2shim_addr[16],bus2shim_addr[17],bus2shim_addr[18],bus2shim_addr[19],bus2shim_addr[20],bus2shim_addr[21],bus2shim_addr[22],bus2shim_addr[23],bus2shim_addr[24],bus2shim_addr[25],bus2shim_addr[26],bus2shim_addr[27],bus2shim_addr[28],bus2shim_addr[29]}),
        .BUS2IP_RdCE_reg(BUS2IP_RdCE_reg),
        .BUS2IP_RdCE_reg_reg(I_AXI_LITE_IPIF_n_2),
        .BUS2IP_WrCE_reg(BUS2IP_WrCE_reg),
        .BUS2IP_WrCE_reg_reg(I_AXI_LITE_IPIF_n_0),
        .Q({ip2shim_data[0],ip2shim_data[1],ip2shim_data[2],ip2shim_data[3],ip2shim_data[4],ip2shim_data[5],ip2shim_data[6],ip2shim_data[7],ip2shim_data[8],ip2shim_data[9],ip2shim_data[10],ip2shim_data[11],ip2shim_data[12],ip2shim_data[13],ip2shim_data[14],ip2shim_data[15],ip2shim_data[16],ip2shim_data[17],ip2shim_data[18],ip2shim_data[19],ip2shim_data[20],ip2shim_data[21],ip2shim_data[22],ip2shim_data[23],ip2shim_data[24],ip2shim_data[25],ip2shim_data[26],ip2shim_data[27],ip2shim_data[28],ip2shim_data[29],ip2shim_data[30],ip2shim_data[31]}),
        .S_AXI_2TEMAC_ARREADY(S_AXI_2TEMAC_ARREADY),
        .S_AXI_2TEMAC_AWREADY(S_AXI_2TEMAC_AWREADY),
        .S_AXI_2TEMAC_BVALID(S_AXI_2TEMAC_BVALID),
        .S_AXI_2TEMAC_RDATA(S_AXI_2TEMAC_RDATA),
        .S_AXI_2TEMAC_RVALID(S_AXI_2TEMAC_RVALID),
        .S_AXI_2TEMAC_WREADY(S_AXI_2TEMAC_WREADY),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARADDR(S_AXI_ARADDR),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_ARVALID(S_AXI_ARVALID),
        .S_AXI_AWADDR(S_AXI_AWADDR),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_AWVALID(S_AXI_AWVALID),
        .S_AXI_BREADY(S_AXI_BREADY),
        .S_AXI_BVALID(S_AXI_BVALID),
        .S_AXI_RDATA(S_AXI_RDATA),
        .S_AXI_RREADY(S_AXI_RREADY),
        .S_AXI_RVALID(S_AXI_RVALID),
        .S_AXI_WREADY(S_AXI_WREADY),
        .S_AXI_WVALID(S_AXI_WVALID),
        .Shim2IP_CS1(Shim2IP_CS1),
        .bus2shim_cs(bus2shim_cs),
        .embedded_araddr_reg(embedded_araddr_reg),
        .embedded_awaddr_reg(embedded_awaddr_reg),
        .embedded_awaddr_reg_reg(I_AXI_LITE_IPIF_n_5),
        .invalidRdReq(invalidRdReq),
        .invalidWrReq(invalidWrReq),
        .ip2shim_rd_ack(ip2shim_rd_ack),
        .ip2shim_wr_ack(ip2shim_wr_ack),
        .start2_reg(I_AXI_LITE_IPIF_n_3),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_registers I_REGISTERS
       (.ClkASignalInReg(ClkASignalInReg_0),
        .\ClkBAxiEthBClkCrsBusOut_reg[14] ({cr_reg_data[17],cr_reg_data[19],cr_reg_data[20],cr_reg_data[21],cr_reg_data[22],cr_reg_data[23],cr_reg_data[24],cr_reg_data[25],cr_reg_data[26],cr_reg_data[27],cr_reg_data[28],cr_reg_data[29],cr_reg_data[30]}),
        .\ClkBAxiEthBClkCrsBusOut_reg[15] ({uawu_reg_data[16],uawu_reg_data[17],uawu_reg_data[18],uawu_reg_data[19],uawu_reg_data[20],uawu_reg_data[21],uawu_reg_data[22],uawu_reg_data[23],uawu_reg_data[24],uawu_reg_data[25],uawu_reg_data[26],uawu_reg_data[27],uawu_reg_data[28],uawu_reg_data[29],uawu_reg_data[30],uawu_reg_data[31]}),
        .\ClkBAxiEthBClkCrsBusOut_reg[31] ({tpid0_reg_data[0],tpid0_reg_data[1],tpid0_reg_data[2],tpid0_reg_data[3],tpid0_reg_data[4],tpid0_reg_data[5],tpid0_reg_data[6],tpid0_reg_data[7],tpid0_reg_data[8],tpid0_reg_data[9],tpid0_reg_data[10],tpid0_reg_data[11],tpid0_reg_data[12],tpid0_reg_data[13],tpid0_reg_data[14],tpid0_reg_data[15],tpid0_reg_data[16],tpid0_reg_data[17],tpid0_reg_data[18],tpid0_reg_data[19],tpid0_reg_data[20],tpid0_reg_data[21],tpid0_reg_data[22],tpid0_reg_data[23],tpid0_reg_data[24],tpid0_reg_data[25],tpid0_reg_data[26],tpid0_reg_data[27],tpid0_reg_data[28],tpid0_reg_data[29],tpid0_reg_data[30],tpid0_reg_data[31]}),
        .\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ({tpid1_reg_data[0],tpid1_reg_data[1],tpid1_reg_data[2],tpid1_reg_data[3],tpid1_reg_data[4],tpid1_reg_data[5],tpid1_reg_data[6],tpid1_reg_data[7],tpid1_reg_data[8],tpid1_reg_data[9],tpid1_reg_data[10],tpid1_reg_data[11],tpid1_reg_data[12],tpid1_reg_data[13],tpid1_reg_data[14],tpid1_reg_data[15],tpid1_reg_data[16],tpid1_reg_data[17],tpid1_reg_data[18],tpid1_reg_data[19],tpid1_reg_data[20],tpid1_reg_data[21],tpid1_reg_data[22],tpid1_reg_data[23],tpid1_reg_data[24],tpid1_reg_data[25],tpid1_reg_data[26],tpid1_reg_data[27],tpid1_reg_data[28],tpid1_reg_data[29],tpid1_reg_data[30],tpid1_reg_data[31]}),
        .\ClkBAxiEthBClkCrsBusOut_reg[31]_1 ({rtag_reg_data[0],rtag_reg_data[1],rtag_reg_data[2],rtag_reg_data[3],rtag_reg_data[4],rtag_reg_data[5],rtag_reg_data[6],rtag_reg_data[7],rtag_reg_data[8],rtag_reg_data[9],rtag_reg_data[10],rtag_reg_data[11],rtag_reg_data[12],rtag_reg_data[13],rtag_reg_data[14],rtag_reg_data[15],rtag_reg_data[16],rtag_reg_data[17],rtag_reg_data[18],rtag_reg_data[19],rtag_reg_data[20],rtag_reg_data[21],rtag_reg_data[22],rtag_reg_data[23],rtag_reg_data[24],rtag_reg_data[25],rtag_reg_data[26],rtag_reg_data[27],rtag_reg_data[28],rtag_reg_data[29],rtag_reg_data[30],rtag_reg_data[31]}),
        .\ClkBAxiEthBClkCrsBusOut_reg[31]_2 ({uawl_reg_data[0],uawl_reg_data[1],uawl_reg_data[2],uawl_reg_data[3],uawl_reg_data[4],uawl_reg_data[5],uawl_reg_data[6],uawl_reg_data[7],uawl_reg_data[8],uawl_reg_data[9],uawl_reg_data[10],uawl_reg_data[11],uawl_reg_data[12],uawl_reg_data[13],uawl_reg_data[14],uawl_reg_data[15],uawl_reg_data[16],uawl_reg_data[17],uawl_reg_data[18],uawl_reg_data[19],uawl_reg_data[20],uawl_reg_data[21],uawl_reg_data[22],uawl_reg_data[23],uawl_reg_data[24],uawl_reg_data[25],uawl_reg_data[26],uawl_reg_data[27],uawl_reg_data[28],uawl_reg_data[29],uawl_reg_data[30],uawl_reg_data[31]}),
        .\ClkBAxiEthBClkCrsBusOut_reg[7] ({tx_ifg_delay_i[24],tx_ifg_delay_i[25],tx_ifg_delay_i[26],tx_ifg_delay_i[27],tx_ifg_delay_i[28],tx_ifg_delay_i[29],tx_ifg_delay_i[30],tx_ifg_delay_i[31]}),
        .D({rdData[17],rdData[18],rdData[19],rdData[20],rdData[21],rdData[22]}),
        .E(I_REGISTERS_n_196),
        .INTERRUPT(INTERRUPT),
        .\IP2Bus_Data_reg[17]_0 (I_REGISTERS_n_173),
        .\IP2Bus_Data_reg[17]_1 ({I_REGISTERS_n_210,I_REGISTERS_n_211,I_REGISTERS_n_212,I_REGISTERS_n_213,I_REGISTERS_n_214,I_REGISTERS_n_215}),
        .\IP2Bus_Data_reg[18]_0 (I_REGISTERS_n_174),
        .\IP2Bus_Data_reg[19]_0 (I_REGISTERS_n_175),
        .\IP2Bus_Data_reg[20]_0 (I_REGISTERS_n_176),
        .\IP2Bus_Data_reg[21]_0 (I_REGISTERS_n_177),
        .\IP2Bus_Data_reg[22]_0 (I_REGISTERS_n_178),
        .Intrpt_reg({I_REGISTERS_n_187,I_REGISTERS_n_188,I_REGISTERS_n_189,I_REGISTERS_n_190,I_REGISTERS_n_191,I_REGISTERS_n_192,I_REGISTERS_n_193,I_REGISTERS_n_194}),
        .Q({I_REGISTERS_n_4,I_REGISTERS_n_5,I_REGISTERS_n_6,I_REGISTERS_n_7,I_REGISTERS_n_8,I_REGISTERS_n_9,I_REGISTERS_n_10,I_REGISTERS_n_11,I_REGISTERS_n_12}),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[1] ({shim2ip_rd_ce[1],shim2ip_rd_ce[2],shim2ip_rd_ce[3],shim2ip_rd_ce[4],shim2ip_rd_ce[5],shim2ip_rd_ce[6],shim2ip_rd_ce[7],shim2ip_rd_ce[8],shim2ip_rd_ce[9],shim2ip_rd_ce[10],shim2ip_rd_ce[11],shim2ip_rd_ce[12]}),
        .\Shim2IP_RdCE_reg[3] (I_ADDR_SHIM_n_42),
        .\Shim2IP_RdCE_reg[3]_0 (I_ADDR_SHIM_n_44),
        .\Shim2IP_RdCE_reg[3]_1 (I_ADDR_SHIM_n_45),
        .\Shim2IP_RdCE_reg[3]_2 (I_ADDR_SHIM_n_46),
        .\Shim2IP_RdCE_reg[3]_3 (I_ADDR_SHIM_n_47),
        .\Shim2IP_RdCE_reg[3]_4 (I_ADDR_SHIM_n_48),
        .\Shim2IP_RdCE_reg[3]_5 (I_ADDR_SHIM_n_49),
        .\Shim2IP_RdCE_reg[3]_6 (I_ADDR_SHIM_n_50),
        .\Shim2IP_WrCE_reg[0] ({shim2ip_wr_ce[0],shim2ip_wr_ce[1],shim2ip_wr_ce[2],shim2ip_wr_ce[5],shim2ip_wr_ce[6],shim2ip_wr_ce[7],shim2ip_wr_ce[8],shim2ip_wr_ce[9],shim2ip_wr_ce[10],shim2ip_wr_ce[11]}),
        .\Shim2IP_WrCE_reg[3] ({I_ADDR_SHIM_n_5,I_ADDR_SHIM_n_6,I_ADDR_SHIM_n_7,I_ADDR_SHIM_n_8,I_ADDR_SHIM_n_9,I_ADDR_SHIM_n_10,I_ADDR_SHIM_n_11,I_ADDR_SHIM_n_12,\IS_I/reg_data1_out }),
        .bus2ip_reset_reg(bus2ip_reset_reg),
        .\clk_a2b_bus_reg[15] ({tx_pause_reg_data_i[16],tx_pause_reg_data_i[17],tx_pause_reg_data_i[18],tx_pause_reg_data_i[19],tx_pause_reg_data_i[20],tx_pause_reg_data_i[21],tx_pause_reg_data_i[22],tx_pause_reg_data_i[23],tx_pause_reg_data_i[24],tx_pause_reg_data_i[25],tx_pause_reg_data_i[26],tx_pause_reg_data_i[27],tx_pause_reg_data_i[28],tx_pause_reg_data_i[29],tx_pause_reg_data_i[30],tx_pause_reg_data_i[31]}),
        .\ip2shim_data_reg[0] ({reg_ip2bus_data[0],reg_ip2bus_data[1],reg_ip2bus_data[2],reg_ip2bus_data[3],reg_ip2bus_data[4],reg_ip2bus_data[5],reg_ip2bus_data[6],reg_ip2bus_data[7],reg_ip2bus_data[8],reg_ip2bus_data[9],reg_ip2bus_data[10],reg_ip2bus_data[11],reg_ip2bus_data[12],reg_ip2bus_data[13],reg_ip2bus_data[14],reg_ip2bus_data[15],reg_ip2bus_data[16],reg_ip2bus_data[17],reg_ip2bus_data[18],reg_ip2bus_data[19],reg_ip2bus_data[20],reg_ip2bus_data[21],reg_ip2bus_data[22],reg_ip2bus_data[23],reg_ip2bus_data[24],reg_ip2bus_data[25],reg_ip2bus_data[26],reg_ip2bus_data[27],reg_ip2bus_data[28],reg_ip2bus_data[29],reg_ip2bus_data[30],reg_ip2bus_data[31]}),
        .pcspma_status_cross({pcspma_status_cross[16],pcspma_status_cross[24],pcspma_status_cross[25],pcspma_status_cross[26],pcspma_status_cross[27],pcspma_status_cross[28],pcspma_status_cross[29],pcspma_status_cross[30],pcspma_status_cross[31]}),
        .\reg_data_reg[23] (I_ADDR_SHIM_n_43),
        .reg_ip2bus_rd_ack(reg_ip2bus_rd_ack),
        .reg_ip2bus_wr_ack(reg_ip2bus_wr_ack),
        .sample_config0(sample_config0),
        .softRead(softRead),
        .softWrite(softWrite),
        .sync_rst1_reg(RESET2PCSPMA),
        .tx_pause_request(tx_pause_request));
  bd_929b_eth_buf_0_sync_block_0 \PCSPMA_STATUS_CROSS_I[0].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[0]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[31]),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_sync_block_1 \PCSPMA_STATUS_CROSS_I[10].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[10]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[21]),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_sync_block_2 \PCSPMA_STATUS_CROSS_I[11].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[11]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[20]),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_sync_block_3 \PCSPMA_STATUS_CROSS_I[12].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[12]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[19]),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_sync_block_4 \PCSPMA_STATUS_CROSS_I[13].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[13]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[18]),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_sync_block_5 \PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[14]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[17]),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_sync_block_6 \PCSPMA_STATUS_CROSS_I[15].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[15]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[16]),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_sync_block_7 \PCSPMA_STATUS_CROSS_I[1].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[1]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[30]),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_sync_block_8 \PCSPMA_STATUS_CROSS_I[2].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[2]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[29]),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_sync_block_9 \PCSPMA_STATUS_CROSS_I[3].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[3]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[28]),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_sync_block_10 \PCSPMA_STATUS_CROSS_I[4].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[4]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[27]),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_sync_block_11 \PCSPMA_STATUS_CROSS_I[5].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[5]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[26]),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_sync_block_12 \PCSPMA_STATUS_CROSS_I[6].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[6]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[25]),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_sync_block_13 \PCSPMA_STATUS_CROSS_I[7].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[7]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[24]),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_sync_block_14 \PCSPMA_STATUS_CROSS_I[8].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[8]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[23]),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_sync_block_15 \PCSPMA_STATUS_CROSS_I[9].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[9]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[22]),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_bus_clk_cross__parameterized4 RAF_REG_CROSS_I
       (.D({cr_reg_data[17],cr_reg_data[19],cr_reg_data[20],cr_reg_data[21],cr_reg_data[22],cr_reg_data[23],cr_reg_data[24],cr_reg_data[25],cr_reg_data[26],cr_reg_data[27],cr_reg_data[28],cr_reg_data[29],cr_reg_data[30]}),
        .E(COMBINE_RESETS_n_9),
        .frame_is_broadcast_d10_reg(RCV_INTFCE_I_n_3),
        .frame_is_multicast_d10_reg(RCV_INTFCE_I_n_2),
        .out({RX_CL_CLK_BAD_FRAME_ENBL,RX_CL_CLK_BRDCAST_REJ,RX_CL_CLK_MULCAST_REJ}),
        .rx_mac_aclk(rx_mac_aclk),
        .\rxd_mem_next_available4write_ptr_reg_reg[9] (RAF_REG_CROSS_I_n_3),
        .save_rx_goodframe_reg(RCV_INTFCE_I_n_1));
  bd_929b_eth_buf_0_rx_if RCV_INTFCE_I
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_DATA(AXI_STR_RXS_DATA),
        .AXI_STR_RXS_LAST(AXI_STR_RXS_LAST),
        .AXI_STR_RXS_READY(AXI_STR_RXS_READY),
        .AXI_STR_RXS_VALID(AXI_STR_RXS_VALID),
        .ClkASignalInReg(ClkASignalInReg),
        .ClkASignalInReg_reg(RCV_INTFCE_I_n_1),
        .ClkASignalToggle_reg(RCV_INTFCE_I_n_9),
        .\ClkBAxiEthBClkCrsBusOut_reg[14] (RAF_REG_CROSS_I_n_3),
        .\ClkBAxiEthBClkCrsBusOut_reg[14]_0 ({RX_CL_CLK_BAD_FRAME_ENBL,RX_CL_CLK_BRDCAST_REJ,RX_CL_CLK_MULCAST_REJ}),
        .Q({AXI_STR_RXD_KEEP,AXI_STR_RXD_DATA}),
        .RD_EN(\RX_AXISTREAM_IF_I/RD_EN ),
        .RX_CLK_ENABLE_IN(RX_CLK_ENABLE_IN),
        .SR(reset2axi_str_rxs),
        .data_in(ClkASignalToggle),
        .frame_is_broadcast_d10_reg(RCV_INTFCE_I_n_3),
        .frame_is_multicast_d10_reg(RCV_INTFCE_I_n_2),
        .out(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/p_3_out ),
        .ram_rd_en_temp__0(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/ram_rd_en_temp__0 ),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .rx_axis_mac_tdata(rx_axis_mac_tdata),
        .rx_axis_mac_tlast(rx_axis_mac_tlast),
        .rx_axis_mac_tuser(rx_axis_mac_tuser),
        .rx_axis_mac_tvalid(rx_axis_mac_tvalid),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .rx_statistics_valid(rx_statistics_valid),
        .rx_statistics_vector({rx_statistics_vector[26:23],rx_statistics_vector[21:0]}),
        .rxclclk_buffer_mem_overflow_intrpt(rxclclk_buffer_mem_overflow_intrpt),
        .rxclclk_frame_received_intrpt(rxclclk_frame_received_intrpt),
        .rxclclk_frame_rejected_intrpt(rxclclk_frame_rejected_intrpt),
        .speed_is_10_100(speed_is_10_100),
        .sync_rst1_reg(\RX_AXISTREAM_IF_I/rxd_axistream_current_state0 ));
  bd_929b_eth_buf_0_actv_hi_pulse_clk_cross RXCLCLK2AXICLK_INTRPT0
       (.ClkBSignalOut(ClkBSignalOut),
        .RESET2RX_CLIENT(reset2rx_client),
        .S_AXI_ACLK(S_AXI_ACLK),
        .rx_mac_aclk(rx_mac_aclk),
        .rxclclk_frame_received_intrpt(rxclclk_frame_received_intrpt),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_16 RXCLCLK2AXICLK_INTRPT1
       (.RESET2RX_CLIENT(reset2rx_client),
        .S_AXI_ACLK(S_AXI_ACLK),
        .axiclk_frame_rejected_intrpt(axiclk_frame_rejected_intrpt),
        .rx_mac_aclk(rx_mac_aclk),
        .rxclclk_frame_rejected_intrpt(rxclclk_frame_rejected_intrpt),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_17 RXCLCLK2AXICLK_INTRPT2
       (.ClkASignalInReg(ClkASignalInReg),
        .ClkASignalInReg_reg_0(RCV_INTFCE_I_n_9),
        .RESET2RX_CLIENT(reset2rx_client),
        .S_AXI_ACLK(S_AXI_ACLK),
        .axiclk_buffer_mem_overflow_intrpt(axiclk_buffer_mem_overflow_intrpt),
        .data_in(ClkASignalToggle),
        .rx_mac_aclk(rx_mac_aclk),
        .rxclclk_buffer_mem_overflow_intrpt(rxclclk_buffer_mem_overflow_intrpt),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_sync_block_18 RXCLCLK2AXICLK_ISR_6
       (.EMAC_RX_DCM_LOCKED_INT(EMAC_RX_DCM_LOCKED_INT),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(data_out),
        .sync_rst1_reg(RESET2PCSPMA));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    S_AXI_2TEMAC_ARVALID_INST_0
       (.I0(I_AXI_LITE_IPIF_n_3),
        .I1(S_AXI_ARVALID),
        .O(S_AXI_2TEMAC_ARVALID));
  LUT2 #(
    .INIT(4'h8)) 
    S_AXI_2TEMAC_AWVALID_INST_0
       (.I0(S_AXI_AWVALID),
        .I1(I_AXI_LITE_IPIF_n_5),
        .O(S_AXI_2TEMAC_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h8B00)) 
    S_AXI_2TEMAC_WVALID_INST_0
       (.I0(I_AXI_LITE_IPIF_n_5),
        .I1(S_AXI_AWVALID),
        .I2(embedded_awaddr_reg),
        .I3(S_AXI_WVALID),
        .O(S_AXI_2TEMAC_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h8B00)) 
    \S_AXI_BRESP[0]_INST_0 
       (.I0(I_AXI_LITE_IPIF_n_5),
        .I1(S_AXI_AWVALID),
        .I2(embedded_awaddr_reg),
        .I3(S_AXI_2TEMAC_BRESP[0]),
        .O(S_AXI_BRESP[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h8B00)) 
    \S_AXI_BRESP[1]_INST_0 
       (.I0(I_AXI_LITE_IPIF_n_5),
        .I1(S_AXI_AWVALID),
        .I2(embedded_awaddr_reg),
        .I3(S_AXI_2TEMAC_BRESP[1]),
        .O(S_AXI_BRESP[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h8B00)) 
    \S_AXI_RRESP[0]_INST_0 
       (.I0(I_AXI_LITE_IPIF_n_3),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RRESP[0]),
        .O(S_AXI_RRESP[0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h8B00)) 
    \S_AXI_RRESP[1]_INST_0 
       (.I0(I_AXI_LITE_IPIF_n_3),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_2TEMAC_RRESP[1]),
        .O(S_AXI_RRESP[1]));
  bd_929b_eth_buf_0_bus_clk_cross TAG_REG_CROSS_I
       (.D({rtag_reg_data[0],rtag_reg_data[1],rtag_reg_data[2],rtag_reg_data[3],rtag_reg_data[4],rtag_reg_data[5],rtag_reg_data[6],rtag_reg_data[7],rtag_reg_data[8],rtag_reg_data[9],rtag_reg_data[10],rtag_reg_data[11],rtag_reg_data[12],rtag_reg_data[13],rtag_reg_data[14],rtag_reg_data[15],rtag_reg_data[16],rtag_reg_data[17],rtag_reg_data[18],rtag_reg_data[19],rtag_reg_data[20],rtag_reg_data[21],rtag_reg_data[22],rtag_reg_data[23],rtag_reg_data[24],rtag_reg_data[25],rtag_reg_data[26],rtag_reg_data[27],rtag_reg_data[28],rtag_reg_data[29],rtag_reg_data[30],rtag_reg_data[31]}),
        .E(COMBINE_RESETS_n_9),
        .rx_mac_aclk(rx_mac_aclk));
  bd_929b_eth_buf_0_bus_clk_cross_19 TPID0_REG_CROSS_I
       (.D({tpid0_reg_data[0],tpid0_reg_data[1],tpid0_reg_data[2],tpid0_reg_data[3],tpid0_reg_data[4],tpid0_reg_data[5],tpid0_reg_data[6],tpid0_reg_data[7],tpid0_reg_data[8],tpid0_reg_data[9],tpid0_reg_data[10],tpid0_reg_data[11],tpid0_reg_data[12],tpid0_reg_data[13],tpid0_reg_data[14],tpid0_reg_data[15],tpid0_reg_data[16],tpid0_reg_data[17],tpid0_reg_data[18],tpid0_reg_data[19],tpid0_reg_data[20],tpid0_reg_data[21],tpid0_reg_data[22],tpid0_reg_data[23],tpid0_reg_data[24],tpid0_reg_data[25],tpid0_reg_data[26],tpid0_reg_data[27],tpid0_reg_data[28],tpid0_reg_data[29],tpid0_reg_data[30],tpid0_reg_data[31]}),
        .E(COMBINE_RESETS_n_9),
        .rx_mac_aclk(rx_mac_aclk));
  bd_929b_eth_buf_0_bus_clk_cross_20 TPID1_REG_CROSS_I
       (.D({tpid1_reg_data[0],tpid1_reg_data[1],tpid1_reg_data[2],tpid1_reg_data[3],tpid1_reg_data[4],tpid1_reg_data[5],tpid1_reg_data[6],tpid1_reg_data[7],tpid1_reg_data[8],tpid1_reg_data[9],tpid1_reg_data[10],tpid1_reg_data[11],tpid1_reg_data[12],tpid1_reg_data[13],tpid1_reg_data[14],tpid1_reg_data[15],tpid1_reg_data[16],tpid1_reg_data[17],tpid1_reg_data[18],tpid1_reg_data[19],tpid1_reg_data[20],tpid1_reg_data[21],tpid1_reg_data[22],tpid1_reg_data[23],tpid1_reg_data[24],tpid1_reg_data[25],tpid1_reg_data[26],tpid1_reg_data[27],tpid1_reg_data[28],tpid1_reg_data[29],tpid1_reg_data[30],tpid1_reg_data[31]}),
        .rx_mac_aclk(rx_mac_aclk),
        .sync_rst1_reg(COMBINE_RESETS_n_9));
  bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_21 TXCLCLK2AXICLK_ISR_1
       (.EMAC_CLIENT_AUTONEG_INT(EMAC_CLIENT_AUTONEG_INT),
        .EMAC_CLIENT_AUTONEG_INT_CROSS(EMAC_CLIENT_AUTONEG_INT_CROSS),
        .RESET2TX_CLIENT(reset2tx_client),
        .S_AXI_ACLK(S_AXI_ACLK),
        .sync_rst1_reg(RESET2PCSPMA),
        .tx_mac_aclk(tx_mac_aclk));
  bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_22 TXCLCLK2AXICLK_ISR_5
       (.RESET2TX_CLIENT(reset2tx_client),
        .S_AXI_ACLK(S_AXI_ACLK),
        .sync_rst1_reg(RESET2PCSPMA),
        .tx_cmplt(ClkASignalIn),
        .tx_cmplt_cross(tx_cmplt_cross),
        .tx_mac_aclk(tx_mac_aclk));
  bd_929b_eth_buf_0_sync_block_23 TXCLCLK2AXICLK_ISR_8
       (.S_AXI_ACLK(S_AXI_ACLK),
        .data_in(phy_reset_cmplte_intr),
        .data_out(phy_reset_cmplte_intr_cross),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_bus_clk_cross__parameterized6 TX_IFGP_CROSS_I
       (.D({tx_ifg_delay_i[24],tx_ifg_delay_i[25],tx_ifg_delay_i[26],tx_ifg_delay_i[27],tx_ifg_delay_i[28],tx_ifg_delay_i[29],tx_ifg_delay_i[30],tx_ifg_delay_i[31]}),
        .E(COMBINE_RESETS_n_5),
        .tx_ifg_delay(tx_ifg_delay),
        .tx_mac_aclk(tx_mac_aclk));
  bd_929b_eth_buf_0_tx_if TX_INTFCE_I
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_TLAST(AXI_STR_TXC_TLAST),
        .AXI_STR_TXC_TREADY(AXI_STR_TXC_TREADY),
        .AXI_STR_TXC_TVALID(AXI_STR_TXC_TVALID),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_TDATA(AXI_STR_TXD_TDATA),
        .AXI_STR_TXD_TKEEP(AXI_STR_TXD_TKEEP),
        .AXI_STR_TXD_TLAST(AXI_STR_TXD_TLAST),
        .AXI_STR_TXD_TREADY(AXI_STR_TXD_TREADY),
        .AXI_STR_TXD_TVALID(AXI_STR_TXD_TVALID),
        .ClkARst(ClkARst),
        .reset2axi_str_txd(reset2axi_str_txd),
        .speed_is_10_100(speed_is_10_100),
        .sync_rst1_reg(COMBINE_RESETS_n_8),
        .tx_axis_mac_tdata(tx_axis_mac_tdata),
        .tx_axis_mac_tlast(tx_axis_mac_tlast),
        .tx_axis_mac_tready(tx_axis_mac_tready),
        .tx_axis_mac_tvalid(tx_axis_mac_tvalid),
        .tx_cmplt(ClkASignalIn),
        .tx_init_in_prog_cross(tx_init_in_prog_cross),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset));
  bd_929b_eth_buf_0_bus_and_enable_clk_cross TX_PAUSE_FRAME_CROSS_I
       (.ClkASignalInReg(ClkASignalInReg_0),
        .D({tx_pause_reg_data_i[16],tx_pause_reg_data_i[17],tx_pause_reg_data_i[18],tx_pause_reg_data_i[19],tx_pause_reg_data_i[20],tx_pause_reg_data_i[21],tx_pause_reg_data_i[22],tx_pause_reg_data_i[23],tx_pause_reg_data_i[24],tx_pause_reg_data_i[25],tx_pause_reg_data_i[26],tx_pause_reg_data_i[27],tx_pause_reg_data_i[28],tx_pause_reg_data_i[29],tx_pause_reg_data_i[30],tx_pause_reg_data_i[31]}),
        .E(I_REGISTERS_n_196),
        .RESET2TX_CLIENT(reset2tx_client),
        .S_AXI_ACLK(S_AXI_ACLK),
        .pause_req(pause_req),
        .pause_val(pause_val),
        .sync_rst1_reg(RESET2PCSPMA),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_pause_request(tx_pause_request));
  bd_929b_eth_buf_0_bus_clk_cross_24 UAWL_REG_CROSS_I
       (.D({uawl_reg_data[0],uawl_reg_data[1],uawl_reg_data[2],uawl_reg_data[3],uawl_reg_data[4],uawl_reg_data[5],uawl_reg_data[6],uawl_reg_data[7],uawl_reg_data[8],uawl_reg_data[9],uawl_reg_data[10],uawl_reg_data[11],uawl_reg_data[12],uawl_reg_data[13],uawl_reg_data[14],uawl_reg_data[15],uawl_reg_data[16],uawl_reg_data[17],uawl_reg_data[18],uawl_reg_data[19],uawl_reg_data[20],uawl_reg_data[21],uawl_reg_data[22],uawl_reg_data[23],uawl_reg_data[24],uawl_reg_data[25],uawl_reg_data[26],uawl_reg_data[27],uawl_reg_data[28],uawl_reg_data[29],uawl_reg_data[30],uawl_reg_data[31]}),
        .rx_mac_aclk(rx_mac_aclk),
        .sync_rst1_reg(COMBINE_RESETS_n_9));
  bd_929b_eth_buf_0_bus_clk_cross__parameterized2 UAWU_REG_CROSS_I
       (.D({uawu_reg_data[16],uawu_reg_data[17],uawu_reg_data[18],uawu_reg_data[19],uawu_reg_data[20],uawu_reg_data[21],uawu_reg_data[22],uawu_reg_data[23],uawu_reg_data[24],uawu_reg_data[25],uawu_reg_data[26],uawu_reg_data[27],uawu_reg_data[28],uawu_reg_data[29],uawu_reg_data[30],uawu_reg_data[31]}),
        .rx_mac_aclk(rx_mac_aclk),
        .sync_rst1_reg(COMBINE_RESETS_n_9));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    bus2ip_reset_reg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(RESET2PCSPMA),
        .Q(bus2ip_reset_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    embedded_araddr_reg_i_1
       (.I0(I_AXI_LITE_IPIF_n_3),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_ARESETN),
        .O(embedded_araddr_reg_i_1_n_0));
  FDRE embedded_araddr_reg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(embedded_araddr_reg_i_1_n_0),
        .Q(embedded_araddr_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    embedded_awaddr_reg_i_1
       (.I0(I_AXI_LITE_IPIF_n_5),
        .I1(S_AXI_AWVALID),
        .I2(embedded_awaddr_reg),
        .I3(S_AXI_ARESETN),
        .O(embedded_awaddr_reg_i_1_n_0));
  FDRE embedded_awaddr_reg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(embedded_awaddr_reg_i_1_n_0),
        .Q(embedded_awaddr_reg),
        .R(1'b0));
  bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_25 gen_sample_rx_mac_config
       (.ClkASignalToggle_reg_0(gen_sample_rx_mac_config_n_1),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_in(ClkASignalToggle_1),
        .rx_mac_aclk(rx_mac_aclk),
        .sample_config(sample_config),
        .sample_rx_mac_config(sample_rx_mac_config));
  bd_929b_eth_buf_0_actv_hi_pulse_clk_cross_26 gen_sample_tx_mac_config
       (.ClkASignalInReg_reg(gen_sample_rx_mac_config_n_1),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_in(ClkASignalToggle_1),
        .sample_tx_mac_config(sample_tx_mac_config),
        .tx_mac_aclk(tx_mac_aclk));
  FDRE \ip2shim_data_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[0]),
        .Q(ip2shim_data[0]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[10]),
        .Q(ip2shim_data[10]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[11]),
        .Q(ip2shim_data[11]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[12]),
        .Q(ip2shim_data[12]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[13]),
        .Q(ip2shim_data[13]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[14]),
        .Q(ip2shim_data[14]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[15]),
        .Q(ip2shim_data[15]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[16]),
        .Q(ip2shim_data[16]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[17]),
        .Q(ip2shim_data[17]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[18]),
        .Q(ip2shim_data[18]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[19]),
        .Q(ip2shim_data[19]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[1]),
        .Q(ip2shim_data[1]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[20]),
        .Q(ip2shim_data[20]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[21]),
        .Q(ip2shim_data[21]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[22]),
        .Q(ip2shim_data[22]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[23]),
        .Q(ip2shim_data[23]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[24]),
        .Q(ip2shim_data[24]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[25]),
        .Q(ip2shim_data[25]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[26]),
        .Q(ip2shim_data[26]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[27]),
        .Q(ip2shim_data[27]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[28]),
        .Q(ip2shim_data[28]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[29]),
        .Q(ip2shim_data[29]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[2]),
        .Q(ip2shim_data[2]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[30]),
        .Q(ip2shim_data[30]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[31]),
        .Q(ip2shim_data[31]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[3]),
        .Q(ip2shim_data[3]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[4]),
        .Q(ip2shim_data[4]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[5]),
        .Q(ip2shim_data[5]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[6]),
        .Q(ip2shim_data[6]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[7]),
        .Q(ip2shim_data[7]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[8]),
        .Q(ip2shim_data[8]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_data[9]),
        .Q(ip2shim_data[9]),
        .R(RESET2PCSPMA));
  FDRE ip2shim_rd_ack_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_rd_ack),
        .Q(ip2shim_rd_ack),
        .R(RESET2PCSPMA));
  FDRE ip2shim_wr_ack_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_wr_ack),
        .Q(ip2shim_wr_ack),
        .R(RESET2PCSPMA));
  LUT3 #(
    .INIT(8'hA8)) 
    mdio_i_temac_INST_0
       (.I0(mdio_i_top),
        .I1(mdio_t_pcspma),
        .I2(mdio_o_pcspma),
        .O(mdio_i_temac));
  FDRE #(
    .INIT(1'b0)) 
    sample_config_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sample_config0),
        .Q(sample_config),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "basic_sfifo_fg" *) 
module bd_929b_eth_buf_0_basic_sfifo_fg
   (out,
    E,
    AXI_STR_RXD_LAST,
    \rxd_mem_addr_cntr_reg[0] ,
    AXI_STR_RXD_VALID,
    \rxd_mem_last_read_out_ptr_reg_reg[0] ,
    D,
    \AXI_STR_RXD_KEEP[3] ,
    reset2axi_str_rxd,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXD_READY,
    ram_rd_en_temp__0,
    RD_EN,
    \FSM_sequential_rxs_axistream_current_state_reg[4] ,
    \FSM_sequential_rxd_axistream_current_state_reg[3] ,
    CO,
    \rxd_word_cnt_reg[12] ,
    \FSM_sequential_rxd_axistream_current_state_reg[2] ,
    rxs2rxd_frame_done,
    DI);
  output out;
  output [0:0]E;
  output AXI_STR_RXD_LAST;
  output [0:0]\rxd_mem_addr_cntr_reg[0] ;
  output AXI_STR_RXD_VALID;
  output [0:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  output [2:0]D;
  output [35:0]\AXI_STR_RXD_KEEP[3] ;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_ACLK;
  input AXI_STR_RXD_READY;
  input ram_rd_en_temp__0;
  input RD_EN;
  input [4:0]\FSM_sequential_rxs_axistream_current_state_reg[4] ;
  input [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  input [0:0]CO;
  input [0:0]\rxd_word_cnt_reg[12] ;
  input \FSM_sequential_rxd_axistream_current_state_reg[2] ;
  input rxs2rxd_frame_done;
  input [35:0]DI;

  wire AXI_STR_RXD_ACLK;
  wire [35:0]\AXI_STR_RXD_KEEP[3] ;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire [0:0]CO;
  wire [2:0]D;
  wire [35:0]DI;
  wire [0:0]E;
  wire \FSM_sequential_rxd_axistream_current_state_reg[2] ;
  wire [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  wire [4:0]\FSM_sequential_rxs_axistream_current_state_reg[4] ;
  wire RD_EN;
  wire out;
  wire ram_rd_en_temp__0;
  wire reset2axi_str_rxd;
  wire [0:0]\rxd_mem_addr_cntr_reg[0] ;
  wire [0:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  wire [0:0]\rxd_word_cnt_reg[12] ;
  wire rxs2rxd_frame_done;

  bd_929b_eth_buf_0_fifo_generator_v13_1_4 I_BASIC_SFIFO
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .\AXI_STR_RXD_KEEP[3] (\AXI_STR_RXD_KEEP[3] ),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .\FSM_sequential_rxd_axistream_current_state_reg[2] (\FSM_sequential_rxd_axistream_current_state_reg[2] ),
        .\FSM_sequential_rxd_axistream_current_state_reg[3] (\FSM_sequential_rxd_axistream_current_state_reg[3] ),
        .\FSM_sequential_rxs_axistream_current_state_reg[4] (\FSM_sequential_rxs_axistream_current_state_reg[4] ),
        .RD_EN(RD_EN),
        .out(out),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .\rxd_mem_addr_cntr_reg[0] (\rxd_mem_addr_cntr_reg[0] ),
        .\rxd_mem_last_read_out_ptr_reg_reg[0] (\rxd_mem_last_read_out_ptr_reg_reg[0] ),
        .\rxd_word_cnt_reg[12] (\rxd_word_cnt_reg[12] ),
        .rxs2rxd_frame_done(rxs2rxd_frame_done));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module bd_929b_eth_buf_0_blk_mem_gen_generic_cstr
   (DI,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    \rxd_mem_addr_cntr_reg[9] ,
    \rx_client_rxd_dpmem_wr_data_d1_reg[35] ,
    WEA);
  output [35:0]DI;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input rx_client_clk_enbl_d1;
  input [9:0]Q;
  input [9:0]\rxd_mem_addr_cntr_reg[9] ;
  input [35:0]\rx_client_rxd_dpmem_wr_data_d1_reg[35] ;
  input [0:0]WEA;

  wire AXI_STR_RXD_ACLK;
  wire [35:0]DI;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire rx_client_clk_enbl_d1;
  wire [35:0]\rx_client_rxd_dpmem_wr_data_d1_reg[35] ;
  wire rx_mac_aclk;
  wire [9:0]\rxd_mem_addr_cntr_reg[9] ;

  bd_929b_eth_buf_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .DI(DI),
        .Q(Q),
        .WEA(WEA),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .\rx_client_rxd_dpmem_wr_data_d1_reg[35] (\rx_client_rxd_dpmem_wr_data_d1_reg[35] ),
        .rx_mac_aclk(rx_mac_aclk),
        .\rxd_mem_addr_cntr_reg[9] (\rxd_mem_addr_cntr_reg[9] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized0
   (D,
    rx_mac_aclk,
    AXI_STR_RXS_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    ADDRBWRADDR,
    \rx_client_rxs_dpmem_wr_data_d1_reg[31] ,
    axi_str_rxs_dpmem_wr_data,
    WEA,
    WEBWE);
  output [35:0]D;
  input rx_mac_aclk;
  input AXI_STR_RXS_ACLK;
  input rx_client_clk_enbl_d1;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [31:0]\rx_client_rxs_dpmem_wr_data_d1_reg[31] ;
  input [8:0]axi_str_rxs_dpmem_wr_data;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [8:0]ADDRBWRADDR;
  wire AXI_STR_RXS_ACLK;
  wire [35:0]D;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [8:0]axi_str_rxs_dpmem_wr_data;
  wire rx_client_clk_enbl_d1;
  wire [31:0]\rx_client_rxs_dpmem_wr_data_d1_reg[31] ;
  wire rx_mac_aclk;

  bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .axi_str_rxs_dpmem_wr_data(axi_str_rxs_dpmem_wr_data),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .\rx_client_rxs_dpmem_wr_data_d1_reg[31] (\rx_client_rxs_dpmem_wr_data_d1_reg[31] ),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized1
   (\txd_1_reg[7] ,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    Tx_Client_TxD_2_Mem_En,
    Axi_Str_TxD_2_Mem_En,
    tx_reset,
    reset2axi_str_txd,
    Tx_Client_TxD_2_Mem_Addr,
    Axi_Str_TxD_2_Mem_Addr,
    Axi_Str_TxD_2_Mem_Din,
    Axi_Str_TxD_2_Mem_We);
  output [7:0]\txd_1_reg[7] ;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input Tx_Client_TxD_2_Mem_En;
  input Axi_Str_TxD_2_Mem_En;
  input tx_reset;
  input reset2axi_str_txd;
  input [11:0]Tx_Client_TxD_2_Mem_Addr;
  input [9:0]Axi_Str_TxD_2_Mem_Addr;
  input [35:0]Axi_Str_TxD_2_Mem_Din;
  input [0:0]Axi_Str_TxD_2_Mem_We;

  wire AXI_STR_TXD_ACLK;
  wire [9:0]Axi_Str_TxD_2_Mem_Addr;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire [0:0]Axi_Str_TxD_2_Mem_We;
  wire [11:0]Tx_Client_TxD_2_Mem_Addr;
  wire Tx_Client_TxD_2_Mem_En;
  wire reset2axi_str_txd;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [7:0]\txd_1_reg[7] ;

  bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized1 \ramloop[0].ram.r 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Axi_Str_TxD_2_Mem_Addr(Axi_Str_TxD_2_Mem_Addr),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .Axi_Str_TxD_2_Mem_We(Axi_Str_TxD_2_Mem_We),
        .Tx_Client_TxD_2_Mem_Addr(Tx_Client_TxD_2_Mem_Addr),
        .Tx_Client_TxD_2_Mem_En(Tx_Client_TxD_2_Mem_En),
        .reset2axi_str_txd(reset2axi_str_txd),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txd_1_reg[7] (\txd_1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized2
   (\end_addr_reg[11] ,
    \txc_rd_addr2_pntr_1_reg[9] ,
    S,
    \txc_rd_addr2_pntr_reg[0] ,
    tx_mac_aclk,
    AXI_STR_TXC_ACLK,
    Tx_Client_TxC_2_Mem_En,
    Axi_Str_TxC_2_Mem_En,
    tx_reset,
    sync_rst1_reg,
    Tx_Client_TxC_2_Mem_Addr,
    Axi_Str_TxC_2_Mem_Addr,
    Tx_Client_TxC_2_Mem_Din,
    Axi_Str_TxC_2_Mem_Din,
    WEA,
    Axi_Str_TxC_2_Mem_We,
    \txd_rd_pntr_1_reg[8] ,
    \txc_rd_addr2_pntr_1_reg[8] );
  output [11:0]\end_addr_reg[11] ;
  output [9:0]\txc_rd_addr2_pntr_1_reg[9] ;
  output [2:0]S;
  output [2:0]\txc_rd_addr2_pntr_reg[0] ;
  input tx_mac_aclk;
  input AXI_STR_TXC_ACLK;
  input Tx_Client_TxC_2_Mem_En;
  input Axi_Str_TxC_2_Mem_En;
  input tx_reset;
  input sync_rst1_reg;
  input [9:0]Tx_Client_TxC_2_Mem_Addr;
  input [9:0]Axi_Str_TxC_2_Mem_Addr;
  input [9:0]Tx_Client_TxC_2_Mem_Din;
  input [11:0]Axi_Str_TxC_2_Mem_Din;
  input [0:0]WEA;
  input Axi_Str_TxC_2_Mem_We;
  input [8:0]\txd_rd_pntr_1_reg[8] ;
  input [8:0]\txc_rd_addr2_pntr_1_reg[8] ;

  wire AXI_STR_TXC_ACLK;
  wire [9:0]Axi_Str_TxC_2_Mem_Addr;
  wire [11:0]Axi_Str_TxC_2_Mem_Din;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [2:0]S;
  wire [9:0]Tx_Client_TxC_2_Mem_Addr;
  wire [9:0]Tx_Client_TxC_2_Mem_Din;
  wire Tx_Client_TxC_2_Mem_En;
  wire [0:0]WEA;
  wire [11:0]\end_addr_reg[11] ;
  wire sync_rst1_reg;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [8:0]\txc_rd_addr2_pntr_1_reg[8] ;
  wire [9:0]\txc_rd_addr2_pntr_1_reg[9] ;
  wire [2:0]\txc_rd_addr2_pntr_reg[0] ;
  wire [8:0]\txd_rd_pntr_1_reg[8] ;

  bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized2 \ramloop[0].ram.r 
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .Axi_Str_TxC_2_Mem_Addr(Axi_Str_TxC_2_Mem_Addr),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxC_2_Mem_We(Axi_Str_TxC_2_Mem_We),
        .S(S),
        .Tx_Client_TxC_2_Mem_Addr(Tx_Client_TxC_2_Mem_Addr),
        .Tx_Client_TxC_2_Mem_Din(Tx_Client_TxC_2_Mem_Din),
        .Tx_Client_TxC_2_Mem_En(Tx_Client_TxC_2_Mem_En),
        .WEA(WEA),
        .\end_addr_reg[11] (\end_addr_reg[11] ),
        .sync_rst1_reg(sync_rst1_reg),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txc_rd_addr2_pntr_1_reg[8] (\txc_rd_addr2_pntr_1_reg[8] ),
        .\txc_rd_addr2_pntr_1_reg[9] (\txc_rd_addr2_pntr_1_reg[9] ),
        .\txc_rd_addr2_pntr_reg[0] (\txc_rd_addr2_pntr_reg[0] ),
        .\txd_rd_pntr_1_reg[8] (\txd_rd_pntr_1_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bd_929b_eth_buf_0_blk_mem_gen_prim_width
   (DI,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    \rxd_mem_addr_cntr_reg[9] ,
    \rx_client_rxd_dpmem_wr_data_d1_reg[35] ,
    WEA);
  output [35:0]DI;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input rx_client_clk_enbl_d1;
  input [9:0]Q;
  input [9:0]\rxd_mem_addr_cntr_reg[9] ;
  input [35:0]\rx_client_rxd_dpmem_wr_data_d1_reg[35] ;
  input [0:0]WEA;

  wire AXI_STR_RXD_ACLK;
  wire [35:0]DI;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire rx_client_clk_enbl_d1;
  wire [35:0]\rx_client_rxd_dpmem_wr_data_d1_reg[35] ;
  wire rx_mac_aclk;
  wire [9:0]\rxd_mem_addr_cntr_reg[9] ;

  bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .DI(DI),
        .Q(Q),
        .WEA(WEA),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .\rx_client_rxd_dpmem_wr_data_d1_reg[35] (\rx_client_rxd_dpmem_wr_data_d1_reg[35] ),
        .rx_mac_aclk(rx_mac_aclk),
        .\rxd_mem_addr_cntr_reg[9] (\rxd_mem_addr_cntr_reg[9] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized0
   (D,
    rx_mac_aclk,
    AXI_STR_RXS_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    ADDRBWRADDR,
    \rx_client_rxs_dpmem_wr_data_d1_reg[31] ,
    axi_str_rxs_dpmem_wr_data,
    WEA,
    WEBWE);
  output [35:0]D;
  input rx_mac_aclk;
  input AXI_STR_RXS_ACLK;
  input rx_client_clk_enbl_d1;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [31:0]\rx_client_rxs_dpmem_wr_data_d1_reg[31] ;
  input [8:0]axi_str_rxs_dpmem_wr_data;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [8:0]ADDRBWRADDR;
  wire AXI_STR_RXS_ACLK;
  wire [35:0]D;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [8:0]axi_str_rxs_dpmem_wr_data;
  wire rx_client_clk_enbl_d1;
  wire [31:0]\rx_client_rxs_dpmem_wr_data_d1_reg[31] ;
  wire rx_mac_aclk;

  bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .axi_str_rxs_dpmem_wr_data(axi_str_rxs_dpmem_wr_data),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .\rx_client_rxs_dpmem_wr_data_d1_reg[31] (\rx_client_rxs_dpmem_wr_data_d1_reg[31] ),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized1
   (\txd_1_reg[7] ,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    Tx_Client_TxD_2_Mem_En,
    Axi_Str_TxD_2_Mem_En,
    tx_reset,
    reset2axi_str_txd,
    Tx_Client_TxD_2_Mem_Addr,
    Axi_Str_TxD_2_Mem_Addr,
    Axi_Str_TxD_2_Mem_Din,
    Axi_Str_TxD_2_Mem_We);
  output [7:0]\txd_1_reg[7] ;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input Tx_Client_TxD_2_Mem_En;
  input Axi_Str_TxD_2_Mem_En;
  input tx_reset;
  input reset2axi_str_txd;
  input [11:0]Tx_Client_TxD_2_Mem_Addr;
  input [9:0]Axi_Str_TxD_2_Mem_Addr;
  input [35:0]Axi_Str_TxD_2_Mem_Din;
  input [0:0]Axi_Str_TxD_2_Mem_We;

  wire AXI_STR_TXD_ACLK;
  wire [9:0]Axi_Str_TxD_2_Mem_Addr;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire [0:0]Axi_Str_TxD_2_Mem_We;
  wire [11:0]Tx_Client_TxD_2_Mem_Addr;
  wire Tx_Client_TxD_2_Mem_En;
  wire reset2axi_str_txd;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [7:0]\txd_1_reg[7] ;

  bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Axi_Str_TxD_2_Mem_Addr(Axi_Str_TxD_2_Mem_Addr),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .Axi_Str_TxD_2_Mem_We(Axi_Str_TxD_2_Mem_We),
        .Tx_Client_TxD_2_Mem_Addr(Tx_Client_TxD_2_Mem_Addr),
        .Tx_Client_TxD_2_Mem_En(Tx_Client_TxD_2_Mem_En),
        .reset2axi_str_txd(reset2axi_str_txd),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txd_1_reg[7] (\txd_1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bd_929b_eth_buf_0_blk_mem_gen_prim_width__parameterized2
   (\end_addr_reg[11] ,
    \txc_rd_addr2_pntr_1_reg[9] ,
    S,
    \txc_rd_addr2_pntr_reg[0] ,
    tx_mac_aclk,
    AXI_STR_TXC_ACLK,
    Tx_Client_TxC_2_Mem_En,
    Axi_Str_TxC_2_Mem_En,
    tx_reset,
    sync_rst1_reg,
    Tx_Client_TxC_2_Mem_Addr,
    Axi_Str_TxC_2_Mem_Addr,
    Tx_Client_TxC_2_Mem_Din,
    Axi_Str_TxC_2_Mem_Din,
    WEA,
    Axi_Str_TxC_2_Mem_We,
    \txd_rd_pntr_1_reg[8] ,
    \txc_rd_addr2_pntr_1_reg[8] );
  output [11:0]\end_addr_reg[11] ;
  output [9:0]\txc_rd_addr2_pntr_1_reg[9] ;
  output [2:0]S;
  output [2:0]\txc_rd_addr2_pntr_reg[0] ;
  input tx_mac_aclk;
  input AXI_STR_TXC_ACLK;
  input Tx_Client_TxC_2_Mem_En;
  input Axi_Str_TxC_2_Mem_En;
  input tx_reset;
  input sync_rst1_reg;
  input [9:0]Tx_Client_TxC_2_Mem_Addr;
  input [9:0]Axi_Str_TxC_2_Mem_Addr;
  input [9:0]Tx_Client_TxC_2_Mem_Din;
  input [11:0]Axi_Str_TxC_2_Mem_Din;
  input [0:0]WEA;
  input Axi_Str_TxC_2_Mem_We;
  input [8:0]\txd_rd_pntr_1_reg[8] ;
  input [8:0]\txc_rd_addr2_pntr_1_reg[8] ;

  wire AXI_STR_TXC_ACLK;
  wire [9:0]Axi_Str_TxC_2_Mem_Addr;
  wire [11:0]Axi_Str_TxC_2_Mem_Din;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [2:0]S;
  wire [9:0]Tx_Client_TxC_2_Mem_Addr;
  wire [9:0]Tx_Client_TxC_2_Mem_Din;
  wire Tx_Client_TxC_2_Mem_En;
  wire [0:0]WEA;
  wire [11:0]\end_addr_reg[11] ;
  wire sync_rst1_reg;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [8:0]\txc_rd_addr2_pntr_1_reg[8] ;
  wire [9:0]\txc_rd_addr2_pntr_1_reg[9] ;
  wire [2:0]\txc_rd_addr2_pntr_reg[0] ;
  wire [8:0]\txd_rd_pntr_1_reg[8] ;

  bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .Axi_Str_TxC_2_Mem_Addr(Axi_Str_TxC_2_Mem_Addr),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxC_2_Mem_We(Axi_Str_TxC_2_Mem_We),
        .S(S),
        .Tx_Client_TxC_2_Mem_Addr(Tx_Client_TxC_2_Mem_Addr),
        .Tx_Client_TxC_2_Mem_Din(Tx_Client_TxC_2_Mem_Din),
        .Tx_Client_TxC_2_Mem_En(Tx_Client_TxC_2_Mem_En),
        .WEA(WEA),
        .\end_addr_reg[11] (\end_addr_reg[11] ),
        .sync_rst1_reg(sync_rst1_reg),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txc_rd_addr2_pntr_1_reg[8] (\txc_rd_addr2_pntr_1_reg[8] ),
        .\txc_rd_addr2_pntr_1_reg[9] (\txc_rd_addr2_pntr_1_reg[9] ),
        .\txc_rd_addr2_pntr_reg[0] (\txc_rd_addr2_pntr_reg[0] ),
        .\txd_rd_pntr_1_reg[8] (\txd_rd_pntr_1_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper
   (DI,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    \rxd_mem_addr_cntr_reg[9] ,
    \rx_client_rxd_dpmem_wr_data_d1_reg[35] ,
    WEA);
  output [35:0]DI;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input rx_client_clk_enbl_d1;
  input [9:0]Q;
  input [9:0]\rxd_mem_addr_cntr_reg[9] ;
  input [35:0]\rx_client_rxd_dpmem_wr_data_d1_reg[35] ;
  input [0:0]WEA;

  wire AXI_STR_RXD_ACLK;
  wire [35:0]DI;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire rx_client_clk_enbl_d1;
  wire [35:0]rx_client_rxd_dpmem_rd_data;
  wire [35:0]\rx_client_rxd_dpmem_wr_data_d1_reg[35] ;
  wire rx_mac_aclk;
  wire [9:0]\rxd_mem_addr_cntr_reg[9] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\rxd_mem_addr_cntr_reg[9] ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(rx_mac_aclk),
        .CLKBWRCLK(AXI_STR_RXD_ACLK),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({\rx_client_rxd_dpmem_wr_data_d1_reg[35] [34:27],\rx_client_rxd_dpmem_wr_data_d1_reg[35] [25:18],\rx_client_rxd_dpmem_wr_data_d1_reg[35] [16:9],\rx_client_rxd_dpmem_wr_data_d1_reg[35] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({\rx_client_rxd_dpmem_wr_data_d1_reg[35] [35],\rx_client_rxd_dpmem_wr_data_d1_reg[35] [26],\rx_client_rxd_dpmem_wr_data_d1_reg[35] [17],\rx_client_rxd_dpmem_wr_data_d1_reg[35] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({rx_client_rxd_dpmem_rd_data[34:27],rx_client_rxd_dpmem_rd_data[25:18],rx_client_rxd_dpmem_rd_data[16:9],rx_client_rxd_dpmem_rd_data[7:0]}),
        .DOBDO({DI[34:27],DI[25:18],DI[16:9],DI[7:0]}),
        .DOPADOP({rx_client_rxd_dpmem_rd_data[35],rx_client_rxd_dpmem_rd_data[26],rx_client_rxd_dpmem_rd_data[17],rx_client_rxd_dpmem_rd_data[8]}),
        .DOPBDOP({DI[35],DI[26],DI[17],DI[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(rx_client_clk_enbl_d1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized0
   (D,
    rx_mac_aclk,
    AXI_STR_RXS_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    ADDRBWRADDR,
    \rx_client_rxs_dpmem_wr_data_d1_reg[31] ,
    axi_str_rxs_dpmem_wr_data,
    WEA,
    WEBWE);
  output [35:0]D;
  input rx_mac_aclk;
  input AXI_STR_RXS_ACLK;
  input rx_client_clk_enbl_d1;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [31:0]\rx_client_rxs_dpmem_wr_data_d1_reg[31] ;
  input [8:0]axi_str_rxs_dpmem_wr_data;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [8:0]ADDRBWRADDR;
  wire AXI_STR_RXS_ACLK;
  wire [35:0]D;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [8:0]axi_str_rxs_dpmem_wr_data;
  wire rx_client_clk_enbl_d1;
  wire [35:0]rx_client_rxs_dpmem_rd_data;
  wire [31:0]\rx_client_rxs_dpmem_wr_data_d1_reg[31] ;
  wire rx_mac_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(rx_mac_aclk),
        .CLKBWRCLK(AXI_STR_RXS_ACLK),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,\rx_client_rxs_dpmem_wr_data_d1_reg[31] [31:27],\rx_client_rxs_dpmem_wr_data_d1_reg[31] [25:18],\rx_client_rxs_dpmem_wr_data_d1_reg[31] [16:9],\rx_client_rxs_dpmem_wr_data_d1_reg[31] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxs_dpmem_wr_data[7:0]}),
        .DIPADIP({1'b0,\rx_client_rxs_dpmem_wr_data_d1_reg[31] [26],\rx_client_rxs_dpmem_wr_data_d1_reg[31] [17],\rx_client_rxs_dpmem_wr_data_d1_reg[31] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,axi_str_rxs_dpmem_wr_data[8]}),
        .DOADO({rx_client_rxs_dpmem_rd_data[34:27],rx_client_rxs_dpmem_rd_data[25:18],rx_client_rxs_dpmem_rd_data[16:9],rx_client_rxs_dpmem_rd_data[7:0]}),
        .DOBDO({D[34:27],D[25:18],D[16:9],D[7:0]}),
        .DOPADOP({rx_client_rxs_dpmem_rd_data[35],rx_client_rxs_dpmem_rd_data[26],rx_client_rxs_dpmem_rd_data[17],rx_client_rxs_dpmem_rd_data[8]}),
        .DOPBDOP({D[35],D[26],D[17],D[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(rx_client_clk_enbl_d1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized1
   (\txd_1_reg[7] ,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    Tx_Client_TxD_2_Mem_En,
    Axi_Str_TxD_2_Mem_En,
    tx_reset,
    reset2axi_str_txd,
    Tx_Client_TxD_2_Mem_Addr,
    Axi_Str_TxD_2_Mem_Addr,
    Axi_Str_TxD_2_Mem_Din,
    Axi_Str_TxD_2_Mem_We);
  output [7:0]\txd_1_reg[7] ;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input Tx_Client_TxD_2_Mem_En;
  input Axi_Str_TxD_2_Mem_En;
  input tx_reset;
  input reset2axi_str_txd;
  input [11:0]Tx_Client_TxD_2_Mem_Addr;
  input [9:0]Axi_Str_TxD_2_Mem_Addr;
  input [35:0]Axi_Str_TxD_2_Mem_Din;
  input [0:0]Axi_Str_TxD_2_Mem_We;

  wire AXI_STR_TXD_ACLK;
  wire [9:0]Axi_Str_TxD_2_Mem_Addr;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire [35:0]Axi_Str_TxD_2_Mem_Dout;
  wire Axi_Str_TxD_2_Mem_En;
  wire [0:0]Axi_Str_TxD_2_Mem_We;
  wire [11:0]Tx_Client_TxD_2_Mem_Addr;
  wire [8:8]Tx_Client_TxD_2_Mem_Dout;
  wire Tx_Client_TxD_2_Mem_En;
  wire reset2axi_str_txd;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [7:0]\txd_1_reg[7] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Tx_Client_TxD_2_Mem_Addr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Axi_Str_TxD_2_Mem_Addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(tx_mac_aclk),
        .CLKBWRCLK(AXI_STR_TXD_ACLK),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({Axi_Str_TxD_2_Mem_Din[34:27],Axi_Str_TxD_2_Mem_Din[25:18],Axi_Str_TxD_2_Mem_Din[16:9],Axi_Str_TxD_2_Mem_Din[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({Axi_Str_TxD_2_Mem_Din[35],Axi_Str_TxD_2_Mem_Din[26],Axi_Str_TxD_2_Mem_Din[17],Axi_Str_TxD_2_Mem_Din[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\txd_1_reg[7] }),
        .DOBDO({Axi_Str_TxD_2_Mem_Dout[34:27],Axi_Str_TxD_2_Mem_Dout[25:18],Axi_Str_TxD_2_Mem_Dout[16:9],Axi_Str_TxD_2_Mem_Dout[7:0]}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],Tx_Client_TxD_2_Mem_Dout}),
        .DOPBDOP({Axi_Str_TxD_2_Mem_Dout[35],Axi_Str_TxD_2_Mem_Dout[26],Axi_Str_TxD_2_Mem_Dout[17],Axi_Str_TxD_2_Mem_Dout[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(Tx_Client_TxD_2_Mem_En),
        .ENBWREN(Axi_Str_TxD_2_Mem_En),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(tx_reset),
        .RSTRAMB(reset2axi_str_txd),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,Axi_Str_TxD_2_Mem_We,Axi_Str_TxD_2_Mem_We,Axi_Str_TxD_2_Mem_We,Axi_Str_TxD_2_Mem_We}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module bd_929b_eth_buf_0_blk_mem_gen_prim_wrapper_init
   (\end_addr_reg[11] ,
    \txc_rd_addr2_pntr_1_reg[9] ,
    S,
    \txc_rd_addr2_pntr_reg[0] ,
    tx_mac_aclk,
    AXI_STR_TXC_ACLK,
    Tx_Client_TxC_2_Mem_En,
    Axi_Str_TxC_2_Mem_En,
    tx_reset,
    sync_rst1_reg,
    Tx_Client_TxC_2_Mem_Addr,
    Axi_Str_TxC_2_Mem_Addr,
    Tx_Client_TxC_2_Mem_Din,
    Axi_Str_TxC_2_Mem_Din,
    WEA,
    Axi_Str_TxC_2_Mem_We,
    \txd_rd_pntr_1_reg[8] ,
    \txc_rd_addr2_pntr_1_reg[8] );
  output [11:0]\end_addr_reg[11] ;
  output [9:0]\txc_rd_addr2_pntr_1_reg[9] ;
  output [2:0]S;
  output [2:0]\txc_rd_addr2_pntr_reg[0] ;
  input tx_mac_aclk;
  input AXI_STR_TXC_ACLK;
  input Tx_Client_TxC_2_Mem_En;
  input Axi_Str_TxC_2_Mem_En;
  input tx_reset;
  input sync_rst1_reg;
  input [9:0]Tx_Client_TxC_2_Mem_Addr;
  input [9:0]Axi_Str_TxC_2_Mem_Addr;
  input [9:0]Tx_Client_TxC_2_Mem_Din;
  input [11:0]Axi_Str_TxC_2_Mem_Din;
  input [0:0]WEA;
  input Axi_Str_TxC_2_Mem_We;
  input [8:0]\txd_rd_pntr_1_reg[8] ;
  input [8:0]\txc_rd_addr2_pntr_1_reg[8] ;

  wire AXI_STR_TXC_ACLK;
  wire [9:0]Axi_Str_TxC_2_Mem_Addr;
  wire [11:0]Axi_Str_TxC_2_Mem_Din;
  wire [35:10]Axi_Str_TxC_2_Mem_Dout;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [2:0]S;
  wire [9:0]Tx_Client_TxC_2_Mem_Addr;
  wire [9:0]Tx_Client_TxC_2_Mem_Din;
  wire [35:12]Tx_Client_TxC_2_Mem_Dout;
  wire Tx_Client_TxC_2_Mem_En;
  wire [0:0]WEA;
  wire [11:0]\end_addr_reg[11] ;
  wire sync_rst1_reg;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [8:0]\txc_rd_addr2_pntr_1_reg[8] ;
  wire [9:0]\txc_rd_addr2_pntr_1_reg[9] ;
  wire [2:0]\txc_rd_addr2_pntr_reg[0] ;
  wire [8:0]\txd_rd_pntr_1_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Tx_Client_TxC_2_Mem_Addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Axi_Str_TxC_2_Mem_Addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(tx_mac_aclk),
        .CLKBWRCLK(AXI_STR_TXC_ACLK),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Tx_Client_TxC_2_Mem_Din[9],Tx_Client_TxC_2_Mem_Din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Axi_Str_TxC_2_Mem_Din[11:9],Axi_Str_TxC_2_Mem_Din[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,Tx_Client_TxC_2_Mem_Din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,Axi_Str_TxC_2_Mem_Din[8]}),
        .DOADO({Tx_Client_TxC_2_Mem_Dout[34:27],Tx_Client_TxC_2_Mem_Dout[25:18],Tx_Client_TxC_2_Mem_Dout[16:12],\end_addr_reg[11] [11:9],\end_addr_reg[11] [7:0]}),
        .DOBDO({Axi_Str_TxC_2_Mem_Dout[34:27],Axi_Str_TxC_2_Mem_Dout[25:18],Axi_Str_TxC_2_Mem_Dout[16:10],\txc_rd_addr2_pntr_1_reg[9] [9],\txc_rd_addr2_pntr_1_reg[9] [7:0]}),
        .DOPADOP({Tx_Client_TxC_2_Mem_Dout[35],Tx_Client_TxC_2_Mem_Dout[26],Tx_Client_TxC_2_Mem_Dout[17],\end_addr_reg[11] [8]}),
        .DOPBDOP({Axi_Str_TxC_2_Mem_Dout[35],Axi_Str_TxC_2_Mem_Dout[26],Axi_Str_TxC_2_Mem_Dout[17],\txc_rd_addr2_pntr_1_reg[9] [8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(Tx_Client_TxC_2_Mem_En),
        .ENBWREN(Axi_Str_TxC_2_Mem_En),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(tx_reset),
        .RSTRAMB(sync_rst1_reg),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,Axi_Str_TxC_2_Mem_We,Axi_Str_TxC_2_Mem_We,Axi_Str_TxC_2_Mem_We,Axi_Str_TxC_2_Mem_We}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txc_rd_addr2_pntr1_carry_i_2
       (.I0(\txc_rd_addr2_pntr_1_reg[9] [7]),
        .I1(\txc_rd_addr2_pntr_1_reg[8] [7]),
        .I2(\txc_rd_addr2_pntr_1_reg[9] [6]),
        .I3(\txc_rd_addr2_pntr_1_reg[8] [6]),
        .I4(\txc_rd_addr2_pntr_1_reg[9] [8]),
        .I5(\txc_rd_addr2_pntr_1_reg[8] [8]),
        .O(\txc_rd_addr2_pntr_reg[0] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txc_rd_addr2_pntr1_carry_i_3
       (.I0(\txc_rd_addr2_pntr_1_reg[9] [4]),
        .I1(\txc_rd_addr2_pntr_1_reg[8] [4]),
        .I2(\txc_rd_addr2_pntr_1_reg[9] [3]),
        .I3(\txc_rd_addr2_pntr_1_reg[8] [3]),
        .I4(\txc_rd_addr2_pntr_1_reg[9] [5]),
        .I5(\txc_rd_addr2_pntr_1_reg[8] [5]),
        .O(\txc_rd_addr2_pntr_reg[0] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txc_rd_addr2_pntr1_carry_i_4
       (.I0(\txc_rd_addr2_pntr_1_reg[9] [1]),
        .I1(\txc_rd_addr2_pntr_1_reg[8] [1]),
        .I2(\txc_rd_addr2_pntr_1_reg[9] [0]),
        .I3(\txc_rd_addr2_pntr_1_reg[8] [0]),
        .I4(\txc_rd_addr2_pntr_1_reg[9] [2]),
        .I5(\txc_rd_addr2_pntr_1_reg[8] [2]),
        .O(\txc_rd_addr2_pntr_reg[0] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txd_rd_pntr1_carry_i_2
       (.I0(\txc_rd_addr2_pntr_1_reg[9] [7]),
        .I1(\txd_rd_pntr_1_reg[8] [7]),
        .I2(\txc_rd_addr2_pntr_1_reg[9] [6]),
        .I3(\txd_rd_pntr_1_reg[8] [6]),
        .I4(\txd_rd_pntr_1_reg[8] [8]),
        .I5(\txc_rd_addr2_pntr_1_reg[9] [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txd_rd_pntr1_carry_i_3
       (.I0(\txc_rd_addr2_pntr_1_reg[9] [4]),
        .I1(\txd_rd_pntr_1_reg[8] [4]),
        .I2(\txc_rd_addr2_pntr_1_reg[9] [3]),
        .I3(\txd_rd_pntr_1_reg[8] [3]),
        .I4(\txd_rd_pntr_1_reg[8] [5]),
        .I5(\txc_rd_addr2_pntr_1_reg[9] [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txd_rd_pntr1_carry_i_4
       (.I0(\txc_rd_addr2_pntr_1_reg[9] [1]),
        .I1(\txd_rd_pntr_1_reg[8] [1]),
        .I2(\txc_rd_addr2_pntr_1_reg[9] [0]),
        .I3(\txd_rd_pntr_1_reg[8] [0]),
        .I4(\txd_rd_pntr_1_reg[8] [2]),
        .I5(\txc_rd_addr2_pntr_1_reg[9] [2]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module bd_929b_eth_buf_0_blk_mem_gen_top
   (DI,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    \rxd_mem_addr_cntr_reg[9] ,
    \rx_client_rxd_dpmem_wr_data_d1_reg[35] ,
    WEA);
  output [35:0]DI;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input rx_client_clk_enbl_d1;
  input [9:0]Q;
  input [9:0]\rxd_mem_addr_cntr_reg[9] ;
  input [35:0]\rx_client_rxd_dpmem_wr_data_d1_reg[35] ;
  input [0:0]WEA;

  wire AXI_STR_RXD_ACLK;
  wire [35:0]DI;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire rx_client_clk_enbl_d1;
  wire [35:0]\rx_client_rxd_dpmem_wr_data_d1_reg[35] ;
  wire rx_mac_aclk;
  wire [9:0]\rxd_mem_addr_cntr_reg[9] ;

  bd_929b_eth_buf_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .DI(DI),
        .Q(Q),
        .WEA(WEA),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .\rx_client_rxd_dpmem_wr_data_d1_reg[35] (\rx_client_rxd_dpmem_wr_data_d1_reg[35] ),
        .rx_mac_aclk(rx_mac_aclk),
        .\rxd_mem_addr_cntr_reg[9] (\rxd_mem_addr_cntr_reg[9] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module bd_929b_eth_buf_0_blk_mem_gen_top__parameterized0
   (D,
    rx_mac_aclk,
    AXI_STR_RXS_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    ADDRBWRADDR,
    \rx_client_rxs_dpmem_wr_data_d1_reg[31] ,
    axi_str_rxs_dpmem_wr_data,
    WEA,
    WEBWE);
  output [35:0]D;
  input rx_mac_aclk;
  input AXI_STR_RXS_ACLK;
  input rx_client_clk_enbl_d1;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [31:0]\rx_client_rxs_dpmem_wr_data_d1_reg[31] ;
  input [8:0]axi_str_rxs_dpmem_wr_data;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [8:0]ADDRBWRADDR;
  wire AXI_STR_RXS_ACLK;
  wire [35:0]D;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [8:0]axi_str_rxs_dpmem_wr_data;
  wire rx_client_clk_enbl_d1;
  wire [31:0]\rx_client_rxs_dpmem_wr_data_d1_reg[31] ;
  wire rx_mac_aclk;

  bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .axi_str_rxs_dpmem_wr_data(axi_str_rxs_dpmem_wr_data),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .\rx_client_rxs_dpmem_wr_data_d1_reg[31] (\rx_client_rxs_dpmem_wr_data_d1_reg[31] ),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module bd_929b_eth_buf_0_blk_mem_gen_top__parameterized1
   (\txd_1_reg[7] ,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    Tx_Client_TxD_2_Mem_En,
    Axi_Str_TxD_2_Mem_En,
    tx_reset,
    reset2axi_str_txd,
    Tx_Client_TxD_2_Mem_Addr,
    Axi_Str_TxD_2_Mem_Addr,
    Axi_Str_TxD_2_Mem_Din,
    Axi_Str_TxD_2_Mem_We);
  output [7:0]\txd_1_reg[7] ;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input Tx_Client_TxD_2_Mem_En;
  input Axi_Str_TxD_2_Mem_En;
  input tx_reset;
  input reset2axi_str_txd;
  input [11:0]Tx_Client_TxD_2_Mem_Addr;
  input [9:0]Axi_Str_TxD_2_Mem_Addr;
  input [35:0]Axi_Str_TxD_2_Mem_Din;
  input [0:0]Axi_Str_TxD_2_Mem_We;

  wire AXI_STR_TXD_ACLK;
  wire [9:0]Axi_Str_TxD_2_Mem_Addr;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire [0:0]Axi_Str_TxD_2_Mem_We;
  wire [11:0]Tx_Client_TxD_2_Mem_Addr;
  wire Tx_Client_TxD_2_Mem_En;
  wire reset2axi_str_txd;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [7:0]\txd_1_reg[7] ;

  bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Axi_Str_TxD_2_Mem_Addr(Axi_Str_TxD_2_Mem_Addr),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .Axi_Str_TxD_2_Mem_We(Axi_Str_TxD_2_Mem_We),
        .Tx_Client_TxD_2_Mem_Addr(Tx_Client_TxD_2_Mem_Addr),
        .Tx_Client_TxD_2_Mem_En(Tx_Client_TxD_2_Mem_En),
        .reset2axi_str_txd(reset2axi_str_txd),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txd_1_reg[7] (\txd_1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module bd_929b_eth_buf_0_blk_mem_gen_top__parameterized2
   (\end_addr_reg[11] ,
    \txc_rd_addr2_pntr_1_reg[9] ,
    S,
    \txc_rd_addr2_pntr_reg[0] ,
    tx_mac_aclk,
    AXI_STR_TXC_ACLK,
    Tx_Client_TxC_2_Mem_En,
    Axi_Str_TxC_2_Mem_En,
    tx_reset,
    sync_rst1_reg,
    Tx_Client_TxC_2_Mem_Addr,
    Axi_Str_TxC_2_Mem_Addr,
    Tx_Client_TxC_2_Mem_Din,
    Axi_Str_TxC_2_Mem_Din,
    WEA,
    Axi_Str_TxC_2_Mem_We,
    \txd_rd_pntr_1_reg[8] ,
    \txc_rd_addr2_pntr_1_reg[8] );
  output [11:0]\end_addr_reg[11] ;
  output [9:0]\txc_rd_addr2_pntr_1_reg[9] ;
  output [2:0]S;
  output [2:0]\txc_rd_addr2_pntr_reg[0] ;
  input tx_mac_aclk;
  input AXI_STR_TXC_ACLK;
  input Tx_Client_TxC_2_Mem_En;
  input Axi_Str_TxC_2_Mem_En;
  input tx_reset;
  input sync_rst1_reg;
  input [9:0]Tx_Client_TxC_2_Mem_Addr;
  input [9:0]Axi_Str_TxC_2_Mem_Addr;
  input [9:0]Tx_Client_TxC_2_Mem_Din;
  input [11:0]Axi_Str_TxC_2_Mem_Din;
  input [0:0]WEA;
  input Axi_Str_TxC_2_Mem_We;
  input [8:0]\txd_rd_pntr_1_reg[8] ;
  input [8:0]\txc_rd_addr2_pntr_1_reg[8] ;

  wire AXI_STR_TXC_ACLK;
  wire [9:0]Axi_Str_TxC_2_Mem_Addr;
  wire [11:0]Axi_Str_TxC_2_Mem_Din;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [2:0]S;
  wire [9:0]Tx_Client_TxC_2_Mem_Addr;
  wire [9:0]Tx_Client_TxC_2_Mem_Din;
  wire Tx_Client_TxC_2_Mem_En;
  wire [0:0]WEA;
  wire [11:0]\end_addr_reg[11] ;
  wire sync_rst1_reg;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [8:0]\txc_rd_addr2_pntr_1_reg[8] ;
  wire [9:0]\txc_rd_addr2_pntr_1_reg[9] ;
  wire [2:0]\txc_rd_addr2_pntr_reg[0] ;
  wire [8:0]\txd_rd_pntr_1_reg[8] ;

  bd_929b_eth_buf_0_blk_mem_gen_generic_cstr__parameterized2 \valid.cstr 
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .Axi_Str_TxC_2_Mem_Addr(Axi_Str_TxC_2_Mem_Addr),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxC_2_Mem_We(Axi_Str_TxC_2_Mem_We),
        .S(S),
        .Tx_Client_TxC_2_Mem_Addr(Tx_Client_TxC_2_Mem_Addr),
        .Tx_Client_TxC_2_Mem_Din(Tx_Client_TxC_2_Mem_Din),
        .Tx_Client_TxC_2_Mem_En(Tx_Client_TxC_2_Mem_En),
        .WEA(WEA),
        .\end_addr_reg[11] (\end_addr_reg[11] ),
        .sync_rst1_reg(sync_rst1_reg),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txc_rd_addr2_pntr_1_reg[8] (\txc_rd_addr2_pntr_1_reg[8] ),
        .\txc_rd_addr2_pntr_1_reg[9] (\txc_rd_addr2_pntr_1_reg[9] ),
        .\txc_rd_addr2_pntr_reg[0] (\txc_rd_addr2_pntr_reg[0] ),
        .\txd_rd_pntr_1_reg[8] (\txd_rd_pntr_1_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_6" *) 
module bd_929b_eth_buf_0_blk_mem_gen_v8_3_6
   (DI,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    \rxd_mem_addr_cntr_reg[9] ,
    \rx_client_rxd_dpmem_wr_data_d1_reg[35] ,
    WEA);
  output [35:0]DI;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input rx_client_clk_enbl_d1;
  input [9:0]Q;
  input [9:0]\rxd_mem_addr_cntr_reg[9] ;
  input [35:0]\rx_client_rxd_dpmem_wr_data_d1_reg[35] ;
  input [0:0]WEA;

  wire AXI_STR_RXD_ACLK;
  wire [35:0]DI;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire rx_client_clk_enbl_d1;
  wire [35:0]\rx_client_rxd_dpmem_wr_data_d1_reg[35] ;
  wire rx_mac_aclk;
  wire [9:0]\rxd_mem_addr_cntr_reg[9] ;

  bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth inst_blk_mem_gen
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .DI(DI),
        .Q(Q),
        .WEA(WEA),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .\rx_client_rxd_dpmem_wr_data_d1_reg[35] (\rx_client_rxd_dpmem_wr_data_d1_reg[35] ),
        .rx_mac_aclk(rx_mac_aclk),
        .\rxd_mem_addr_cntr_reg[9] (\rxd_mem_addr_cntr_reg[9] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_6" *) 
module bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized0
   (D,
    rx_mac_aclk,
    AXI_STR_RXS_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    ADDRBWRADDR,
    \rx_client_rxs_dpmem_wr_data_d1_reg[31] ,
    axi_str_rxs_dpmem_wr_data,
    WEA,
    WEBWE);
  output [35:0]D;
  input rx_mac_aclk;
  input AXI_STR_RXS_ACLK;
  input rx_client_clk_enbl_d1;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [31:0]\rx_client_rxs_dpmem_wr_data_d1_reg[31] ;
  input [8:0]axi_str_rxs_dpmem_wr_data;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [8:0]ADDRBWRADDR;
  wire AXI_STR_RXS_ACLK;
  wire [35:0]D;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [8:0]axi_str_rxs_dpmem_wr_data;
  wire rx_client_clk_enbl_d1;
  wire [31:0]\rx_client_rxs_dpmem_wr_data_d1_reg[31] ;
  wire rx_mac_aclk;

  bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized0 inst_blk_mem_gen
       (.ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .axi_str_rxs_dpmem_wr_data(axi_str_rxs_dpmem_wr_data),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .\rx_client_rxs_dpmem_wr_data_d1_reg[31] (\rx_client_rxs_dpmem_wr_data_d1_reg[31] ),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_6" *) 
module bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized1
   (\txd_1_reg[7] ,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    Tx_Client_TxD_2_Mem_En,
    Axi_Str_TxD_2_Mem_En,
    tx_reset,
    reset2axi_str_txd,
    Tx_Client_TxD_2_Mem_Addr,
    Axi_Str_TxD_2_Mem_Addr,
    Axi_Str_TxD_2_Mem_Din,
    Axi_Str_TxD_2_Mem_We);
  output [7:0]\txd_1_reg[7] ;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input Tx_Client_TxD_2_Mem_En;
  input Axi_Str_TxD_2_Mem_En;
  input tx_reset;
  input reset2axi_str_txd;
  input [11:0]Tx_Client_TxD_2_Mem_Addr;
  input [9:0]Axi_Str_TxD_2_Mem_Addr;
  input [35:0]Axi_Str_TxD_2_Mem_Din;
  input [0:0]Axi_Str_TxD_2_Mem_We;

  wire AXI_STR_TXD_ACLK;
  wire [9:0]Axi_Str_TxD_2_Mem_Addr;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire [0:0]Axi_Str_TxD_2_Mem_We;
  wire [11:0]Tx_Client_TxD_2_Mem_Addr;
  wire Tx_Client_TxD_2_Mem_En;
  wire reset2axi_str_txd;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [7:0]\txd_1_reg[7] ;

  bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized1 inst_blk_mem_gen
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Axi_Str_TxD_2_Mem_Addr(Axi_Str_TxD_2_Mem_Addr),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .Axi_Str_TxD_2_Mem_We(Axi_Str_TxD_2_Mem_We),
        .Tx_Client_TxD_2_Mem_Addr(Tx_Client_TxD_2_Mem_Addr),
        .Tx_Client_TxD_2_Mem_En(Tx_Client_TxD_2_Mem_En),
        .reset2axi_str_txd(reset2axi_str_txd),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txd_1_reg[7] (\txd_1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_6" *) 
module bd_929b_eth_buf_0_blk_mem_gen_v8_3_6__parameterized2
   (\end_addr_reg[11] ,
    \txc_rd_addr2_pntr_1_reg[9] ,
    S,
    \txc_rd_addr2_pntr_reg[0] ,
    tx_mac_aclk,
    AXI_STR_TXC_ACLK,
    Tx_Client_TxC_2_Mem_En,
    Axi_Str_TxC_2_Mem_En,
    tx_reset,
    sync_rst1_reg,
    Tx_Client_TxC_2_Mem_Addr,
    Axi_Str_TxC_2_Mem_Addr,
    Tx_Client_TxC_2_Mem_Din,
    Axi_Str_TxC_2_Mem_Din,
    WEA,
    Axi_Str_TxC_2_Mem_We,
    \txd_rd_pntr_1_reg[8] ,
    \txc_rd_addr2_pntr_1_reg[8] );
  output [11:0]\end_addr_reg[11] ;
  output [9:0]\txc_rd_addr2_pntr_1_reg[9] ;
  output [2:0]S;
  output [2:0]\txc_rd_addr2_pntr_reg[0] ;
  input tx_mac_aclk;
  input AXI_STR_TXC_ACLK;
  input Tx_Client_TxC_2_Mem_En;
  input Axi_Str_TxC_2_Mem_En;
  input tx_reset;
  input sync_rst1_reg;
  input [9:0]Tx_Client_TxC_2_Mem_Addr;
  input [9:0]Axi_Str_TxC_2_Mem_Addr;
  input [9:0]Tx_Client_TxC_2_Mem_Din;
  input [11:0]Axi_Str_TxC_2_Mem_Din;
  input [0:0]WEA;
  input Axi_Str_TxC_2_Mem_We;
  input [8:0]\txd_rd_pntr_1_reg[8] ;
  input [8:0]\txc_rd_addr2_pntr_1_reg[8] ;

  wire AXI_STR_TXC_ACLK;
  wire [9:0]Axi_Str_TxC_2_Mem_Addr;
  wire [11:0]Axi_Str_TxC_2_Mem_Din;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [2:0]S;
  wire [9:0]Tx_Client_TxC_2_Mem_Addr;
  wire [9:0]Tx_Client_TxC_2_Mem_Din;
  wire Tx_Client_TxC_2_Mem_En;
  wire [0:0]WEA;
  wire [11:0]\end_addr_reg[11] ;
  wire sync_rst1_reg;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [8:0]\txc_rd_addr2_pntr_1_reg[8] ;
  wire [9:0]\txc_rd_addr2_pntr_1_reg[9] ;
  wire [2:0]\txc_rd_addr2_pntr_reg[0] ;
  wire [8:0]\txd_rd_pntr_1_reg[8] ;

  bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized2 inst_blk_mem_gen
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .Axi_Str_TxC_2_Mem_Addr(Axi_Str_TxC_2_Mem_Addr),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxC_2_Mem_We(Axi_Str_TxC_2_Mem_We),
        .S(S),
        .Tx_Client_TxC_2_Mem_Addr(Tx_Client_TxC_2_Mem_Addr),
        .Tx_Client_TxC_2_Mem_Din(Tx_Client_TxC_2_Mem_Din),
        .Tx_Client_TxC_2_Mem_En(Tx_Client_TxC_2_Mem_En),
        .WEA(WEA),
        .\end_addr_reg[11] (\end_addr_reg[11] ),
        .sync_rst1_reg(sync_rst1_reg),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txc_rd_addr2_pntr_1_reg[8] (\txc_rd_addr2_pntr_1_reg[8] ),
        .\txc_rd_addr2_pntr_1_reg[9] (\txc_rd_addr2_pntr_1_reg[9] ),
        .\txc_rd_addr2_pntr_reg[0] (\txc_rd_addr2_pntr_reg[0] ),
        .\txd_rd_pntr_1_reg[8] (\txd_rd_pntr_1_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_6_synth" *) 
module bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth
   (DI,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    \rxd_mem_addr_cntr_reg[9] ,
    \rx_client_rxd_dpmem_wr_data_d1_reg[35] ,
    WEA);
  output [35:0]DI;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input rx_client_clk_enbl_d1;
  input [9:0]Q;
  input [9:0]\rxd_mem_addr_cntr_reg[9] ;
  input [35:0]\rx_client_rxd_dpmem_wr_data_d1_reg[35] ;
  input [0:0]WEA;

  wire AXI_STR_RXD_ACLK;
  wire [35:0]DI;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire rx_client_clk_enbl_d1;
  wire [35:0]\rx_client_rxd_dpmem_wr_data_d1_reg[35] ;
  wire rx_mac_aclk;
  wire [9:0]\rxd_mem_addr_cntr_reg[9] ;

  bd_929b_eth_buf_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .DI(DI),
        .Q(Q),
        .WEA(WEA),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .\rx_client_rxd_dpmem_wr_data_d1_reg[35] (\rx_client_rxd_dpmem_wr_data_d1_reg[35] ),
        .rx_mac_aclk(rx_mac_aclk),
        .\rxd_mem_addr_cntr_reg[9] (\rxd_mem_addr_cntr_reg[9] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_6_synth" *) 
module bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized0
   (D,
    rx_mac_aclk,
    AXI_STR_RXS_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    ADDRBWRADDR,
    \rx_client_rxs_dpmem_wr_data_d1_reg[31] ,
    axi_str_rxs_dpmem_wr_data,
    WEA,
    WEBWE);
  output [35:0]D;
  input rx_mac_aclk;
  input AXI_STR_RXS_ACLK;
  input rx_client_clk_enbl_d1;
  input [8:0]Q;
  input [8:0]ADDRBWRADDR;
  input [31:0]\rx_client_rxs_dpmem_wr_data_d1_reg[31] ;
  input [8:0]axi_str_rxs_dpmem_wr_data;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [8:0]ADDRBWRADDR;
  wire AXI_STR_RXS_ACLK;
  wire [35:0]D;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [8:0]axi_str_rxs_dpmem_wr_data;
  wire rx_client_clk_enbl_d1;
  wire [31:0]\rx_client_rxs_dpmem_wr_data_d1_reg[31] ;
  wire rx_mac_aclk;

  bd_929b_eth_buf_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .axi_str_rxs_dpmem_wr_data(axi_str_rxs_dpmem_wr_data),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .\rx_client_rxs_dpmem_wr_data_d1_reg[31] (\rx_client_rxs_dpmem_wr_data_d1_reg[31] ),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_6_synth" *) 
module bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized1
   (\txd_1_reg[7] ,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    Tx_Client_TxD_2_Mem_En,
    Axi_Str_TxD_2_Mem_En,
    tx_reset,
    reset2axi_str_txd,
    Tx_Client_TxD_2_Mem_Addr,
    Axi_Str_TxD_2_Mem_Addr,
    Axi_Str_TxD_2_Mem_Din,
    Axi_Str_TxD_2_Mem_We);
  output [7:0]\txd_1_reg[7] ;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input Tx_Client_TxD_2_Mem_En;
  input Axi_Str_TxD_2_Mem_En;
  input tx_reset;
  input reset2axi_str_txd;
  input [11:0]Tx_Client_TxD_2_Mem_Addr;
  input [9:0]Axi_Str_TxD_2_Mem_Addr;
  input [35:0]Axi_Str_TxD_2_Mem_Din;
  input [0:0]Axi_Str_TxD_2_Mem_We;

  wire AXI_STR_TXD_ACLK;
  wire [9:0]Axi_Str_TxD_2_Mem_Addr;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire [0:0]Axi_Str_TxD_2_Mem_We;
  wire [11:0]Tx_Client_TxD_2_Mem_Addr;
  wire Tx_Client_TxD_2_Mem_En;
  wire reset2axi_str_txd;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [7:0]\txd_1_reg[7] ;

  bd_929b_eth_buf_0_blk_mem_gen_top__parameterized1 \gnbram.gnativebmg.native_blk_mem_gen 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Axi_Str_TxD_2_Mem_Addr(Axi_Str_TxD_2_Mem_Addr),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .Axi_Str_TxD_2_Mem_We(Axi_Str_TxD_2_Mem_We),
        .Tx_Client_TxD_2_Mem_Addr(Tx_Client_TxD_2_Mem_Addr),
        .Tx_Client_TxD_2_Mem_En(Tx_Client_TxD_2_Mem_En),
        .reset2axi_str_txd(reset2axi_str_txd),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txd_1_reg[7] (\txd_1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_6_synth" *) 
module bd_929b_eth_buf_0_blk_mem_gen_v8_3_6_synth__parameterized2
   (\end_addr_reg[11] ,
    \txc_rd_addr2_pntr_1_reg[9] ,
    S,
    \txc_rd_addr2_pntr_reg[0] ,
    tx_mac_aclk,
    AXI_STR_TXC_ACLK,
    Tx_Client_TxC_2_Mem_En,
    Axi_Str_TxC_2_Mem_En,
    tx_reset,
    sync_rst1_reg,
    Tx_Client_TxC_2_Mem_Addr,
    Axi_Str_TxC_2_Mem_Addr,
    Tx_Client_TxC_2_Mem_Din,
    Axi_Str_TxC_2_Mem_Din,
    WEA,
    Axi_Str_TxC_2_Mem_We,
    \txd_rd_pntr_1_reg[8] ,
    \txc_rd_addr2_pntr_1_reg[8] );
  output [11:0]\end_addr_reg[11] ;
  output [9:0]\txc_rd_addr2_pntr_1_reg[9] ;
  output [2:0]S;
  output [2:0]\txc_rd_addr2_pntr_reg[0] ;
  input tx_mac_aclk;
  input AXI_STR_TXC_ACLK;
  input Tx_Client_TxC_2_Mem_En;
  input Axi_Str_TxC_2_Mem_En;
  input tx_reset;
  input sync_rst1_reg;
  input [9:0]Tx_Client_TxC_2_Mem_Addr;
  input [9:0]Axi_Str_TxC_2_Mem_Addr;
  input [9:0]Tx_Client_TxC_2_Mem_Din;
  input [11:0]Axi_Str_TxC_2_Mem_Din;
  input [0:0]WEA;
  input Axi_Str_TxC_2_Mem_We;
  input [8:0]\txd_rd_pntr_1_reg[8] ;
  input [8:0]\txc_rd_addr2_pntr_1_reg[8] ;

  wire AXI_STR_TXC_ACLK;
  wire [9:0]Axi_Str_TxC_2_Mem_Addr;
  wire [11:0]Axi_Str_TxC_2_Mem_Din;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [2:0]S;
  wire [9:0]Tx_Client_TxC_2_Mem_Addr;
  wire [9:0]Tx_Client_TxC_2_Mem_Din;
  wire Tx_Client_TxC_2_Mem_En;
  wire [0:0]WEA;
  wire [11:0]\end_addr_reg[11] ;
  wire sync_rst1_reg;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [8:0]\txc_rd_addr2_pntr_1_reg[8] ;
  wire [9:0]\txc_rd_addr2_pntr_1_reg[9] ;
  wire [2:0]\txc_rd_addr2_pntr_reg[0] ;
  wire [8:0]\txd_rd_pntr_1_reg[8] ;

  bd_929b_eth_buf_0_blk_mem_gen_top__parameterized2 \gnbram.gnativebmg.native_blk_mem_gen 
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .Axi_Str_TxC_2_Mem_Addr(Axi_Str_TxC_2_Mem_Addr),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxC_2_Mem_We(Axi_Str_TxC_2_Mem_We),
        .S(S),
        .Tx_Client_TxC_2_Mem_Addr(Tx_Client_TxC_2_Mem_Addr),
        .Tx_Client_TxC_2_Mem_Din(Tx_Client_TxC_2_Mem_Din),
        .Tx_Client_TxC_2_Mem_En(Tx_Client_TxC_2_Mem_En),
        .WEA(WEA),
        .\end_addr_reg[11] (\end_addr_reg[11] ),
        .sync_rst1_reg(sync_rst1_reg),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txc_rd_addr2_pntr_1_reg[8] (\txc_rd_addr2_pntr_1_reg[8] ),
        .\txc_rd_addr2_pntr_1_reg[9] (\txc_rd_addr2_pntr_1_reg[9] ),
        .\txc_rd_addr2_pntr_reg[0] (\txc_rd_addr2_pntr_reg[0] ),
        .\txd_rd_pntr_1_reg[8] (\txd_rd_pntr_1_reg[8] ));
endmodule

(* ORIG_REF_NAME = "bus_and_enable_clk_cross" *) 
module bd_929b_eth_buf_0_bus_and_enable_clk_cross
   (pause_val,
    pause_req,
    ClkASignalInReg,
    RESET2TX_CLIENT,
    tx_mac_aclk,
    sync_rst1_reg,
    tx_pause_request,
    S_AXI_ACLK,
    E,
    D);
  output [16:31]pause_val;
  output pause_req;
  output ClkASignalInReg;
  input RESET2TX_CLIENT;
  input tx_mac_aclk;
  input sync_rst1_reg;
  input tx_pause_request;
  input S_AXI_ACLK;
  input [0:0]E;
  input [15:0]D;

  wire ClkASignalInReg;
  wire ClkASignalToggleSync;
  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggle_i_1__2_n_0;
  wire ClkASignalToggle_reg_n_0;
  (* async_reg = "true" *) wire [0:15]ClkBAxiEthBaEClkCrsBusOut;
  wire [15:0]D;
  wire [0:0]E;
  wire RESET2TX_CLIENT;
  wire S_AXI_ACLK;
  wire [15:0]clk_a2b_bus;
  wire data_sync_n_0;
  wire pause_req;
  wire sync_rst1_reg;
  wire tx_mac_aclk;
  wire tx_pause_request;

  assign pause_val[16] = ClkBAxiEthBaEClkCrsBusOut[15];
  assign pause_val[17] = ClkBAxiEthBaEClkCrsBusOut[14];
  assign pause_val[18] = ClkBAxiEthBaEClkCrsBusOut[13];
  assign pause_val[19] = ClkBAxiEthBaEClkCrsBusOut[12];
  assign pause_val[20] = ClkBAxiEthBaEClkCrsBusOut[11];
  assign pause_val[21] = ClkBAxiEthBaEClkCrsBusOut[10];
  assign pause_val[22] = ClkBAxiEthBaEClkCrsBusOut[9];
  assign pause_val[23] = ClkBAxiEthBaEClkCrsBusOut[8];
  assign pause_val[24] = ClkBAxiEthBaEClkCrsBusOut[7];
  assign pause_val[25] = ClkBAxiEthBaEClkCrsBusOut[6];
  assign pause_val[26] = ClkBAxiEthBaEClkCrsBusOut[5];
  assign pause_val[27] = ClkBAxiEthBaEClkCrsBusOut[4];
  assign pause_val[28] = ClkBAxiEthBaEClkCrsBusOut[3];
  assign pause_val[29] = ClkBAxiEthBaEClkCrsBusOut[2];
  assign pause_val[30] = ClkBAxiEthBaEClkCrsBusOut[1];
  assign pause_val[31] = ClkBAxiEthBaEClkCrsBusOut[0];
  FDRE ClkASignalInReg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(tx_pause_request),
        .Q(ClkASignalInReg),
        .R(sync_rst1_reg));
  FDRE ClkASignalToggleSyncReg_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(ClkASignalToggleSync),
        .Q(ClkASignalToggleSyncReg),
        .R(RESET2TX_CLIENT));
  LUT1 #(
    .INIT(2'h1)) 
    ClkASignalToggle_i_1__2
       (.I0(ClkASignalToggle_reg_n_0),
        .O(ClkASignalToggle_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ClkASignalToggle_reg
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(ClkASignalToggle_i_1__2_n_0),
        .Q(ClkASignalToggle_reg_n_0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[0] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[0]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[0]),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[10] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[10]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[10]),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[11] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[11]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[11]),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[12] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[12]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[12]),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[13] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[13]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[13]),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[14] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[14]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[14]),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[15] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[15]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[15]),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[1] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[1]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[1]),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[2] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[2]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[2]),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[3] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[3]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[3]),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[4] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[4]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[4]),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[5] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[5]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[5]),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[6] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[6]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[6]),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[7] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[7]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[7]),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[8] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[8]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[8]),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[9] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[9]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[9]),
        .R(RESET2TX_CLIENT));
  FDRE ClkBSignalOut_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync_n_0),
        .Q(pause_req),
        .R(RESET2TX_CLIENT));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[0]),
        .Q(clk_a2b_bus[0]),
        .R(sync_rst1_reg));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[10]),
        .Q(clk_a2b_bus[10]),
        .R(sync_rst1_reg));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[11]),
        .Q(clk_a2b_bus[11]),
        .R(sync_rst1_reg));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[12]),
        .Q(clk_a2b_bus[12]),
        .R(sync_rst1_reg));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[13]),
        .Q(clk_a2b_bus[13]),
        .R(sync_rst1_reg));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[14]),
        .Q(clk_a2b_bus[14]),
        .R(sync_rst1_reg));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[15]),
        .Q(clk_a2b_bus[15]),
        .R(sync_rst1_reg));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[1]),
        .Q(clk_a2b_bus[1]),
        .R(sync_rst1_reg));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[2]),
        .Q(clk_a2b_bus[2]),
        .R(sync_rst1_reg));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[3]),
        .Q(clk_a2b_bus[3]),
        .R(sync_rst1_reg));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[4]),
        .Q(clk_a2b_bus[4]),
        .R(sync_rst1_reg));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[5]),
        .Q(clk_a2b_bus[5]),
        .R(sync_rst1_reg));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[6]),
        .Q(clk_a2b_bus[6]),
        .R(sync_rst1_reg));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[7]),
        .Q(clk_a2b_bus[7]),
        .R(sync_rst1_reg));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[8]),
        .Q(clk_a2b_bus[8]),
        .R(sync_rst1_reg));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[9]),
        .Q(clk_a2b_bus[9]),
        .R(sync_rst1_reg));
  bd_929b_eth_buf_0_sync_block_29 data_sync
       (.ClkASignalToggleSyncReg(ClkASignalToggleSyncReg),
        .\ClkBAxiEthBaEClkCrsBusOut_reg[0] (data_sync_n_0),
        .RESET2TX_CLIENT(RESET2TX_CLIENT),
        .data_in(ClkASignalToggle_reg_n_0),
        .data_out(ClkASignalToggleSync),
        .tx_mac_aclk(tx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_929b_eth_buf_0_bus_clk_cross
   (E,
    D,
    rx_mac_aclk);
  input [0:0]E;
  input [31:0]D;
  input rx_mac_aclk;

  (* async_reg = "true" *) wire [31:0]ClkBAxiEthBClkCrsBusOut;
  wire [31:0]D;
  wire [0:0]E;
  wire rx_mac_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[10] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[10]),
        .Q(ClkBAxiEthBClkCrsBusOut[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[11] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[11]),
        .Q(ClkBAxiEthBClkCrsBusOut[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[12] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[12]),
        .Q(ClkBAxiEthBClkCrsBusOut[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[13] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[13]),
        .Q(ClkBAxiEthBClkCrsBusOut[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[14] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[14]),
        .Q(ClkBAxiEthBClkCrsBusOut[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[15] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[15]),
        .Q(ClkBAxiEthBClkCrsBusOut[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[16] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[16]),
        .Q(ClkBAxiEthBClkCrsBusOut[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[17] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[17]),
        .Q(ClkBAxiEthBClkCrsBusOut[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[18] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[18]),
        .Q(ClkBAxiEthBClkCrsBusOut[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[19] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[19]),
        .Q(ClkBAxiEthBClkCrsBusOut[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[20] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[20]),
        .Q(ClkBAxiEthBClkCrsBusOut[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[21] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[21]),
        .Q(ClkBAxiEthBClkCrsBusOut[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[22] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[22]),
        .Q(ClkBAxiEthBClkCrsBusOut[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[23] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[23]),
        .Q(ClkBAxiEthBClkCrsBusOut[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[24] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[24]),
        .Q(ClkBAxiEthBClkCrsBusOut[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[25] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[25]),
        .Q(ClkBAxiEthBClkCrsBusOut[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[26] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[26]),
        .Q(ClkBAxiEthBClkCrsBusOut[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[27] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[27]),
        .Q(ClkBAxiEthBClkCrsBusOut[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[28] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[28]),
        .Q(ClkBAxiEthBClkCrsBusOut[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[29] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[29]),
        .Q(ClkBAxiEthBClkCrsBusOut[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[2]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[30] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[30]),
        .Q(ClkBAxiEthBClkCrsBusOut[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[31] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[31]),
        .Q(ClkBAxiEthBClkCrsBusOut[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[3]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[4]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[5]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[6]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[7]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[8] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[8]),
        .Q(ClkBAxiEthBClkCrsBusOut[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[9] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[9]),
        .Q(ClkBAxiEthBClkCrsBusOut[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_929b_eth_buf_0_bus_clk_cross_19
   (E,
    D,
    rx_mac_aclk);
  input [0:0]E;
  input [31:0]D;
  input rx_mac_aclk;

  (* async_reg = "true" *) wire [31:0]ClkBAxiEthBClkCrsBusOut;
  wire [31:0]D;
  wire [0:0]E;
  wire rx_mac_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[10] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[10]),
        .Q(ClkBAxiEthBClkCrsBusOut[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[11] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[11]),
        .Q(ClkBAxiEthBClkCrsBusOut[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[12] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[12]),
        .Q(ClkBAxiEthBClkCrsBusOut[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[13] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[13]),
        .Q(ClkBAxiEthBClkCrsBusOut[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[14] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[14]),
        .Q(ClkBAxiEthBClkCrsBusOut[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[15] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[15]),
        .Q(ClkBAxiEthBClkCrsBusOut[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[16] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[16]),
        .Q(ClkBAxiEthBClkCrsBusOut[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[17] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[17]),
        .Q(ClkBAxiEthBClkCrsBusOut[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[18] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[18]),
        .Q(ClkBAxiEthBClkCrsBusOut[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[19] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[19]),
        .Q(ClkBAxiEthBClkCrsBusOut[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[20] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[20]),
        .Q(ClkBAxiEthBClkCrsBusOut[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[21] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[21]),
        .Q(ClkBAxiEthBClkCrsBusOut[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[22] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[22]),
        .Q(ClkBAxiEthBClkCrsBusOut[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[23] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[23]),
        .Q(ClkBAxiEthBClkCrsBusOut[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[24] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[24]),
        .Q(ClkBAxiEthBClkCrsBusOut[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[25] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[25]),
        .Q(ClkBAxiEthBClkCrsBusOut[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[26] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[26]),
        .Q(ClkBAxiEthBClkCrsBusOut[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[27] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[27]),
        .Q(ClkBAxiEthBClkCrsBusOut[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[28] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[28]),
        .Q(ClkBAxiEthBClkCrsBusOut[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[29] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[29]),
        .Q(ClkBAxiEthBClkCrsBusOut[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[2]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[30] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[30]),
        .Q(ClkBAxiEthBClkCrsBusOut[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[31] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[31]),
        .Q(ClkBAxiEthBClkCrsBusOut[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[3]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[4]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[5]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[6]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[7]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[8] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[8]),
        .Q(ClkBAxiEthBClkCrsBusOut[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[9] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[9]),
        .Q(ClkBAxiEthBClkCrsBusOut[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_929b_eth_buf_0_bus_clk_cross_20
   (sync_rst1_reg,
    D,
    rx_mac_aclk);
  input [0:0]sync_rst1_reg;
  input [31:0]D;
  input rx_mac_aclk;

  (* async_reg = "true" *) wire [31:0]ClkBAxiEthBClkCrsBusOut;
  wire [31:0]D;
  wire rx_mac_aclk;
  wire [0:0]sync_rst1_reg;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[10] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[10]),
        .Q(ClkBAxiEthBClkCrsBusOut[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[11] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[11]),
        .Q(ClkBAxiEthBClkCrsBusOut[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[12] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[12]),
        .Q(ClkBAxiEthBClkCrsBusOut[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[13] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[13]),
        .Q(ClkBAxiEthBClkCrsBusOut[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[14] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[14]),
        .Q(ClkBAxiEthBClkCrsBusOut[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[15] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[15]),
        .Q(ClkBAxiEthBClkCrsBusOut[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[16] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[16]),
        .Q(ClkBAxiEthBClkCrsBusOut[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[17] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[17]),
        .Q(ClkBAxiEthBClkCrsBusOut[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[18] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[18]),
        .Q(ClkBAxiEthBClkCrsBusOut[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[19] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[19]),
        .Q(ClkBAxiEthBClkCrsBusOut[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[20] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[20]),
        .Q(ClkBAxiEthBClkCrsBusOut[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[21] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[21]),
        .Q(ClkBAxiEthBClkCrsBusOut[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[22] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[22]),
        .Q(ClkBAxiEthBClkCrsBusOut[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[23] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[23]),
        .Q(ClkBAxiEthBClkCrsBusOut[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[24] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[24]),
        .Q(ClkBAxiEthBClkCrsBusOut[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[25] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[25]),
        .Q(ClkBAxiEthBClkCrsBusOut[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[26] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[26]),
        .Q(ClkBAxiEthBClkCrsBusOut[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[27] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[27]),
        .Q(ClkBAxiEthBClkCrsBusOut[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[28] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[28]),
        .Q(ClkBAxiEthBClkCrsBusOut[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[29] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[29]),
        .Q(ClkBAxiEthBClkCrsBusOut[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[2]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[30] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[30]),
        .Q(ClkBAxiEthBClkCrsBusOut[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[31] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[31]),
        .Q(ClkBAxiEthBClkCrsBusOut[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[3]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[4]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[5]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[6]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[7]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[8] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[8]),
        .Q(ClkBAxiEthBClkCrsBusOut[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[9] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[9]),
        .Q(ClkBAxiEthBClkCrsBusOut[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_929b_eth_buf_0_bus_clk_cross_24
   (sync_rst1_reg,
    D,
    rx_mac_aclk);
  input [0:0]sync_rst1_reg;
  input [31:0]D;
  input rx_mac_aclk;

  (* async_reg = "true" *) wire [31:0]ClkBAxiEthBClkCrsBusOut;
  wire [31:0]D;
  wire rx_mac_aclk;
  wire [0:0]sync_rst1_reg;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[10] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[10]),
        .Q(ClkBAxiEthBClkCrsBusOut[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[11] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[11]),
        .Q(ClkBAxiEthBClkCrsBusOut[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[12] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[12]),
        .Q(ClkBAxiEthBClkCrsBusOut[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[13] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[13]),
        .Q(ClkBAxiEthBClkCrsBusOut[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[14] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[14]),
        .Q(ClkBAxiEthBClkCrsBusOut[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[15] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[15]),
        .Q(ClkBAxiEthBClkCrsBusOut[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[16] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[16]),
        .Q(ClkBAxiEthBClkCrsBusOut[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[17] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[17]),
        .Q(ClkBAxiEthBClkCrsBusOut[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[18] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[18]),
        .Q(ClkBAxiEthBClkCrsBusOut[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[19] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[19]),
        .Q(ClkBAxiEthBClkCrsBusOut[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[20] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[20]),
        .Q(ClkBAxiEthBClkCrsBusOut[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[21] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[21]),
        .Q(ClkBAxiEthBClkCrsBusOut[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[22] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[22]),
        .Q(ClkBAxiEthBClkCrsBusOut[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[23] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[23]),
        .Q(ClkBAxiEthBClkCrsBusOut[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[24] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[24]),
        .Q(ClkBAxiEthBClkCrsBusOut[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[25] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[25]),
        .Q(ClkBAxiEthBClkCrsBusOut[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[26] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[26]),
        .Q(ClkBAxiEthBClkCrsBusOut[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[27] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[27]),
        .Q(ClkBAxiEthBClkCrsBusOut[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[28] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[28]),
        .Q(ClkBAxiEthBClkCrsBusOut[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[29] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[29]),
        .Q(ClkBAxiEthBClkCrsBusOut[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[2]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[30] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[30]),
        .Q(ClkBAxiEthBClkCrsBusOut[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[31] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[31]),
        .Q(ClkBAxiEthBClkCrsBusOut[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[3]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[4]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[5]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[6]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[7]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[8] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[8]),
        .Q(ClkBAxiEthBClkCrsBusOut[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[9] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[9]),
        .Q(ClkBAxiEthBClkCrsBusOut[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_929b_eth_buf_0_bus_clk_cross__parameterized2
   (sync_rst1_reg,
    D,
    rx_mac_aclk);
  input [0:0]sync_rst1_reg;
  input [15:0]D;
  input rx_mac_aclk;

  (* async_reg = "true" *) wire [15:0]ClkBAxiEthBClkCrsBusOut;
  wire [15:0]D;
  wire rx_mac_aclk;
  wire [0:0]sync_rst1_reg;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[10] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[10]),
        .Q(ClkBAxiEthBClkCrsBusOut[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[11] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[11]),
        .Q(ClkBAxiEthBClkCrsBusOut[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[12] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[12]),
        .Q(ClkBAxiEthBClkCrsBusOut[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[13] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[13]),
        .Q(ClkBAxiEthBClkCrsBusOut[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[14] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[14]),
        .Q(ClkBAxiEthBClkCrsBusOut[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[15] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[15]),
        .Q(ClkBAxiEthBClkCrsBusOut[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[2]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[3]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[4]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[5]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[6]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[7]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[8] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[8]),
        .Q(ClkBAxiEthBClkCrsBusOut[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[9] 
       (.C(rx_mac_aclk),
        .CE(sync_rst1_reg),
        .D(D[9]),
        .Q(ClkBAxiEthBClkCrsBusOut[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_929b_eth_buf_0_bus_clk_cross__parameterized4
   (out,
    \rxd_mem_next_available4write_ptr_reg_reg[9] ,
    save_rx_goodframe_reg,
    frame_is_broadcast_d10_reg,
    frame_is_multicast_d10_reg,
    E,
    D,
    rx_mac_aclk);
  output [2:0]out;
  output \rxd_mem_next_available4write_ptr_reg_reg[9] ;
  input save_rx_goodframe_reg;
  input frame_is_broadcast_d10_reg;
  input frame_is_multicast_d10_reg;
  input [0:0]E;
  input [12:0]D;
  input rx_mac_aclk;

  (* async_reg = "true" *) wire [14:0]ClkBAxiEthBClkCrsBusOut;
  wire [12:0]D;
  wire [0:0]E;
  wire frame_is_broadcast_d10_reg;
  wire frame_is_multicast_d10_reg;
  wire rx_mac_aclk;
  wire \rxd_mem_next_available4write_ptr_reg_reg[9] ;
  wire save_rx_goodframe_reg;

  assign out[2] = ClkBAxiEthBClkCrsBusOut[14];
  assign out[1:0] = ClkBAxiEthBClkCrsBusOut[2:1];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(1'b0),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[10] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[9]),
        .Q(ClkBAxiEthBClkCrsBusOut[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[11] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[10]),
        .Q(ClkBAxiEthBClkCrsBusOut[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[12] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[11]),
        .Q(ClkBAxiEthBClkCrsBusOut[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[13] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(1'b0),
        .Q(ClkBAxiEthBClkCrsBusOut[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[14] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[12]),
        .Q(ClkBAxiEthBClkCrsBusOut[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[0]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[1]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[2]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[3]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[4]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[5]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[6]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[8] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[7]),
        .Q(ClkBAxiEthBClkCrsBusOut[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[9] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[8]),
        .Q(ClkBAxiEthBClkCrsBusOut[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF111F111F111)) 
    \rxd_mem_next_available4write_ptr_reg[9]_i_3 
       (.I0(ClkBAxiEthBClkCrsBusOut[14]),
        .I1(save_rx_goodframe_reg),
        .I2(frame_is_broadcast_d10_reg),
        .I3(ClkBAxiEthBClkCrsBusOut[2]),
        .I4(ClkBAxiEthBClkCrsBusOut[1]),
        .I5(frame_is_multicast_d10_reg),
        .O(\rxd_mem_next_available4write_ptr_reg_reg[9] ));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_929b_eth_buf_0_bus_clk_cross__parameterized6
   (tx_ifg_delay,
    E,
    D,
    tx_mac_aclk);
  output [24:31]tx_ifg_delay;
  input [0:0]E;
  input [7:0]D;
  input tx_mac_aclk;

  (* async_reg = "true" *) wire [0:7]ClkBAxiEthBClkCrsBusOut;
  wire [7:0]D;
  wire [0:0]E;
  wire tx_mac_aclk;

  assign tx_ifg_delay[24] = ClkBAxiEthBClkCrsBusOut[7];
  assign tx_ifg_delay[25] = ClkBAxiEthBClkCrsBusOut[6];
  assign tx_ifg_delay[26] = ClkBAxiEthBClkCrsBusOut[5];
  assign tx_ifg_delay[27] = ClkBAxiEthBClkCrsBusOut[4];
  assign tx_ifg_delay[28] = ClkBAxiEthBClkCrsBusOut[3];
  assign tx_ifg_delay[29] = ClkBAxiEthBClkCrsBusOut[2];
  assign tx_ifg_delay[30] = ClkBAxiEthBClkCrsBusOut[1];
  assign tx_ifg_delay[31] = ClkBAxiEthBClkCrsBusOut[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(tx_mac_aclk),
        .CE(E),
        .D(D[0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(tx_mac_aclk),
        .CE(E),
        .D(D[1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(tx_mac_aclk),
        .CE(E),
        .D(D[2]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(tx_mac_aclk),
        .CE(E),
        .D(D[3]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(tx_mac_aclk),
        .CE(E),
        .D(D[4]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(tx_mac_aclk),
        .CE(E),
        .D(D[5]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(tx_mac_aclk),
        .CE(E),
        .D(D[6]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(tx_mac_aclk),
        .CE(E),
        .D(D[7]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dc_ss_fwft" *) 
module bd_929b_eth_buf_0_dc_ss_fwft
   (\rxd_mem_last_read_out_ptr_gray_d1_reg[0] ,
    AXI_STR_RXD_LAST,
    \rxd_mem_addr_cntr_reg[0] ,
    \rxd_mem_addr_cntr_reg[0]_0 ,
    \rxd_mem_last_read_out_ptr_reg_reg[0] ,
    D,
    ram_rd_en_temp__0,
    out,
    RD_EN,
    reset2axi_str_rxd,
    AXI_STR_RXD_READY,
    \FSM_sequential_rxs_axistream_current_state_reg[4] ,
    \FSM_sequential_rxd_axistream_current_state_reg[3] ,
    CO,
    empty_fwft_i_reg,
    \rxd_word_cnt_reg[12] ,
    \FSM_sequential_rxd_axistream_current_state_reg[2] ,
    E,
    AXI_STR_RXD_ACLK);
  output [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[0] ;
  output AXI_STR_RXD_LAST;
  output [0:0]\rxd_mem_addr_cntr_reg[0] ;
  output \rxd_mem_addr_cntr_reg[0]_0 ;
  output [0:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  output [0:0]D;
  input ram_rd_en_temp__0;
  input out;
  input RD_EN;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_READY;
  input [4:0]\FSM_sequential_rxs_axistream_current_state_reg[4] ;
  input [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  input [0:0]CO;
  input empty_fwft_i_reg;
  input [0:0]\rxd_word_cnt_reg[12] ;
  input \FSM_sequential_rxd_axistream_current_state_reg[2] ;
  input [0:0]E;
  input AXI_STR_RXD_ACLK;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_rxd_axistream_current_state_reg[2] ;
  wire [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  wire [4:0]\FSM_sequential_rxs_axistream_current_state_reg[4] ;
  wire RD_EN;
  wire empty_fwft_i_reg;
  wire out;
  wire ram_rd_en_temp__0;
  wire reset2axi_str_rxd;
  wire [0:0]\rxd_mem_addr_cntr_reg[0] ;
  wire \rxd_mem_addr_cntr_reg[0]_0 ;
  wire [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[0] ;
  wire [0:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  wire [0:0]\rxd_word_cnt_reg[12] ;

  bd_929b_eth_buf_0_updn_cntr dc
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .CO(CO),
        .D(D),
        .E(E),
        .\FSM_sequential_rxd_axistream_current_state_reg[2] (\FSM_sequential_rxd_axistream_current_state_reg[2] ),
        .\FSM_sequential_rxd_axistream_current_state_reg[3] (\FSM_sequential_rxd_axistream_current_state_reg[3] ),
        .\FSM_sequential_rxs_axistream_current_state_reg[4] (\FSM_sequential_rxs_axistream_current_state_reg[4] ),
        .RD_EN(RD_EN),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .out(out),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .\rxd_mem_addr_cntr_reg[0] (\rxd_mem_addr_cntr_reg[0] ),
        .\rxd_mem_addr_cntr_reg[0]_0 (\rxd_mem_addr_cntr_reg[0]_0 ),
        .\rxd_mem_last_read_out_ptr_gray_d1_reg[0] (\rxd_mem_last_read_out_ptr_gray_d1_reg[0] ),
        .\rxd_mem_last_read_out_ptr_reg_reg[0] (\rxd_mem_last_read_out_ptr_reg_reg[0] ),
        .\rxd_word_cnt_reg[12] (\rxd_word_cnt_reg[12] ));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module bd_929b_eth_buf_0_dmem
   (\goreg_dm.dout_i_reg[35] ,
    AXI_STR_RXD_ACLK,
    EN,
    DI,
    \gc0.count_d1_reg[4] ,
    Q,
    reset2axi_str_rxd,
    E);
  output [35:0]\goreg_dm.dout_i_reg[35] ;
  input AXI_STR_RXD_ACLK;
  input EN;
  input [35:0]DI;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]Q;
  input reset2axi_str_rxd;
  input [0:0]E;

  wire AXI_STR_RXD_ACLK;
  wire [35:0]DI;
  wire [0:0]E;
  wire EN;
  wire [4:0]Q;
  wire RAM_reg_0_31_0_5_n_0;
  wire RAM_reg_0_31_0_5_n_1;
  wire RAM_reg_0_31_0_5_n_2;
  wire RAM_reg_0_31_0_5_n_3;
  wire RAM_reg_0_31_0_5_n_4;
  wire RAM_reg_0_31_0_5_n_5;
  wire RAM_reg_0_31_12_17_n_0;
  wire RAM_reg_0_31_12_17_n_1;
  wire RAM_reg_0_31_12_17_n_2;
  wire RAM_reg_0_31_12_17_n_3;
  wire RAM_reg_0_31_12_17_n_4;
  wire RAM_reg_0_31_12_17_n_5;
  wire RAM_reg_0_31_18_23_n_0;
  wire RAM_reg_0_31_18_23_n_1;
  wire RAM_reg_0_31_18_23_n_2;
  wire RAM_reg_0_31_18_23_n_3;
  wire RAM_reg_0_31_18_23_n_4;
  wire RAM_reg_0_31_18_23_n_5;
  wire RAM_reg_0_31_24_29_n_0;
  wire RAM_reg_0_31_24_29_n_1;
  wire RAM_reg_0_31_24_29_n_2;
  wire RAM_reg_0_31_24_29_n_3;
  wire RAM_reg_0_31_24_29_n_4;
  wire RAM_reg_0_31_24_29_n_5;
  wire RAM_reg_0_31_30_35_n_0;
  wire RAM_reg_0_31_30_35_n_1;
  wire RAM_reg_0_31_30_35_n_2;
  wire RAM_reg_0_31_30_35_n_3;
  wire RAM_reg_0_31_30_35_n_4;
  wire RAM_reg_0_31_30_35_n_5;
  wire RAM_reg_0_31_6_11_n_0;
  wire RAM_reg_0_31_6_11_n_1;
  wire RAM_reg_0_31_6_11_n_2;
  wire RAM_reg_0_31_6_11_n_3;
  wire RAM_reg_0_31_6_11_n_4;
  wire RAM_reg_0_31_6_11_n_5;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [35:0]\goreg_dm.dout_i_reg[35] ;
  wire reset2axi_str_rxd;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_0_5
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(Q),
        .DIA(DI[1:0]),
        .DIB(DI[3:2]),
        .DIC(DI[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_0_5_n_0,RAM_reg_0_31_0_5_n_1}),
        .DOB({RAM_reg_0_31_0_5_n_2,RAM_reg_0_31_0_5_n_3}),
        .DOC({RAM_reg_0_31_0_5_n_4,RAM_reg_0_31_0_5_n_5}),
        .DOD(NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(AXI_STR_RXD_ACLK),
        .WE(EN));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_12_17
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(Q),
        .DIA(DI[13:12]),
        .DIB(DI[15:14]),
        .DIC(DI[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_12_17_n_0,RAM_reg_0_31_12_17_n_1}),
        .DOB({RAM_reg_0_31_12_17_n_2,RAM_reg_0_31_12_17_n_3}),
        .DOC({RAM_reg_0_31_12_17_n_4,RAM_reg_0_31_12_17_n_5}),
        .DOD(NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(AXI_STR_RXD_ACLK),
        .WE(EN));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_18_23
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(Q),
        .DIA(DI[19:18]),
        .DIB(DI[21:20]),
        .DIC(DI[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_18_23_n_0,RAM_reg_0_31_18_23_n_1}),
        .DOB({RAM_reg_0_31_18_23_n_2,RAM_reg_0_31_18_23_n_3}),
        .DOC({RAM_reg_0_31_18_23_n_4,RAM_reg_0_31_18_23_n_5}),
        .DOD(NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(AXI_STR_RXD_ACLK),
        .WE(EN));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_24_29
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(Q),
        .DIA(DI[25:24]),
        .DIB(DI[27:26]),
        .DIC(DI[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_24_29_n_0,RAM_reg_0_31_24_29_n_1}),
        .DOB({RAM_reg_0_31_24_29_n_2,RAM_reg_0_31_24_29_n_3}),
        .DOC({RAM_reg_0_31_24_29_n_4,RAM_reg_0_31_24_29_n_5}),
        .DOD(NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(AXI_STR_RXD_ACLK),
        .WE(EN));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_30_35
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(Q),
        .DIA(DI[31:30]),
        .DIB(DI[33:32]),
        .DIC(DI[35:34]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_30_35_n_0,RAM_reg_0_31_30_35_n_1}),
        .DOB({RAM_reg_0_31_30_35_n_2,RAM_reg_0_31_30_35_n_3}),
        .DOC({RAM_reg_0_31_30_35_n_4,RAM_reg_0_31_30_35_n_5}),
        .DOD(NLW_RAM_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(AXI_STR_RXD_ACLK),
        .WE(EN));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_6_11
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(Q),
        .DIA(DI[7:6]),
        .DIB(DI[9:8]),
        .DIC(DI[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_6_11_n_0,RAM_reg_0_31_6_11_n_1}),
        .DOB({RAM_reg_0_31_6_11_n_2,RAM_reg_0_31_6_11_n_3}),
        .DOC({RAM_reg_0_31_6_11_n_4,RAM_reg_0_31_6_11_n_5}),
        .DOD(NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(AXI_STR_RXD_ACLK),
        .WE(EN));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_0_5_n_1),
        .Q(\goreg_dm.dout_i_reg[35] [0]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_6_11_n_5),
        .Q(\goreg_dm.dout_i_reg[35] [10]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_6_11_n_4),
        .Q(\goreg_dm.dout_i_reg[35] [11]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_12_17_n_1),
        .Q(\goreg_dm.dout_i_reg[35] [12]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_12_17_n_0),
        .Q(\goreg_dm.dout_i_reg[35] [13]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_12_17_n_3),
        .Q(\goreg_dm.dout_i_reg[35] [14]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_12_17_n_2),
        .Q(\goreg_dm.dout_i_reg[35] [15]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_12_17_n_5),
        .Q(\goreg_dm.dout_i_reg[35] [16]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_12_17_n_4),
        .Q(\goreg_dm.dout_i_reg[35] [17]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_18_23_n_1),
        .Q(\goreg_dm.dout_i_reg[35] [18]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_18_23_n_0),
        .Q(\goreg_dm.dout_i_reg[35] [19]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_0_5_n_0),
        .Q(\goreg_dm.dout_i_reg[35] [1]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_18_23_n_3),
        .Q(\goreg_dm.dout_i_reg[35] [20]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_18_23_n_2),
        .Q(\goreg_dm.dout_i_reg[35] [21]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_18_23_n_5),
        .Q(\goreg_dm.dout_i_reg[35] [22]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_18_23_n_4),
        .Q(\goreg_dm.dout_i_reg[35] [23]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_24_29_n_1),
        .Q(\goreg_dm.dout_i_reg[35] [24]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_24_29_n_0),
        .Q(\goreg_dm.dout_i_reg[35] [25]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_24_29_n_3),
        .Q(\goreg_dm.dout_i_reg[35] [26]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_24_29_n_2),
        .Q(\goreg_dm.dout_i_reg[35] [27]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_24_29_n_5),
        .Q(\goreg_dm.dout_i_reg[35] [28]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_24_29_n_4),
        .Q(\goreg_dm.dout_i_reg[35] [29]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_0_5_n_3),
        .Q(\goreg_dm.dout_i_reg[35] [2]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_30_35_n_1),
        .Q(\goreg_dm.dout_i_reg[35] [30]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_30_35_n_0),
        .Q(\goreg_dm.dout_i_reg[35] [31]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_30_35_n_3),
        .Q(\goreg_dm.dout_i_reg[35] [32]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_30_35_n_2),
        .Q(\goreg_dm.dout_i_reg[35] [33]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_30_35_n_5),
        .Q(\goreg_dm.dout_i_reg[35] [34]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_30_35_n_4),
        .Q(\goreg_dm.dout_i_reg[35] [35]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_0_5_n_2),
        .Q(\goreg_dm.dout_i_reg[35] [3]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_0_5_n_5),
        .Q(\goreg_dm.dout_i_reg[35] [4]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_0_5_n_4),
        .Q(\goreg_dm.dout_i_reg[35] [5]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_6_11_n_1),
        .Q(\goreg_dm.dout_i_reg[35] [6]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_6_11_n_0),
        .Q(\goreg_dm.dout_i_reg[35] [7]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_6_11_n_3),
        .Q(\goreg_dm.dout_i_reg[35] [8]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(RAM_reg_0_31_6_11_n_2),
        .Q(\goreg_dm.dout_i_reg[35] [9]),
        .R(reset2axi_str_rxd));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module bd_929b_eth_buf_0_fifo_generator_ramfifo
   (out,
    E,
    AXI_STR_RXD_LAST,
    \rxd_mem_addr_cntr_reg[0] ,
    AXI_STR_RXD_VALID,
    \rxd_mem_last_read_out_ptr_reg_reg[0] ,
    D,
    \AXI_STR_RXD_KEEP[3] ,
    reset2axi_str_rxd,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXD_READY,
    ram_rd_en_temp__0,
    RD_EN,
    \FSM_sequential_rxs_axistream_current_state_reg[4] ,
    \FSM_sequential_rxd_axistream_current_state_reg[3] ,
    CO,
    \rxd_word_cnt_reg[12] ,
    \FSM_sequential_rxd_axistream_current_state_reg[2] ,
    rxs2rxd_frame_done,
    DI);
  output out;
  output [0:0]E;
  output AXI_STR_RXD_LAST;
  output [0:0]\rxd_mem_addr_cntr_reg[0] ;
  output AXI_STR_RXD_VALID;
  output [0:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  output [2:0]D;
  output [35:0]\AXI_STR_RXD_KEEP[3] ;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_ACLK;
  input AXI_STR_RXD_READY;
  input ram_rd_en_temp__0;
  input RD_EN;
  input [4:0]\FSM_sequential_rxs_axistream_current_state_reg[4] ;
  input [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  input [0:0]CO;
  input [0:0]\rxd_word_cnt_reg[12] ;
  input \FSM_sequential_rxd_axistream_current_state_reg[2] ;
  input rxs2rxd_frame_done;
  input [35:0]DI;

  wire AXI_STR_RXD_ACLK;
  wire [35:0]\AXI_STR_RXD_KEEP[3] ;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire [0:0]CO;
  wire [2:0]D;
  wire [35:0]DI;
  wire [0:0]E;
  wire \FSM_sequential_rxd_axistream_current_state_reg[2] ;
  wire [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  wire [4:0]\FSM_sequential_rxs_axistream_current_state_reg[4] ;
  wire RD_EN;
  wire \gntv_or_sync_fifo.gl0.rd_n_13 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire out;
  wire [4:0]p_0_out;
  wire [4:0]p_11_out;
  wire p_2_out;
  wire p_5_out;
  wire p_7_out;
  wire ram_rd_en_temp__0;
  wire [4:0]rd_pntr_plus1;
  wire reset2axi_str_rxd;
  wire [0:0]\rxd_mem_addr_cntr_reg[0] ;
  wire [0:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  wire [0:0]\rxd_word_cnt_reg[12] ;
  wire rxs2rxd_frame_done;

  bd_929b_eth_buf_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .CO(CO),
        .D(D),
        .E(p_5_out),
        .\FSM_sequential_rxd_axistream_current_state_reg[0] (\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .\FSM_sequential_rxd_axistream_current_state_reg[2] (\FSM_sequential_rxd_axistream_current_state_reg[2] ),
        .\FSM_sequential_rxd_axistream_current_state_reg[3] (\FSM_sequential_rxd_axistream_current_state_reg[3] ),
        .\FSM_sequential_rxs_axistream_current_state_reg[4] (\FSM_sequential_rxs_axistream_current_state_reg[4] ),
        .Q(rd_pntr_plus1),
        .RD_EN(RD_EN),
        .\count_reg[0] (out),
        .\gc0.count_reg[4] (p_7_out),
        .\gpr1.dout_i_reg[1] (p_0_out),
        .\gpr1.dout_i_reg[35] (\gntv_or_sync_fifo.gl0.rd_n_13 ),
        .out(p_2_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .\rxd_mem_addr_cntr_reg[0] (\rxd_mem_addr_cntr_reg[0] ),
        .\rxd_mem_last_read_out_ptr_gray_d1_reg[0] (E),
        .\rxd_mem_last_read_out_ptr_reg_reg[0] (\rxd_mem_last_read_out_ptr_reg_reg[0] ),
        .\rxd_word_cnt_reg[12] (\rxd_word_cnt_reg[12] ),
        .rxs2rxd_frame_done(rxs2rxd_frame_done));
  bd_929b_eth_buf_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .\FSM_sequential_rxd_axistream_current_state_reg[3] (\FSM_sequential_rxd_axistream_current_state_reg[3] ),
        .Q(p_11_out),
        .\gc0.count_d1_reg[4] (p_0_out),
        .\gc0.count_reg[4] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[4] (\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .out(p_2_out),
        .ram_empty_fb_i_reg(p_7_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .reset2axi_str_rxd(reset2axi_str_rxd));
  bd_929b_eth_buf_0_memory \gntv_or_sync_fifo.mem 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .\AXI_STR_RXD_KEEP[3] (\AXI_STR_RXD_KEEP[3] ),
        .DI(DI),
        .E(\gntv_or_sync_fifo.gl0.rd_n_13 ),
        .EN(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .Q(p_11_out),
        .\gc0.count_d1_reg[4] (p_0_out),
        .\gpregsm1.curr_fwft_state_reg[1] (p_5_out),
        .reset2axi_str_rxd(reset2axi_str_rxd));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module bd_929b_eth_buf_0_fifo_generator_top
   (out,
    E,
    AXI_STR_RXD_LAST,
    \rxd_mem_addr_cntr_reg[0] ,
    AXI_STR_RXD_VALID,
    \rxd_mem_last_read_out_ptr_reg_reg[0] ,
    D,
    \AXI_STR_RXD_KEEP[3] ,
    reset2axi_str_rxd,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXD_READY,
    ram_rd_en_temp__0,
    RD_EN,
    \FSM_sequential_rxs_axistream_current_state_reg[4] ,
    \FSM_sequential_rxd_axistream_current_state_reg[3] ,
    CO,
    \rxd_word_cnt_reg[12] ,
    \FSM_sequential_rxd_axistream_current_state_reg[2] ,
    rxs2rxd_frame_done,
    DI);
  output out;
  output [0:0]E;
  output AXI_STR_RXD_LAST;
  output [0:0]\rxd_mem_addr_cntr_reg[0] ;
  output AXI_STR_RXD_VALID;
  output [0:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  output [2:0]D;
  output [35:0]\AXI_STR_RXD_KEEP[3] ;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_ACLK;
  input AXI_STR_RXD_READY;
  input ram_rd_en_temp__0;
  input RD_EN;
  input [4:0]\FSM_sequential_rxs_axistream_current_state_reg[4] ;
  input [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  input [0:0]CO;
  input [0:0]\rxd_word_cnt_reg[12] ;
  input \FSM_sequential_rxd_axistream_current_state_reg[2] ;
  input rxs2rxd_frame_done;
  input [35:0]DI;

  wire AXI_STR_RXD_ACLK;
  wire [35:0]\AXI_STR_RXD_KEEP[3] ;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire [0:0]CO;
  wire [2:0]D;
  wire [35:0]DI;
  wire [0:0]E;
  wire \FSM_sequential_rxd_axistream_current_state_reg[2] ;
  wire [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  wire [4:0]\FSM_sequential_rxs_axistream_current_state_reg[4] ;
  wire RD_EN;
  wire out;
  wire ram_rd_en_temp__0;
  wire reset2axi_str_rxd;
  wire [0:0]\rxd_mem_addr_cntr_reg[0] ;
  wire [0:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  wire [0:0]\rxd_word_cnt_reg[12] ;
  wire rxs2rxd_frame_done;

  bd_929b_eth_buf_0_fifo_generator_ramfifo \grf.rf 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .\AXI_STR_RXD_KEEP[3] (\AXI_STR_RXD_KEEP[3] ),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .\FSM_sequential_rxd_axistream_current_state_reg[2] (\FSM_sequential_rxd_axistream_current_state_reg[2] ),
        .\FSM_sequential_rxd_axistream_current_state_reg[3] (\FSM_sequential_rxd_axistream_current_state_reg[3] ),
        .\FSM_sequential_rxs_axistream_current_state_reg[4] (\FSM_sequential_rxs_axistream_current_state_reg[4] ),
        .RD_EN(RD_EN),
        .out(out),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .\rxd_mem_addr_cntr_reg[0] (\rxd_mem_addr_cntr_reg[0] ),
        .\rxd_mem_last_read_out_ptr_reg_reg[0] (\rxd_mem_last_read_out_ptr_reg_reg[0] ),
        .\rxd_word_cnt_reg[12] (\rxd_word_cnt_reg[12] ),
        .rxs2rxd_frame_done(rxs2rxd_frame_done));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4" *) 
module bd_929b_eth_buf_0_fifo_generator_v13_1_4
   (out,
    E,
    AXI_STR_RXD_LAST,
    \rxd_mem_addr_cntr_reg[0] ,
    AXI_STR_RXD_VALID,
    \rxd_mem_last_read_out_ptr_reg_reg[0] ,
    D,
    \AXI_STR_RXD_KEEP[3] ,
    reset2axi_str_rxd,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXD_READY,
    ram_rd_en_temp__0,
    RD_EN,
    \FSM_sequential_rxs_axistream_current_state_reg[4] ,
    \FSM_sequential_rxd_axistream_current_state_reg[3] ,
    CO,
    \rxd_word_cnt_reg[12] ,
    \FSM_sequential_rxd_axistream_current_state_reg[2] ,
    rxs2rxd_frame_done,
    DI);
  output out;
  output [0:0]E;
  output AXI_STR_RXD_LAST;
  output [0:0]\rxd_mem_addr_cntr_reg[0] ;
  output AXI_STR_RXD_VALID;
  output [0:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  output [2:0]D;
  output [35:0]\AXI_STR_RXD_KEEP[3] ;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_ACLK;
  input AXI_STR_RXD_READY;
  input ram_rd_en_temp__0;
  input RD_EN;
  input [4:0]\FSM_sequential_rxs_axistream_current_state_reg[4] ;
  input [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  input [0:0]CO;
  input [0:0]\rxd_word_cnt_reg[12] ;
  input \FSM_sequential_rxd_axistream_current_state_reg[2] ;
  input rxs2rxd_frame_done;
  input [35:0]DI;

  wire AXI_STR_RXD_ACLK;
  wire [35:0]\AXI_STR_RXD_KEEP[3] ;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire [0:0]CO;
  wire [2:0]D;
  wire [35:0]DI;
  wire [0:0]E;
  wire \FSM_sequential_rxd_axistream_current_state_reg[2] ;
  wire [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  wire [4:0]\FSM_sequential_rxs_axistream_current_state_reg[4] ;
  wire RD_EN;
  wire out;
  wire ram_rd_en_temp__0;
  wire reset2axi_str_rxd;
  wire [0:0]\rxd_mem_addr_cntr_reg[0] ;
  wire [0:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  wire [0:0]\rxd_word_cnt_reg[12] ;
  wire rxs2rxd_frame_done;

  bd_929b_eth_buf_0_fifo_generator_v13_1_4_synth inst_fifo_gen
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .\AXI_STR_RXD_KEEP[3] (\AXI_STR_RXD_KEEP[3] ),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .\FSM_sequential_rxd_axistream_current_state_reg[2] (\FSM_sequential_rxd_axistream_current_state_reg[2] ),
        .\FSM_sequential_rxd_axistream_current_state_reg[3] (\FSM_sequential_rxd_axistream_current_state_reg[3] ),
        .\FSM_sequential_rxs_axistream_current_state_reg[4] (\FSM_sequential_rxs_axistream_current_state_reg[4] ),
        .RD_EN(RD_EN),
        .out(out),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .\rxd_mem_addr_cntr_reg[0] (\rxd_mem_addr_cntr_reg[0] ),
        .\rxd_mem_last_read_out_ptr_reg_reg[0] (\rxd_mem_last_read_out_ptr_reg_reg[0] ),
        .\rxd_word_cnt_reg[12] (\rxd_word_cnt_reg[12] ),
        .rxs2rxd_frame_done(rxs2rxd_frame_done));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synth" *) 
module bd_929b_eth_buf_0_fifo_generator_v13_1_4_synth
   (out,
    E,
    AXI_STR_RXD_LAST,
    \rxd_mem_addr_cntr_reg[0] ,
    AXI_STR_RXD_VALID,
    \rxd_mem_last_read_out_ptr_reg_reg[0] ,
    D,
    \AXI_STR_RXD_KEEP[3] ,
    reset2axi_str_rxd,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXD_READY,
    ram_rd_en_temp__0,
    RD_EN,
    \FSM_sequential_rxs_axistream_current_state_reg[4] ,
    \FSM_sequential_rxd_axistream_current_state_reg[3] ,
    CO,
    \rxd_word_cnt_reg[12] ,
    \FSM_sequential_rxd_axistream_current_state_reg[2] ,
    rxs2rxd_frame_done,
    DI);
  output out;
  output [0:0]E;
  output AXI_STR_RXD_LAST;
  output [0:0]\rxd_mem_addr_cntr_reg[0] ;
  output AXI_STR_RXD_VALID;
  output [0:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  output [2:0]D;
  output [35:0]\AXI_STR_RXD_KEEP[3] ;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_ACLK;
  input AXI_STR_RXD_READY;
  input ram_rd_en_temp__0;
  input RD_EN;
  input [4:0]\FSM_sequential_rxs_axistream_current_state_reg[4] ;
  input [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  input [0:0]CO;
  input [0:0]\rxd_word_cnt_reg[12] ;
  input \FSM_sequential_rxd_axistream_current_state_reg[2] ;
  input rxs2rxd_frame_done;
  input [35:0]DI;

  wire AXI_STR_RXD_ACLK;
  wire [35:0]\AXI_STR_RXD_KEEP[3] ;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire [0:0]CO;
  wire [2:0]D;
  wire [35:0]DI;
  wire [0:0]E;
  wire \FSM_sequential_rxd_axistream_current_state_reg[2] ;
  wire [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  wire [4:0]\FSM_sequential_rxs_axistream_current_state_reg[4] ;
  wire RD_EN;
  wire out;
  wire ram_rd_en_temp__0;
  wire reset2axi_str_rxd;
  wire [0:0]\rxd_mem_addr_cntr_reg[0] ;
  wire [0:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  wire [0:0]\rxd_word_cnt_reg[12] ;
  wire rxs2rxd_frame_done;

  bd_929b_eth_buf_0_fifo_generator_top \gconvfifo.rf 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .\AXI_STR_RXD_KEEP[3] (\AXI_STR_RXD_KEEP[3] ),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .\FSM_sequential_rxd_axistream_current_state_reg[2] (\FSM_sequential_rxd_axistream_current_state_reg[2] ),
        .\FSM_sequential_rxd_axistream_current_state_reg[3] (\FSM_sequential_rxd_axistream_current_state_reg[3] ),
        .\FSM_sequential_rxs_axistream_current_state_reg[4] (\FSM_sequential_rxs_axistream_current_state_reg[4] ),
        .RD_EN(RD_EN),
        .out(out),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .\rxd_mem_addr_cntr_reg[0] (\rxd_mem_addr_cntr_reg[0] ),
        .\rxd_mem_last_read_out_ptr_reg_reg[0] (\rxd_mem_last_read_out_ptr_reg_reg[0] ),
        .\rxd_word_cnt_reg[12] (\rxd_word_cnt_reg[12] ),
        .rxs2rxd_frame_done(rxs2rxd_frame_done));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module bd_929b_eth_buf_0_memory
   (\AXI_STR_RXD_KEEP[3] ,
    AXI_STR_RXD_ACLK,
    EN,
    DI,
    \gc0.count_d1_reg[4] ,
    Q,
    reset2axi_str_rxd,
    E,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [35:0]\AXI_STR_RXD_KEEP[3] ;
  input AXI_STR_RXD_ACLK;
  input EN;
  input [35:0]DI;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]Q;
  input reset2axi_str_rxd;
  input [0:0]E;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire AXI_STR_RXD_ACLK;
  wire [35:0]\AXI_STR_RXD_KEEP[3] ;
  wire [35:0]DI;
  wire [0:0]E;
  wire EN;
  wire [4:0]Q;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gdm.dm_gen.dm_n_0 ;
  wire \gdm.dm_gen.dm_n_1 ;
  wire \gdm.dm_gen.dm_n_10 ;
  wire \gdm.dm_gen.dm_n_11 ;
  wire \gdm.dm_gen.dm_n_12 ;
  wire \gdm.dm_gen.dm_n_13 ;
  wire \gdm.dm_gen.dm_n_14 ;
  wire \gdm.dm_gen.dm_n_15 ;
  wire \gdm.dm_gen.dm_n_16 ;
  wire \gdm.dm_gen.dm_n_17 ;
  wire \gdm.dm_gen.dm_n_18 ;
  wire \gdm.dm_gen.dm_n_19 ;
  wire \gdm.dm_gen.dm_n_2 ;
  wire \gdm.dm_gen.dm_n_20 ;
  wire \gdm.dm_gen.dm_n_21 ;
  wire \gdm.dm_gen.dm_n_22 ;
  wire \gdm.dm_gen.dm_n_23 ;
  wire \gdm.dm_gen.dm_n_24 ;
  wire \gdm.dm_gen.dm_n_25 ;
  wire \gdm.dm_gen.dm_n_26 ;
  wire \gdm.dm_gen.dm_n_27 ;
  wire \gdm.dm_gen.dm_n_28 ;
  wire \gdm.dm_gen.dm_n_29 ;
  wire \gdm.dm_gen.dm_n_3 ;
  wire \gdm.dm_gen.dm_n_30 ;
  wire \gdm.dm_gen.dm_n_31 ;
  wire \gdm.dm_gen.dm_n_32 ;
  wire \gdm.dm_gen.dm_n_33 ;
  wire \gdm.dm_gen.dm_n_34 ;
  wire \gdm.dm_gen.dm_n_35 ;
  wire \gdm.dm_gen.dm_n_4 ;
  wire \gdm.dm_gen.dm_n_5 ;
  wire \gdm.dm_gen.dm_n_6 ;
  wire \gdm.dm_gen.dm_n_7 ;
  wire \gdm.dm_gen.dm_n_8 ;
  wire \gdm.dm_gen.dm_n_9 ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire reset2axi_str_rxd;

  bd_929b_eth_buf_0_dmem \gdm.dm_gen.dm 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .DI(DI),
        .E(E),
        .EN(EN),
        .Q(Q),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\goreg_dm.dout_i_reg[35] ({\gdm.dm_gen.dm_n_0 ,\gdm.dm_gen.dm_n_1 ,\gdm.dm_gen.dm_n_2 ,\gdm.dm_gen.dm_n_3 ,\gdm.dm_gen.dm_n_4 ,\gdm.dm_gen.dm_n_5 ,\gdm.dm_gen.dm_n_6 ,\gdm.dm_gen.dm_n_7 ,\gdm.dm_gen.dm_n_8 ,\gdm.dm_gen.dm_n_9 ,\gdm.dm_gen.dm_n_10 ,\gdm.dm_gen.dm_n_11 ,\gdm.dm_gen.dm_n_12 ,\gdm.dm_gen.dm_n_13 ,\gdm.dm_gen.dm_n_14 ,\gdm.dm_gen.dm_n_15 ,\gdm.dm_gen.dm_n_16 ,\gdm.dm_gen.dm_n_17 ,\gdm.dm_gen.dm_n_18 ,\gdm.dm_gen.dm_n_19 ,\gdm.dm_gen.dm_n_20 ,\gdm.dm_gen.dm_n_21 ,\gdm.dm_gen.dm_n_22 ,\gdm.dm_gen.dm_n_23 ,\gdm.dm_gen.dm_n_24 ,\gdm.dm_gen.dm_n_25 ,\gdm.dm_gen.dm_n_26 ,\gdm.dm_gen.dm_n_27 ,\gdm.dm_gen.dm_n_28 ,\gdm.dm_gen.dm_n_29 ,\gdm.dm_gen.dm_n_30 ,\gdm.dm_gen.dm_n_31 ,\gdm.dm_gen.dm_n_32 ,\gdm.dm_gen.dm_n_33 ,\gdm.dm_gen.dm_n_34 ,\gdm.dm_gen.dm_n_35 }),
        .reset2axi_str_rxd(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_35 ),
        .Q(\AXI_STR_RXD_KEEP[3] [0]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_25 ),
        .Q(\AXI_STR_RXD_KEEP[3] [10]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_24 ),
        .Q(\AXI_STR_RXD_KEEP[3] [11]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_23 ),
        .Q(\AXI_STR_RXD_KEEP[3] [12]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_22 ),
        .Q(\AXI_STR_RXD_KEEP[3] [13]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_21 ),
        .Q(\AXI_STR_RXD_KEEP[3] [14]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_20 ),
        .Q(\AXI_STR_RXD_KEEP[3] [15]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_19 ),
        .Q(\AXI_STR_RXD_KEEP[3] [16]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_18 ),
        .Q(\AXI_STR_RXD_KEEP[3] [17]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_17 ),
        .Q(\AXI_STR_RXD_KEEP[3] [18]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_16 ),
        .Q(\AXI_STR_RXD_KEEP[3] [19]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_34 ),
        .Q(\AXI_STR_RXD_KEEP[3] [1]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_15 ),
        .Q(\AXI_STR_RXD_KEEP[3] [20]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_14 ),
        .Q(\AXI_STR_RXD_KEEP[3] [21]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_13 ),
        .Q(\AXI_STR_RXD_KEEP[3] [22]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_12 ),
        .Q(\AXI_STR_RXD_KEEP[3] [23]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_11 ),
        .Q(\AXI_STR_RXD_KEEP[3] [24]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_10 ),
        .Q(\AXI_STR_RXD_KEEP[3] [25]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_9 ),
        .Q(\AXI_STR_RXD_KEEP[3] [26]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_8 ),
        .Q(\AXI_STR_RXD_KEEP[3] [27]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_7 ),
        .Q(\AXI_STR_RXD_KEEP[3] [28]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_6 ),
        .Q(\AXI_STR_RXD_KEEP[3] [29]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_33 ),
        .Q(\AXI_STR_RXD_KEEP[3] [2]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_5 ),
        .Q(\AXI_STR_RXD_KEEP[3] [30]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_4 ),
        .Q(\AXI_STR_RXD_KEEP[3] [31]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_3 ),
        .Q(\AXI_STR_RXD_KEEP[3] [32]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_2 ),
        .Q(\AXI_STR_RXD_KEEP[3] [33]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_1 ),
        .Q(\AXI_STR_RXD_KEEP[3] [34]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_0 ),
        .Q(\AXI_STR_RXD_KEEP[3] [35]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_32 ),
        .Q(\AXI_STR_RXD_KEEP[3] [3]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_31 ),
        .Q(\AXI_STR_RXD_KEEP[3] [4]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_30 ),
        .Q(\AXI_STR_RXD_KEEP[3] [5]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_29 ),
        .Q(\AXI_STR_RXD_KEEP[3] [6]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_28 ),
        .Q(\AXI_STR_RXD_KEEP[3] [7]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_27 ),
        .Q(\AXI_STR_RXD_KEEP[3] [8]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(\gdm.dm_gen.dm_n_26 ),
        .Q(\AXI_STR_RXD_KEEP[3] [9]),
        .R(reset2axi_str_rxd));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module bd_929b_eth_buf_0_rd_bin_cntr
   (Q,
    \gpr1.dout_i_reg[1] ,
    reset2axi_str_rxd,
    E,
    AXI_STR_RXD_ACLK);
  output [4:0]Q;
  output [4:0]\gpr1.dout_i_reg[1] ;
  input reset2axi_str_rxd;
  input [0:0]E;
  input AXI_STR_RXD_ACLK;

  wire AXI_STR_RXD_ACLK;
  wire [0:0]E;
  wire [4:0]Q;
  wire [4:0]\gpr1.dout_i_reg[1] ;
  wire [4:0]plusOp;
  wire reset2axi_str_rxd;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp[4]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[1] [3]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[1] [4]),
        .R(reset2axi_str_rxd));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(plusOp[0]),
        .Q(Q[0]),
        .S(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(reset2axi_str_rxd));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module bd_929b_eth_buf_0_rd_fwft
   (out,
    \count_reg[0] ,
    E,
    \gc0.count_reg[4] ,
    \count_reg[0]_0 ,
    AXI_STR_RXD_VALID,
    \gpr1.dout_i_reg[35] ,
    D,
    reset2axi_str_rxd,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXD_READY,
    ram_empty_fb_i_reg,
    \FSM_sequential_rxd_axistream_current_state_reg[0] ,
    \FSM_sequential_rxd_axistream_current_state_reg[3] ,
    rxs2rxd_frame_done,
    \rxd_word_cnt_reg[12] ,
    empty_fwft_i_reg_0);
  output out;
  output \count_reg[0] ;
  output [0:0]E;
  output [0:0]\gc0.count_reg[4] ;
  output [0:0]\count_reg[0]_0 ;
  output AXI_STR_RXD_VALID;
  output [0:0]\gpr1.dout_i_reg[35] ;
  output [1:0]D;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_ACLK;
  input AXI_STR_RXD_READY;
  input ram_empty_fb_i_reg;
  input \FSM_sequential_rxd_axistream_current_state_reg[0] ;
  input [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  input rxs2rxd_frame_done;
  input [0:0]\rxd_word_cnt_reg[12] ;
  input empty_fwft_i_reg_0;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_sequential_rxd_axistream_current_state[1]_i_2_n_0 ;
  wire \FSM_sequential_rxd_axistream_current_state[2]_i_3_n_0 ;
  wire \FSM_sequential_rxd_axistream_current_state_reg[0] ;
  wire [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0__2;
  wire [0:0]\count_reg[0]_0 ;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0__1;
  wire empty_fwft_i_reg_0;
  wire [0:0]\gc0.count_reg[4] ;
  wire [0:0]\gpr1.dout_i_reg[35] ;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire reset2axi_str_rxd;
  wire [0:0]\rxd_word_cnt_reg[12] ;
  wire rxs2rxd_frame_done;
  (* DONT_TOUCH *) wire user_valid;

  assign \count_reg[0]  = user_valid;
  assign out = empty_fwft_i;
  LUT1 #(
    .INIT(2'h1)) 
    AXI_STR_RXD_VALID_INST_0
       (.I0(empty_fwft_i),
        .O(AXI_STR_RXD_VALID));
  LUT6 #(
    .INIT(64'h00000202222A8888)) 
    \FSM_sequential_rxd_axistream_current_state[1]_i_1 
       (.I0(\FSM_sequential_rxd_axistream_current_state[1]_i_2_n_0 ),
        .I1(\FSM_sequential_rxd_axistream_current_state_reg[3] [0]),
        .I2(\FSM_sequential_rxd_axistream_current_state_reg[3] [2]),
        .I3(empty_fwft_i),
        .I4(\FSM_sequential_rxd_axistream_current_state_reg[3] [1]),
        .I5(\FSM_sequential_rxd_axistream_current_state_reg[3] [3]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFF75FFFFFFFF)) 
    \FSM_sequential_rxd_axistream_current_state[1]_i_2 
       (.I0(\FSM_sequential_rxd_axistream_current_state_reg[3] [1]),
        .I1(empty_fwft_i),
        .I2(\rxd_word_cnt_reg[12] ),
        .I3(\FSM_sequential_rxd_axistream_current_state_reg[3] [0]),
        .I4(\FSM_sequential_rxd_axistream_current_state_reg[3] [2]),
        .I5(empty_fwft_i_reg_0),
        .O(\FSM_sequential_rxd_axistream_current_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000450055554500)) 
    \FSM_sequential_rxd_axistream_current_state[2]_i_1 
       (.I0(\FSM_sequential_rxd_axistream_current_state_reg[3] [3]),
        .I1(\FSM_sequential_rxd_axistream_current_state_reg[3] [0]),
        .I2(rxs2rxd_frame_done),
        .I3(\FSM_sequential_rxd_axistream_current_state_reg[3] [2]),
        .I4(\FSM_sequential_rxd_axistream_current_state_reg[3] [1]),
        .I5(\FSM_sequential_rxd_axistream_current_state[2]_i_3_n_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h88BA99BB)) 
    \FSM_sequential_rxd_axistream_current_state[2]_i_3 
       (.I0(\FSM_sequential_rxd_axistream_current_state_reg[3] [0]),
        .I1(\FSM_sequential_rxd_axistream_current_state_reg[3] [2]),
        .I2(\rxd_word_cnt_reg[12] ),
        .I3(empty_fwft_i),
        .I4(empty_fwft_i_reg_0),
        .O(\FSM_sequential_rxd_axistream_current_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0EFE0000000)) 
    aempty_fwft_fb_i_i_1
       (.I0(AXI_STR_RXD_READY),
        .I1(reset2axi_str_rxd),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(ram_empty_fb_i_reg),
        .I5(aempty_fwft_fb_i),
        .O(aempty_fwft_i0__2));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(aempty_fwft_i0__2),
        .Q(aempty_fwft_fb_i),
        .S(reset2axi_str_rxd));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(aempty_fwft_i0__2),
        .Q(aempty_fwft_i),
        .S(reset2axi_str_rxd));
  LUT4 #(
    .INIT(16'h57A8)) 
    \count[5]_i_1 
       (.I0(user_valid),
        .I1(AXI_STR_RXD_READY),
        .I2(reset2axi_str_rxd),
        .I3(\FSM_sequential_rxd_axistream_current_state_reg[0] ),
        .O(\count_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFF0F0E00)) 
    empty_fwft_fb_i_i_1
       (.I0(reset2axi_str_rxd),
        .I1(AXI_STR_RXD_READY),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(empty_fwft_fb_i),
        .O(empty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_fb_i),
        .S(reset2axi_str_rxd));
  LUT5 #(
    .INIT(32'hFF0F0E00)) 
    empty_fwft_fb_o_i_i_1
       (.I0(reset2axi_str_rxd),
        .I1(AXI_STR_RXD_READY),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(reset2axi_str_rxd));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_i),
        .S(reset2axi_str_rxd));
  LUT5 #(
    .INIT(32'h54555555)) 
    \gc0.count_d1[4]_i_1 
       (.I0(ram_empty_fb_i_reg),
        .I1(AXI_STR_RXD_READY),
        .I2(reset2axi_str_rxd),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .O(\gc0.count_reg[4] ));
  LUT4 #(
    .INIT(16'hAAA2)) 
    \goreg_dm.dout_i[35]_i_2 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(AXI_STR_RXD_READY),
        .I3(reset2axi_str_rxd),
        .O(E));
  LUT5 #(
    .INIT(32'h0000FFF7)) 
    \gpr1.dout_i[35]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(reset2axi_str_rxd),
        .I3(AXI_STR_RXD_READY),
        .I4(ram_empty_fb_i_reg),
        .O(\gpr1.dout_i_reg[35] ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(AXI_STR_RXD_READY),
        .I2(reset2axi_str_rxd),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(AXI_STR_RXD_READY),
        .I2(reset2axi_str_rxd),
        .I3(curr_fwft_state[0]),
        .I4(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(reset2axi_str_rxd));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(reset2axi_str_rxd));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(reset2axi_str_rxd));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module bd_929b_eth_buf_0_rd_logic
   (out,
    \count_reg[0] ,
    E,
    \gc0.count_reg[4] ,
    \rxd_mem_last_read_out_ptr_gray_d1_reg[0] ,
    AXI_STR_RXD_LAST,
    \rxd_mem_addr_cntr_reg[0] ,
    Q,
    AXI_STR_RXD_VALID,
    \gpr1.dout_i_reg[35] ,
    \rxd_mem_last_read_out_ptr_reg_reg[0] ,
    D,
    \gpr1.dout_i_reg[1] ,
    reset2axi_str_rxd,
    AXI_STR_RXD_ACLK,
    ram_empty_fb_i_reg,
    AXI_STR_RXD_READY,
    ram_rd_en_temp__0,
    RD_EN,
    \FSM_sequential_rxd_axistream_current_state_reg[0] ,
    \FSM_sequential_rxs_axistream_current_state_reg[4] ,
    \FSM_sequential_rxd_axistream_current_state_reg[3] ,
    CO,
    \rxd_word_cnt_reg[12] ,
    \FSM_sequential_rxd_axistream_current_state_reg[2] ,
    rxs2rxd_frame_done);
  output out;
  output \count_reg[0] ;
  output [0:0]E;
  output [0:0]\gc0.count_reg[4] ;
  output [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[0] ;
  output AXI_STR_RXD_LAST;
  output [0:0]\rxd_mem_addr_cntr_reg[0] ;
  output [4:0]Q;
  output AXI_STR_RXD_VALID;
  output [0:0]\gpr1.dout_i_reg[35] ;
  output [0:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  output [2:0]D;
  output [4:0]\gpr1.dout_i_reg[1] ;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_ACLK;
  input ram_empty_fb_i_reg;
  input AXI_STR_RXD_READY;
  input ram_rd_en_temp__0;
  input RD_EN;
  input \FSM_sequential_rxd_axistream_current_state_reg[0] ;
  input [4:0]\FSM_sequential_rxs_axistream_current_state_reg[4] ;
  input [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  input [0:0]CO;
  input [0:0]\rxd_word_cnt_reg[12] ;
  input \FSM_sequential_rxd_axistream_current_state_reg[2] ;
  input rxs2rxd_frame_done;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire \FSM_sequential_rxd_axistream_current_state_reg[0] ;
  wire \FSM_sequential_rxd_axistream_current_state_reg[2] ;
  wire [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  wire [4:0]\FSM_sequential_rxs_axistream_current_state_reg[4] ;
  wire [4:0]Q;
  wire RD_EN;
  wire cntr_en;
  wire \count_reg[0] ;
  wire fifoEmpty;
  wire [0:0]\gc0.count_reg[4] ;
  wire [4:0]\gpr1.dout_i_reg[1] ;
  wire [0:0]\gpr1.dout_i_reg[35] ;
  wire \gr1.gdcf.dc_n_3 ;
  wire out;
  wire ram_empty_fb_i_reg;
  wire ram_rd_en_temp__0;
  wire reset2axi_str_rxd;
  wire [0:0]\rxd_mem_addr_cntr_reg[0] ;
  wire [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[0] ;
  wire [0:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  wire [0:0]\rxd_word_cnt_reg[12] ;
  wire rxs2rxd_frame_done;

  bd_929b_eth_buf_0_dc_ss_fwft \gr1.gdcf.dc 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .CO(CO),
        .D(D[0]),
        .E(cntr_en),
        .\FSM_sequential_rxd_axistream_current_state_reg[2] (\FSM_sequential_rxd_axistream_current_state_reg[2] ),
        .\FSM_sequential_rxd_axistream_current_state_reg[3] (\FSM_sequential_rxd_axistream_current_state_reg[3] ),
        .\FSM_sequential_rxs_axistream_current_state_reg[4] (\FSM_sequential_rxs_axistream_current_state_reg[4] ),
        .RD_EN(RD_EN),
        .empty_fwft_i_reg(fifoEmpty),
        .out(\count_reg[0] ),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .\rxd_mem_addr_cntr_reg[0] (\rxd_mem_addr_cntr_reg[0] ),
        .\rxd_mem_addr_cntr_reg[0]_0 (\gr1.gdcf.dc_n_3 ),
        .\rxd_mem_last_read_out_ptr_gray_d1_reg[0] (\rxd_mem_last_read_out_ptr_gray_d1_reg[0] ),
        .\rxd_mem_last_read_out_ptr_reg_reg[0] (\rxd_mem_last_read_out_ptr_reg_reg[0] ),
        .\rxd_word_cnt_reg[12] (\rxd_word_cnt_reg[12] ));
  bd_929b_eth_buf_0_rd_fwft \gr1.gr1_int.rfwft 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .D(D[2:1]),
        .E(E),
        .\FSM_sequential_rxd_axistream_current_state_reg[0] (\FSM_sequential_rxd_axistream_current_state_reg[0] ),
        .\FSM_sequential_rxd_axistream_current_state_reg[3] (\FSM_sequential_rxd_axistream_current_state_reg[3] ),
        .\count_reg[0] (\count_reg[0] ),
        .\count_reg[0]_0 (cntr_en),
        .empty_fwft_i_reg_0(\gr1.gdcf.dc_n_3 ),
        .\gc0.count_reg[4] (\gc0.count_reg[4] ),
        .\gpr1.dout_i_reg[35] (\gpr1.dout_i_reg[35] ),
        .out(fifoEmpty),
        .ram_empty_fb_i_reg(out),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .\rxd_word_cnt_reg[12] (\rxd_word_cnt_reg[12] ),
        .rxs2rxd_frame_done(rxs2rxd_frame_done));
  bd_929b_eth_buf_0_rd_status_flags_ss \grss.rsts 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .out(out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .reset2axi_str_rxd(reset2axi_str_rxd));
  bd_929b_eth_buf_0_rd_bin_cntr rpntr
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .E(\gc0.count_reg[4] ),
        .Q(Q),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .reset2axi_str_rxd(reset2axi_str_rxd));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module bd_929b_eth_buf_0_rd_status_flags_ss
   (out,
    reset2axi_str_rxd,
    ram_empty_fb_i_reg_0,
    AXI_STR_RXD_ACLK);
  output out;
  input reset2axi_str_rxd;
  input ram_empty_fb_i_reg_0;
  input AXI_STR_RXD_ACLK;

  wire AXI_STR_RXD_ACLK;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire reset2axi_str_rxd;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i),
        .S(reset2axi_str_rxd));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i),
        .S(reset2axi_str_rxd));
endmodule

(* ORIG_REF_NAME = "reg_16bl" *) 
module bd_929b_eth_buf_0_reg_16bl
   (\IP2Bus_Data_reg[24] ,
    \ClkBAxiEthBClkCrsBusOut_reg[15] ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[26] ,
    \IP2Bus_Data_reg[27] ,
    \IP2Bus_Data_reg[28] ,
    \IP2Bus_Data_reg[29] ,
    \IP2Bus_Data_reg[30] ,
    \IP2Bus_Data_reg[31] ,
    \Shim2IP_RdCE_reg[9] ,
    \reg_data_reg[24]_0 ,
    \reg_data_reg[24]_1 ,
    sync_rst1_reg,
    \Shim2IP_WrCE_reg[9] ,
    S_AXI_WDATA,
    S_AXI_ACLK);
  output \IP2Bus_Data_reg[24] ;
  output [15:0]\ClkBAxiEthBClkCrsBusOut_reg[15] ;
  output \IP2Bus_Data_reg[25] ;
  output \IP2Bus_Data_reg[26] ;
  output \IP2Bus_Data_reg[27] ;
  output \IP2Bus_Data_reg[28] ;
  output \IP2Bus_Data_reg[29] ;
  output \IP2Bus_Data_reg[30] ;
  output \IP2Bus_Data_reg[31] ;
  input [2:0]\Shim2IP_RdCE_reg[9] ;
  input [7:0]\reg_data_reg[24]_0 ;
  input [7:0]\reg_data_reg[24]_1 ;
  input sync_rst1_reg;
  input [0:0]\Shim2IP_WrCE_reg[9] ;
  input [15:0]S_AXI_WDATA;
  input S_AXI_ACLK;

  wire [15:0]\ClkBAxiEthBClkCrsBusOut_reg[15] ;
  wire \IP2Bus_Data_reg[24] ;
  wire \IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[26] ;
  wire \IP2Bus_Data_reg[27] ;
  wire \IP2Bus_Data_reg[28] ;
  wire \IP2Bus_Data_reg[29] ;
  wire \IP2Bus_Data_reg[30] ;
  wire \IP2Bus_Data_reg[31] ;
  wire S_AXI_ACLK;
  wire [15:0]S_AXI_WDATA;
  wire [2:0]\Shim2IP_RdCE_reg[9] ;
  wire [0:0]\Shim2IP_WrCE_reg[9] ;
  wire [7:0]\reg_data_reg[24]_0 ;
  wire [7:0]\reg_data_reg[24]_1 ;
  wire sync_rst1_reg;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[24]_i_5 
       (.I0(\ClkBAxiEthBClkCrsBusOut_reg[15] [7]),
        .I1(\Shim2IP_RdCE_reg[9] [2]),
        .I2(\reg_data_reg[24]_0 [7]),
        .I3(\Shim2IP_RdCE_reg[9] [1]),
        .I4(\Shim2IP_RdCE_reg[9] [0]),
        .I5(\reg_data_reg[24]_1 [7]),
        .O(\IP2Bus_Data_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[25]_i_5 
       (.I0(\ClkBAxiEthBClkCrsBusOut_reg[15] [6]),
        .I1(\Shim2IP_RdCE_reg[9] [2]),
        .I2(\reg_data_reg[24]_0 [6]),
        .I3(\Shim2IP_RdCE_reg[9] [1]),
        .I4(\Shim2IP_RdCE_reg[9] [0]),
        .I5(\reg_data_reg[24]_1 [6]),
        .O(\IP2Bus_Data_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[26]_i_5 
       (.I0(\ClkBAxiEthBClkCrsBusOut_reg[15] [5]),
        .I1(\Shim2IP_RdCE_reg[9] [2]),
        .I2(\reg_data_reg[24]_0 [5]),
        .I3(\Shim2IP_RdCE_reg[9] [1]),
        .I4(\Shim2IP_RdCE_reg[9] [0]),
        .I5(\reg_data_reg[24]_1 [5]),
        .O(\IP2Bus_Data_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[27]_i_5 
       (.I0(\ClkBAxiEthBClkCrsBusOut_reg[15] [4]),
        .I1(\Shim2IP_RdCE_reg[9] [2]),
        .I2(\reg_data_reg[24]_0 [4]),
        .I3(\Shim2IP_RdCE_reg[9] [1]),
        .I4(\Shim2IP_RdCE_reg[9] [0]),
        .I5(\reg_data_reg[24]_1 [4]),
        .O(\IP2Bus_Data_reg[27] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[28]_i_5 
       (.I0(\ClkBAxiEthBClkCrsBusOut_reg[15] [3]),
        .I1(\Shim2IP_RdCE_reg[9] [2]),
        .I2(\reg_data_reg[24]_0 [3]),
        .I3(\Shim2IP_RdCE_reg[9] [1]),
        .I4(\Shim2IP_RdCE_reg[9] [0]),
        .I5(\reg_data_reg[24]_1 [3]),
        .O(\IP2Bus_Data_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[29]_i_5 
       (.I0(\ClkBAxiEthBClkCrsBusOut_reg[15] [2]),
        .I1(\Shim2IP_RdCE_reg[9] [2]),
        .I2(\reg_data_reg[24]_0 [2]),
        .I3(\Shim2IP_RdCE_reg[9] [1]),
        .I4(\Shim2IP_RdCE_reg[9] [0]),
        .I5(\reg_data_reg[24]_1 [2]),
        .O(\IP2Bus_Data_reg[29] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[30]_i_5 
       (.I0(\ClkBAxiEthBClkCrsBusOut_reg[15] [1]),
        .I1(\Shim2IP_RdCE_reg[9] [2]),
        .I2(\reg_data_reg[24]_0 [1]),
        .I3(\Shim2IP_RdCE_reg[9] [1]),
        .I4(\Shim2IP_RdCE_reg[9] [0]),
        .I5(\reg_data_reg[24]_1 [1]),
        .O(\IP2Bus_Data_reg[30] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[31]_i_5 
       (.I0(\ClkBAxiEthBClkCrsBusOut_reg[15] [0]),
        .I1(\Shim2IP_RdCE_reg[9] [2]),
        .I2(\reg_data_reg[24]_0 [0]),
        .I3(\Shim2IP_RdCE_reg[9] [1]),
        .I4(\Shim2IP_RdCE_reg[9] [0]),
        .I5(\reg_data_reg[24]_1 [0]),
        .O(\IP2Bus_Data_reg[31] ));
  FDRE \reg_data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[9] ),
        .D(S_AXI_WDATA[15]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[15] [15]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[9] ),
        .D(S_AXI_WDATA[14]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[15] [14]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[9] ),
        .D(S_AXI_WDATA[13]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[15] [13]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[9] ),
        .D(S_AXI_WDATA[12]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[15] [12]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[9] ),
        .D(S_AXI_WDATA[11]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[15] [11]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[9] ),
        .D(S_AXI_WDATA[10]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[15] [10]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[9] ),
        .D(S_AXI_WDATA[9]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[15] [9]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[9] ),
        .D(S_AXI_WDATA[8]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[15] [8]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[9] ),
        .D(S_AXI_WDATA[7]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[15] [7]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[9] ),
        .D(S_AXI_WDATA[6]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[15] [6]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[9] ),
        .D(S_AXI_WDATA[5]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[15] [5]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[9] ),
        .D(S_AXI_WDATA[4]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[15] [4]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[9] ),
        .D(S_AXI_WDATA[3]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[15] [3]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[9] ),
        .D(S_AXI_WDATA[2]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[15] [2]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[9] ),
        .D(S_AXI_WDATA[1]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[15] [1]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[9] ),
        .D(S_AXI_WDATA[0]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[15] [0]),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "reg_32b" *) 
module bd_929b_eth_buf_0_reg_32b
   (\IP2Bus_Data_reg[17] ,
    \ClkBAxiEthBClkCrsBusOut_reg[31] ,
    \IP2Bus_Data_reg[18] ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[20] ,
    \IP2Bus_Data_reg[21] ,
    \IP2Bus_Data_reg[22] ,
    D,
    \Shim2IP_RdCE_reg[7] ,
    \reg_data_reg[17]_0 ,
    \reg_data_reg[17]_1 ,
    \reg_data_reg[23]_0 ,
    \Shim2IP_RdCE_reg[3] ,
    \reg_data_reg[23]_1 ,
    sync_rst1_reg,
    \Shim2IP_WrCE_reg[7] ,
    S_AXI_WDATA,
    S_AXI_ACLK);
  output \IP2Bus_Data_reg[17] ;
  output [31:0]\ClkBAxiEthBClkCrsBusOut_reg[31] ;
  output \IP2Bus_Data_reg[18] ;
  output \IP2Bus_Data_reg[19] ;
  output \IP2Bus_Data_reg[20] ;
  output \IP2Bus_Data_reg[21] ;
  output \IP2Bus_Data_reg[22] ;
  output [0:0]D;
  input [2:0]\Shim2IP_RdCE_reg[7] ;
  input [6:0]\reg_data_reg[17]_0 ;
  input [6:0]\reg_data_reg[17]_1 ;
  input \reg_data_reg[23]_0 ;
  input \Shim2IP_RdCE_reg[3] ;
  input \reg_data_reg[23]_1 ;
  input sync_rst1_reg;
  input [0:0]\Shim2IP_WrCE_reg[7] ;
  input [31:0]S_AXI_WDATA;
  input S_AXI_ACLK;

  wire [31:0]\ClkBAxiEthBClkCrsBusOut_reg[31] ;
  wire [0:0]D;
  wire \IP2Bus_Data[23]_i_2_n_0 ;
  wire \IP2Bus_Data_reg[17] ;
  wire \IP2Bus_Data_reg[18] ;
  wire \IP2Bus_Data_reg[19] ;
  wire \IP2Bus_Data_reg[20] ;
  wire \IP2Bus_Data_reg[21] ;
  wire \IP2Bus_Data_reg[22] ;
  wire S_AXI_ACLK;
  wire [31:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[3] ;
  wire [2:0]\Shim2IP_RdCE_reg[7] ;
  wire [0:0]\Shim2IP_WrCE_reg[7] ;
  wire [6:0]\reg_data_reg[17]_0 ;
  wire [6:0]\reg_data_reg[17]_1 ;
  wire \reg_data_reg[23]_0 ;
  wire \reg_data_reg[23]_1 ;
  wire sync_rst1_reg;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[17]_i_3 
       (.I0(\ClkBAxiEthBClkCrsBusOut_reg[31] [14]),
        .I1(\Shim2IP_RdCE_reg[7] [2]),
        .I2(\reg_data_reg[17]_0 [6]),
        .I3(\Shim2IP_RdCE_reg[7] [1]),
        .I4(\Shim2IP_RdCE_reg[7] [0]),
        .I5(\reg_data_reg[17]_1 [6]),
        .O(\IP2Bus_Data_reg[17] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[18]_i_2 
       (.I0(\ClkBAxiEthBClkCrsBusOut_reg[31] [13]),
        .I1(\Shim2IP_RdCE_reg[7] [2]),
        .I2(\reg_data_reg[17]_0 [5]),
        .I3(\Shim2IP_RdCE_reg[7] [1]),
        .I4(\Shim2IP_RdCE_reg[7] [0]),
        .I5(\reg_data_reg[17]_1 [5]),
        .O(\IP2Bus_Data_reg[18] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[19]_i_3 
       (.I0(\ClkBAxiEthBClkCrsBusOut_reg[31] [12]),
        .I1(\Shim2IP_RdCE_reg[7] [2]),
        .I2(\reg_data_reg[17]_0 [4]),
        .I3(\Shim2IP_RdCE_reg[7] [1]),
        .I4(\Shim2IP_RdCE_reg[7] [0]),
        .I5(\reg_data_reg[17]_1 [4]),
        .O(\IP2Bus_Data_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[20]_i_3 
       (.I0(\ClkBAxiEthBClkCrsBusOut_reg[31] [11]),
        .I1(\Shim2IP_RdCE_reg[7] [2]),
        .I2(\reg_data_reg[17]_0 [3]),
        .I3(\Shim2IP_RdCE_reg[7] [1]),
        .I4(\Shim2IP_RdCE_reg[7] [0]),
        .I5(\reg_data_reg[17]_1 [3]),
        .O(\IP2Bus_Data_reg[20] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[21]_i_3 
       (.I0(\ClkBAxiEthBClkCrsBusOut_reg[31] [10]),
        .I1(\Shim2IP_RdCE_reg[7] [2]),
        .I2(\reg_data_reg[17]_0 [2]),
        .I3(\Shim2IP_RdCE_reg[7] [1]),
        .I4(\Shim2IP_RdCE_reg[7] [0]),
        .I5(\reg_data_reg[17]_1 [2]),
        .O(\IP2Bus_Data_reg[21] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[22]_i_3 
       (.I0(\ClkBAxiEthBClkCrsBusOut_reg[31] [9]),
        .I1(\Shim2IP_RdCE_reg[7] [2]),
        .I2(\reg_data_reg[17]_0 [1]),
        .I3(\Shim2IP_RdCE_reg[7] [1]),
        .I4(\Shim2IP_RdCE_reg[7] [0]),
        .I5(\reg_data_reg[17]_1 [1]),
        .O(\IP2Bus_Data_reg[22] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IP2Bus_Data[23]_i_1 
       (.I0(\IP2Bus_Data[23]_i_2_n_0 ),
        .I1(\reg_data_reg[23]_0 ),
        .I2(\Shim2IP_RdCE_reg[3] ),
        .I3(\reg_data_reg[23]_1 ),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[23]_i_2 
       (.I0(\ClkBAxiEthBClkCrsBusOut_reg[31] [8]),
        .I1(\Shim2IP_RdCE_reg[7] [2]),
        .I2(\reg_data_reg[17]_0 [0]),
        .I3(\Shim2IP_RdCE_reg[7] [1]),
        .I4(\Shim2IP_RdCE_reg[7] [0]),
        .I5(\reg_data_reg[17]_1 [0]),
        .O(\IP2Bus_Data[23]_i_2_n_0 ));
  FDRE \reg_data_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[31]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [31]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[21]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [21]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[20]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [20]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[19]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [19]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[18]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [18]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[17]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [17]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[16]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [16]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[15]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [15]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[14]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [14]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[13]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [13]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[12]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [12]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[30]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [30]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[11]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [11]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[10]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [10]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[9]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [9]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[8]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [8]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[7]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [7]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[6]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [6]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[5]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [5]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[4]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [4]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[3]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [3]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[2]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [2]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[29]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [29]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[1]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [1]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[0]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [0]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[28]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [28]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[27]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [27]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[26]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [26]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[25]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [25]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[24]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [24]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[23]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [23]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[7] ),
        .D(S_AXI_WDATA[22]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [22]),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "reg_32b" *) 
module bd_929b_eth_buf_0_reg_32b_56
   (\ClkBAxiEthBClkCrsBusOut_reg[31] ,
    sync_rst1_reg,
    \Shim2IP_WrCE_reg[10] ,
    S_AXI_WDATA,
    S_AXI_ACLK);
  output [31:0]\ClkBAxiEthBClkCrsBusOut_reg[31] ;
  input sync_rst1_reg;
  input [0:0]\Shim2IP_WrCE_reg[10] ;
  input [31:0]S_AXI_WDATA;
  input S_AXI_ACLK;

  wire [31:0]\ClkBAxiEthBClkCrsBusOut_reg[31] ;
  wire S_AXI_ACLK;
  wire [31:0]S_AXI_WDATA;
  wire [0:0]\Shim2IP_WrCE_reg[10] ;
  wire sync_rst1_reg;

  FDRE \reg_data_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[31]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [31]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[21]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [21]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[20]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [20]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[19]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [19]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[18]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [18]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[17]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [17]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[16]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [16]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[15]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [15]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[14]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [14]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[13]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [13]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[12]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [12]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[30]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [30]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[11]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [11]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[10]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [10]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[9]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [9]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[8]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [8]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[7]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [7]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[6]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [6]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[5]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [5]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[4]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [4]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[3]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [3]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[2]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [2]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[29]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [29]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[1]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [1]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[0]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [0]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[28]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [28]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[27]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [27]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[26]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [26]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[25]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [25]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[24]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [24]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[23]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [23]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[10] ),
        .D(S_AXI_WDATA[22]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [22]),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "reg_32b" *) 
module bd_929b_eth_buf_0_reg_32b_57
   (D,
    \ClkBAxiEthBClkCrsBusOut_reg[31] ,
    \Shim2IP_RdCE_reg[11] ,
    pcspma_status_cross,
    \reg_data_reg[16]_0 ,
    \reg_data_reg[16]_1 ,
    sync_rst1_reg,
    \Shim2IP_WrCE_reg[11] ,
    S_AXI_WDATA,
    S_AXI_ACLK);
  output [0:0]D;
  output [31:0]\ClkBAxiEthBClkCrsBusOut_reg[31] ;
  input [1:0]\Shim2IP_RdCE_reg[11] ;
  input [0:0]pcspma_status_cross;
  input \reg_data_reg[16]_0 ;
  input \reg_data_reg[16]_1 ;
  input sync_rst1_reg;
  input [0:0]\Shim2IP_WrCE_reg[11] ;
  input [31:0]S_AXI_WDATA;
  input S_AXI_ACLK;

  wire [31:0]\ClkBAxiEthBClkCrsBusOut_reg[31] ;
  wire [0:0]D;
  wire S_AXI_ACLK;
  wire [31:0]S_AXI_WDATA;
  wire [1:0]\Shim2IP_RdCE_reg[11] ;
  wire [0:0]\Shim2IP_WrCE_reg[11] ;
  wire [0:0]pcspma_status_cross;
  wire \reg_data_reg[16]_0 ;
  wire \reg_data_reg[16]_1 ;
  wire sync_rst1_reg;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \IP2Bus_Data[16]_i_1 
       (.I0(\ClkBAxiEthBClkCrsBusOut_reg[31] [15]),
        .I1(\Shim2IP_RdCE_reg[11] [1]),
        .I2(pcspma_status_cross),
        .I3(\Shim2IP_RdCE_reg[11] [0]),
        .I4(\reg_data_reg[16]_0 ),
        .I5(\reg_data_reg[16]_1 ),
        .O(D));
  FDRE \reg_data_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[31]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [31]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[21]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [21]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[20]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [20]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[19]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [19]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[18]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [18]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[17]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [17]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[16]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [16]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[15]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [15]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[14]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [14]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[13]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [13]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[12]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [12]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[30]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [30]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[11]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [11]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[10]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [10]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[9]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [9]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[8]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [8]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[7]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [7]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[6]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [6]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[5]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [5]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[4]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [4]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[3]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [3]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[2]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [2]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[29]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [29]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[1]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [1]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[0]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [0]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[28]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [28]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[27]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [27]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[26]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [26]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[25]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [25]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[24]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [24]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[23]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [23]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[11] ),
        .D(S_AXI_WDATA[22]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [22]),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "reg_32b" *) 
module bd_929b_eth_buf_0_reg_32b_58
   (D,
    \IP2Bus_Data_reg[24] ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[26] ,
    \IP2Bus_Data_reg[27] ,
    \IP2Bus_Data_reg[28] ,
    \IP2Bus_Data_reg[29] ,
    \IP2Bus_Data_reg[30] ,
    \IP2Bus_Data_reg[31] ,
    Q,
    \reg_data_reg[0]_0 ,
    \Shim2IP_RdCE_reg[6] ,
    \reg_data_reg[0]_1 ,
    \reg_data_reg[0]_2 ,
    \reg_data_reg[0]_3 ,
    sync_rst1_reg,
    \Shim2IP_WrCE_reg[6] ,
    S_AXI_WDATA,
    S_AXI_ACLK);
  output [15:0]D;
  output \IP2Bus_Data_reg[24] ;
  output \IP2Bus_Data_reg[25] ;
  output \IP2Bus_Data_reg[26] ;
  output \IP2Bus_Data_reg[27] ;
  output \IP2Bus_Data_reg[28] ;
  output \IP2Bus_Data_reg[29] ;
  output \IP2Bus_Data_reg[30] ;
  output \IP2Bus_Data_reg[31] ;
  output [7:0]Q;
  input [15:0]\reg_data_reg[0]_0 ;
  input [4:0]\Shim2IP_RdCE_reg[6] ;
  input [15:0]\reg_data_reg[0]_1 ;
  input [23:0]\reg_data_reg[0]_2 ;
  input [23:0]\reg_data_reg[0]_3 ;
  input sync_rst1_reg;
  input [0:0]\Shim2IP_WrCE_reg[6] ;
  input [31:0]S_AXI_WDATA;
  input S_AXI_ACLK;

  wire [15:0]D;
  wire \IP2Bus_Data[0]_i_2_n_0 ;
  wire \IP2Bus_Data[10]_i_2_n_0 ;
  wire \IP2Bus_Data[11]_i_2_n_0 ;
  wire \IP2Bus_Data[12]_i_2_n_0 ;
  wire \IP2Bus_Data[13]_i_2_n_0 ;
  wire \IP2Bus_Data[14]_i_2_n_0 ;
  wire \IP2Bus_Data[15]_i_2_n_0 ;
  wire \IP2Bus_Data[1]_i_2_n_0 ;
  wire \IP2Bus_Data[2]_i_2_n_0 ;
  wire \IP2Bus_Data[3]_i_2_n_0 ;
  wire \IP2Bus_Data[4]_i_2_n_0 ;
  wire \IP2Bus_Data[5]_i_2_n_0 ;
  wire \IP2Bus_Data[6]_i_2_n_0 ;
  wire \IP2Bus_Data[7]_i_2_n_0 ;
  wire \IP2Bus_Data[8]_i_2_n_0 ;
  wire \IP2Bus_Data[9]_i_2_n_0 ;
  wire \IP2Bus_Data_reg[24] ;
  wire \IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[26] ;
  wire \IP2Bus_Data_reg[27] ;
  wire \IP2Bus_Data_reg[28] ;
  wire \IP2Bus_Data_reg[29] ;
  wire \IP2Bus_Data_reg[30] ;
  wire \IP2Bus_Data_reg[31] ;
  wire [7:0]Q;
  wire S_AXI_ACLK;
  wire [31:0]S_AXI_WDATA;
  wire [4:0]\Shim2IP_RdCE_reg[6] ;
  wire [0:0]\Shim2IP_WrCE_reg[6] ;
  wire [15:0]\reg_data_reg[0]_0 ;
  wire [15:0]\reg_data_reg[0]_1 ;
  wire [23:0]\reg_data_reg[0]_2 ;
  wire [23:0]\reg_data_reg[0]_3 ;
  wire \reg_data_reg_n_0_[0] ;
  wire \reg_data_reg_n_0_[10] ;
  wire \reg_data_reg_n_0_[11] ;
  wire \reg_data_reg_n_0_[12] ;
  wire \reg_data_reg_n_0_[13] ;
  wire \reg_data_reg_n_0_[14] ;
  wire \reg_data_reg_n_0_[15] ;
  wire \reg_data_reg_n_0_[1] ;
  wire \reg_data_reg_n_0_[24] ;
  wire \reg_data_reg_n_0_[25] ;
  wire \reg_data_reg_n_0_[26] ;
  wire \reg_data_reg_n_0_[27] ;
  wire \reg_data_reg_n_0_[28] ;
  wire \reg_data_reg_n_0_[29] ;
  wire \reg_data_reg_n_0_[2] ;
  wire \reg_data_reg_n_0_[30] ;
  wire \reg_data_reg_n_0_[31] ;
  wire \reg_data_reg_n_0_[3] ;
  wire \reg_data_reg_n_0_[4] ;
  wire \reg_data_reg_n_0_[5] ;
  wire \reg_data_reg_n_0_[6] ;
  wire \reg_data_reg_n_0_[7] ;
  wire \reg_data_reg_n_0_[8] ;
  wire \reg_data_reg_n_0_[9] ;
  wire sync_rst1_reg;

  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[0]_i_1 
       (.I0(\IP2Bus_Data[0]_i_2_n_0 ),
        .I1(\reg_data_reg[0]_0 [15]),
        .I2(\Shim2IP_RdCE_reg[6] [1]),
        .I3(\Shim2IP_RdCE_reg[6] [0]),
        .I4(\reg_data_reg[0]_1 [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[0]_i_2 
       (.I0(\reg_data_reg_n_0_[0] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [23]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [23]),
        .O(\IP2Bus_Data[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[10]_i_1 
       (.I0(\IP2Bus_Data[10]_i_2_n_0 ),
        .I1(\reg_data_reg[0]_0 [5]),
        .I2(\Shim2IP_RdCE_reg[6] [1]),
        .I3(\Shim2IP_RdCE_reg[6] [0]),
        .I4(\reg_data_reg[0]_1 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[10]_i_2 
       (.I0(\reg_data_reg_n_0_[10] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [13]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [13]),
        .O(\IP2Bus_Data[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[11]_i_1 
       (.I0(\IP2Bus_Data[11]_i_2_n_0 ),
        .I1(\reg_data_reg[0]_0 [4]),
        .I2(\Shim2IP_RdCE_reg[6] [1]),
        .I3(\Shim2IP_RdCE_reg[6] [0]),
        .I4(\reg_data_reg[0]_1 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[11]_i_2 
       (.I0(\reg_data_reg_n_0_[11] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [12]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [12]),
        .O(\IP2Bus_Data[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[12]_i_1 
       (.I0(\IP2Bus_Data[12]_i_2_n_0 ),
        .I1(\reg_data_reg[0]_0 [3]),
        .I2(\Shim2IP_RdCE_reg[6] [1]),
        .I3(\Shim2IP_RdCE_reg[6] [0]),
        .I4(\reg_data_reg[0]_1 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[12]_i_2 
       (.I0(\reg_data_reg_n_0_[12] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [11]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [11]),
        .O(\IP2Bus_Data[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[13]_i_1 
       (.I0(\IP2Bus_Data[13]_i_2_n_0 ),
        .I1(\reg_data_reg[0]_0 [2]),
        .I2(\Shim2IP_RdCE_reg[6] [1]),
        .I3(\Shim2IP_RdCE_reg[6] [0]),
        .I4(\reg_data_reg[0]_1 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[13]_i_2 
       (.I0(\reg_data_reg_n_0_[13] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [10]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [10]),
        .O(\IP2Bus_Data[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[14]_i_1 
       (.I0(\IP2Bus_Data[14]_i_2_n_0 ),
        .I1(\reg_data_reg[0]_0 [1]),
        .I2(\Shim2IP_RdCE_reg[6] [1]),
        .I3(\Shim2IP_RdCE_reg[6] [0]),
        .I4(\reg_data_reg[0]_1 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[14]_i_2 
       (.I0(\reg_data_reg_n_0_[14] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [9]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [9]),
        .O(\IP2Bus_Data[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[15]_i_1 
       (.I0(\IP2Bus_Data[15]_i_2_n_0 ),
        .I1(\reg_data_reg[0]_0 [0]),
        .I2(\Shim2IP_RdCE_reg[6] [1]),
        .I3(\Shim2IP_RdCE_reg[6] [0]),
        .I4(\reg_data_reg[0]_1 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[15]_i_2 
       (.I0(\reg_data_reg_n_0_[15] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [8]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [8]),
        .O(\IP2Bus_Data[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[1]_i_1 
       (.I0(\IP2Bus_Data[1]_i_2_n_0 ),
        .I1(\reg_data_reg[0]_0 [14]),
        .I2(\Shim2IP_RdCE_reg[6] [1]),
        .I3(\Shim2IP_RdCE_reg[6] [0]),
        .I4(\reg_data_reg[0]_1 [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[1]_i_2 
       (.I0(\reg_data_reg_n_0_[1] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [22]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [22]),
        .O(\IP2Bus_Data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[24]_i_4 
       (.I0(\reg_data_reg_n_0_[24] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [7]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [7]),
        .O(\IP2Bus_Data_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[25]_i_4 
       (.I0(\reg_data_reg_n_0_[25] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [6]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [6]),
        .O(\IP2Bus_Data_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[26]_i_4 
       (.I0(\reg_data_reg_n_0_[26] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [5]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [5]),
        .O(\IP2Bus_Data_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[27]_i_4 
       (.I0(\reg_data_reg_n_0_[27] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [4]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [4]),
        .O(\IP2Bus_Data_reg[27] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[28]_i_4 
       (.I0(\reg_data_reg_n_0_[28] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [3]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [3]),
        .O(\IP2Bus_Data_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[29]_i_4 
       (.I0(\reg_data_reg_n_0_[29] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [2]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [2]),
        .O(\IP2Bus_Data_reg[29] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[2]_i_1 
       (.I0(\IP2Bus_Data[2]_i_2_n_0 ),
        .I1(\reg_data_reg[0]_0 [13]),
        .I2(\Shim2IP_RdCE_reg[6] [1]),
        .I3(\Shim2IP_RdCE_reg[6] [0]),
        .I4(\reg_data_reg[0]_1 [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[2]_i_2 
       (.I0(\reg_data_reg_n_0_[2] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [21]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [21]),
        .O(\IP2Bus_Data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[30]_i_4 
       (.I0(\reg_data_reg_n_0_[30] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [1]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [1]),
        .O(\IP2Bus_Data_reg[30] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[31]_i_4 
       (.I0(\reg_data_reg_n_0_[31] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [0]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [0]),
        .O(\IP2Bus_Data_reg[31] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[3]_i_1 
       (.I0(\IP2Bus_Data[3]_i_2_n_0 ),
        .I1(\reg_data_reg[0]_0 [12]),
        .I2(\Shim2IP_RdCE_reg[6] [1]),
        .I3(\Shim2IP_RdCE_reg[6] [0]),
        .I4(\reg_data_reg[0]_1 [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[3]_i_2 
       (.I0(\reg_data_reg_n_0_[3] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [20]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [20]),
        .O(\IP2Bus_Data[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[4]_i_1 
       (.I0(\IP2Bus_Data[4]_i_2_n_0 ),
        .I1(\reg_data_reg[0]_0 [11]),
        .I2(\Shim2IP_RdCE_reg[6] [1]),
        .I3(\Shim2IP_RdCE_reg[6] [0]),
        .I4(\reg_data_reg[0]_1 [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[4]_i_2 
       (.I0(\reg_data_reg_n_0_[4] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [19]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [19]),
        .O(\IP2Bus_Data[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[5]_i_1 
       (.I0(\IP2Bus_Data[5]_i_2_n_0 ),
        .I1(\reg_data_reg[0]_0 [10]),
        .I2(\Shim2IP_RdCE_reg[6] [1]),
        .I3(\Shim2IP_RdCE_reg[6] [0]),
        .I4(\reg_data_reg[0]_1 [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[5]_i_2 
       (.I0(\reg_data_reg_n_0_[5] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [18]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [18]),
        .O(\IP2Bus_Data[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[6]_i_1 
       (.I0(\IP2Bus_Data[6]_i_2_n_0 ),
        .I1(\reg_data_reg[0]_0 [9]),
        .I2(\Shim2IP_RdCE_reg[6] [1]),
        .I3(\Shim2IP_RdCE_reg[6] [0]),
        .I4(\reg_data_reg[0]_1 [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[6]_i_2 
       (.I0(\reg_data_reg_n_0_[6] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [17]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [17]),
        .O(\IP2Bus_Data[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[7]_i_1 
       (.I0(\IP2Bus_Data[7]_i_2_n_0 ),
        .I1(\reg_data_reg[0]_0 [8]),
        .I2(\Shim2IP_RdCE_reg[6] [1]),
        .I3(\Shim2IP_RdCE_reg[6] [0]),
        .I4(\reg_data_reg[0]_1 [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[7]_i_2 
       (.I0(\reg_data_reg_n_0_[7] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [16]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [16]),
        .O(\IP2Bus_Data[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[8]_i_1 
       (.I0(\IP2Bus_Data[8]_i_2_n_0 ),
        .I1(\reg_data_reg[0]_0 [7]),
        .I2(\Shim2IP_RdCE_reg[6] [1]),
        .I3(\Shim2IP_RdCE_reg[6] [0]),
        .I4(\reg_data_reg[0]_1 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[8]_i_2 
       (.I0(\reg_data_reg_n_0_[8] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [15]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [15]),
        .O(\IP2Bus_Data[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[9]_i_1 
       (.I0(\IP2Bus_Data[9]_i_2_n_0 ),
        .I1(\reg_data_reg[0]_0 [6]),
        .I2(\Shim2IP_RdCE_reg[6] [1]),
        .I3(\Shim2IP_RdCE_reg[6] [0]),
        .I4(\reg_data_reg[0]_1 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[9]_i_2 
       (.I0(\reg_data_reg_n_0_[9] ),
        .I1(\Shim2IP_RdCE_reg[6] [4]),
        .I2(\reg_data_reg[0]_2 [14]),
        .I3(\Shim2IP_RdCE_reg[6] [3]),
        .I4(\Shim2IP_RdCE_reg[6] [2]),
        .I5(\reg_data_reg[0]_3 [14]),
        .O(\IP2Bus_Data[9]_i_2_n_0 ));
  FDRE \reg_data_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[31]),
        .Q(\reg_data_reg_n_0_[0] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[21]),
        .Q(\reg_data_reg_n_0_[10] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[20]),
        .Q(\reg_data_reg_n_0_[11] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[19]),
        .Q(\reg_data_reg_n_0_[12] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[18]),
        .Q(\reg_data_reg_n_0_[13] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[17]),
        .Q(\reg_data_reg_n_0_[14] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[16]),
        .Q(\reg_data_reg_n_0_[15] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[15]),
        .Q(Q[7]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[14]),
        .Q(Q[6]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[13]),
        .Q(Q[5]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[12]),
        .Q(Q[4]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[30]),
        .Q(\reg_data_reg_n_0_[1] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[11]),
        .Q(Q[3]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[10]),
        .Q(Q[2]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[9]),
        .Q(Q[1]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[8]),
        .Q(Q[0]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[7]),
        .Q(\reg_data_reg_n_0_[24] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[6]),
        .Q(\reg_data_reg_n_0_[25] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[5]),
        .Q(\reg_data_reg_n_0_[26] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[4]),
        .Q(\reg_data_reg_n_0_[27] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[3]),
        .Q(\reg_data_reg_n_0_[28] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[2]),
        .Q(\reg_data_reg_n_0_[29] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[29]),
        .Q(\reg_data_reg_n_0_[2] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[1]),
        .Q(\reg_data_reg_n_0_[30] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[0]),
        .Q(\reg_data_reg_n_0_[31] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[28]),
        .Q(\reg_data_reg_n_0_[3] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[27]),
        .Q(\reg_data_reg_n_0_[4] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[26]),
        .Q(\reg_data_reg_n_0_[5] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[25]),
        .Q(\reg_data_reg_n_0_[6] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[24]),
        .Q(\reg_data_reg_n_0_[7] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[23]),
        .Q(\reg_data_reg_n_0_[8] ),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[6] ),
        .D(S_AXI_WDATA[22]),
        .Q(\reg_data_reg_n_0_[9] ),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "reg_32b" *) 
module bd_929b_eth_buf_0_reg_32b_59
   (\IP2Bus_Data_reg[16] ,
    \ClkBAxiEthBClkCrsBusOut_reg[31] ,
    \Shim2IP_RdCE_reg[8] ,
    \reg_data_reg[16]_0 ,
    \reg_data_reg[16]_1 ,
    sync_rst1_reg,
    \Shim2IP_WrCE_reg[8] ,
    S_AXI_WDATA,
    S_AXI_ACLK);
  output \IP2Bus_Data_reg[16] ;
  output [31:0]\ClkBAxiEthBClkCrsBusOut_reg[31] ;
  input [2:0]\Shim2IP_RdCE_reg[8] ;
  input [0:0]\reg_data_reg[16]_0 ;
  input [0:0]\reg_data_reg[16]_1 ;
  input sync_rst1_reg;
  input [0:0]\Shim2IP_WrCE_reg[8] ;
  input [31:0]S_AXI_WDATA;
  input S_AXI_ACLK;

  wire [31:0]\ClkBAxiEthBClkCrsBusOut_reg[31] ;
  wire \IP2Bus_Data_reg[16] ;
  wire S_AXI_ACLK;
  wire [31:0]S_AXI_WDATA;
  wire [2:0]\Shim2IP_RdCE_reg[8] ;
  wire [0:0]\Shim2IP_WrCE_reg[8] ;
  wire [0:0]\reg_data_reg[16]_0 ;
  wire [0:0]\reg_data_reg[16]_1 ;
  wire sync_rst1_reg;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[16]_i_3 
       (.I0(\ClkBAxiEthBClkCrsBusOut_reg[31] [15]),
        .I1(\Shim2IP_RdCE_reg[8] [2]),
        .I2(\reg_data_reg[16]_0 ),
        .I3(\Shim2IP_RdCE_reg[8] [1]),
        .I4(\Shim2IP_RdCE_reg[8] [0]),
        .I5(\reg_data_reg[16]_1 ),
        .O(\IP2Bus_Data_reg[16] ));
  FDRE \reg_data_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[31]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [31]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[21]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [21]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[20]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [20]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[19]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [19]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[18]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [18]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[17]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [17]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[16]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [16]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[15]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [15]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[14]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [14]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[13]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [13]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[12]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [12]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[30]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [30]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[11]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [11]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[10]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [10]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[9]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [9]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[8]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [8]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[7]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [7]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[6]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [6]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[5]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [5]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[4]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [4]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[3]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [3]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[2]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [2]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[29]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [29]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[1]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [1]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[0]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [0]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[28]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [28]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[27]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [27]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[26]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [26]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[25]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [25]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[24]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [24]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[23]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [23]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[8] ),
        .D(S_AXI_WDATA[22]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[31] [22]),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "reg_cr" *) 
module bd_929b_eth_buf_0_reg_cr
   (\ClkBAxiEthBClkCrsBusOut_reg[14] ,
    sync_rst1_reg,
    \Shim2IP_WrCE_reg[0] ,
    S_AXI_WDATA,
    S_AXI_ACLK);
  output [12:0]\ClkBAxiEthBClkCrsBusOut_reg[14] ;
  input sync_rst1_reg;
  input [0:0]\Shim2IP_WrCE_reg[0] ;
  input [12:0]S_AXI_WDATA;
  input S_AXI_ACLK;

  wire [12:0]\ClkBAxiEthBClkCrsBusOut_reg[14] ;
  wire S_AXI_ACLK;
  wire [12:0]S_AXI_WDATA;
  wire [0:0]\Shim2IP_WrCE_reg[0] ;
  wire sync_rst1_reg;

  FDRE \reg_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[0] ),
        .D(S_AXI_WDATA[12]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[14] [12]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[0] ),
        .D(S_AXI_WDATA[11]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[14] [11]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[0] ),
        .D(S_AXI_WDATA[10]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[14] [10]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[0] ),
        .D(S_AXI_WDATA[9]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[14] [9]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[0] ),
        .D(S_AXI_WDATA[8]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[14] [8]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[0] ),
        .D(S_AXI_WDATA[7]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[14] [7]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[0] ),
        .D(S_AXI_WDATA[6]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[14] [6]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[0] ),
        .D(S_AXI_WDATA[5]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[14] [5]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[0] ),
        .D(S_AXI_WDATA[4]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[14] [4]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[0] ),
        .D(S_AXI_WDATA[3]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[14] [3]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[0] ),
        .D(S_AXI_WDATA[2]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[14] [2]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[0] ),
        .D(S_AXI_WDATA[1]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[14] [1]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[0] ),
        .D(S_AXI_WDATA[0]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[14] [0]),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "reg_ie" *) 
module bd_929b_eth_buf_0_reg_ie
   (Q,
    sync_rst1_reg,
    \Shim2IP_WrCE_reg[5] ,
    S_AXI_WDATA,
    S_AXI_ACLK);
  output [8:0]Q;
  input sync_rst1_reg;
  input [0:0]\Shim2IP_WrCE_reg[5] ;
  input [8:0]S_AXI_WDATA;
  input S_AXI_ACLK;

  wire [8:0]Q;
  wire S_AXI_ACLK;
  wire [8:0]S_AXI_WDATA;
  wire [0:0]\Shim2IP_WrCE_reg[5] ;
  wire sync_rst1_reg;

  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[5] ),
        .D(S_AXI_WDATA[8]),
        .Q(Q[8]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[5] ),
        .D(S_AXI_WDATA[7]),
        .Q(Q[7]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[5] ),
        .D(S_AXI_WDATA[6]),
        .Q(Q[6]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[5] ),
        .D(S_AXI_WDATA[5]),
        .Q(Q[5]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[5] ),
        .D(S_AXI_WDATA[4]),
        .Q(Q[4]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[5] ),
        .D(S_AXI_WDATA[3]),
        .Q(Q[3]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[5] ),
        .D(S_AXI_WDATA[2]),
        .Q(Q[2]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[5] ),
        .D(S_AXI_WDATA[1]),
        .Q(Q[1]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[5] ),
        .D(S_AXI_WDATA[0]),
        .Q(Q[0]),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "reg_ifgp" *) 
module bd_929b_eth_buf_0_reg_ifgp
   (\ClkBAxiEthBClkCrsBusOut_reg[7] ,
    sync_rst1_reg,
    \Shim2IP_WrCE_reg[2] ,
    S_AXI_WDATA,
    S_AXI_ACLK);
  output [7:0]\ClkBAxiEthBClkCrsBusOut_reg[7] ;
  input sync_rst1_reg;
  input [0:0]\Shim2IP_WrCE_reg[2] ;
  input [7:0]S_AXI_WDATA;
  input S_AXI_ACLK;

  wire [7:0]\ClkBAxiEthBClkCrsBusOut_reg[7] ;
  wire S_AXI_ACLK;
  wire [7:0]S_AXI_WDATA;
  wire [0:0]\Shim2IP_WrCE_reg[2] ;
  wire sync_rst1_reg;

  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[2] ),
        .D(S_AXI_WDATA[7]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[7] [7]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[2] ),
        .D(S_AXI_WDATA[6]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[7] [6]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[2] ),
        .D(S_AXI_WDATA[5]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[7] [5]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[2] ),
        .D(S_AXI_WDATA[4]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[7] [4]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[2] ),
        .D(S_AXI_WDATA[3]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[7] [3]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[2] ),
        .D(S_AXI_WDATA[2]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[7] [2]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[2] ),
        .D(S_AXI_WDATA[1]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[7] [1]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[2] ),
        .D(S_AXI_WDATA[0]),
        .Q(\ClkBAxiEthBClkCrsBusOut_reg[7] [0]),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "reg_ip" *) 
module bd_929b_eth_buf_0_reg_ip
   (INTERRUPT,
    \IP2Bus_Data_reg[31] ,
    Intrpt_reg_0,
    S_AXI_ACLK,
    \Shim2IP_RdCE_reg[3] ,
    Q,
    sync_rst1_reg,
    D);
  output INTERRUPT;
  output \IP2Bus_Data_reg[31] ;
  output [7:0]Intrpt_reg_0;
  input S_AXI_ACLK;
  input [1:0]\Shim2IP_RdCE_reg[3] ;
  input [0:0]Q;
  input sync_rst1_reg;
  input [8:0]D;

  wire [8:0]D;
  wire INTERRUPT;
  wire \IP2Bus_Data_reg[31] ;
  wire Intrpt_i_1_n_0;
  wire Intrpt_i_2_n_0;
  wire [7:0]Intrpt_reg_0;
  wire [0:0]Q;
  wire S_AXI_ACLK;
  wire [1:0]\Shim2IP_RdCE_reg[3] ;
  wire \reg_data_reg_n_0_[31] ;
  wire sync_rst1_reg;

  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[31]_i_3 
       (.I0(\reg_data_reg_n_0_[31] ),
        .I1(\Shim2IP_RdCE_reg[3] [0]),
        .I2(Q),
        .I3(\Shim2IP_RdCE_reg[3] [1]),
        .O(\IP2Bus_Data_reg[31] ));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    Intrpt_i_1
       (.I0(Intrpt_i_2_n_0),
        .I1(Intrpt_reg_0[1]),
        .I2(Intrpt_reg_0[0]),
        .I3(\reg_data_reg_n_0_[31] ),
        .I4(sync_rst1_reg),
        .O(Intrpt_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    Intrpt_i_2
       (.I0(Intrpt_reg_0[4]),
        .I1(Intrpt_reg_0[5]),
        .I2(Intrpt_reg_0[2]),
        .I3(Intrpt_reg_0[3]),
        .I4(Intrpt_reg_0[7]),
        .I5(Intrpt_reg_0[6]),
        .O(Intrpt_i_2_n_0));
  FDRE Intrpt_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(Intrpt_i_1_n_0),
        .Q(INTERRUPT),
        .R(1'b0));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Intrpt_reg_0[7]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Intrpt_reg_0[6]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Intrpt_reg_0[5]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Intrpt_reg_0[4]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Intrpt_reg_0[3]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Intrpt_reg_0[2]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Intrpt_reg_0[1]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Intrpt_reg_0[0]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\reg_data_reg_n_0_[31] ),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "reg_is" *) 
module bd_929b_eth_buf_0_reg_is
   (D,
    Q,
    \reg_data_reg[23]_0 ,
    \Shim2IP_WrCE_reg[3] ,
    S_AXI_ACLK);
  output [8:0]D;
  output [8:0]Q;
  input [8:0]\reg_data_reg[23]_0 ;
  input [8:0]\Shim2IP_WrCE_reg[3] ;
  input S_AXI_ACLK;

  wire [8:0]D;
  wire [8:0]Q;
  wire S_AXI_ACLK;
  wire [8:0]\Shim2IP_WrCE_reg[3] ;
  wire [8:0]\reg_data_reg[23]_0 ;

  LUT2 #(
    .INIT(4'h8)) 
    \reg_data[23]_i_1__0 
       (.I0(Q[8]),
        .I1(\reg_data_reg[23]_0 [8]),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data[24]_i_1__0 
       (.I0(Q[7]),
        .I1(\reg_data_reg[23]_0 [7]),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data[25]_i_1__0 
       (.I0(Q[6]),
        .I1(\reg_data_reg[23]_0 [6]),
        .O(D[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data[26]_i_1__0 
       (.I0(Q[5]),
        .I1(\reg_data_reg[23]_0 [5]),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data[27]_i_1__0 
       (.I0(Q[4]),
        .I1(\reg_data_reg[23]_0 [4]),
        .O(D[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data[28]_i_1__0 
       (.I0(Q[3]),
        .I1(\reg_data_reg[23]_0 [3]),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data[29]_i_1__0 
       (.I0(Q[2]),
        .I1(\reg_data_reg[23]_0 [2]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data[30]_i_1__0 
       (.I0(Q[1]),
        .I1(\reg_data_reg[23]_0 [1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data[31]_i_1__0 
       (.I0(Q[0]),
        .I1(\reg_data_reg[23]_0 [0]),
        .O(D[0]));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE_reg[3] [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE_reg[3] [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE_reg[3] [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE_reg[3] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE_reg[3] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE_reg[3] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE_reg[3] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE_reg[3] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE_reg[3] [0]),
        .Q(Q[0]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_tp" *) 
module bd_929b_eth_buf_0_reg_tp
   (tx_pause_request,
    \IP2Bus_Data_reg[16] ,
    \clk_a2b_bus_reg[15] ,
    \IP2Bus_Data_reg[23] ,
    D,
    E,
    sync_rst1_reg,
    \Shim2IP_WrCE_reg[1] ,
    S_AXI_ACLK,
    \Shim2IP_RdCE_reg[1] ,
    Q,
    \reg_data_reg[16]_0 ,
    \reg_data_reg[23]_0 ,
    pcspma_status_cross,
    \Shim2IP_RdCE_reg[3] ,
    \reg_data_reg[24]_0 ,
    \reg_data_reg[24]_1 ,
    \reg_data_reg[24]_2 ,
    \Shim2IP_RdCE_reg[3]_0 ,
    \reg_data_reg[25]_0 ,
    \reg_data_reg[25]_1 ,
    \Shim2IP_RdCE_reg[3]_1 ,
    \reg_data_reg[26]_0 ,
    \reg_data_reg[26]_1 ,
    \Shim2IP_RdCE_reg[3]_2 ,
    \reg_data_reg[27]_0 ,
    \reg_data_reg[27]_1 ,
    \Shim2IP_RdCE_reg[3]_3 ,
    \reg_data_reg[28]_0 ,
    \reg_data_reg[28]_1 ,
    \Shim2IP_RdCE_reg[3]_4 ,
    \reg_data_reg[29]_0 ,
    \reg_data_reg[29]_1 ,
    \Shim2IP_RdCE_reg[3]_5 ,
    \reg_data_reg[30]_0 ,
    \reg_data_reg[30]_1 ,
    \reg_data_reg[31]_0 ,
    \reg_data_reg[31]_1 ,
    \reg_data_reg[31]_2 ,
    ClkASignalInReg,
    S_AXI_WDATA);
  output tx_pause_request;
  output \IP2Bus_Data_reg[16] ;
  output [15:0]\clk_a2b_bus_reg[15] ;
  output \IP2Bus_Data_reg[23] ;
  output [7:0]D;
  output [0:0]E;
  input sync_rst1_reg;
  input [0:0]\Shim2IP_WrCE_reg[1] ;
  input S_AXI_ACLK;
  input [5:0]\Shim2IP_RdCE_reg[1] ;
  input [1:0]Q;
  input [0:0]\reg_data_reg[16]_0 ;
  input [8:0]\reg_data_reg[23]_0 ;
  input [7:0]pcspma_status_cross;
  input \Shim2IP_RdCE_reg[3] ;
  input \reg_data_reg[24]_0 ;
  input \reg_data_reg[24]_1 ;
  input [7:0]\reg_data_reg[24]_2 ;
  input \Shim2IP_RdCE_reg[3]_0 ;
  input \reg_data_reg[25]_0 ;
  input \reg_data_reg[25]_1 ;
  input \Shim2IP_RdCE_reg[3]_1 ;
  input \reg_data_reg[26]_0 ;
  input \reg_data_reg[26]_1 ;
  input \Shim2IP_RdCE_reg[3]_2 ;
  input \reg_data_reg[27]_0 ;
  input \reg_data_reg[27]_1 ;
  input \Shim2IP_RdCE_reg[3]_3 ;
  input \reg_data_reg[28]_0 ;
  input \reg_data_reg[28]_1 ;
  input \Shim2IP_RdCE_reg[3]_4 ;
  input \reg_data_reg[29]_0 ;
  input \reg_data_reg[29]_1 ;
  input \Shim2IP_RdCE_reg[3]_5 ;
  input \reg_data_reg[30]_0 ;
  input \reg_data_reg[30]_1 ;
  input \reg_data_reg[31]_0 ;
  input \reg_data_reg[31]_1 ;
  input \reg_data_reg[31]_2 ;
  input ClkASignalInReg;
  input [15:0]S_AXI_WDATA;

  wire ClkASignalInReg;
  wire [7:0]D;
  wire [0:0]E;
  wire \IP2Bus_Data[24]_i_2_n_0 ;
  wire \IP2Bus_Data[25]_i_2_n_0 ;
  wire \IP2Bus_Data[26]_i_2_n_0 ;
  wire \IP2Bus_Data[27]_i_2_n_0 ;
  wire \IP2Bus_Data[28]_i_2_n_0 ;
  wire \IP2Bus_Data[29]_i_2_n_0 ;
  wire \IP2Bus_Data[30]_i_2_n_0 ;
  wire \IP2Bus_Data[31]_i_2_n_0 ;
  wire \IP2Bus_Data_reg[16] ;
  wire \IP2Bus_Data_reg[23] ;
  wire [1:0]Q;
  wire S_AXI_ACLK;
  wire [15:0]S_AXI_WDATA;
  wire [5:0]\Shim2IP_RdCE_reg[1] ;
  wire \Shim2IP_RdCE_reg[3] ;
  wire \Shim2IP_RdCE_reg[3]_0 ;
  wire \Shim2IP_RdCE_reg[3]_1 ;
  wire \Shim2IP_RdCE_reg[3]_2 ;
  wire \Shim2IP_RdCE_reg[3]_3 ;
  wire \Shim2IP_RdCE_reg[3]_4 ;
  wire \Shim2IP_RdCE_reg[3]_5 ;
  wire [0:0]\Shim2IP_WrCE_reg[1] ;
  wire [15:0]\clk_a2b_bus_reg[15] ;
  wire [7:0]pcspma_status_cross;
  wire [0:0]\reg_data_reg[16]_0 ;
  wire [8:0]\reg_data_reg[23]_0 ;
  wire \reg_data_reg[24]_0 ;
  wire \reg_data_reg[24]_1 ;
  wire [7:0]\reg_data_reg[24]_2 ;
  wire \reg_data_reg[25]_0 ;
  wire \reg_data_reg[25]_1 ;
  wire \reg_data_reg[26]_0 ;
  wire \reg_data_reg[26]_1 ;
  wire \reg_data_reg[27]_0 ;
  wire \reg_data_reg[27]_1 ;
  wire \reg_data_reg[28]_0 ;
  wire \reg_data_reg[28]_1 ;
  wire \reg_data_reg[29]_0 ;
  wire \reg_data_reg[29]_1 ;
  wire \reg_data_reg[30]_0 ;
  wire \reg_data_reg[30]_1 ;
  wire \reg_data_reg[31]_0 ;
  wire \reg_data_reg[31]_1 ;
  wire \reg_data_reg[31]_2 ;
  wire sync_rst1_reg;
  wire tx_pause_request;
  wire wrCE_d;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[16]_i_2 
       (.I0(\clk_a2b_bus_reg[15] [15]),
        .I1(\Shim2IP_RdCE_reg[1] [5]),
        .I2(Q[1]),
        .I3(\Shim2IP_RdCE_reg[1] [2]),
        .I4(\Shim2IP_RdCE_reg[1] [1]),
        .I5(\reg_data_reg[16]_0 ),
        .O(\IP2Bus_Data_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[23]_i_5 
       (.I0(\clk_a2b_bus_reg[15] [8]),
        .I1(\Shim2IP_RdCE_reg[1] [5]),
        .I2(\reg_data_reg[23]_0 [8]),
        .I3(\Shim2IP_RdCE_reg[1] [3]),
        .I4(\Shim2IP_RdCE_reg[1] [2]),
        .I5(Q[0]),
        .O(\IP2Bus_Data_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[24]_i_1 
       (.I0(pcspma_status_cross[7]),
        .I1(\Shim2IP_RdCE_reg[1] [0]),
        .I2(\IP2Bus_Data[24]_i_2_n_0 ),
        .I3(\Shim2IP_RdCE_reg[3] ),
        .I4(\reg_data_reg[24]_0 ),
        .I5(\reg_data_reg[24]_1 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[24]_i_2 
       (.I0(\clk_a2b_bus_reg[15] [7]),
        .I1(\Shim2IP_RdCE_reg[1] [5]),
        .I2(\reg_data_reg[24]_2 [7]),
        .I3(\Shim2IP_RdCE_reg[1] [4]),
        .I4(\Shim2IP_RdCE_reg[1] [3]),
        .I5(\reg_data_reg[23]_0 [7]),
        .O(\IP2Bus_Data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[25]_i_1 
       (.I0(pcspma_status_cross[6]),
        .I1(\Shim2IP_RdCE_reg[1] [0]),
        .I2(\IP2Bus_Data[25]_i_2_n_0 ),
        .I3(\Shim2IP_RdCE_reg[3]_0 ),
        .I4(\reg_data_reg[25]_0 ),
        .I5(\reg_data_reg[25]_1 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[25]_i_2 
       (.I0(\clk_a2b_bus_reg[15] [6]),
        .I1(\Shim2IP_RdCE_reg[1] [5]),
        .I2(\reg_data_reg[24]_2 [6]),
        .I3(\Shim2IP_RdCE_reg[1] [4]),
        .I4(\Shim2IP_RdCE_reg[1] [3]),
        .I5(\reg_data_reg[23]_0 [6]),
        .O(\IP2Bus_Data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[26]_i_1 
       (.I0(pcspma_status_cross[5]),
        .I1(\Shim2IP_RdCE_reg[1] [0]),
        .I2(\IP2Bus_Data[26]_i_2_n_0 ),
        .I3(\Shim2IP_RdCE_reg[3]_1 ),
        .I4(\reg_data_reg[26]_0 ),
        .I5(\reg_data_reg[26]_1 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[26]_i_2 
       (.I0(\clk_a2b_bus_reg[15] [5]),
        .I1(\Shim2IP_RdCE_reg[1] [5]),
        .I2(\reg_data_reg[24]_2 [5]),
        .I3(\Shim2IP_RdCE_reg[1] [4]),
        .I4(\Shim2IP_RdCE_reg[1] [3]),
        .I5(\reg_data_reg[23]_0 [5]),
        .O(\IP2Bus_Data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[27]_i_1 
       (.I0(pcspma_status_cross[4]),
        .I1(\Shim2IP_RdCE_reg[1] [0]),
        .I2(\IP2Bus_Data[27]_i_2_n_0 ),
        .I3(\Shim2IP_RdCE_reg[3]_2 ),
        .I4(\reg_data_reg[27]_0 ),
        .I5(\reg_data_reg[27]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[27]_i_2 
       (.I0(\clk_a2b_bus_reg[15] [4]),
        .I1(\Shim2IP_RdCE_reg[1] [5]),
        .I2(\reg_data_reg[24]_2 [4]),
        .I3(\Shim2IP_RdCE_reg[1] [4]),
        .I4(\Shim2IP_RdCE_reg[1] [3]),
        .I5(\reg_data_reg[23]_0 [4]),
        .O(\IP2Bus_Data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[28]_i_1 
       (.I0(pcspma_status_cross[3]),
        .I1(\Shim2IP_RdCE_reg[1] [0]),
        .I2(\IP2Bus_Data[28]_i_2_n_0 ),
        .I3(\Shim2IP_RdCE_reg[3]_3 ),
        .I4(\reg_data_reg[28]_0 ),
        .I5(\reg_data_reg[28]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[28]_i_2 
       (.I0(\clk_a2b_bus_reg[15] [3]),
        .I1(\Shim2IP_RdCE_reg[1] [5]),
        .I2(\reg_data_reg[24]_2 [3]),
        .I3(\Shim2IP_RdCE_reg[1] [4]),
        .I4(\Shim2IP_RdCE_reg[1] [3]),
        .I5(\reg_data_reg[23]_0 [3]),
        .O(\IP2Bus_Data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[29]_i_1 
       (.I0(pcspma_status_cross[2]),
        .I1(\Shim2IP_RdCE_reg[1] [0]),
        .I2(\IP2Bus_Data[29]_i_2_n_0 ),
        .I3(\Shim2IP_RdCE_reg[3]_4 ),
        .I4(\reg_data_reg[29]_0 ),
        .I5(\reg_data_reg[29]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[29]_i_2 
       (.I0(\clk_a2b_bus_reg[15] [2]),
        .I1(\Shim2IP_RdCE_reg[1] [5]),
        .I2(\reg_data_reg[24]_2 [2]),
        .I3(\Shim2IP_RdCE_reg[1] [4]),
        .I4(\Shim2IP_RdCE_reg[1] [3]),
        .I5(\reg_data_reg[23]_0 [2]),
        .O(\IP2Bus_Data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[30]_i_1 
       (.I0(pcspma_status_cross[1]),
        .I1(\Shim2IP_RdCE_reg[1] [0]),
        .I2(\IP2Bus_Data[30]_i_2_n_0 ),
        .I3(\Shim2IP_RdCE_reg[3]_5 ),
        .I4(\reg_data_reg[30]_0 ),
        .I5(\reg_data_reg[30]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[30]_i_2 
       (.I0(\clk_a2b_bus_reg[15] [1]),
        .I1(\Shim2IP_RdCE_reg[1] [5]),
        .I2(\reg_data_reg[24]_2 [1]),
        .I3(\Shim2IP_RdCE_reg[1] [4]),
        .I4(\Shim2IP_RdCE_reg[1] [3]),
        .I5(\reg_data_reg[23]_0 [1]),
        .O(\IP2Bus_Data[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[31]_i_1 
       (.I0(pcspma_status_cross[0]),
        .I1(\Shim2IP_RdCE_reg[1] [0]),
        .I2(\IP2Bus_Data[31]_i_2_n_0 ),
        .I3(\reg_data_reg[31]_0 ),
        .I4(\reg_data_reg[31]_1 ),
        .I5(\reg_data_reg[31]_2 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[31]_i_2 
       (.I0(\clk_a2b_bus_reg[15] [0]),
        .I1(\Shim2IP_RdCE_reg[1] [5]),
        .I2(\reg_data_reg[24]_2 [0]),
        .I3(\Shim2IP_RdCE_reg[1] [4]),
        .I4(\Shim2IP_RdCE_reg[1] [3]),
        .I5(\reg_data_reg[23]_0 [0]),
        .O(\IP2Bus_Data[31]_i_2_n_0 ));
  FDRE TPReq_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(wrCE_d),
        .Q(tx_pause_request),
        .R(sync_rst1_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_a2b_bus[15]_i_1 
       (.I0(tx_pause_request),
        .I1(ClkASignalInReg),
        .O(E));
  FDRE \reg_data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[1] ),
        .D(S_AXI_WDATA[15]),
        .Q(\clk_a2b_bus_reg[15] [15]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[1] ),
        .D(S_AXI_WDATA[14]),
        .Q(\clk_a2b_bus_reg[15] [14]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[1] ),
        .D(S_AXI_WDATA[13]),
        .Q(\clk_a2b_bus_reg[15] [13]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[1] ),
        .D(S_AXI_WDATA[12]),
        .Q(\clk_a2b_bus_reg[15] [12]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[1] ),
        .D(S_AXI_WDATA[11]),
        .Q(\clk_a2b_bus_reg[15] [11]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[1] ),
        .D(S_AXI_WDATA[10]),
        .Q(\clk_a2b_bus_reg[15] [10]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[1] ),
        .D(S_AXI_WDATA[9]),
        .Q(\clk_a2b_bus_reg[15] [9]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[1] ),
        .D(S_AXI_WDATA[8]),
        .Q(\clk_a2b_bus_reg[15] [8]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[1] ),
        .D(S_AXI_WDATA[7]),
        .Q(\clk_a2b_bus_reg[15] [7]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[1] ),
        .D(S_AXI_WDATA[6]),
        .Q(\clk_a2b_bus_reg[15] [6]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[1] ),
        .D(S_AXI_WDATA[5]),
        .Q(\clk_a2b_bus_reg[15] [5]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[1] ),
        .D(S_AXI_WDATA[4]),
        .Q(\clk_a2b_bus_reg[15] [4]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[1] ),
        .D(S_AXI_WDATA[3]),
        .Q(\clk_a2b_bus_reg[15] [3]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[1] ),
        .D(S_AXI_WDATA[2]),
        .Q(\clk_a2b_bus_reg[15] [2]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[1] ),
        .D(S_AXI_WDATA[1]),
        .Q(\clk_a2b_bus_reg[15] [1]),
        .R(sync_rst1_reg));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\Shim2IP_WrCE_reg[1] ),
        .D(S_AXI_WDATA[0]),
        .Q(\clk_a2b_bus_reg[15] [0]),
        .R(sync_rst1_reg));
  FDRE wrCE_d_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE_reg[1] ),
        .Q(wrCE_d),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "registers" *) 
module bd_929b_eth_buf_0_registers
   (tx_pause_request,
    reg_ip2bus_wr_ack,
    reg_ip2bus_rd_ack,
    INTERRUPT,
    Q,
    \ClkBAxiEthBClkCrsBusOut_reg[31] ,
    \ClkBAxiEthBClkCrsBusOut_reg[31]_0 ,
    \ClkBAxiEthBClkCrsBusOut_reg[31]_1 ,
    \ClkBAxiEthBClkCrsBusOut_reg[31]_2 ,
    \clk_a2b_bus_reg[15] ,
    \ClkBAxiEthBClkCrsBusOut_reg[15] ,
    \IP2Bus_Data_reg[17]_0 ,
    \IP2Bus_Data_reg[18]_0 ,
    \IP2Bus_Data_reg[19]_0 ,
    \IP2Bus_Data_reg[20]_0 ,
    \IP2Bus_Data_reg[21]_0 ,
    \IP2Bus_Data_reg[22]_0 ,
    \ClkBAxiEthBClkCrsBusOut_reg[7] ,
    Intrpt_reg,
    sample_config0,
    E,
    \ClkBAxiEthBClkCrsBusOut_reg[14] ,
    \IP2Bus_Data_reg[17]_1 ,
    \ip2shim_data_reg[0] ,
    sync_rst1_reg,
    \Shim2IP_WrCE_reg[0] ,
    S_AXI_ACLK,
    softWrite,
    softRead,
    D,
    \Shim2IP_RdCE_reg[1] ,
    pcspma_status_cross,
    \reg_data_reg[23] ,
    \Shim2IP_RdCE_reg[3] ,
    \Shim2IP_RdCE_reg[3]_0 ,
    \Shim2IP_RdCE_reg[3]_1 ,
    \Shim2IP_RdCE_reg[3]_2 ,
    \Shim2IP_RdCE_reg[3]_3 ,
    \Shim2IP_RdCE_reg[3]_4 ,
    \Shim2IP_RdCE_reg[3]_5 ,
    \Shim2IP_RdCE_reg[3]_6 ,
    bus2ip_reset_reg,
    ClkASignalInReg,
    S_AXI_WDATA,
    \Shim2IP_WrCE_reg[3] );
  output tx_pause_request;
  output reg_ip2bus_wr_ack;
  output reg_ip2bus_rd_ack;
  output INTERRUPT;
  output [8:0]Q;
  output [31:0]\ClkBAxiEthBClkCrsBusOut_reg[31] ;
  output [31:0]\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ;
  output [31:0]\ClkBAxiEthBClkCrsBusOut_reg[31]_1 ;
  output [31:0]\ClkBAxiEthBClkCrsBusOut_reg[31]_2 ;
  output [15:0]\clk_a2b_bus_reg[15] ;
  output [15:0]\ClkBAxiEthBClkCrsBusOut_reg[15] ;
  output \IP2Bus_Data_reg[17]_0 ;
  output \IP2Bus_Data_reg[18]_0 ;
  output \IP2Bus_Data_reg[19]_0 ;
  output \IP2Bus_Data_reg[20]_0 ;
  output \IP2Bus_Data_reg[21]_0 ;
  output \IP2Bus_Data_reg[22]_0 ;
  output [7:0]\ClkBAxiEthBClkCrsBusOut_reg[7] ;
  output [7:0]Intrpt_reg;
  output sample_config0;
  output [0:0]E;
  output [12:0]\ClkBAxiEthBClkCrsBusOut_reg[14] ;
  output [5:0]\IP2Bus_Data_reg[17]_1 ;
  output [31:0]\ip2shim_data_reg[0] ;
  input sync_rst1_reg;
  input [9:0]\Shim2IP_WrCE_reg[0] ;
  input S_AXI_ACLK;
  input softWrite;
  input softRead;
  input [5:0]D;
  input [11:0]\Shim2IP_RdCE_reg[1] ;
  input [8:0]pcspma_status_cross;
  input \reg_data_reg[23] ;
  input \Shim2IP_RdCE_reg[3] ;
  input \Shim2IP_RdCE_reg[3]_0 ;
  input \Shim2IP_RdCE_reg[3]_1 ;
  input \Shim2IP_RdCE_reg[3]_2 ;
  input \Shim2IP_RdCE_reg[3]_3 ;
  input \Shim2IP_RdCE_reg[3]_4 ;
  input \Shim2IP_RdCE_reg[3]_5 ;
  input \Shim2IP_RdCE_reg[3]_6 ;
  input bus2ip_reset_reg;
  input ClkASignalInReg;
  input [31:0]S_AXI_WDATA;
  input [8:0]\Shim2IP_WrCE_reg[3] ;

  wire ClkASignalInReg;
  wire [12:0]\ClkBAxiEthBClkCrsBusOut_reg[14] ;
  wire [15:0]\ClkBAxiEthBClkCrsBusOut_reg[15] ;
  wire [31:0]\ClkBAxiEthBClkCrsBusOut_reg[31] ;
  wire [31:0]\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ;
  wire [31:0]\ClkBAxiEthBClkCrsBusOut_reg[31]_1 ;
  wire [31:0]\ClkBAxiEthBClkCrsBusOut_reg[31]_2 ;
  wire [7:0]\ClkBAxiEthBClkCrsBusOut_reg[7] ;
  wire [5:0]D;
  wire [0:0]E;
  wire IE_I_n_0;
  wire IE_I_n_1;
  wire IE_I_n_2;
  wire IE_I_n_3;
  wire IE_I_n_4;
  wire IE_I_n_5;
  wire IE_I_n_6;
  wire IE_I_n_7;
  wire IE_I_n_8;
  wire INTERRUPT;
  wire \IP2Bus_Data_reg[17]_0 ;
  wire [5:0]\IP2Bus_Data_reg[17]_1 ;
  wire \IP2Bus_Data_reg[18]_0 ;
  wire \IP2Bus_Data_reg[19]_0 ;
  wire \IP2Bus_Data_reg[20]_0 ;
  wire \IP2Bus_Data_reg[21]_0 ;
  wire \IP2Bus_Data_reg[22]_0 ;
  wire IP_I_n_1;
  wire IS_I_n_0;
  wire IS_I_n_1;
  wire IS_I_n_2;
  wire IS_I_n_3;
  wire IS_I_n_4;
  wire IS_I_n_5;
  wire IS_I_n_6;
  wire IS_I_n_7;
  wire IS_I_n_8;
  wire [7:0]Intrpt_reg;
  wire [8:0]Q;
  wire S_AXI_ACLK;
  wire [31:0]S_AXI_WDATA;
  wire [11:0]\Shim2IP_RdCE_reg[1] ;
  wire \Shim2IP_RdCE_reg[3] ;
  wire \Shim2IP_RdCE_reg[3]_0 ;
  wire \Shim2IP_RdCE_reg[3]_1 ;
  wire \Shim2IP_RdCE_reg[3]_2 ;
  wire \Shim2IP_RdCE_reg[3]_3 ;
  wire \Shim2IP_RdCE_reg[3]_4 ;
  wire \Shim2IP_RdCE_reg[3]_5 ;
  wire \Shim2IP_RdCE_reg[3]_6 ;
  wire [9:0]\Shim2IP_WrCE_reg[0] ;
  wire [8:0]\Shim2IP_WrCE_reg[3] ;
  wire TP_I_n_1;
  wire TP_I_n_18;
  wire TTAG_I_n_16;
  wire TTAG_I_n_17;
  wire TTAG_I_n_18;
  wire TTAG_I_n_19;
  wire TTAG_I_n_20;
  wire TTAG_I_n_21;
  wire TTAG_I_n_22;
  wire TTAG_I_n_23;
  wire TTAG_I_n_24;
  wire TTAG_I_n_31;
  wire UAWL_I_n_0;
  wire UAWU_I_n_0;
  wire UAWU_I_n_17;
  wire UAWU_I_n_18;
  wire UAWU_I_n_19;
  wire UAWU_I_n_20;
  wire UAWU_I_n_21;
  wire UAWU_I_n_22;
  wire UAWU_I_n_23;
  wire bus2ip_reset_reg;
  wire [15:0]\clk_a2b_bus_reg[15] ;
  wire iP2Bus_RdAck_i;
  wire iP2Bus_RdAck_i0;
  wire iP2Bus_WrAck_i;
  wire iP2Bus_WrAck_i0;
  wire [31:0]\ip2shim_data_reg[0] ;
  wire [8:0]pcspma_status_cross;
  wire rdAckBlocker;
  wire [0:31]rdData;
  wire \reg_data_reg[23] ;
  wire reg_ip2bus_rd_ack;
  wire reg_ip2bus_wr_ack;
  wire sample_config0;
  wire softRead;
  wire softRead_d1;
  wire softWrite;
  wire softWrite_d1;
  wire sync_rst1_reg;
  wire tx_pause_request;
  wire wrAckBlocker;

  bd_929b_eth_buf_0_reg_cr CR_I
       (.\ClkBAxiEthBClkCrsBusOut_reg[14] (\ClkBAxiEthBClkCrsBusOut_reg[14] ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA({S_AXI_WDATA[14],S_AXI_WDATA[12:1]}),
        .\Shim2IP_WrCE_reg[0] (\Shim2IP_WrCE_reg[0] [9]),
        .sync_rst1_reg(sync_rst1_reg));
  bd_929b_eth_buf_0_reg_ie IE_I
       (.Q({IE_I_n_0,IE_I_n_1,IE_I_n_2,IE_I_n_3,IE_I_n_4,IE_I_n_5,IE_I_n_6,IE_I_n_7,IE_I_n_8}),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA[8:0]),
        .\Shim2IP_WrCE_reg[5] (\Shim2IP_WrCE_reg[0] [6]),
        .sync_rst1_reg(sync_rst1_reg));
  bd_929b_eth_buf_0_reg_ifgp IFGP_I
       (.\ClkBAxiEthBClkCrsBusOut_reg[7] (\ClkBAxiEthBClkCrsBusOut_reg[7] ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA[7:0]),
        .\Shim2IP_WrCE_reg[2] (\Shim2IP_WrCE_reg[0] [7]),
        .sync_rst1_reg(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[0]),
        .Q(\ip2shim_data_reg[0] [31]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[10]),
        .Q(\ip2shim_data_reg[0] [21]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[11]),
        .Q(\ip2shim_data_reg[0] [20]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[12]),
        .Q(\ip2shim_data_reg[0] [19]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[13]),
        .Q(\ip2shim_data_reg[0] [18]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[14]),
        .Q(\ip2shim_data_reg[0] [17]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[15]),
        .Q(\ip2shim_data_reg[0] [16]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[16]),
        .Q(\ip2shim_data_reg[0] [15]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\ip2shim_data_reg[0] [14]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\ip2shim_data_reg[0] [13]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\ip2shim_data_reg[0] [12]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[1]),
        .Q(\ip2shim_data_reg[0] [30]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\ip2shim_data_reg[0] [11]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\ip2shim_data_reg[0] [10]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\ip2shim_data_reg[0] [9]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[23]),
        .Q(\ip2shim_data_reg[0] [8]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[24]),
        .Q(\ip2shim_data_reg[0] [7]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[25]),
        .Q(\ip2shim_data_reg[0] [6]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[26]),
        .Q(\ip2shim_data_reg[0] [5]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[27]),
        .Q(\ip2shim_data_reg[0] [4]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[28]),
        .Q(\ip2shim_data_reg[0] [3]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[29]),
        .Q(\ip2shim_data_reg[0] [2]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[2]),
        .Q(\ip2shim_data_reg[0] [29]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[30]),
        .Q(\ip2shim_data_reg[0] [1]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[31]),
        .Q(\ip2shim_data_reg[0] [0]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[3]),
        .Q(\ip2shim_data_reg[0] [28]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[4]),
        .Q(\ip2shim_data_reg[0] [27]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[5]),
        .Q(\ip2shim_data_reg[0] [26]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[6]),
        .Q(\ip2shim_data_reg[0] [25]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[7]),
        .Q(\ip2shim_data_reg[0] [24]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[8]),
        .Q(\ip2shim_data_reg[0] [23]),
        .R(sync_rst1_reg));
  FDRE \IP2Bus_Data_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[9]),
        .Q(\ip2shim_data_reg[0] [22]),
        .R(sync_rst1_reg));
  FDRE IP2Bus_RdAck_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(iP2Bus_RdAck_i),
        .Q(reg_ip2bus_rd_ack),
        .R(sync_rst1_reg));
  FDRE IP2Bus_WrAck_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(iP2Bus_WrAck_i),
        .Q(reg_ip2bus_wr_ack),
        .R(sync_rst1_reg));
  bd_929b_eth_buf_0_reg_ip IP_I
       (.D({IS_I_n_0,IS_I_n_1,IS_I_n_2,IS_I_n_3,IS_I_n_4,IS_I_n_5,IS_I_n_6,IS_I_n_7,IS_I_n_8}),
        .INTERRUPT(INTERRUPT),
        .\IP2Bus_Data_reg[31] (IP_I_n_1),
        .Intrpt_reg_0(Intrpt_reg),
        .Q(Q[0]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .\Shim2IP_RdCE_reg[3] (\Shim2IP_RdCE_reg[1] [9:8]),
        .sync_rst1_reg(sync_rst1_reg));
  bd_929b_eth_buf_0_reg_is IS_I
       (.D({IS_I_n_0,IS_I_n_1,IS_I_n_2,IS_I_n_3,IS_I_n_4,IS_I_n_5,IS_I_n_6,IS_I_n_7,IS_I_n_8}),
        .Q(Q),
        .S_AXI_ACLK(S_AXI_ACLK),
        .\Shim2IP_WrCE_reg[3] (\Shim2IP_WrCE_reg[3] ),
        .\reg_data_reg[23]_0 ({IE_I_n_0,IE_I_n_1,IE_I_n_2,IE_I_n_3,IE_I_n_4,IE_I_n_5,IE_I_n_6,IE_I_n_7,IE_I_n_8}));
  bd_929b_eth_buf_0_reg_32b RTAG_I
       (.\ClkBAxiEthBClkCrsBusOut_reg[31] (\ClkBAxiEthBClkCrsBusOut_reg[31]_1 ),
        .D(rdData[23]),
        .\IP2Bus_Data_reg[17] (\IP2Bus_Data_reg[17]_0 ),
        .\IP2Bus_Data_reg[18] (\IP2Bus_Data_reg[18]_0 ),
        .\IP2Bus_Data_reg[19] (\IP2Bus_Data_reg[19]_0 ),
        .\IP2Bus_Data_reg[20] (\IP2Bus_Data_reg[20]_0 ),
        .\IP2Bus_Data_reg[21] (\IP2Bus_Data_reg[21]_0 ),
        .\IP2Bus_Data_reg[22] (\IP2Bus_Data_reg[22]_0 ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[3] (\Shim2IP_RdCE_reg[3] ),
        .\Shim2IP_RdCE_reg[7] (\Shim2IP_RdCE_reg[1] [5:3]),
        .\Shim2IP_WrCE_reg[7] (\Shim2IP_WrCE_reg[0] [4]),
        .\reg_data_reg[17]_0 (\ClkBAxiEthBClkCrsBusOut_reg[31]_2 [14:8]),
        .\reg_data_reg[17]_1 (\ClkBAxiEthBClkCrsBusOut_reg[15] [14:8]),
        .\reg_data_reg[23]_0 (\reg_data_reg[23] ),
        .\reg_data_reg[23]_1 (TP_I_n_18),
        .sync_rst1_reg(sync_rst1_reg));
  bd_929b_eth_buf_0_reg_32b_56 TPID0_I
       (.\ClkBAxiEthBClkCrsBusOut_reg[31] (\ClkBAxiEthBClkCrsBusOut_reg[31] ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_WrCE_reg[10] (\Shim2IP_WrCE_reg[0] [1]),
        .sync_rst1_reg(sync_rst1_reg));
  bd_929b_eth_buf_0_reg_32b_57 TPID1_I
       (.\ClkBAxiEthBClkCrsBusOut_reg[31] (\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(rdData[16]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[11] (\Shim2IP_RdCE_reg[1] [1:0]),
        .\Shim2IP_WrCE_reg[11] (\Shim2IP_WrCE_reg[0] [0]),
        .pcspma_status_cross(pcspma_status_cross[8]),
        .\reg_data_reg[16]_0 (TP_I_n_1),
        .\reg_data_reg[16]_1 (UAWL_I_n_0),
        .sync_rst1_reg(sync_rst1_reg));
  bd_929b_eth_buf_0_reg_tp TP_I
       (.ClkASignalInReg(ClkASignalInReg),
        .D({rdData[24],rdData[25],rdData[26],rdData[27],rdData[28],rdData[29],rdData[30],rdData[31]}),
        .E(E),
        .\IP2Bus_Data_reg[16] (TP_I_n_1),
        .\IP2Bus_Data_reg[23] (TP_I_n_18),
        .Q({TTAG_I_n_24,TTAG_I_n_31}),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA[15:0]),
        .\Shim2IP_RdCE_reg[1] ({\Shim2IP_RdCE_reg[1] [11:10],\Shim2IP_RdCE_reg[1] [7:5],\Shim2IP_RdCE_reg[1] [0]}),
        .\Shim2IP_RdCE_reg[3] (\Shim2IP_RdCE_reg[3]_0 ),
        .\Shim2IP_RdCE_reg[3]_0 (\Shim2IP_RdCE_reg[3]_1 ),
        .\Shim2IP_RdCE_reg[3]_1 (\Shim2IP_RdCE_reg[3]_2 ),
        .\Shim2IP_RdCE_reg[3]_2 (\Shim2IP_RdCE_reg[3]_3 ),
        .\Shim2IP_RdCE_reg[3]_3 (\Shim2IP_RdCE_reg[3]_4 ),
        .\Shim2IP_RdCE_reg[3]_4 (\Shim2IP_RdCE_reg[3]_5 ),
        .\Shim2IP_RdCE_reg[3]_5 (\Shim2IP_RdCE_reg[3]_6 ),
        .\Shim2IP_WrCE_reg[1] (\Shim2IP_WrCE_reg[0] [8]),
        .\clk_a2b_bus_reg[15] (\clk_a2b_bus_reg[15] ),
        .pcspma_status_cross(pcspma_status_cross[7:0]),
        .\reg_data_reg[16]_0 (\ClkBAxiEthBClkCrsBusOut_reg[31]_1 [15]),
        .\reg_data_reg[23]_0 ({IE_I_n_0,IE_I_n_1,IE_I_n_2,IE_I_n_3,IE_I_n_4,IE_I_n_5,IE_I_n_6,IE_I_n_7,IE_I_n_8}),
        .\reg_data_reg[24]_0 (TTAG_I_n_16),
        .\reg_data_reg[24]_1 (UAWU_I_n_0),
        .\reg_data_reg[24]_2 (\ClkBAxiEthBClkCrsBusOut_reg[7] ),
        .\reg_data_reg[25]_0 (TTAG_I_n_17),
        .\reg_data_reg[25]_1 (UAWU_I_n_17),
        .\reg_data_reg[26]_0 (TTAG_I_n_18),
        .\reg_data_reg[26]_1 (UAWU_I_n_18),
        .\reg_data_reg[27]_0 (TTAG_I_n_19),
        .\reg_data_reg[27]_1 (UAWU_I_n_19),
        .\reg_data_reg[28]_0 (TTAG_I_n_20),
        .\reg_data_reg[28]_1 (UAWU_I_n_20),
        .\reg_data_reg[29]_0 (TTAG_I_n_21),
        .\reg_data_reg[29]_1 (UAWU_I_n_21),
        .\reg_data_reg[30]_0 (TTAG_I_n_22),
        .\reg_data_reg[30]_1 (UAWU_I_n_22),
        .\reg_data_reg[31]_0 (IP_I_n_1),
        .\reg_data_reg[31]_1 (TTAG_I_n_23),
        .\reg_data_reg[31]_2 (UAWU_I_n_23),
        .sync_rst1_reg(sync_rst1_reg),
        .tx_pause_request(tx_pause_request));
  bd_929b_eth_buf_0_reg_32b_58 TTAG_I
       (.D({rdData[0],rdData[1],rdData[2],rdData[3],rdData[4],rdData[5],rdData[6],rdData[7],rdData[8],rdData[9],rdData[10],rdData[11],rdData[12],rdData[13],rdData[14],rdData[15]}),
        .\IP2Bus_Data_reg[24] (TTAG_I_n_16),
        .\IP2Bus_Data_reg[25] (TTAG_I_n_17),
        .\IP2Bus_Data_reg[26] (TTAG_I_n_18),
        .\IP2Bus_Data_reg[27] (TTAG_I_n_19),
        .\IP2Bus_Data_reg[28] (TTAG_I_n_20),
        .\IP2Bus_Data_reg[29] (TTAG_I_n_21),
        .\IP2Bus_Data_reg[30] (TTAG_I_n_22),
        .\IP2Bus_Data_reg[31] (TTAG_I_n_23),
        .Q({TTAG_I_n_24,\IP2Bus_Data_reg[17]_1 ,TTAG_I_n_31}),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[6] ({\Shim2IP_RdCE_reg[1] [6:4],\Shim2IP_RdCE_reg[1] [2:1]}),
        .\Shim2IP_WrCE_reg[6] (\Shim2IP_WrCE_reg[0] [5]),
        .\reg_data_reg[0]_0 (\ClkBAxiEthBClkCrsBusOut_reg[31] [31:16]),
        .\reg_data_reg[0]_1 (\ClkBAxiEthBClkCrsBusOut_reg[31]_0 [31:16]),
        .\reg_data_reg[0]_2 ({\ClkBAxiEthBClkCrsBusOut_reg[31]_1 [31:16],\ClkBAxiEthBClkCrsBusOut_reg[31]_1 [7:0]}),
        .\reg_data_reg[0]_3 ({\ClkBAxiEthBClkCrsBusOut_reg[31]_2 [31:16],\ClkBAxiEthBClkCrsBusOut_reg[31]_2 [7:0]}),
        .sync_rst1_reg(sync_rst1_reg));
  bd_929b_eth_buf_0_reg_32b_59 UAWL_I
       (.\ClkBAxiEthBClkCrsBusOut_reg[31] (\ClkBAxiEthBClkCrsBusOut_reg[31]_2 ),
        .\IP2Bus_Data_reg[16] (UAWL_I_n_0),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[8] (\Shim2IP_RdCE_reg[1] [4:2]),
        .\Shim2IP_WrCE_reg[8] (\Shim2IP_WrCE_reg[0] [3]),
        .\reg_data_reg[16]_0 (\ClkBAxiEthBClkCrsBusOut_reg[15] [15]),
        .\reg_data_reg[16]_1 (\ClkBAxiEthBClkCrsBusOut_reg[31] [15]),
        .sync_rst1_reg(sync_rst1_reg));
  bd_929b_eth_buf_0_reg_16bl UAWU_I
       (.\ClkBAxiEthBClkCrsBusOut_reg[15] (\ClkBAxiEthBClkCrsBusOut_reg[15] ),
        .\IP2Bus_Data_reg[24] (UAWU_I_n_0),
        .\IP2Bus_Data_reg[25] (UAWU_I_n_17),
        .\IP2Bus_Data_reg[26] (UAWU_I_n_18),
        .\IP2Bus_Data_reg[27] (UAWU_I_n_19),
        .\IP2Bus_Data_reg[28] (UAWU_I_n_20),
        .\IP2Bus_Data_reg[29] (UAWU_I_n_21),
        .\IP2Bus_Data_reg[30] (UAWU_I_n_22),
        .\IP2Bus_Data_reg[31] (UAWU_I_n_23),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA[15:0]),
        .\Shim2IP_RdCE_reg[9] (\Shim2IP_RdCE_reg[1] [3:1]),
        .\Shim2IP_WrCE_reg[9] (\Shim2IP_WrCE_reg[0] [2]),
        .\reg_data_reg[24]_0 (\ClkBAxiEthBClkCrsBusOut_reg[31] [7:0]),
        .\reg_data_reg[24]_1 (\ClkBAxiEthBClkCrsBusOut_reg[31]_0 [7:0]),
        .sync_rst1_reg(sync_rst1_reg));
  LUT2 #(
    .INIT(4'h2)) 
    iP2Bus_RdAck_i_i_1
       (.I0(softRead_d1),
        .I1(rdAckBlocker),
        .O(iP2Bus_RdAck_i0));
  FDRE iP2Bus_RdAck_i_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(iP2Bus_RdAck_i0),
        .Q(iP2Bus_RdAck_i),
        .R(sync_rst1_reg));
  LUT2 #(
    .INIT(4'h2)) 
    iP2Bus_WrAck_i_i_1
       (.I0(softWrite_d1),
        .I1(wrAckBlocker),
        .O(iP2Bus_WrAck_i0));
  FDRE iP2Bus_WrAck_i_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(iP2Bus_WrAck_i0),
        .Q(iP2Bus_WrAck_i),
        .R(sync_rst1_reg));
  FDRE rdAckBlocker_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(softRead_d1),
        .Q(rdAckBlocker),
        .R(sync_rst1_reg));
  LUT3 #(
    .INIT(8'hBA)) 
    sample_config_i_1
       (.I0(reg_ip2bus_wr_ack),
        .I1(sync_rst1_reg),
        .I2(bus2ip_reset_reg),
        .O(sample_config0));
  FDRE softRead_d1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(softRead),
        .Q(softRead_d1),
        .R(sync_rst1_reg));
  FDRE softWrite_d1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(softWrite),
        .Q(softWrite_d1),
        .R(sync_rst1_reg));
  FDRE wrAckBlocker_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(softWrite_d1),
        .Q(wrAckBlocker),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "reset_combiner" *) 
module bd_929b_eth_buf_0_reset_combiner
   (ram_rd_en_temp__0,
    reset2axi_str_rxd,
    RD_EN,
    SR,
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ,
    E,
    RESET2TX_CLIENT,
    RESET2TEMACn,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \ClkBAxiEthBClkCrsBusOut_reg[15] ,
    RESET2RX_CLIENT,
    data_in,
    RESET2PCSPMA,
    PHY_RST_N,
    reset2axi_str_txd,
    GTX_CLK,
    AXI_STR_RXD_READY,
    out,
    AXI_STR_RXD_ARESETN,
    sample_tx_mac_config,
    S_AXI_ARESETN,
    AXI_STR_TXC_ARESETN,
    sample_rx_mac_config,
    AXI_STR_TXD_ARESETN,
    AXI_STR_RXS_ARESETN,
    S_AXI_ACLK,
    rx_mac_aclk,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    AXI_STR_TXC_ACLK,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXS_ACLK);
  output ram_rd_en_temp__0;
  output reset2axi_str_rxd;
  output RD_EN;
  output [0:0]SR;
  output [0:0]\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ;
  output [0:0]E;
  output RESET2TX_CLIENT;
  output RESET2TEMACn;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [0:0]\ClkBAxiEthBClkCrsBusOut_reg[15] ;
  output RESET2RX_CLIENT;
  output data_in;
  output RESET2PCSPMA;
  output PHY_RST_N;
  output reset2axi_str_txd;
  input GTX_CLK;
  input AXI_STR_RXD_READY;
  input out;
  input AXI_STR_RXD_ARESETN;
  input sample_tx_mac_config;
  input S_AXI_ARESETN;
  input AXI_STR_TXC_ARESETN;
  input sample_rx_mac_config;
  input AXI_STR_TXD_ARESETN;
  input AXI_STR_RXS_ARESETN;
  input S_AXI_ACLK;
  input rx_mac_aclk;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input AXI_STR_TXC_ACLK;
  input AXI_STR_RXD_ACLK;
  input AXI_STR_RXS_ACLK;

  wire AXI_RESET_TO_GTX_n_0;
  wire AXI_RESET_TO_GTX_n_1;
  wire AXI_RESET_TO_GTX_n_2;
  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire ClkAOutOfClkBRst;
  wire ClkARst;
  wire [0:0]\ClkBAxiEthBClkCrsBusOut_reg[15] ;
  wire ClkBOutOfClkARst;
  wire ClkBRst;
  wire ClkBRst0_in;
  wire ClkBRst1_in;
  wire ClkBRst2_in;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [0:0]E;
  wire \GEN_NonUScale.PHY_RESET_N_i_2_n_0 ;
  wire \GEN_NonUScale.PHY_RESET_N_i_3_n_0 ;
  wire \GEN_NonUScale.phyResetCntEnable_i_1_n_0 ;
  wire \GEN_NonUScale.phy_reset_count[0]_i_3_n_0 ;
  wire \GEN_NonUScale.phy_reset_count[0]_i_4_n_0 ;
  wire \GEN_NonUScale.phy_reset_count[0]_i_5_n_0 ;
  wire \GEN_NonUScale.phy_reset_count[0]_i_6_n_0 ;
  wire \GEN_NonUScale.phy_reset_count[4]_i_2_n_0 ;
  wire \GEN_NonUScale.phy_reset_count[4]_i_3_n_0 ;
  wire \GEN_NonUScale.phy_reset_count[4]_i_4_n_0 ;
  wire \GEN_NonUScale.phy_reset_count[4]_i_5_n_0 ;
  wire \GEN_NonUScale.phy_reset_count[8]_i_2_n_0 ;
  wire \GEN_NonUScale.phy_reset_count[8]_i_3_n_0 ;
  wire \GEN_NonUScale.phy_reset_count[8]_i_4_n_0 ;
  wire \GEN_NonUScale.phy_reset_count[8]_i_5_n_0 ;
  wire [11:0]\GEN_NonUScale.phy_reset_count_reg ;
  wire \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_0 ;
  wire \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_1 ;
  wire \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_2 ;
  wire \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_3 ;
  wire \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_4 ;
  wire \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_5 ;
  wire \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_6 ;
  wire \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_7 ;
  wire \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_0 ;
  wire \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_1 ;
  wire \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_2 ;
  wire \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_3 ;
  wire \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_4 ;
  wire \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_5 ;
  wire \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_6 ;
  wire \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_7 ;
  wire \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_1 ;
  wire \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_2 ;
  wire \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_3 ;
  wire \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_4 ;
  wire \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_5 ;
  wire \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_6 ;
  wire \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_7 ;
  wire \GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg[29]_COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_27_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_gate_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_n_0_[0] ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_0_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_10_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_11_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_12_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_13_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_14_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_15_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_16_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_17_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_18_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_19_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_1_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_20_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_21_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_22_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_23_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_24_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_25_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_26_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_27_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_2_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_3_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_4_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_5_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_6_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_7_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_8_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_9_n_0 ;
  wire \GEN_NonUScale.srl32_1_reg_reg_r_n_0 ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[0] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[10] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[11] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[12] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[13] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[14] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[15] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[16] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[17] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[1] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[2] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[3] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[4] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[5] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[6] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[7] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[8] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[9] ;
  wire GTX_CLK;
  wire PHY_RST_N;
  wire RD_EN;
  wire RESET2PCSPMA;
  wire RESET2RX_CLIENT;
  wire RESET2TEMACn;
  wire RESET2TX_CLIENT;
  wire [0:0]SR;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  wire axiStrRxSResetSaxiDomain;
  wire axiStrRxdResetAxiStrRxsDomain;
  wire axiStrRxdResetAxiStrTxcDomain;
  wire axiStrRxdResetAxiStrTxdDomain;
  wire axiStrRxdResetSaxiDomain;
  wire axiStrRxsResetAxiStrRxdDomain;
  wire axiStrRxsResetAxiStrTxdDomain;
  wire axiStrTxcResetAxiStrRxdDomain;
  wire axiStrTxcResetSaxiDomain;
  wire axiStrTxdResetAxiStrRxdDomain;
  wire axiStrTxdResetAxiStrRxsDomain;
  wire axiStrTxdResetAxiStrTxcDomain;
  wire data_in;
  wire out;
  wire p_0_in;
  wire phyResetCntEnable;
  wire phy_reset_count;
  wire ram_rd_en_temp__0;
  wire reset2axi_str_rxd;
  wire reset2axi_str_txd;
  wire rx_mac_aclk;
  wire [0:0]\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ;
  wire sample_rx_mac_config;
  wire sample_tx_mac_config;
  wire saxiResetAxiStrRxdDomain;
  wire saxiResetAxiStrRxsDomain;
  wire saxiResetAxiStrTxcDomain;
  wire srl32_2_output;
  wire srl32_2_output_d1;
  wire tx_mac_aclk;
  wire [3:3]\NLW_GEN_NonUScale.phy_reset_count_reg[8]_i_1_CO_UNCONNECTED ;
  wire \NLW_GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26_Q31_UNCONNECTED ;

  bd_929b_eth_buf_0_actv_hi_reset_clk_cross_60 AXI_RESET_TO_GTX
       (.ClkARst(ClkARst),
        .\GEN_NonUScale.PHY_RESET_CMPLTE_reg (AXI_RESET_TO_GTX_n_1),
        .\GEN_NonUScale.PHY_RESET_N_reg (AXI_RESET_TO_GTX_n_2),
        .\GEN_NonUScale.phy_reset_count_reg (\GEN_NonUScale.phy_reset_count_reg [11:10]),
        .\GEN_NonUScale.phy_reset_count_reg[8] (\GEN_NonUScale.PHY_RESET_N_i_2_n_0 ),
        .GTX_CLK(GTX_CLK),
        .PHY_RST_N(PHY_RST_N),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .data_in(data_in),
        .out(AXI_RESET_TO_GTX_n_0),
        .phyResetCntEnable(phyResetCntEnable));
  bd_929b_eth_buf_0_actv_hi_reset_clk_cross_61 AXI_RESET_TO_RXCLIENT
       (.\ClkBAxiEthBClkCrsBusOut_reg[15] (\ClkBAxiEthBClkCrsBusOut_reg[15] ),
        .RESET2RX_CLIENT(RESET2RX_CLIENT),
        .S_AXI_ACLK(S_AXI_ACLK),
        .rx_mac_aclk(rx_mac_aclk),
        .sample_rx_mac_config(sample_rx_mac_config),
        .sync_rst1_reg(RESET2PCSPMA));
  bd_929b_eth_buf_0_actv_hi_reset_clk_cross_62 AXI_RESET_TO_RXD_AXSTREAM
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .ClkARst(ClkARst),
        .ClkBRst0_in(ClkBRst0_in),
        .\FSM_sequential_rxd_axistream_current_state_reg[0] (saxiResetAxiStrRxdDomain),
        .RESET2TEMACn(RESET2TEMACn),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .out(axiStrRxdResetSaxiDomain),
        .sync_rst1_reg(ClkAOutOfClkBRst),
        .sync_rst1_reg_0(axiStrRxSResetSaxiDomain),
        .sync_rst1_reg_1(axiStrTxcResetSaxiDomain));
  bd_929b_eth_buf_0_actv_hi_reset_clk_cross_63 AXI_RESET_TO_RXS_AXSTREAM
       (.AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .ClkARst(ClkARst),
        .ClkBRst(ClkBRst),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .out(axiStrRxSResetSaxiDomain),
        .\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] (saxiResetAxiStrRxsDomain));
  bd_929b_eth_buf_0_actv_hi_reset_clk_cross_64 AXI_RESET_TO_TXCLIENT
       (.E(E),
        .RESET2TX_CLIENT(RESET2TX_CLIENT),
        .S_AXI_ACLK(S_AXI_ACLK),
        .sample_tx_mac_config(sample_tx_mac_config),
        .sync_rst1_reg(RESET2PCSPMA),
        .tx_mac_aclk(tx_mac_aclk));
  bd_929b_eth_buf_0_actv_hi_reset_clk_cross_65 AXI_RESET_TO_TXC_AXSTREAM
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .ClkARst(ClkARst),
        .ClkBRst1_in(ClkBRst1_in),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (saxiResetAxiStrTxcDomain),
        .RESET2PCSPMA(RESET2PCSPMA),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .out(axiStrTxcResetSaxiDomain),
        .sync_rst1_reg(axiStrRxSResetSaxiDomain),
        .sync_rst1_reg_0(ClkAOutOfClkBRst),
        .sync_rst1_reg_1(axiStrRxdResetSaxiDomain));
  bd_929b_eth_buf_0_actv_hi_reset_clk_cross_66 AXI_RESET_TO_TXD_AXSTREAM
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .ClkARst(ClkARst),
        .ClkBRst2_in(ClkBRst2_in),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (ClkBOutOfClkARst),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .out(ClkAOutOfClkBRst));
  FDRE \GEN_NonUScale.PHY_RESET_CMPLTE_reg 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(AXI_RESET_TO_GTX_n_1),
        .Q(data_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_NonUScale.PHY_RESET_N_i_2 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [8]),
        .I1(\GEN_NonUScale.phy_reset_count_reg [9]),
        .I2(\GEN_NonUScale.phy_reset_count_reg [5]),
        .I3(\GEN_NonUScale.phy_reset_count_reg [6]),
        .I4(\GEN_NonUScale.phy_reset_count_reg [7]),
        .I5(\GEN_NonUScale.PHY_RESET_N_i_3_n_0 ),
        .O(\GEN_NonUScale.PHY_RESET_N_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_NonUScale.PHY_RESET_N_i_3 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [0]),
        .I1(\GEN_NonUScale.phy_reset_count_reg [1]),
        .I2(\GEN_NonUScale.phy_reset_count_reg [2]),
        .I3(\GEN_NonUScale.phy_reset_count_reg [3]),
        .I4(\GEN_NonUScale.phy_reset_count_reg [4]),
        .O(\GEN_NonUScale.PHY_RESET_N_i_3_n_0 ));
  FDRE \GEN_NonUScale.PHY_RESET_N_reg 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(AXI_RESET_TO_GTX_n_2),
        .Q(PHY_RST_N),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_NonUScale.phyResetCntEnable_i_1 
       (.I0(srl32_2_output),
        .I1(srl32_2_output_d1),
        .O(\GEN_NonUScale.phyResetCntEnable_i_1_n_0 ));
  FDRE \GEN_NonUScale.phyResetCntEnable_reg 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.phyResetCntEnable_i_1_n_0 ),
        .Q(phyResetCntEnable),
        .R(AXI_RESET_TO_GTX_n_0));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \GEN_NonUScale.phy_reset_count[0]_i_1 
       (.I0(phyResetCntEnable),
        .I1(\GEN_NonUScale.PHY_RESET_N_i_2_n_0 ),
        .I2(\GEN_NonUScale.phy_reset_count_reg [10]),
        .I3(\GEN_NonUScale.phy_reset_count_reg [11]),
        .O(phy_reset_count));
  LUT1 #(
    .INIT(2'h2)) 
    \GEN_NonUScale.phy_reset_count[0]_i_3 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [3]),
        .O(\GEN_NonUScale.phy_reset_count[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GEN_NonUScale.phy_reset_count[0]_i_4 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [2]),
        .O(\GEN_NonUScale.phy_reset_count[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GEN_NonUScale.phy_reset_count[0]_i_5 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [1]),
        .O(\GEN_NonUScale.phy_reset_count[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NonUScale.phy_reset_count[0]_i_6 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [0]),
        .O(\GEN_NonUScale.phy_reset_count[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GEN_NonUScale.phy_reset_count[4]_i_2 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [7]),
        .O(\GEN_NonUScale.phy_reset_count[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GEN_NonUScale.phy_reset_count[4]_i_3 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [6]),
        .O(\GEN_NonUScale.phy_reset_count[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GEN_NonUScale.phy_reset_count[4]_i_4 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [5]),
        .O(\GEN_NonUScale.phy_reset_count[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GEN_NonUScale.phy_reset_count[4]_i_5 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [4]),
        .O(\GEN_NonUScale.phy_reset_count[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GEN_NonUScale.phy_reset_count[8]_i_2 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [11]),
        .O(\GEN_NonUScale.phy_reset_count[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GEN_NonUScale.phy_reset_count[8]_i_3 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [10]),
        .O(\GEN_NonUScale.phy_reset_count[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GEN_NonUScale.phy_reset_count[8]_i_4 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [9]),
        .O(\GEN_NonUScale.phy_reset_count[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GEN_NonUScale.phy_reset_count[8]_i_5 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [8]),
        .O(\GEN_NonUScale.phy_reset_count[8]_i_5_n_0 ));
  FDRE \GEN_NonUScale.phy_reset_count_reg[0] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_7 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [0]),
        .R(AXI_RESET_TO_GTX_n_0));
  CARRY4 \GEN_NonUScale.phy_reset_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_0 ,\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_1 ,\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_2 ,\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_4 ,\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_5 ,\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_6 ,\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_7 }),
        .S({\GEN_NonUScale.phy_reset_count[0]_i_3_n_0 ,\GEN_NonUScale.phy_reset_count[0]_i_4_n_0 ,\GEN_NonUScale.phy_reset_count[0]_i_5_n_0 ,\GEN_NonUScale.phy_reset_count[0]_i_6_n_0 }));
  FDRE \GEN_NonUScale.phy_reset_count_reg[10] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_5 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [10]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.phy_reset_count_reg[11] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_4 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [11]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.phy_reset_count_reg[1] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_6 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [1]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.phy_reset_count_reg[2] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_5 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [2]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.phy_reset_count_reg[3] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_4 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [3]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.phy_reset_count_reg[4] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_7 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [4]),
        .R(AXI_RESET_TO_GTX_n_0));
  CARRY4 \GEN_NonUScale.phy_reset_count_reg[4]_i_1 
       (.CI(\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_0 ),
        .CO({\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_0 ,\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_1 ,\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_2 ,\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_4 ,\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_5 ,\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_6 ,\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_7 }),
        .S({\GEN_NonUScale.phy_reset_count[4]_i_2_n_0 ,\GEN_NonUScale.phy_reset_count[4]_i_3_n_0 ,\GEN_NonUScale.phy_reset_count[4]_i_4_n_0 ,\GEN_NonUScale.phy_reset_count[4]_i_5_n_0 }));
  FDRE \GEN_NonUScale.phy_reset_count_reg[5] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_6 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [5]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.phy_reset_count_reg[6] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_5 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [6]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.phy_reset_count_reg[7] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_4 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [7]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.phy_reset_count_reg[8] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_7 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [8]),
        .R(AXI_RESET_TO_GTX_n_0));
  CARRY4 \GEN_NonUScale.phy_reset_count_reg[8]_i_1 
       (.CI(\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_0 ),
        .CO({\NLW_GEN_NonUScale.phy_reset_count_reg[8]_i_1_CO_UNCONNECTED [3],\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_1 ,\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_2 ,\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_4 ,\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_5 ,\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_6 ,\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_7 }),
        .S({\GEN_NonUScale.phy_reset_count[8]_i_2_n_0 ,\GEN_NonUScale.phy_reset_count[8]_i_3_n_0 ,\GEN_NonUScale.phy_reset_count[8]_i_4_n_0 ,\GEN_NonUScale.phy_reset_count[8]_i_5_n_0 }));
  FDRE \GEN_NonUScale.phy_reset_count_reg[9] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_6 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [9]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDSE \GEN_NonUScale.srl32_1_reg_reg[0] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_n_0_[0] ),
        .S(AXI_RESET_TO_GTX_n_0));
  (* srl_bus_name = "U0/\COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg " *) 
  (* srl_name = "U0/\COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26 " *) 
  SRLC32E \GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(GTX_CLK),
        .D(\GEN_NonUScale.srl32_1_reg_reg_n_0_[0] ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26_n_0 ),
        .Q31(\NLW_GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26_Q31_UNCONNECTED ));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[29]_COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_27 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_26_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg[29]_COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[30] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_gate_n_0 ),
        .Q(p_0_in),
        .R(AXI_RESET_TO_GTX_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_NonUScale.srl32_1_reg_reg_gate 
       (.I0(\GEN_NonUScale.srl32_1_reg_reg[29]_COMBINE_RESETS_GEN_NonUScale.srl32_1_reg_reg_r_27_n_0 ),
        .I1(\GEN_NonUScale.srl32_1_reg_reg_r_27_n_0 ),
        .O(\GEN_NonUScale.srl32_1_reg_reg_gate_n_0 ));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(1'b1),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_0 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_0_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_1 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_0_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_1_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_10 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_9_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_10_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_11 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_10_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_11_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_12 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_11_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_12_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_13 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_12_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_13_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_14 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_13_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_14_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_15 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_14_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_15_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_16 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_15_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_16_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_17 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_16_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_17_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_18 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_17_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_18_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_19 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_18_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_19_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_2 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_1_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_2_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_20 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_19_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_20_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_21 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_20_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_21_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_22 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_21_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_22_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_23 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_22_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_23_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_24 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_23_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_24_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_25 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_24_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_25_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_26 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_25_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_26_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_27 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_26_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_27_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_3 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_2_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_3_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_4 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_3_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_4_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_5 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_4_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_5_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_6 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_5_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_6_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_7 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_6_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_7_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_8 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_7_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_8_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg_r_9 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(\GEN_NonUScale.srl32_1_reg_reg_r_8_n_0 ),
        .Q(\GEN_NonUScale.srl32_1_reg_reg_r_9_n_0 ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_output_d1_reg 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_2_output),
        .Q(srl32_2_output_d1),
        .R(AXI_RESET_TO_GTX_n_0));
  FDSE \GEN_NonUScale.srl32_2_reg_reg[0] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(srl32_2_output),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[0] ),
        .S(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[10] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[9] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[10] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[11] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[10] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[11] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[12] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[11] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[12] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[13] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[12] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[13] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[14] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[13] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[14] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[15] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[14] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[15] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[16] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[15] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[16] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[17] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[16] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[17] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[18] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[17] ),
        .Q(srl32_2_output),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[1] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[0] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[1] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[2] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[1] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[2] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[3] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[2] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[3] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[4] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[3] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[4] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[5] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[4] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[5] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[6] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[5] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[6] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[7] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[6] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[7] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[8] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[7] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[8] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[9] 
       (.C(GTX_CLK),
        .CE(p_0_in),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[8] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[9] ),
        .R(AXI_RESET_TO_GTX_n_0));
  bd_929b_eth_buf_0_actv_hi_reset_clk_cross_67 RXD_AXSTREAM_TO_RXS_AXSTREAM
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .ClkBRst(ClkBRst),
        .ClkBRst0_in(ClkBRst0_in),
        .out(axiStrRxsResetAxiStrRxdDomain),
        .\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] (axiStrRxdResetAxiStrRxsDomain));
  bd_929b_eth_buf_0_actv_hi_reset_clk_cross_68 TXC_AXSTREAM_TO_RXD_AXSTREAM
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .ClkBRst0_in(ClkBRst0_in),
        .ClkBRst1_in(ClkBRst1_in),
        .\gpr1.dout_i_reg[35] (axiStrTxcResetAxiStrRxdDomain),
        .\gpregsm1.user_valid_reg (out),
        .out(axiStrRxdResetAxiStrTxcDomain),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .sync_rst1_reg(axiStrRxsResetAxiStrRxdDomain),
        .sync_rst1_reg_0(saxiResetAxiStrRxdDomain),
        .sync_rst1_reg_1(axiStrTxdResetAxiStrRxdDomain));
  bd_929b_eth_buf_0_actv_hi_reset_clk_cross_69 TXC_AXSTREAM_TO_RXS_AXSTREAM
       (.AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .ClkBRst(ClkBRst),
        .ClkBRst1_in(ClkBRst1_in),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .out(axiStrTxdResetAxiStrTxcDomain),
        .\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] (\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ),
        .sync_rst1_reg(saxiResetAxiStrTxcDomain),
        .sync_rst1_reg_0(axiStrRxdResetAxiStrTxcDomain),
        .sync_rst1_reg_1(saxiResetAxiStrRxsDomain),
        .sync_rst1_reg_2(axiStrTxdResetAxiStrRxsDomain),
        .sync_rst1_reg_3(axiStrRxdResetAxiStrRxsDomain));
  bd_929b_eth_buf_0_actv_hi_reset_clk_cross_70 TXD_AXSTREAM_TO_RXD_AXSTREAM
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .ClkBRst0_in(ClkBRst0_in),
        .ClkBRst2_in(ClkBRst2_in),
        .\FSM_sequential_rxd_axistream_current_state_reg[0] (axiStrTxdResetAxiStrRxdDomain),
        .RD_EN(RD_EN),
        .SR(SR),
        .out(axiStrRxdResetAxiStrTxdDomain),
        .sync_rst1_reg(saxiResetAxiStrRxdDomain),
        .sync_rst1_reg_0(axiStrRxsResetAxiStrRxdDomain),
        .sync_rst1_reg_1(axiStrTxcResetAxiStrRxdDomain),
        .sync_rst1_reg_2(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ));
  bd_929b_eth_buf_0_actv_hi_reset_clk_cross_71 TXD_AXSTREAM_TO_RXS_AXSTREAM
       (.AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .ClkBRst(ClkBRst),
        .ClkBRst2_in(ClkBRst2_in),
        .out(axiStrRxsResetAxiStrTxdDomain),
        .\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] (axiStrTxdResetAxiStrRxsDomain));
  bd_929b_eth_buf_0_actv_hi_reset_clk_cross_72 TXD_AXSTREAM_TO_TXC_AXSTREAM
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .ClkBRst1_in(ClkBRst1_in),
        .ClkBRst2_in(ClkBRst2_in),
        .out(axiStrTxdResetAxiStrTxcDomain),
        .reset2axi_str_txd(reset2axi_str_txd),
        .sync_rst1_reg(axiStrRxsResetAxiStrTxdDomain),
        .sync_rst1_reg_0(ClkBOutOfClkARst),
        .sync_rst1_reg_1(axiStrRxdResetAxiStrTxdDomain));
endmodule

(* ORIG_REF_NAME = "rx_axistream_if" *) 
module bd_929b_eth_buf_0_rx_axistream_if
   (out,
    Q,
    AXI_STR_RXD_LAST,
    AXI_STR_RXD_VALID,
    \AXI_STR_RXD_KEEP[3] ,
    data_sync0_i,
    data_sync0_i_0,
    ADDRBWRADDR,
    AXI_STR_RXS_DATA,
    AXI_STR_RXS_LAST,
    AXI_STR_RXS_VALID,
    axi_str_rxs_dpmem_wr_data,
    WEBWE,
    reset2axi_str_rxd,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXD_READY,
    ram_rd_en_temp__0,
    RD_EN,
    DI,
    SR,
    D,
    AXI_STR_RXS_ACLK,
    AXI_STR_RXS_READY,
    sync_rst1_reg);
  output out;
  output [9:0]Q;
  output AXI_STR_RXD_LAST;
  output AXI_STR_RXD_VALID;
  output [35:0]\AXI_STR_RXD_KEEP[3] ;
  output [9:0]data_sync0_i;
  output [10:0]data_sync0_i_0;
  output [8:0]ADDRBWRADDR;
  output [31:0]AXI_STR_RXS_DATA;
  output AXI_STR_RXS_LAST;
  output AXI_STR_RXS_VALID;
  output [8:0]axi_str_rxs_dpmem_wr_data;
  output [0:0]WEBWE;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_ACLK;
  input AXI_STR_RXD_READY;
  input ram_rd_en_temp__0;
  input RD_EN;
  input [35:0]DI;
  input [0:0]SR;
  input [35:0]D;
  input AXI_STR_RXS_ACLK;
  input AXI_STR_RXS_READY;
  input [0:0]sync_rst1_reg;

  wire [8:0]ADDRBWRADDR;
  wire AXI_STR_RXD_ACLK;
  wire [35:0]\AXI_STR_RXD_KEEP[3] ;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire AXI_STR_RXS_ACLK;
  wire [31:0]AXI_STR_RXS_DATA;
  wire \AXI_STR_RXS_DATA[0]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[10]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[11]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[12]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[13]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[14]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[15]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[16]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[17]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[18]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[19]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[1]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[20]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[21]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[22]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[23]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[24]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[25]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[26]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[27]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[28]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[29]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[2]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[30]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ;
  wire \AXI_STR_RXS_DATA[30]_INST_0_i_3_n_0 ;
  wire \AXI_STR_RXS_DATA[31]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ;
  wire \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ;
  wire \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ;
  wire \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ;
  wire \AXI_STR_RXS_DATA[3]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[4]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[5]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[6]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[7]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[8]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[9]_INST_0_i_1_n_0 ;
  wire AXI_STR_RXS_LAST;
  wire AXI_STR_RXS_READY;
  wire AXI_STR_RXS_VALID;
  wire [35:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_20_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_21_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_24_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_25_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_26_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_27_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_28_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_30_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_31_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_32_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_33_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_34_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_35_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_36_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_40_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_41_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_42_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_43_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_44_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_45_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_46_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_48_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_49_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_50_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_51_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_52_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_53_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_54_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_55_n_0 ;
  wire [35:0]DI;
  wire ELASTIC_FIFO_n_3;
  wire ELASTIC_FIFO_n_6;
  wire ELASTIC_FIFO_n_7;
  wire ELASTIC_FIFO_n_8;
  wire \FSM_sequential_rxd_axistream_current_state[0]_i_3_n_0 ;
  wire \FSM_sequential_rxd_axistream_current_state[3]_i_2_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_1_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_2_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_3_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_4_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_5_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_6_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_7_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_8_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_9_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[1]_i_1_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[1]_i_2_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[1]_i_3_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[1]_i_4_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[1]_i_5_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[2]_i_1_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[2]_i_2_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[3]_i_1_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[3]_i_2_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[3]_i_3_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[3]_i_4_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[3]_i_5_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[4]_i_2_n_0 ;
  wire [9:0]Q;
  wire RD_EN;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[10] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[11] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[12] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[13] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[14] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[15] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[32] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[33] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[34] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[35] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ;
  wire [8:0]axi_str_rxs_dpmem_wr_data;
  wire [7:0]bin_to_gray;
  wire [9:0]data_sync0_i;
  wire [10:0]data_sync0_i_0;
  wire fifoWrEn;
  wire [14:0]frame_length_words;
  wire [14:1]frame_length_words0;
  wire \frame_length_words[0]_i_1_n_0 ;
  wire \frame_length_words[10]_i_1_n_0 ;
  wire \frame_length_words[11]_i_1_n_0 ;
  wire \frame_length_words[12]_i_1_n_0 ;
  wire \frame_length_words[12]_i_3_n_0 ;
  wire \frame_length_words[12]_i_4_n_0 ;
  wire \frame_length_words[12]_i_5_n_0 ;
  wire \frame_length_words[12]_i_6_n_0 ;
  wire \frame_length_words[13]_i_1_n_0 ;
  wire \frame_length_words[14]_i_2_n_0 ;
  wire \frame_length_words[14]_i_4_n_0 ;
  wire \frame_length_words[1]_i_1_n_0 ;
  wire \frame_length_words[2]_i_1_n_0 ;
  wire \frame_length_words[3]_i_1_n_0 ;
  wire \frame_length_words[4]_i_1_n_0 ;
  wire \frame_length_words[4]_i_3_n_0 ;
  wire \frame_length_words[4]_i_4_n_0 ;
  wire \frame_length_words[4]_i_5_n_0 ;
  wire \frame_length_words[4]_i_6_n_0 ;
  wire \frame_length_words[5]_i_1_n_0 ;
  wire \frame_length_words[6]_i_1_n_0 ;
  wire \frame_length_words[7]_i_1_n_0 ;
  wire \frame_length_words[8]_i_1_n_0 ;
  wire \frame_length_words[8]_i_3_n_0 ;
  wire \frame_length_words[8]_i_4_n_0 ;
  wire \frame_length_words[8]_i_5_n_0 ;
  wire \frame_length_words[8]_i_6_n_0 ;
  wire \frame_length_words[9]_i_1_n_0 ;
  wire \frame_length_words_reg[12]_i_2_n_0 ;
  wire \frame_length_words_reg[12]_i_2_n_1 ;
  wire \frame_length_words_reg[12]_i_2_n_2 ;
  wire \frame_length_words_reg[12]_i_2_n_3 ;
  wire \frame_length_words_reg[4]_i_2_n_0 ;
  wire \frame_length_words_reg[4]_i_2_n_1 ;
  wire \frame_length_words_reg[4]_i_2_n_2 ;
  wire \frame_length_words_reg[4]_i_2_n_3 ;
  wire \frame_length_words_reg[8]_i_2_n_0 ;
  wire \frame_length_words_reg[8]_i_2_n_1 ;
  wire \frame_length_words_reg[8]_i_2_n_2 ;
  wire \frame_length_words_reg[8]_i_2_n_3 ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire out;
  wire [9:0]p_0_in;
  wire [13:0]p_0_in0_in;
  wire p_1_in34_in;
  wire p_2_in36_in;
  wire p_3_in38_in;
  wire p_4_in40_in;
  wire p_5_in42_in;
  wire p_6_in44_in;
  wire p_7_in;
  wire p_7_in46_in;
  wire [8:1]plusOp__1;
  wire ram_rd_en_temp__0;
  wire reset2axi_str_rxd;
  wire rxd2rxs_frame_done;
  wire rxd_addr_cntr_en2;
  wire rxd_addr_cntr_en2_carry__0_i_1_n_0;
  wire rxd_addr_cntr_en2_carry__0_i_2_n_0;
  wire rxd_addr_cntr_en2_carry__0_i_3_n_0;
  wire rxd_addr_cntr_en2_carry__0_i_4_n_0;
  wire rxd_addr_cntr_en2_carry__0_i_5_n_0;
  wire rxd_addr_cntr_en2_carry__0_i_6_n_0;
  wire rxd_addr_cntr_en2_carry__0_i_7_n_0;
  wire rxd_addr_cntr_en2_carry__0_i_8_n_0;
  wire rxd_addr_cntr_en2_carry__0_n_1;
  wire rxd_addr_cntr_en2_carry__0_n_2;
  wire rxd_addr_cntr_en2_carry__0_n_3;
  wire rxd_addr_cntr_en2_carry_i_1_n_0;
  wire rxd_addr_cntr_en2_carry_i_2_n_0;
  wire rxd_addr_cntr_en2_carry_i_3_n_0;
  wire rxd_addr_cntr_en2_carry_i_4_n_0;
  wire rxd_addr_cntr_en2_carry_i_5_n_0;
  wire rxd_addr_cntr_en2_carry_i_6_n_0;
  wire rxd_addr_cntr_en2_carry_i_7_n_0;
  wire rxd_addr_cntr_en2_carry_i_8_n_0;
  wire rxd_addr_cntr_en2_carry_n_0;
  wire rxd_addr_cntr_en2_carry_n_1;
  wire rxd_addr_cntr_en2_carry_n_2;
  wire rxd_addr_cntr_en2_carry_n_3;
  wire [14:1]rxd_addr_cntr_en3;
  wire rxd_addr_cntr_en3_carry__0_i_1_n_0;
  wire rxd_addr_cntr_en3_carry__0_i_2_n_0;
  wire rxd_addr_cntr_en3_carry__0_i_3_n_0;
  wire rxd_addr_cntr_en3_carry__0_i_4_n_0;
  wire rxd_addr_cntr_en3_carry__0_n_0;
  wire rxd_addr_cntr_en3_carry__0_n_1;
  wire rxd_addr_cntr_en3_carry__0_n_2;
  wire rxd_addr_cntr_en3_carry__0_n_3;
  wire rxd_addr_cntr_en3_carry__1_i_1_n_0;
  wire rxd_addr_cntr_en3_carry__1_i_2_n_0;
  wire rxd_addr_cntr_en3_carry__1_i_3_n_0;
  wire rxd_addr_cntr_en3_carry__1_i_4_n_0;
  wire rxd_addr_cntr_en3_carry__1_n_0;
  wire rxd_addr_cntr_en3_carry__1_n_1;
  wire rxd_addr_cntr_en3_carry__1_n_2;
  wire rxd_addr_cntr_en3_carry__1_n_3;
  wire rxd_addr_cntr_en3_carry__2_i_1_n_0;
  wire rxd_addr_cntr_en3_carry__2_i_2_n_0;
  wire rxd_addr_cntr_en3_carry__2_n_1;
  wire rxd_addr_cntr_en3_carry__2_n_3;
  wire rxd_addr_cntr_en3_carry_i_1_n_0;
  wire rxd_addr_cntr_en3_carry_i_2_n_0;
  wire rxd_addr_cntr_en3_carry_i_3_n_0;
  wire rxd_addr_cntr_en3_carry_i_4_n_0;
  wire rxd_addr_cntr_en3_carry_n_0;
  wire rxd_addr_cntr_en3_carry_n_1;
  wire rxd_addr_cntr_en3_carry_n_2;
  wire rxd_addr_cntr_en3_carry_n_3;
  wire rxd_addr_cntr_load;
  (* RTL_KEEP = "yes" *) wire [3:0]rxd_axistream_current_state;
  wire rxd_axistream_next_state2;
  wire rxd_axistream_next_state2_carry__0_i_1_n_0;
  wire rxd_axistream_next_state2_carry__0_i_2_n_0;
  wire rxd_axistream_next_state2_carry__0_n_3;
  wire rxd_axistream_next_state2_carry_i_1_n_0;
  wire rxd_axistream_next_state2_carry_i_2_n_0;
  wire rxd_axistream_next_state2_carry_i_3_n_0;
  wire rxd_axistream_next_state2_carry_i_4_n_0;
  wire rxd_axistream_next_state2_carry_n_0;
  wire rxd_axistream_next_state2_carry_n_1;
  wire rxd_axistream_next_state2_carry_n_2;
  wire rxd_axistream_next_state2_carry_n_3;
  wire \rxd_mem_addr_cntr[4]_i_2_n_0 ;
  wire \rxd_mem_addr_cntr[5]_i_2_n_0 ;
  wire \rxd_mem_addr_cntr[8]_i_2_n_0 ;
  wire \rxd_mem_addr_cntr[9]_i_4_n_0 ;
  wire rxd_mem_last_read_out_ptr_cmb;
  wire rxd_mem_last_read_out_ptr_gray_d10;
  wire \rxd_mem_last_read_out_ptr_gray_d1[0]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[1]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[1]_i_2_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[2]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[2]_i_2_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[3]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[3]_i_2_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[4]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[4]_i_2_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[5]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[5]_i_2_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[6]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[6]_i_2_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[7]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[8]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[9]_i_3_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[9]_i_4_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[9]_i_5_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[9]_i_6_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[9]_i_7_n_0 ;
  wire [9:0]rxd_mem_last_read_out_ptr_reg;
  wire \rxd_mem_last_read_out_ptr_reg[0]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[1]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[2]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[3]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[4]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[5]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[6]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[7]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[8]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[9]_i_2_n_0 ;
  wire [9:9]rxd_mem_last_read_out_ptr_toconvertto_gray;
  wire rxd_mem_next_available4write_ptr_1_cmb;
  wire [9:0]rxd_mem_next_available4write_ptr_1_reg;
  wire \rxd_word_cnt[0]_i_1_n_0 ;
  wire \rxd_word_cnt[0]_i_4_n_0 ;
  wire \rxd_word_cnt[0]_i_5_n_0 ;
  wire \rxd_word_cnt[0]_i_6_n_0 ;
  wire \rxd_word_cnt[0]_i_7_n_0 ;
  wire \rxd_word_cnt[12]_i_2_n_0 ;
  wire \rxd_word_cnt[12]_i_3_n_0 ;
  wire \rxd_word_cnt[12]_i_4_n_0 ;
  wire \rxd_word_cnt[4]_i_2_n_0 ;
  wire \rxd_word_cnt[4]_i_3_n_0 ;
  wire \rxd_word_cnt[4]_i_4_n_0 ;
  wire \rxd_word_cnt[4]_i_5_n_0 ;
  wire \rxd_word_cnt[8]_i_2_n_0 ;
  wire \rxd_word_cnt[8]_i_3_n_0 ;
  wire \rxd_word_cnt[8]_i_4_n_0 ;
  wire \rxd_word_cnt[8]_i_5_n_0 ;
  wire [14:0]rxd_word_cnt_reg;
  wire \rxd_word_cnt_reg[0]_i_3_n_0 ;
  wire \rxd_word_cnt_reg[0]_i_3_n_1 ;
  wire \rxd_word_cnt_reg[0]_i_3_n_2 ;
  wire \rxd_word_cnt_reg[0]_i_3_n_3 ;
  wire \rxd_word_cnt_reg[0]_i_3_n_4 ;
  wire \rxd_word_cnt_reg[0]_i_3_n_5 ;
  wire \rxd_word_cnt_reg[0]_i_3_n_6 ;
  wire \rxd_word_cnt_reg[0]_i_3_n_7 ;
  wire \rxd_word_cnt_reg[12]_i_1_n_2 ;
  wire \rxd_word_cnt_reg[12]_i_1_n_3 ;
  wire \rxd_word_cnt_reg[12]_i_1_n_5 ;
  wire \rxd_word_cnt_reg[12]_i_1_n_6 ;
  wire \rxd_word_cnt_reg[12]_i_1_n_7 ;
  wire \rxd_word_cnt_reg[4]_i_1_n_0 ;
  wire \rxd_word_cnt_reg[4]_i_1_n_1 ;
  wire \rxd_word_cnt_reg[4]_i_1_n_2 ;
  wire \rxd_word_cnt_reg[4]_i_1_n_3 ;
  wire \rxd_word_cnt_reg[4]_i_1_n_4 ;
  wire \rxd_word_cnt_reg[4]_i_1_n_5 ;
  wire \rxd_word_cnt_reg[4]_i_1_n_6 ;
  wire \rxd_word_cnt_reg[4]_i_1_n_7 ;
  wire \rxd_word_cnt_reg[8]_i_1_n_0 ;
  wire \rxd_word_cnt_reg[8]_i_1_n_1 ;
  wire \rxd_word_cnt_reg[8]_i_1_n_2 ;
  wire \rxd_word_cnt_reg[8]_i_1_n_3 ;
  wire \rxd_word_cnt_reg[8]_i_1_n_4 ;
  wire \rxd_word_cnt_reg[8]_i_1_n_5 ;
  wire \rxd_word_cnt_reg[8]_i_1_n_6 ;
  wire \rxd_word_cnt_reg[8]_i_1_n_7 ;
  wire rxs2rxd_frame_done;
  (* RTL_KEEP = "yes" *) wire [4:0]rxs_axistream_current_state;
  wire rxs_axistream_next_state1;
  wire rxs_axistream_next_state10_out;
  wire rxs_axistream_next_state1_carry__0_i_1_n_0;
  wire rxs_axistream_next_state1_carry__0_i_2_n_0;
  wire rxs_axistream_next_state1_carry__0_i_3_n_0;
  wire rxs_axistream_next_state1_carry__0_i_4_n_0;
  wire rxs_axistream_next_state1_carry__0_n_0;
  wire rxs_axistream_next_state1_carry__0_n_1;
  wire rxs_axistream_next_state1_carry__0_n_2;
  wire rxs_axistream_next_state1_carry__0_n_3;
  wire rxs_axistream_next_state1_carry__1_i_1_n_0;
  wire rxs_axistream_next_state1_carry__1_i_2_n_0;
  wire rxs_axistream_next_state1_carry__1_i_3_n_0;
  wire rxs_axistream_next_state1_carry__1_i_4_n_0;
  wire rxs_axistream_next_state1_carry__1_n_1;
  wire rxs_axistream_next_state1_carry__1_n_2;
  wire rxs_axistream_next_state1_carry__1_n_3;
  wire rxs_axistream_next_state1_carry_i_1_n_0;
  wire rxs_axistream_next_state1_carry_i_2_n_0;
  wire rxs_axistream_next_state1_carry_i_3_n_0;
  wire rxs_axistream_next_state1_carry_i_4_n_0;
  wire rxs_axistream_next_state1_carry_n_0;
  wire rxs_axistream_next_state1_carry_n_1;
  wire rxs_axistream_next_state1_carry_n_2;
  wire rxs_axistream_next_state1_carry_n_3;
  wire \rxs_axistream_next_state1_inferred__0/i__carry__0_n_0 ;
  wire \rxs_axistream_next_state1_inferred__0/i__carry__0_n_1 ;
  wire \rxs_axistream_next_state1_inferred__0/i__carry__0_n_2 ;
  wire \rxs_axistream_next_state1_inferred__0/i__carry__0_n_3 ;
  wire \rxs_axistream_next_state1_inferred__0/i__carry__1_n_1 ;
  wire \rxs_axistream_next_state1_inferred__0/i__carry__1_n_2 ;
  wire \rxs_axistream_next_state1_inferred__0/i__carry__1_n_3 ;
  wire \rxs_axistream_next_state1_inferred__0/i__carry_n_0 ;
  wire \rxs_axistream_next_state1_inferred__0/i__carry_n_1 ;
  wire \rxs_axistream_next_state1_inferred__0/i__carry_n_2 ;
  wire \rxs_axistream_next_state1_inferred__0/i__carry_n_3 ;
  wire \rxs_axistream_next_state1_inferred__1/i__carry_n_1 ;
  wire \rxs_axistream_next_state1_inferred__1/i__carry_n_2 ;
  wire \rxs_axistream_next_state1_inferred__1/i__carry_n_3 ;
  wire [8:0]rxs_mem_last_read_out_ptr_cmb;
  wire [8:0]rxs_mem_last_read_out_ptr_plus_one;
  wire \rxs_mem_last_read_out_ptr_plus_one[0]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[1]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[2]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[2]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[2]_i_3_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[3]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[4]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[5]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[6]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[7]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[8]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[8]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[8]_i_3_n_0 ;
  wire [8:0]rxs_mem_last_read_out_ptr_reg;
  wire \rxs_mem_last_read_out_ptr_reg[1]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[2]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[3]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[3]_i_3_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[4]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[4]_i_3_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[5]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[5]_i_3_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[6]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[6]_i_3_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[7]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[8]_i_4_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[8]_i_5_n_0 ;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray0__0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_i_1_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_i_2_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_n_3;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_1_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_2_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_3_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_4_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_5_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_6_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_7_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_8_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_1;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_2;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_3;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_i_1_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_i_2_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_n_3;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_1_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_2_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_3_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_4_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_5_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_6_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_7_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_8_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_1;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_2;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_3;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[0]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_3_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_4_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_5_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[8] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8] ;
  wire rxs_mem_last_read_out_ptr_true_cmb;
  wire [8:0]rxs_mem_last_read_out_ptr_true_reg;
  wire \rxs_mem_last_read_out_ptr_true_reg[0]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_true_reg[1]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_true_reg[2]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_true_reg[3]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_true_reg[4]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_true_reg[5]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_true_reg[6]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_true_reg[7]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_true_reg[8]_i_2_n_0 ;
  wire rxs_mem_next_available4write_ptr_1_cmb;
  wire [8:0]rxs_mem_next_available4write_ptr_1_reg;
  wire rxs_mem_next_available4write_ptr_cmb;
  wire [8:0]rxs_mem_next_available4write_ptr_reg;
  wire [9:0]rxs_status_word_1;
  wire rxs_status_word_1_0;
  wire rxs_status_word_2;
  wire \rxs_status_word_2_reg_n_0_[0] ;
  wire \rxs_status_word_2_reg_n_0_[10] ;
  wire \rxs_status_word_2_reg_n_0_[11] ;
  wire \rxs_status_word_2_reg_n_0_[12] ;
  wire \rxs_status_word_2_reg_n_0_[13] ;
  wire \rxs_status_word_2_reg_n_0_[14] ;
  wire \rxs_status_word_2_reg_n_0_[15] ;
  wire \rxs_status_word_2_reg_n_0_[16] ;
  wire \rxs_status_word_2_reg_n_0_[17] ;
  wire \rxs_status_word_2_reg_n_0_[18] ;
  wire \rxs_status_word_2_reg_n_0_[19] ;
  wire \rxs_status_word_2_reg_n_0_[1] ;
  wire \rxs_status_word_2_reg_n_0_[20] ;
  wire \rxs_status_word_2_reg_n_0_[21] ;
  wire \rxs_status_word_2_reg_n_0_[22] ;
  wire \rxs_status_word_2_reg_n_0_[23] ;
  wire \rxs_status_word_2_reg_n_0_[24] ;
  wire \rxs_status_word_2_reg_n_0_[25] ;
  wire \rxs_status_word_2_reg_n_0_[26] ;
  wire \rxs_status_word_2_reg_n_0_[27] ;
  wire \rxs_status_word_2_reg_n_0_[28] ;
  wire \rxs_status_word_2_reg_n_0_[29] ;
  wire \rxs_status_word_2_reg_n_0_[2] ;
  wire \rxs_status_word_2_reg_n_0_[30] ;
  wire \rxs_status_word_2_reg_n_0_[31] ;
  wire \rxs_status_word_2_reg_n_0_[3] ;
  wire \rxs_status_word_2_reg_n_0_[4] ;
  wire \rxs_status_word_2_reg_n_0_[5] ;
  wire \rxs_status_word_2_reg_n_0_[6] ;
  wire \rxs_status_word_2_reg_n_0_[7] ;
  wire \rxs_status_word_2_reg_n_0_[8] ;
  wire \rxs_status_word_2_reg_n_0_[9] ;
  wire rxs_status_word_3;
  wire \rxs_status_word_3_reg_n_0_[0] ;
  wire \rxs_status_word_3_reg_n_0_[10] ;
  wire \rxs_status_word_3_reg_n_0_[11] ;
  wire \rxs_status_word_3_reg_n_0_[12] ;
  wire \rxs_status_word_3_reg_n_0_[13] ;
  wire \rxs_status_word_3_reg_n_0_[14] ;
  wire \rxs_status_word_3_reg_n_0_[15] ;
  wire \rxs_status_word_3_reg_n_0_[16] ;
  wire \rxs_status_word_3_reg_n_0_[17] ;
  wire \rxs_status_word_3_reg_n_0_[18] ;
  wire \rxs_status_word_3_reg_n_0_[19] ;
  wire \rxs_status_word_3_reg_n_0_[1] ;
  wire \rxs_status_word_3_reg_n_0_[20] ;
  wire \rxs_status_word_3_reg_n_0_[21] ;
  wire \rxs_status_word_3_reg_n_0_[22] ;
  wire \rxs_status_word_3_reg_n_0_[23] ;
  wire \rxs_status_word_3_reg_n_0_[24] ;
  wire \rxs_status_word_3_reg_n_0_[25] ;
  wire \rxs_status_word_3_reg_n_0_[26] ;
  wire \rxs_status_word_3_reg_n_0_[27] ;
  wire \rxs_status_word_3_reg_n_0_[28] ;
  wire \rxs_status_word_3_reg_n_0_[29] ;
  wire \rxs_status_word_3_reg_n_0_[2] ;
  wire \rxs_status_word_3_reg_n_0_[30] ;
  wire \rxs_status_word_3_reg_n_0_[31] ;
  wire \rxs_status_word_3_reg_n_0_[3] ;
  wire \rxs_status_word_3_reg_n_0_[4] ;
  wire \rxs_status_word_3_reg_n_0_[5] ;
  wire \rxs_status_word_3_reg_n_0_[6] ;
  wire \rxs_status_word_3_reg_n_0_[7] ;
  wire \rxs_status_word_3_reg_n_0_[8] ;
  wire \rxs_status_word_3_reg_n_0_[9] ;
  wire rxs_status_word_4;
  wire \rxs_status_word_4_reg_n_0_[0] ;
  wire \rxs_status_word_4_reg_n_0_[10] ;
  wire \rxs_status_word_4_reg_n_0_[11] ;
  wire \rxs_status_word_4_reg_n_0_[12] ;
  wire \rxs_status_word_4_reg_n_0_[13] ;
  wire \rxs_status_word_4_reg_n_0_[14] ;
  wire \rxs_status_word_4_reg_n_0_[15] ;
  wire \rxs_status_word_4_reg_n_0_[16] ;
  wire \rxs_status_word_4_reg_n_0_[17] ;
  wire \rxs_status_word_4_reg_n_0_[18] ;
  wire \rxs_status_word_4_reg_n_0_[19] ;
  wire \rxs_status_word_4_reg_n_0_[1] ;
  wire \rxs_status_word_4_reg_n_0_[20] ;
  wire \rxs_status_word_4_reg_n_0_[21] ;
  wire \rxs_status_word_4_reg_n_0_[22] ;
  wire \rxs_status_word_4_reg_n_0_[23] ;
  wire \rxs_status_word_4_reg_n_0_[24] ;
  wire \rxs_status_word_4_reg_n_0_[25] ;
  wire \rxs_status_word_4_reg_n_0_[26] ;
  wire \rxs_status_word_4_reg_n_0_[27] ;
  wire \rxs_status_word_4_reg_n_0_[28] ;
  wire \rxs_status_word_4_reg_n_0_[29] ;
  wire \rxs_status_word_4_reg_n_0_[2] ;
  wire \rxs_status_word_4_reg_n_0_[30] ;
  wire \rxs_status_word_4_reg_n_0_[31] ;
  wire \rxs_status_word_4_reg_n_0_[3] ;
  wire \rxs_status_word_4_reg_n_0_[4] ;
  wire \rxs_status_word_4_reg_n_0_[5] ;
  wire \rxs_status_word_4_reg_n_0_[6] ;
  wire \rxs_status_word_4_reg_n_0_[7] ;
  wire \rxs_status_word_4_reg_n_0_[8] ;
  wire \rxs_status_word_4_reg_n_0_[9] ;
  wire rxs_status_word_5;
  wire \rxs_status_word_5_reg_n_0_[0] ;
  wire \rxs_status_word_5_reg_n_0_[10] ;
  wire \rxs_status_word_5_reg_n_0_[11] ;
  wire \rxs_status_word_5_reg_n_0_[12] ;
  wire \rxs_status_word_5_reg_n_0_[13] ;
  wire \rxs_status_word_5_reg_n_0_[14] ;
  wire \rxs_status_word_5_reg_n_0_[15] ;
  wire \rxs_status_word_5_reg_n_0_[16] ;
  wire \rxs_status_word_5_reg_n_0_[17] ;
  wire \rxs_status_word_5_reg_n_0_[18] ;
  wire \rxs_status_word_5_reg_n_0_[19] ;
  wire \rxs_status_word_5_reg_n_0_[1] ;
  wire \rxs_status_word_5_reg_n_0_[20] ;
  wire \rxs_status_word_5_reg_n_0_[21] ;
  wire \rxs_status_word_5_reg_n_0_[22] ;
  wire \rxs_status_word_5_reg_n_0_[23] ;
  wire \rxs_status_word_5_reg_n_0_[24] ;
  wire \rxs_status_word_5_reg_n_0_[25] ;
  wire \rxs_status_word_5_reg_n_0_[26] ;
  wire \rxs_status_word_5_reg_n_0_[27] ;
  wire \rxs_status_word_5_reg_n_0_[28] ;
  wire \rxs_status_word_5_reg_n_0_[29] ;
  wire \rxs_status_word_5_reg_n_0_[2] ;
  wire \rxs_status_word_5_reg_n_0_[30] ;
  wire \rxs_status_word_5_reg_n_0_[31] ;
  wire \rxs_status_word_5_reg_n_0_[3] ;
  wire \rxs_status_word_5_reg_n_0_[4] ;
  wire \rxs_status_word_5_reg_n_0_[5] ;
  wire \rxs_status_word_5_reg_n_0_[6] ;
  wire \rxs_status_word_5_reg_n_0_[7] ;
  wire \rxs_status_word_5_reg_n_0_[8] ;
  wire \rxs_status_word_5_reg_n_0_[9] ;
  wire rxs_status_word_6;
  wire \rxs_status_word_6_reg_n_0_[0] ;
  wire \rxs_status_word_6_reg_n_0_[10] ;
  wire \rxs_status_word_6_reg_n_0_[11] ;
  wire \rxs_status_word_6_reg_n_0_[12] ;
  wire \rxs_status_word_6_reg_n_0_[13] ;
  wire \rxs_status_word_6_reg_n_0_[14] ;
  wire \rxs_status_word_6_reg_n_0_[15] ;
  wire \rxs_status_word_6_reg_n_0_[16] ;
  wire \rxs_status_word_6_reg_n_0_[17] ;
  wire \rxs_status_word_6_reg_n_0_[18] ;
  wire \rxs_status_word_6_reg_n_0_[19] ;
  wire \rxs_status_word_6_reg_n_0_[1] ;
  wire \rxs_status_word_6_reg_n_0_[20] ;
  wire \rxs_status_word_6_reg_n_0_[21] ;
  wire \rxs_status_word_6_reg_n_0_[22] ;
  wire \rxs_status_word_6_reg_n_0_[23] ;
  wire \rxs_status_word_6_reg_n_0_[24] ;
  wire \rxs_status_word_6_reg_n_0_[25] ;
  wire \rxs_status_word_6_reg_n_0_[26] ;
  wire \rxs_status_word_6_reg_n_0_[27] ;
  wire \rxs_status_word_6_reg_n_0_[28] ;
  wire \rxs_status_word_6_reg_n_0_[29] ;
  wire \rxs_status_word_6_reg_n_0_[2] ;
  wire \rxs_status_word_6_reg_n_0_[30] ;
  wire \rxs_status_word_6_reg_n_0_[31] ;
  wire \rxs_status_word_6_reg_n_0_[3] ;
  wire \rxs_status_word_6_reg_n_0_[4] ;
  wire \rxs_status_word_6_reg_n_0_[5] ;
  wire \rxs_status_word_6_reg_n_0_[6] ;
  wire \rxs_status_word_6_reg_n_0_[7] ;
  wire \rxs_status_word_6_reg_n_0_[8] ;
  wire \rxs_status_word_6_reg_n_0_[9] ;
  wire [0:0]sync_rst1_reg;
  wire [3:0]\NLW_frame_length_words_reg[14]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_frame_length_words_reg[14]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_rxd_addr_cntr_en2_carry_O_UNCONNECTED;
  wire [3:0]NLW_rxd_addr_cntr_en2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_rxd_addr_cntr_en3_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_rxd_addr_cntr_en3_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_rxd_axistream_next_state2_carry_O_UNCONNECTED;
  wire [3:2]NLW_rxd_axistream_next_state2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rxd_axistream_next_state2_carry__0_O_UNCONNECTED;
  wire [3:2]\NLW_rxd_word_cnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_rxd_word_cnt_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_rxs_axistream_next_state1_carry_O_UNCONNECTED;
  wire [3:0]NLW_rxs_axistream_next_state1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_rxs_axistream_next_state1_carry__1_O_UNCONNECTED;
  wire [3:0]\NLW_rxs_axistream_next_state1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_rxs_axistream_next_state1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_rxs_axistream_next_state1_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:3]\NLW_rxs_axistream_next_state1_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxs_axistream_next_state1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_O_UNCONNECTED;
  wire [3:1]NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_O_UNCONNECTED;
  wire [3:1]NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[0]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[0]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[0] ),
        .I3(\rxs_status_word_6_reg_n_0_[0] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[0]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[0] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[0] ),
        .I4(\rxs_status_word_4_reg_n_0_[0] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[0]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[10]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[10]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[10] ),
        .I3(\rxs_status_word_6_reg_n_0_[10] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[10]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[10] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[10] ),
        .I4(\rxs_status_word_4_reg_n_0_[10] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[10]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[11]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[11]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[11] ),
        .I3(\rxs_status_word_6_reg_n_0_[11] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[11]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[11] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[11] ),
        .I4(\rxs_status_word_4_reg_n_0_[11] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[11]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[12]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[12]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[12] ),
        .I3(\rxs_status_word_6_reg_n_0_[12] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[12]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[12] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[12] ),
        .I4(\rxs_status_word_4_reg_n_0_[12] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[12]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[13]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[13]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[13] ),
        .I3(\rxs_status_word_6_reg_n_0_[13] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[13]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[13] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[13] ),
        .I4(\rxs_status_word_4_reg_n_0_[13] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[13]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[14]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[14]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[14] ),
        .I3(\rxs_status_word_6_reg_n_0_[14] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[14]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[14] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[14] ),
        .I4(\rxs_status_word_4_reg_n_0_[14] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[14]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[15]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[15]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[15] ),
        .I3(\rxs_status_word_6_reg_n_0_[15] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[15]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[15] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[15] ),
        .I4(\rxs_status_word_4_reg_n_0_[15] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[15]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[16]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[16]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[16] ),
        .I3(\rxs_status_word_6_reg_n_0_[16] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[16]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[16] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[16] ),
        .I4(\rxs_status_word_4_reg_n_0_[16] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[16]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[17]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[17]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[17] ),
        .I3(\rxs_status_word_6_reg_n_0_[17] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[17]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[17] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[17] ),
        .I4(\rxs_status_word_4_reg_n_0_[17] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[17]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[18]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[18]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[18] ),
        .I3(\rxs_status_word_6_reg_n_0_[18] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[18]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[18] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[18] ),
        .I4(\rxs_status_word_4_reg_n_0_[18] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[18]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[19]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[19]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[19] ),
        .I3(\rxs_status_word_6_reg_n_0_[19] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[19]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[19] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[19] ),
        .I4(\rxs_status_word_4_reg_n_0_[19] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[19]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[1]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[1]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[1] ),
        .I3(\rxs_status_word_6_reg_n_0_[1] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[1]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[1] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[1] ),
        .I4(\rxs_status_word_4_reg_n_0_[1] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[1]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[20]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[20]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[20] ),
        .I3(\rxs_status_word_6_reg_n_0_[20] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[20]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[20] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[20] ),
        .I4(\rxs_status_word_4_reg_n_0_[20] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[20]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[21]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[21]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[21] ),
        .I3(\rxs_status_word_6_reg_n_0_[21] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[21]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[21] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[21] ),
        .I4(\rxs_status_word_4_reg_n_0_[21] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[21]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[22]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[22]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[22] ),
        .I3(\rxs_status_word_6_reg_n_0_[22] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[22]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[22] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[22] ),
        .I4(\rxs_status_word_4_reg_n_0_[22] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[22]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[23]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[23]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[23] ),
        .I3(\rxs_status_word_6_reg_n_0_[23] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[23]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[23] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[23] ),
        .I4(\rxs_status_word_4_reg_n_0_[23] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[23]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[24]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[24]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[24] ),
        .I3(\rxs_status_word_6_reg_n_0_[24] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[24]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[24] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[24] ),
        .I4(\rxs_status_word_4_reg_n_0_[24] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[24]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[25]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[25]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[25] ),
        .I3(\rxs_status_word_6_reg_n_0_[25] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[25]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[25] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[25] ),
        .I4(\rxs_status_word_4_reg_n_0_[25] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[25]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[26]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[26]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[26] ),
        .I3(\rxs_status_word_6_reg_n_0_[26] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[26]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[26] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[26] ),
        .I4(\rxs_status_word_4_reg_n_0_[26] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[26]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[27]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[27]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[27] ),
        .I3(\rxs_status_word_6_reg_n_0_[27] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[27]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[27] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[27] ),
        .I4(\rxs_status_word_4_reg_n_0_[27] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[27]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \AXI_STR_RXS_DATA[28]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[28]_INST_0_i_1_n_0 ),
        .I1(AXI_STR_RXS_LAST),
        .I2(\rxs_status_word_6_reg_n_0_[28] ),
        .I3(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .I4(\AXI_STR_RXS_DATA[30]_INST_0_i_3_n_0 ),
        .I5(\rxs_status_word_5_reg_n_0_[28] ),
        .O(AXI_STR_RXS_DATA[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[28]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[28] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[28] ),
        .I4(\rxs_status_word_4_reg_n_0_[28] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[28]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[29]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[29]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[29] ),
        .I3(\rxs_status_word_6_reg_n_0_[29] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[29]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[29] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[29] ),
        .I4(\rxs_status_word_4_reg_n_0_[29] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[29]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[2]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[2]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[2] ),
        .I3(\rxs_status_word_6_reg_n_0_[2] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[2]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[2] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[2] ),
        .I4(\rxs_status_word_4_reg_n_0_[2] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \AXI_STR_RXS_DATA[30]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[30]_INST_0_i_1_n_0 ),
        .I1(AXI_STR_RXS_LAST),
        .I2(\rxs_status_word_6_reg_n_0_[30] ),
        .I3(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .I4(\AXI_STR_RXS_DATA[30]_INST_0_i_3_n_0 ),
        .I5(\rxs_status_word_5_reg_n_0_[30] ),
        .O(AXI_STR_RXS_DATA[30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[30]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[30] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[30] ),
        .I4(\rxs_status_word_4_reg_n_0_[30] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[30]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \AXI_STR_RXS_DATA[30]_INST_0_i_2 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \AXI_STR_RXS_DATA[30]_INST_0_i_3 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[1]),
        .I3(rxs_axistream_current_state[0]),
        .O(\AXI_STR_RXS_DATA[30]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[31]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[31] ),
        .I3(\rxs_status_word_6_reg_n_0_[31] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[31]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[31] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[31] ),
        .I4(\rxs_status_word_4_reg_n_0_[31] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[31]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \AXI_STR_RXS_DATA[31]_INST_0_i_2 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \AXI_STR_RXS_DATA[31]_INST_0_i_3 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \AXI_STR_RXS_DATA[31]_INST_0_i_4 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .O(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \AXI_STR_RXS_DATA[31]_INST_0_i_5 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .O(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[3]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[3]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[3] ),
        .I3(\rxs_status_word_6_reg_n_0_[3] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[3]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[3] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[3] ),
        .I4(\rxs_status_word_4_reg_n_0_[3] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[3]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[4]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[4]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[4] ),
        .I3(\rxs_status_word_6_reg_n_0_[4] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[4]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[4] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[4] ),
        .I4(\rxs_status_word_4_reg_n_0_[4] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[4]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[5]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[5]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[5] ),
        .I3(\rxs_status_word_6_reg_n_0_[5] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[5]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[5] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[5] ),
        .I4(\rxs_status_word_4_reg_n_0_[5] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[5]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[6]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[6]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[6] ),
        .I3(\rxs_status_word_6_reg_n_0_[6] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[6]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[6] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[6] ),
        .I4(\rxs_status_word_4_reg_n_0_[6] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[6]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[7]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[7]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[7] ),
        .I3(\rxs_status_word_6_reg_n_0_[7] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[7]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[7] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[7] ),
        .I4(\rxs_status_word_4_reg_n_0_[7] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[7]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[8]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[8]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[8] ),
        .I3(\rxs_status_word_6_reg_n_0_[8] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[8]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[8] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[8] ),
        .I4(\rxs_status_word_4_reg_n_0_[8] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[8]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[9]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[9]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[9] ),
        .I3(\rxs_status_word_6_reg_n_0_[9] ),
        .I4(AXI_STR_RXS_LAST),
        .O(AXI_STR_RXS_DATA[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[9]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[9] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[9] ),
        .I4(\rxs_status_word_4_reg_n_0_[9] ),
        .I5(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .O(\AXI_STR_RXS_DATA[9]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    AXI_STR_RXS_LAST_INST_0
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[2]),
        .I4(rxs_axistream_current_state[4]),
        .O(AXI_STR_RXS_LAST));
  LUT5 #(
    .INIT(32'h0A080828)) 
    AXI_STR_RXS_VALID_INST_0
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(AXI_STR_RXS_VALID));
  LUT6 #(
    .INIT(64'hEAEEEAEAEAEAEAEA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_20_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_plus_one[8]),
        .I2(rxs_status_word_5),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(rxs_axistream_current_state[2]),
        .O(ADDRBWRADDR[8]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_10 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[2]),
        .I5(rxs_mem_last_read_out_ptr_reg[7]),
        .O(axi_str_rxs_dpmem_wr_data[7]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_11 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[2]),
        .I5(rxs_mem_last_read_out_ptr_reg[6]),
        .O(axi_str_rxs_dpmem_wr_data[6]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_12 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[2]),
        .I5(rxs_mem_last_read_out_ptr_reg[5]),
        .O(axi_str_rxs_dpmem_wr_data[5]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_13 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[2]),
        .I5(rxs_mem_last_read_out_ptr_reg[4]),
        .O(axi_str_rxs_dpmem_wr_data[4]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_14 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[2]),
        .I5(rxs_mem_last_read_out_ptr_reg[3]),
        .O(axi_str_rxs_dpmem_wr_data[3]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_15 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[2]),
        .I5(rxs_mem_last_read_out_ptr_reg[2]),
        .O(axi_str_rxs_dpmem_wr_data[2]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_16 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[2]),
        .I5(rxs_mem_last_read_out_ptr_reg[1]),
        .O(axi_str_rxs_dpmem_wr_data[1]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_17 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[2]),
        .I5(rxs_mem_last_read_out_ptr_reg[0]),
        .O(axi_str_rxs_dpmem_wr_data[0]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_18 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[2]),
        .I5(rxs_mem_last_read_out_ptr_reg[8]),
        .O(axi_str_rxs_dpmem_wr_data[8]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_19 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'hEAEEEAEAEAEAEAEA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_21_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_plus_one[7]),
        .I2(rxs_status_word_5),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(rxs_axistream_current_state[2]),
        .O(ADDRBWRADDR[7]));
  LUT6 #(
    .INIT(64'hBA00BF00AA00AA00)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_20 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0 ),
        .I1(\rxs_axistream_next_state1_inferred__1/i__carry_n_1 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ),
        .I3(rxs_mem_last_read_out_ptr_reg[8]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hBA00BF00AA00AA00)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_21 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0 ),
        .I1(\rxs_axistream_next_state1_inferred__1/i__carry_n_1 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ),
        .I3(rxs_mem_last_read_out_ptr_reg[7]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hBA00BF00AA00AA00)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0 ),
        .I1(\rxs_axistream_next_state1_inferred__1/i__carry_n_1 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ),
        .I3(rxs_mem_last_read_out_ptr_reg[6]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hBA00BF00AA00AA00)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0 ),
        .I1(\rxs_axistream_next_state1_inferred__1/i__carry_n_1 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ),
        .I3(rxs_mem_last_read_out_ptr_reg[5]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hBA00BF00AA00AA00)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_24 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0 ),
        .I1(\rxs_axistream_next_state1_inferred__1/i__carry_n_1 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ),
        .I3(rxs_mem_last_read_out_ptr_reg[4]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hBA00BF00AA00AA00)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_25 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0 ),
        .I1(\rxs_axistream_next_state1_inferred__1/i__carry_n_1 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ),
        .I3(rxs_mem_last_read_out_ptr_reg[3]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hBA00BF00AA00AA00)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_26 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0 ),
        .I1(\rxs_axistream_next_state1_inferred__1/i__carry_n_1 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ),
        .I3(rxs_mem_last_read_out_ptr_reg[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h4A404A40FF404A40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_27 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_mem_last_read_out_ptr_plus_one[1]),
        .I2(rxs_axistream_current_state[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_40_n_0 ),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_41_n_0 ),
        .I5(rxs_axistream_current_state[3]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h4070000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_28 
       (.I0(\rxs_axistream_next_state1_inferred__1/i__carry_n_1 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_reg[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0 ),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_35_n_0 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_42_n_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEAEAEAEAEA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_plus_one[6]),
        .I2(rxs_status_word_5),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(rxs_axistream_current_state[2]),
        .O(ADDRBWRADDR[6]));
  LUT4 #(
    .INIT(16'h0008)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_30 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[0]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51015001)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_31 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[1]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_mem_last_read_out_ptr_plus_one[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_43_n_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0088FF88F0880088)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_32 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_41_n_0 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_40_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_plus_one[0]),
        .I3(rxs_axistream_current_state[2]),
        .I4(rxs_axistream_current_state[3]),
        .I5(rxs_axistream_current_state[4]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h40404C43)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_33 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[0]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[2]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20203320)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_34 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_44_n_0 ),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_mem_last_read_out_ptr_plus_one[0]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_45_n_0 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_46_n_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_35 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[2]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_36 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[1]),
        .I3(rxs_axistream_current_state[0]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37 
       (.I0(rxs_mem_last_read_out_ptr_true_reg[5]),
        .I1(rxs_mem_last_read_out_ptr_true_reg[6]),
        .I2(rxs_mem_last_read_out_ptr_true_reg[7]),
        .I3(rxs_mem_last_read_out_ptr_true_reg[8]),
        .I4(i__carry_i_7_n_0),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47_n_0 ),
        .I1(rxs_mem_next_available4write_ptr_reg[5]),
        .I2(rxs_mem_next_available4write_ptr_reg[6]),
        .I3(rxs_mem_next_available4write_ptr_reg[7]),
        .I4(rxs_mem_next_available4write_ptr_reg[8]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEAEAEAEAEA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_plus_one[5]),
        .I2(rxs_status_word_5),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(rxs_axistream_current_state[2]),
        .O(ADDRBWRADDR[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_40 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_41 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_48_n_0 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_49_n_0 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_50_n_0 ),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_51_n_0 ),
        .I4(\rxs_mem_last_read_out_ptr_reg[8]_i_4_n_0 ),
        .I5(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_42 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_43 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_next_state10_out),
        .I3(rxs_axistream_current_state[3]),
        .I4(rxs_axistream_current_state[2]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h000004C4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_44 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_reg[0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ),
        .I3(\rxs_axistream_next_state1_inferred__1/i__carry_n_1 ),
        .I4(rxs_axistream_current_state[0]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_44_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_45 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_46 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_52_n_0 ),
        .I1(rxs_axistream_next_state1),
        .I2(rxs_axistream_current_state[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_53_n_0 ),
        .I4(rxs_mem_last_read_out_ptr_reg[0]),
        .I5(rxs_axistream_current_state[0]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47 
       (.I0(rxs_mem_next_available4write_ptr_reg[4]),
        .I1(rxs_mem_next_available4write_ptr_reg[3]),
        .I2(rxs_mem_next_available4write_ptr_reg[0]),
        .I3(rxs_mem_next_available4write_ptr_reg[2]),
        .I4(rxs_mem_next_available4write_ptr_reg[1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_48 
       (.I0(p_0_in0_in[12]),
        .I1(p_0_in0_in[13]),
        .I2(p_0_in0_in[11]),
        .I3(p_0_in0_in[10]),
        .I4(p_0_in0_in[2]),
        .I5(p_0_in0_in[1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_49 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_54_n_0 ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[33] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[34] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[35] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[15] ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_55_n_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEAEAEAEAEA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_24_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_plus_one[4]),
        .I2(rxs_status_word_5),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(rxs_axistream_current_state[2]),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'hFE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_50 
       (.I0(p_0_in0_in[6]),
        .I1(p_0_in0_in[7]),
        .I2(p_0_in0_in[8]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_51 
       (.I0(p_0_in0_in[5]),
        .I1(p_0_in0_in[4]),
        .I2(p_0_in0_in[3]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[11] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[10] ),
        .I5(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_52 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_52_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_53 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_54 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[14] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[13] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[12] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[0]),
        .I5(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[32] ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_55 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEAEAEAEAEA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_25_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_plus_one[3]),
        .I2(rxs_status_word_5),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(rxs_axistream_current_state[2]),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'hEAEEEAEAEAEAEAEA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_26_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_plus_one[2]),
        .I2(rxs_status_word_5),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(rxs_axistream_current_state[2]),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_8 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_27_n_0 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_28_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_reg[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0 ),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_30_n_0 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_31_n_0 ),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_9 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_32_n_0 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_33_n_0 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_34_n_0 ),
        .I3(rxs_axistream_current_state[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_35_n_0 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_36_n_0 ),
        .O(ADDRBWRADDR[0]));
  bd_929b_eth_buf_0_basic_sfifo_fg ELASTIC_FIFO
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .\AXI_STR_RXD_KEEP[3] (\AXI_STR_RXD_KEEP[3] ),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .CO(rxd_addr_cntr_en2),
        .D({ELASTIC_FIFO_n_6,ELASTIC_FIFO_n_7,ELASTIC_FIFO_n_8}),
        .DI(DI),
        .E(rxd_mem_last_read_out_ptr_gray_d10),
        .\FSM_sequential_rxd_axistream_current_state_reg[2] (\FSM_sequential_rxd_axistream_current_state[0]_i_3_n_0 ),
        .\FSM_sequential_rxd_axistream_current_state_reg[3] (rxd_axistream_current_state),
        .\FSM_sequential_rxs_axistream_current_state_reg[4] (rxs_axistream_current_state),
        .RD_EN(RD_EN),
        .out(out),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .\rxd_mem_addr_cntr_reg[0] (ELASTIC_FIFO_n_3),
        .\rxd_mem_last_read_out_ptr_reg_reg[0] (rxd_mem_last_read_out_ptr_cmb),
        .\rxd_word_cnt_reg[12] (rxd_axistream_next_state2),
        .rxs2rxd_frame_done(rxs2rxd_frame_done));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFEFFF)) 
    \FSM_sequential_rxd_axistream_current_state[0]_i_3 
       (.I0(rxd_axistream_current_state[2]),
        .I1(rxd2rxs_frame_done),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[2]),
        .I5(rxs_axistream_current_state[1]),
        .O(\FSM_sequential_rxd_axistream_current_state[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \FSM_sequential_rxd_axistream_current_state[2]_i_2 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(rxs2rxd_frame_done));
  LUT4 #(
    .INIT(16'h2000)) 
    \FSM_sequential_rxd_axistream_current_state[3]_i_2 
       (.I0(rxd_axistream_current_state[2]),
        .I1(rxd_axistream_current_state[3]),
        .I2(rxd_axistream_current_state[0]),
        .I3(rxd_axistream_current_state[1]),
        .O(\FSM_sequential_rxd_axistream_current_state[3]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rxd_axistream_current_state_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(ELASTIC_FIFO_n_8),
        .Q(rxd_axistream_current_state[0]),
        .R(sync_rst1_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rxd_axistream_current_state_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(ELASTIC_FIFO_n_7),
        .Q(rxd_axistream_current_state[1]),
        .R(sync_rst1_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rxd_axistream_current_state_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(ELASTIC_FIFO_n_6),
        .Q(rxd_axistream_current_state[2]),
        .R(sync_rst1_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rxd_axistream_current_state_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_rxd_axistream_current_state[3]_i_2_n_0 ),
        .Q(rxd_axistream_current_state[3]),
        .R(sync_rst1_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEFFAEAE)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_1 
       (.I0(\FSM_sequential_rxs_axistream_current_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_rxs_axistream_current_state[1]_i_2_n_0 ),
        .I2(rxs_axistream_current_state[0]),
        .I3(AXI_STR_RXS_READY),
        .I4(\AXI_STR_RXS_DATA[30]_INST_0_i_3_n_0 ),
        .I5(\FSM_sequential_rxs_axistream_current_state[0]_i_3_n_0 ),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF88FFF8FF88)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_2 
       (.I0(\FSM_sequential_rxs_axistream_current_state[0]_i_4_n_0 ),
        .I1(AXI_STR_RXS_READY),
        .I2(\FSM_sequential_rxs_axistream_current_state[3]_i_3_n_0 ),
        .I3(\FSM_sequential_rxs_axistream_current_state[0]_i_5_n_0 ),
        .I4(\FSM_sequential_rxs_axistream_current_state[0]_i_6_n_0 ),
        .I5(\FSM_sequential_rxs_axistream_current_state[0]_i_7_n_0 ),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_3 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[1]),
        .I3(rxs_axistream_current_state[0]),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_4 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[1]),
        .I3(rxs_axistream_current_state[0]),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h02020000FF020000)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_5 
       (.I0(\FSM_sequential_rxs_axistream_current_state[0]_i_8_n_0 ),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxd2rxs_frame_done),
        .I3(\FSM_sequential_rxs_axistream_current_state[0]_i_9_n_0 ),
        .I4(rxs_axistream_current_state[0]),
        .I5(AXI_STR_RXS_READY),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_6 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[2]),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_7 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_8 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_9 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[2]),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF20FF2C)) 
    \FSM_sequential_rxs_axistream_current_state[1]_i_1 
       (.I0(\FSM_sequential_rxs_axistream_current_state[1]_i_2_n_0 ),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[0]),
        .I3(\FSM_sequential_rxs_axistream_current_state[1]_i_3_n_0 ),
        .I4(rxs_axistream_current_state[2]),
        .I5(\FSM_sequential_rxs_axistream_current_state[1]_i_4_n_0 ),
        .O(\FSM_sequential_rxs_axistream_current_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CBC0CBF)) 
    \FSM_sequential_rxs_axistream_current_state[1]_i_2 
       (.I0(AXI_STR_RXS_READY),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[3]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_41_n_0 ),
        .O(\FSM_sequential_rxs_axistream_current_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0050005300000000)) 
    \FSM_sequential_rxs_axistream_current_state[1]_i_3 
       (.I0(AXI_STR_RXS_READY),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[3]),
        .I4(rxs_axistream_next_state10_out),
        .I5(rxs_axistream_current_state[1]),
        .O(\FSM_sequential_rxs_axistream_current_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF06408E40)) 
    \FSM_sequential_rxs_axistream_current_state[1]_i_4 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[0]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[2]),
        .I5(\FSM_sequential_rxs_axistream_current_state[1]_i_5_n_0 ),
        .O(\FSM_sequential_rxs_axistream_current_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0400040000F00000)) 
    \FSM_sequential_rxs_axistream_current_state[1]_i_5 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxd2rxs_frame_done),
        .I2(rxs_axistream_current_state[1]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_next_state1),
        .I5(rxs_axistream_current_state[3]),
        .O(\FSM_sequential_rxs_axistream_current_state[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \FSM_sequential_rxs_axistream_current_state[1]_i_6 
       (.I0(rxd_axistream_current_state[3]),
        .I1(rxd_axistream_current_state[0]),
        .I2(rxd_axistream_current_state[2]),
        .I3(rxd_axistream_current_state[1]),
        .O(rxd2rxs_frame_done));
  LUT6 #(
    .INIT(64'h3F00003E3F000C32)) 
    \FSM_sequential_rxs_axistream_current_state[2]_i_1 
       (.I0(rxs_axistream_next_state10_out),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[2]),
        .I4(\FSM_sequential_rxs_axistream_current_state[2]_i_2_n_0 ),
        .I5(AXI_STR_RXS_READY),
        .O(\FSM_sequential_rxs_axistream_current_state[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_rxs_axistream_current_state[2]_i_2 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .O(\FSM_sequential_rxs_axistream_current_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAABEAAAFAAFFAA)) 
    \FSM_sequential_rxs_axistream_current_state[3]_i_1 
       (.I0(\FSM_sequential_rxs_axistream_current_state[3]_i_2_n_0 ),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[3]),
        .I4(rxs_axistream_current_state[4]),
        .I5(rxs_axistream_current_state[1]),
        .O(\FSM_sequential_rxs_axistream_current_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF08FFFF08080808)) 
    \FSM_sequential_rxs_axistream_current_state[3]_i_2 
       (.I0(\FSM_sequential_rxs_axistream_current_state[3]_i_3_n_0 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_35_n_0 ),
        .I2(rxs_axistream_current_state[0]),
        .I3(AXI_STR_RXS_READY),
        .I4(rxs_axistream_current_state[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_36_n_0 ),
        .O(\FSM_sequential_rxs_axistream_current_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0000FFFEFFFF)) 
    \FSM_sequential_rxs_axistream_current_state[3]_i_3 
       (.I0(\FSM_sequential_rxs_axistream_current_state[3]_i_4_n_0 ),
        .I1(rxs_mem_next_available4write_ptr_reg[4]),
        .I2(rxs_mem_next_available4write_ptr_reg[6]),
        .I3(rxs_mem_next_available4write_ptr_reg[0]),
        .I4(\FSM_sequential_rxs_axistream_current_state[3]_i_5_n_0 ),
        .I5(\rxs_axistream_next_state1_inferred__1/i__carry_n_1 ),
        .O(\FSM_sequential_rxs_axistream_current_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \FSM_sequential_rxs_axistream_current_state[3]_i_4 
       (.I0(rxs_mem_next_available4write_ptr_reg[2]),
        .I1(rxs_mem_next_available4write_ptr_reg[8]),
        .I2(rxs_mem_next_available4write_ptr_reg[1]),
        .I3(rxs_mem_next_available4write_ptr_reg[7]),
        .I4(rxs_mem_next_available4write_ptr_reg[3]),
        .I5(rxs_mem_next_available4write_ptr_reg[5]),
        .O(\FSM_sequential_rxs_axistream_current_state[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \FSM_sequential_rxs_axistream_current_state[3]_i_5 
       (.I0(rxs_mem_last_read_out_ptr_true_reg[8]),
        .I1(rxs_mem_last_read_out_ptr_true_reg[6]),
        .I2(i__carry_i_7_n_0),
        .I3(rxs_mem_last_read_out_ptr_true_reg[5]),
        .I4(rxs_mem_last_read_out_ptr_true_reg[7]),
        .O(\FSM_sequential_rxs_axistream_current_state[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h07FF8000)) 
    \FSM_sequential_rxs_axistream_current_state[4]_i_2 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[3]),
        .I4(rxs_axistream_current_state[4]),
        .O(\FSM_sequential_rxs_axistream_current_state[4]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rxs_axistream_current_state_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_rxs_axistream_current_state[0]_i_1_n_0 ),
        .Q(rxs_axistream_current_state[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rxs_axistream_current_state_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_rxs_axistream_current_state[1]_i_1_n_0 ),
        .Q(rxs_axistream_current_state[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rxs_axistream_current_state_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_rxs_axistream_current_state[2]_i_1_n_0 ),
        .Q(rxs_axistream_current_state[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rxs_axistream_current_state_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_rxs_axistream_current_state[3]_i_1_n_0 ),
        .Q(rxs_axistream_current_state[3]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rxs_axistream_current_state_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_rxs_axistream_current_state[4]_i_2_n_0 ),
        .Q(rxs_axistream_current_state[4]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[10] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[10] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[11] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[11] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[12] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[12] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[13] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[13] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[14] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[14] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[15] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[15] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[16] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[17] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[18] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[19] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[20] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[21] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[22] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[23] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[24] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[25] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[26] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[27] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[28] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[29] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[30] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[31] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[32] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[32] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[33] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[33] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[34] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[34] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[35] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[35] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \frame_length_words[0]_i_1 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(p_0_in0_in[0]),
        .O(\frame_length_words[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[10]_i_1 
       (.I0(frame_length_words0[10]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[10]),
        .O(\frame_length_words[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[11]_i_1 
       (.I0(frame_length_words0[11]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[11]),
        .O(\frame_length_words[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[12]_i_1 
       (.I0(frame_length_words0[12]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[12]),
        .O(\frame_length_words[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_words[12]_i_3 
       (.I0(p_0_in0_in[12]),
        .O(\frame_length_words[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_words[12]_i_4 
       (.I0(p_0_in0_in[11]),
        .O(\frame_length_words[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_words[12]_i_5 
       (.I0(p_0_in0_in[10]),
        .O(\frame_length_words[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_words[12]_i_6 
       (.I0(p_0_in0_in[9]),
        .O(\frame_length_words[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[13]_i_1 
       (.I0(frame_length_words0[13]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[13]),
        .O(\frame_length_words[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \frame_length_words[14]_i_1 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(rxs_status_word_1_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \frame_length_words[14]_i_2 
       (.I0(frame_length_words0[14]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .O(\frame_length_words[14]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_words[14]_i_4 
       (.I0(p_0_in0_in[13]),
        .O(\frame_length_words[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[1]_i_1 
       (.I0(frame_length_words0[1]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[1]),
        .O(\frame_length_words[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[2]_i_1 
       (.I0(frame_length_words0[2]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[2]),
        .O(\frame_length_words[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[3]_i_1 
       (.I0(frame_length_words0[3]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[3]),
        .O(\frame_length_words[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[4]_i_1 
       (.I0(frame_length_words0[4]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[4]),
        .O(\frame_length_words[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_words[4]_i_3 
       (.I0(p_0_in0_in[4]),
        .O(\frame_length_words[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_words[4]_i_4 
       (.I0(p_0_in0_in[3]),
        .O(\frame_length_words[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_words[4]_i_5 
       (.I0(p_0_in0_in[2]),
        .O(\frame_length_words[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_words[4]_i_6 
       (.I0(p_0_in0_in[1]),
        .O(\frame_length_words[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[5]_i_1 
       (.I0(frame_length_words0[5]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[5]),
        .O(\frame_length_words[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[6]_i_1 
       (.I0(frame_length_words0[6]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[6]),
        .O(\frame_length_words[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[7]_i_1 
       (.I0(frame_length_words0[7]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[7]),
        .O(\frame_length_words[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[8]_i_1 
       (.I0(frame_length_words0[8]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[8]),
        .O(\frame_length_words[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_words[8]_i_3 
       (.I0(p_0_in0_in[8]),
        .O(\frame_length_words[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_words[8]_i_4 
       (.I0(p_0_in0_in[7]),
        .O(\frame_length_words[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_words[8]_i_5 
       (.I0(p_0_in0_in[6]),
        .O(\frame_length_words[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_words[8]_i_6 
       (.I0(p_0_in0_in[5]),
        .O(\frame_length_words[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[9]_i_1 
       (.I0(frame_length_words0[9]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[9]),
        .O(\frame_length_words[9]_i_1_n_0 ));
  FDRE \frame_length_words_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\frame_length_words[0]_i_1_n_0 ),
        .Q(frame_length_words[0]),
        .R(SR));
  FDRE \frame_length_words_reg[10] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\frame_length_words[10]_i_1_n_0 ),
        .Q(frame_length_words[10]),
        .R(SR));
  FDRE \frame_length_words_reg[11] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\frame_length_words[11]_i_1_n_0 ),
        .Q(frame_length_words[11]),
        .R(SR));
  FDRE \frame_length_words_reg[12] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\frame_length_words[12]_i_1_n_0 ),
        .Q(frame_length_words[12]),
        .R(SR));
  CARRY4 \frame_length_words_reg[12]_i_2 
       (.CI(\frame_length_words_reg[8]_i_2_n_0 ),
        .CO({\frame_length_words_reg[12]_i_2_n_0 ,\frame_length_words_reg[12]_i_2_n_1 ,\frame_length_words_reg[12]_i_2_n_2 ,\frame_length_words_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(frame_length_words0[12:9]),
        .S({\frame_length_words[12]_i_3_n_0 ,\frame_length_words[12]_i_4_n_0 ,\frame_length_words[12]_i_5_n_0 ,\frame_length_words[12]_i_6_n_0 }));
  FDRE \frame_length_words_reg[13] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\frame_length_words[13]_i_1_n_0 ),
        .Q(frame_length_words[13]),
        .R(SR));
  FDRE \frame_length_words_reg[14] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\frame_length_words[14]_i_2_n_0 ),
        .Q(frame_length_words[14]),
        .R(SR));
  CARRY4 \frame_length_words_reg[14]_i_3 
       (.CI(\frame_length_words_reg[12]_i_2_n_0 ),
        .CO({\NLW_frame_length_words_reg[14]_i_3_CO_UNCONNECTED [3:2],frame_length_words0[14],\NLW_frame_length_words_reg[14]_i_3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_frame_length_words_reg[14]_i_3_O_UNCONNECTED [3:1],frame_length_words0[13]}),
        .S({1'b0,1'b0,1'b1,\frame_length_words[14]_i_4_n_0 }));
  FDRE \frame_length_words_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\frame_length_words[1]_i_1_n_0 ),
        .Q(frame_length_words[1]),
        .R(SR));
  FDRE \frame_length_words_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\frame_length_words[2]_i_1_n_0 ),
        .Q(frame_length_words[2]),
        .R(SR));
  FDRE \frame_length_words_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\frame_length_words[3]_i_1_n_0 ),
        .Q(frame_length_words[3]),
        .R(SR));
  FDRE \frame_length_words_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\frame_length_words[4]_i_1_n_0 ),
        .Q(frame_length_words[4]),
        .R(SR));
  CARRY4 \frame_length_words_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\frame_length_words_reg[4]_i_2_n_0 ,\frame_length_words_reg[4]_i_2_n_1 ,\frame_length_words_reg[4]_i_2_n_2 ,\frame_length_words_reg[4]_i_2_n_3 }),
        .CYINIT(p_0_in0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(frame_length_words0[4:1]),
        .S({\frame_length_words[4]_i_3_n_0 ,\frame_length_words[4]_i_4_n_0 ,\frame_length_words[4]_i_5_n_0 ,\frame_length_words[4]_i_6_n_0 }));
  FDRE \frame_length_words_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\frame_length_words[5]_i_1_n_0 ),
        .Q(frame_length_words[5]),
        .R(SR));
  FDRE \frame_length_words_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\frame_length_words[6]_i_1_n_0 ),
        .Q(frame_length_words[6]),
        .R(SR));
  FDRE \frame_length_words_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\frame_length_words[7]_i_1_n_0 ),
        .Q(frame_length_words[7]),
        .R(SR));
  FDRE \frame_length_words_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\frame_length_words[8]_i_1_n_0 ),
        .Q(frame_length_words[8]),
        .R(SR));
  CARRY4 \frame_length_words_reg[8]_i_2 
       (.CI(\frame_length_words_reg[4]_i_2_n_0 ),
        .CO({\frame_length_words_reg[8]_i_2_n_0 ,\frame_length_words_reg[8]_i_2_n_1 ,\frame_length_words_reg[8]_i_2_n_2 ,\frame_length_words_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(frame_length_words0[8:5]),
        .S({\frame_length_words[8]_i_3_n_0 ,\frame_length_words[8]_i_4_n_0 ,\frame_length_words[8]_i_5_n_0 ,\frame_length_words[8]_i_6_n_0 }));
  FDRE \frame_length_words_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\frame_length_words[9]_i_1_n_0 ),
        .Q(frame_length_words[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_1
       (.I0(p_0_in0_in[5]),
        .I1(p_0_in0_in[4]),
        .I2(p_0_in0_in[3]),
        .O(i__carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_2__0
       (.I0(p_0_in0_in[0]),
        .I1(p_0_in0_in[1]),
        .I2(p_0_in0_in[2]),
        .O(i__carry__0_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_3
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[15] ),
        .O(i__carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_4
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[14] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[13] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[12] ),
        .O(i__carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_1
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[35] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[34] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[33] ),
        .O(i__carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_2
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[32] ),
        .I1(p_0_in0_in[12]),
        .I2(p_0_in0_in[13]),
        .O(i__carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_3
       (.I0(p_0_in0_in[9]),
        .I1(p_0_in0_in[10]),
        .I2(p_0_in0_in[11]),
        .O(i__carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_4
       (.I0(p_0_in0_in[8]),
        .I1(p_0_in0_in[7]),
        .I2(p_0_in0_in[6]),
        .O(i__carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    i__carry_i_1
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[10] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[11] ),
        .I2(rxd_mem_next_available4write_ptr_1_reg[9]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .O(i__carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h0009090042000009)) 
    i__carry_i_1__1
       (.I0(rxs_mem_next_available4write_ptr_reg[7]),
        .I1(rxs_mem_last_read_out_ptr_true_reg[7]),
        .I2(i__carry_i_4__0_n_0),
        .I3(rxs_mem_last_read_out_ptr_true_reg[6]),
        .I4(i__carry_i_5_n_0),
        .I5(rxs_mem_next_available4write_ptr_reg[6]),
        .O(i__carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(rxd_mem_next_available4write_ptr_1_reg[8]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .I3(rxd_mem_next_available4write_ptr_1_reg[6]),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .I5(rxd_mem_next_available4write_ptr_1_reg[7]),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2882)) 
    i__carry_i_2__1
       (.I0(i__carry_i_6_n_0),
        .I1(rxs_mem_last_read_out_ptr_true_reg[5]),
        .I2(i__carry_i_7_n_0),
        .I3(rxs_mem_next_available4write_ptr_reg[5]),
        .O(i__carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(rxd_mem_next_available4write_ptr_1_reg[5]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I3(rxd_mem_next_available4write_ptr_1_reg[3]),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .I5(rxd_mem_next_available4write_ptr_1_reg[4]),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000900924420000)) 
    i__carry_i_3__1
       (.I0(rxs_mem_next_available4write_ptr_reg[1]),
        .I1(rxs_mem_last_read_out_ptr_true_reg[1]),
        .I2(rxs_mem_next_available4write_ptr_reg[2]),
        .I3(rxs_mem_last_read_out_ptr_true_reg[2]),
        .I4(rxs_mem_last_read_out_ptr_true_reg[0]),
        .I5(rxs_mem_next_available4write_ptr_reg[0]),
        .O(i__carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I1(rxd_mem_next_available4write_ptr_1_reg[2]),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I3(rxd_mem_next_available4write_ptr_1_reg[0]),
        .I4(rxd_mem_next_available4write_ptr_1_reg[1]),
        .I5(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .O(i__carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__0
       (.I0(rxs_mem_next_available4write_ptr_reg[8]),
        .I1(rxs_mem_last_read_out_ptr_true_reg[8]),
        .O(i__carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    i__carry_i_5
       (.I0(rxs_mem_last_read_out_ptr_true_reg[5]),
        .I1(rxs_mem_last_read_out_ptr_true_reg[3]),
        .I2(rxs_mem_last_read_out_ptr_true_reg[4]),
        .I3(rxs_mem_last_read_out_ptr_true_reg[2]),
        .I4(rxs_mem_last_read_out_ptr_true_reg[1]),
        .I5(rxs_mem_last_read_out_ptr_true_reg[0]),
        .O(i__carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h18844221)) 
    i__carry_i_6
       (.I0(rxs_mem_next_available4write_ptr_reg[3]),
        .I1(rxs_mem_last_read_out_ptr_true_reg[4]),
        .I2(i__carry_i_8_n_0),
        .I3(rxs_mem_last_read_out_ptr_true_reg[3]),
        .I4(rxs_mem_next_available4write_ptr_reg[4]),
        .O(i__carry_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    i__carry_i_7
       (.I0(rxs_mem_last_read_out_ptr_true_reg[0]),
        .I1(rxs_mem_last_read_out_ptr_true_reg[1]),
        .I2(rxs_mem_last_read_out_ptr_true_reg[2]),
        .I3(rxs_mem_last_read_out_ptr_true_reg[4]),
        .I4(rxs_mem_last_read_out_ptr_true_reg[3]),
        .O(i__carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_8
       (.I0(rxs_mem_last_read_out_ptr_true_reg[2]),
        .I1(rxs_mem_last_read_out_ptr_true_reg[1]),
        .I2(rxs_mem_last_read_out_ptr_true_reg[0]),
        .O(i__carry_i_8_n_0));
  CARRY4 rxd_addr_cntr_en2_carry
       (.CI(1'b0),
        .CO({rxd_addr_cntr_en2_carry_n_0,rxd_addr_cntr_en2_carry_n_1,rxd_addr_cntr_en2_carry_n_2,rxd_addr_cntr_en2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rxd_addr_cntr_en2_carry_i_1_n_0,rxd_addr_cntr_en2_carry_i_2_n_0,rxd_addr_cntr_en2_carry_i_3_n_0,rxd_addr_cntr_en2_carry_i_4_n_0}),
        .O(NLW_rxd_addr_cntr_en2_carry_O_UNCONNECTED[3:0]),
        .S({rxd_addr_cntr_en2_carry_i_5_n_0,rxd_addr_cntr_en2_carry_i_6_n_0,rxd_addr_cntr_en2_carry_i_7_n_0,rxd_addr_cntr_en2_carry_i_8_n_0}));
  CARRY4 rxd_addr_cntr_en2_carry__0
       (.CI(rxd_addr_cntr_en2_carry_n_0),
        .CO({rxd_addr_cntr_en2,rxd_addr_cntr_en2_carry__0_n_1,rxd_addr_cntr_en2_carry__0_n_2,rxd_addr_cntr_en2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rxd_addr_cntr_en2_carry__0_i_1_n_0,rxd_addr_cntr_en2_carry__0_i_2_n_0,rxd_addr_cntr_en2_carry__0_i_3_n_0,rxd_addr_cntr_en2_carry__0_i_4_n_0}),
        .O(NLW_rxd_addr_cntr_en2_carry__0_O_UNCONNECTED[3:0]),
        .S({rxd_addr_cntr_en2_carry__0_i_5_n_0,rxd_addr_cntr_en2_carry__0_i_6_n_0,rxd_addr_cntr_en2_carry__0_i_7_n_0,rxd_addr_cntr_en2_carry__0_i_8_n_0}));
  LUT3 #(
    .INIT(8'h40)) 
    rxd_addr_cntr_en2_carry__0_i_1
       (.I0(rxd_word_cnt_reg[14]),
        .I1(rxd_addr_cntr_en3[14]),
        .I2(rxd_addr_cntr_en3_carry__2_n_1),
        .O(rxd_addr_cntr_en2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    rxd_addr_cntr_en2_carry__0_i_2
       (.I0(rxd_addr_cntr_en3[12]),
        .I1(rxd_word_cnt_reg[12]),
        .I2(rxd_word_cnt_reg[13]),
        .I3(rxd_addr_cntr_en3[13]),
        .O(rxd_addr_cntr_en2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    rxd_addr_cntr_en2_carry__0_i_3
       (.I0(rxd_addr_cntr_en3[10]),
        .I1(rxd_word_cnt_reg[10]),
        .I2(rxd_word_cnt_reg[11]),
        .I3(rxd_addr_cntr_en3[11]),
        .O(rxd_addr_cntr_en2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    rxd_addr_cntr_en2_carry__0_i_4
       (.I0(rxd_addr_cntr_en3[8]),
        .I1(rxd_word_cnt_reg[8]),
        .I2(rxd_word_cnt_reg[9]),
        .I3(rxd_addr_cntr_en3[9]),
        .O(rxd_addr_cntr_en2_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    rxd_addr_cntr_en2_carry__0_i_5
       (.I0(rxd_addr_cntr_en3[14]),
        .I1(rxd_word_cnt_reg[14]),
        .I2(rxd_addr_cntr_en3_carry__2_n_1),
        .O(rxd_addr_cntr_en2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    rxd_addr_cntr_en2_carry__0_i_6
       (.I0(rxd_addr_cntr_en3[12]),
        .I1(rxd_word_cnt_reg[12]),
        .I2(rxd_addr_cntr_en3[13]),
        .I3(rxd_word_cnt_reg[13]),
        .O(rxd_addr_cntr_en2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    rxd_addr_cntr_en2_carry__0_i_7
       (.I0(rxd_addr_cntr_en3[10]),
        .I1(rxd_word_cnt_reg[10]),
        .I2(rxd_addr_cntr_en3[11]),
        .I3(rxd_word_cnt_reg[11]),
        .O(rxd_addr_cntr_en2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    rxd_addr_cntr_en2_carry__0_i_8
       (.I0(rxd_addr_cntr_en3[8]),
        .I1(rxd_word_cnt_reg[8]),
        .I2(rxd_addr_cntr_en3[9]),
        .I3(rxd_word_cnt_reg[9]),
        .O(rxd_addr_cntr_en2_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    rxd_addr_cntr_en2_carry_i_1
       (.I0(rxd_addr_cntr_en3[6]),
        .I1(rxd_word_cnt_reg[6]),
        .I2(rxd_word_cnt_reg[7]),
        .I3(rxd_addr_cntr_en3[7]),
        .O(rxd_addr_cntr_en2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    rxd_addr_cntr_en2_carry_i_2
       (.I0(rxd_addr_cntr_en3[4]),
        .I1(rxd_word_cnt_reg[4]),
        .I2(rxd_word_cnt_reg[5]),
        .I3(rxd_addr_cntr_en3[5]),
        .O(rxd_addr_cntr_en2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    rxd_addr_cntr_en2_carry_i_3
       (.I0(rxd_addr_cntr_en3[2]),
        .I1(rxd_word_cnt_reg[2]),
        .I2(rxd_word_cnt_reg[3]),
        .I3(rxd_addr_cntr_en3[3]),
        .O(rxd_addr_cntr_en2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h1F01)) 
    rxd_addr_cntr_en2_carry_i_4
       (.I0(rxd_word_cnt_reg[0]),
        .I1(frame_length_words[0]),
        .I2(rxd_word_cnt_reg[1]),
        .I3(rxd_addr_cntr_en3[1]),
        .O(rxd_addr_cntr_en2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    rxd_addr_cntr_en2_carry_i_5
       (.I0(rxd_addr_cntr_en3[6]),
        .I1(rxd_word_cnt_reg[6]),
        .I2(rxd_addr_cntr_en3[7]),
        .I3(rxd_word_cnt_reg[7]),
        .O(rxd_addr_cntr_en2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    rxd_addr_cntr_en2_carry_i_6
       (.I0(rxd_addr_cntr_en3[4]),
        .I1(rxd_word_cnt_reg[4]),
        .I2(rxd_addr_cntr_en3[5]),
        .I3(rxd_word_cnt_reg[5]),
        .O(rxd_addr_cntr_en2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    rxd_addr_cntr_en2_carry_i_7
       (.I0(rxd_addr_cntr_en3[2]),
        .I1(rxd_word_cnt_reg[2]),
        .I2(rxd_addr_cntr_en3[3]),
        .I3(rxd_word_cnt_reg[3]),
        .O(rxd_addr_cntr_en2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h6006)) 
    rxd_addr_cntr_en2_carry_i_8
       (.I0(frame_length_words[0]),
        .I1(rxd_word_cnt_reg[0]),
        .I2(rxd_addr_cntr_en3[1]),
        .I3(rxd_word_cnt_reg[1]),
        .O(rxd_addr_cntr_en2_carry_i_8_n_0));
  CARRY4 rxd_addr_cntr_en3_carry
       (.CI(1'b0),
        .CO({rxd_addr_cntr_en3_carry_n_0,rxd_addr_cntr_en3_carry_n_1,rxd_addr_cntr_en3_carry_n_2,rxd_addr_cntr_en3_carry_n_3}),
        .CYINIT(frame_length_words[0]),
        .DI(frame_length_words[4:1]),
        .O(rxd_addr_cntr_en3[4:1]),
        .S({rxd_addr_cntr_en3_carry_i_1_n_0,rxd_addr_cntr_en3_carry_i_2_n_0,rxd_addr_cntr_en3_carry_i_3_n_0,rxd_addr_cntr_en3_carry_i_4_n_0}));
  CARRY4 rxd_addr_cntr_en3_carry__0
       (.CI(rxd_addr_cntr_en3_carry_n_0),
        .CO({rxd_addr_cntr_en3_carry__0_n_0,rxd_addr_cntr_en3_carry__0_n_1,rxd_addr_cntr_en3_carry__0_n_2,rxd_addr_cntr_en3_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(frame_length_words[8:5]),
        .O(rxd_addr_cntr_en3[8:5]),
        .S({rxd_addr_cntr_en3_carry__0_i_1_n_0,rxd_addr_cntr_en3_carry__0_i_2_n_0,rxd_addr_cntr_en3_carry__0_i_3_n_0,rxd_addr_cntr_en3_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rxd_addr_cntr_en3_carry__0_i_1
       (.I0(frame_length_words[8]),
        .O(rxd_addr_cntr_en3_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rxd_addr_cntr_en3_carry__0_i_2
       (.I0(frame_length_words[7]),
        .O(rxd_addr_cntr_en3_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rxd_addr_cntr_en3_carry__0_i_3
       (.I0(frame_length_words[6]),
        .O(rxd_addr_cntr_en3_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rxd_addr_cntr_en3_carry__0_i_4
       (.I0(frame_length_words[5]),
        .O(rxd_addr_cntr_en3_carry__0_i_4_n_0));
  CARRY4 rxd_addr_cntr_en3_carry__1
       (.CI(rxd_addr_cntr_en3_carry__0_n_0),
        .CO({rxd_addr_cntr_en3_carry__1_n_0,rxd_addr_cntr_en3_carry__1_n_1,rxd_addr_cntr_en3_carry__1_n_2,rxd_addr_cntr_en3_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(frame_length_words[12:9]),
        .O(rxd_addr_cntr_en3[12:9]),
        .S({rxd_addr_cntr_en3_carry__1_i_1_n_0,rxd_addr_cntr_en3_carry__1_i_2_n_0,rxd_addr_cntr_en3_carry__1_i_3_n_0,rxd_addr_cntr_en3_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rxd_addr_cntr_en3_carry__1_i_1
       (.I0(frame_length_words[12]),
        .O(rxd_addr_cntr_en3_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rxd_addr_cntr_en3_carry__1_i_2
       (.I0(frame_length_words[11]),
        .O(rxd_addr_cntr_en3_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rxd_addr_cntr_en3_carry__1_i_3
       (.I0(frame_length_words[10]),
        .O(rxd_addr_cntr_en3_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rxd_addr_cntr_en3_carry__1_i_4
       (.I0(frame_length_words[9]),
        .O(rxd_addr_cntr_en3_carry__1_i_4_n_0));
  CARRY4 rxd_addr_cntr_en3_carry__2
       (.CI(rxd_addr_cntr_en3_carry__1_n_0),
        .CO({NLW_rxd_addr_cntr_en3_carry__2_CO_UNCONNECTED[3],rxd_addr_cntr_en3_carry__2_n_1,NLW_rxd_addr_cntr_en3_carry__2_CO_UNCONNECTED[1],rxd_addr_cntr_en3_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,frame_length_words[14:13]}),
        .O({NLW_rxd_addr_cntr_en3_carry__2_O_UNCONNECTED[3:2],rxd_addr_cntr_en3[14:13]}),
        .S({1'b0,1'b1,rxd_addr_cntr_en3_carry__2_i_1_n_0,rxd_addr_cntr_en3_carry__2_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rxd_addr_cntr_en3_carry__2_i_1
       (.I0(frame_length_words[14]),
        .O(rxd_addr_cntr_en3_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rxd_addr_cntr_en3_carry__2_i_2
       (.I0(frame_length_words[13]),
        .O(rxd_addr_cntr_en3_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rxd_addr_cntr_en3_carry_i_1
       (.I0(frame_length_words[4]),
        .O(rxd_addr_cntr_en3_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rxd_addr_cntr_en3_carry_i_2
       (.I0(frame_length_words[3]),
        .O(rxd_addr_cntr_en3_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rxd_addr_cntr_en3_carry_i_3
       (.I0(frame_length_words[2]),
        .O(rxd_addr_cntr_en3_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rxd_addr_cntr_en3_carry_i_4
       (.I0(frame_length_words[1]),
        .O(rxd_addr_cntr_en3_carry_i_4_n_0));
  CARRY4 rxd_axistream_next_state2_carry
       (.CI(1'b0),
        .CO({rxd_axistream_next_state2_carry_n_0,rxd_axistream_next_state2_carry_n_1,rxd_axistream_next_state2_carry_n_2,rxd_axistream_next_state2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rxd_axistream_next_state2_carry_O_UNCONNECTED[3:0]),
        .S({rxd_axistream_next_state2_carry_i_1_n_0,rxd_axistream_next_state2_carry_i_2_n_0,rxd_axistream_next_state2_carry_i_3_n_0,rxd_axistream_next_state2_carry_i_4_n_0}));
  CARRY4 rxd_axistream_next_state2_carry__0
       (.CI(rxd_axistream_next_state2_carry_n_0),
        .CO({NLW_rxd_axistream_next_state2_carry__0_CO_UNCONNECTED[3:2],rxd_axistream_next_state2,rxd_axistream_next_state2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rxd_axistream_next_state2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rxd_axistream_next_state2_carry__0_i_1_n_0,rxd_axistream_next_state2_carry__0_i_2_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    rxd_axistream_next_state2_carry__0_i_1
       (.I0(rxd_addr_cntr_en3_carry__2_n_1),
        .O(rxd_axistream_next_state2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxd_axistream_next_state2_carry__0_i_2
       (.I0(rxd_word_cnt_reg[12]),
        .I1(rxd_addr_cntr_en3[12]),
        .I2(rxd_addr_cntr_en3[14]),
        .I3(rxd_word_cnt_reg[14]),
        .I4(rxd_addr_cntr_en3[13]),
        .I5(rxd_word_cnt_reg[13]),
        .O(rxd_axistream_next_state2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxd_axistream_next_state2_carry_i_1
       (.I0(rxd_word_cnt_reg[9]),
        .I1(rxd_addr_cntr_en3[9]),
        .I2(rxd_addr_cntr_en3[11]),
        .I3(rxd_word_cnt_reg[11]),
        .I4(rxd_addr_cntr_en3[10]),
        .I5(rxd_word_cnt_reg[10]),
        .O(rxd_axistream_next_state2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxd_axistream_next_state2_carry_i_2
       (.I0(rxd_word_cnt_reg[6]),
        .I1(rxd_addr_cntr_en3[6]),
        .I2(rxd_addr_cntr_en3[8]),
        .I3(rxd_word_cnt_reg[8]),
        .I4(rxd_addr_cntr_en3[7]),
        .I5(rxd_word_cnt_reg[7]),
        .O(rxd_axistream_next_state2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxd_axistream_next_state2_carry_i_3
       (.I0(rxd_word_cnt_reg[3]),
        .I1(rxd_addr_cntr_en3[3]),
        .I2(rxd_addr_cntr_en3[5]),
        .I3(rxd_word_cnt_reg[5]),
        .I4(rxd_addr_cntr_en3[4]),
        .I5(rxd_word_cnt_reg[4]),
        .O(rxd_axistream_next_state2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    rxd_axistream_next_state2_carry_i_4
       (.I0(rxd_word_cnt_reg[0]),
        .I1(frame_length_words[0]),
        .I2(rxd_addr_cntr_en3[2]),
        .I3(rxd_word_cnt_reg[2]),
        .I4(rxd_addr_cntr_en3[1]),
        .I5(rxd_word_cnt_reg[1]),
        .O(rxd_axistream_next_state2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000002FFFFFFFE)) 
    \rxd_mem_addr_cntr[0]_i_1 
       (.I0(rxs_status_word_1[0]),
        .I1(rxd_axistream_current_state[3]),
        .I2(rxd_axistream_current_state[2]),
        .I3(rxd_axistream_current_state[0]),
        .I4(rxd_axistream_current_state[1]),
        .I5(Q[0]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rxd_mem_addr_cntr[1]_i_1 
       (.I0(rxs_status_word_1[1]),
        .I1(rxd_addr_cntr_load),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    \rxd_mem_addr_cntr[2]_i_1 
       (.I0(rxs_status_word_1[2]),
        .I1(rxd_addr_cntr_load),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    \rxd_mem_addr_cntr[3]_i_1 
       (.I0(rxs_status_word_1[3]),
        .I1(rxd_addr_cntr_load),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rxd_mem_addr_cntr[4]_i_1 
       (.I0(rxs_status_word_1[4]),
        .I1(rxd_addr_cntr_load),
        .I2(\rxd_mem_addr_cntr[4]_i_2_n_0 ),
        .I3(Q[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rxd_mem_addr_cntr[4]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\rxd_mem_addr_cntr[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rxd_mem_addr_cntr[5]_i_1 
       (.I0(rxs_status_word_1[5]),
        .I1(rxd_addr_cntr_load),
        .I2(\rxd_mem_addr_cntr[5]_i_2_n_0 ),
        .I3(Q[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \rxd_mem_addr_cntr[5]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\rxd_mem_addr_cntr[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rxd_mem_addr_cntr[6]_i_1 
       (.I0(rxs_status_word_1[6]),
        .I1(rxd_addr_cntr_load),
        .I2(\rxd_mem_addr_cntr[8]_i_2_n_0 ),
        .I3(Q[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    \rxd_mem_addr_cntr[7]_i_1 
       (.I0(rxs_status_word_1[7]),
        .I1(rxd_addr_cntr_load),
        .I2(\rxd_mem_addr_cntr[8]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    \rxd_mem_addr_cntr[8]_i_1 
       (.I0(rxs_status_word_1[8]),
        .I1(rxd_addr_cntr_load),
        .I2(Q[6]),
        .I3(\rxd_mem_addr_cntr[8]_i_2_n_0 ),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rxd_mem_addr_cntr[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\rxd_mem_addr_cntr[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    \rxd_mem_addr_cntr[9]_i_2 
       (.I0(rxs_status_word_1[9]),
        .I1(rxd_addr_cntr_load),
        .I2(\rxd_mem_addr_cntr[9]_i_4_n_0 ),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(p_0_in[9]));
  LUT4 #(
    .INIT(16'h0001)) 
    \rxd_mem_addr_cntr[9]_i_3 
       (.I0(rxd_axistream_current_state[3]),
        .I1(rxd_axistream_current_state[2]),
        .I2(rxd_axistream_current_state[0]),
        .I3(rxd_axistream_current_state[1]),
        .O(rxd_addr_cntr_load));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \rxd_mem_addr_cntr[9]_i_4 
       (.I0(Q[7]),
        .I1(\rxd_mem_addr_cntr[8]_i_2_n_0 ),
        .I2(Q[6]),
        .O(\rxd_mem_addr_cntr[9]_i_4_n_0 ));
  FDRE \rxd_mem_addr_cntr_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_3),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(reset2axi_str_rxd));
  FDRE \rxd_mem_addr_cntr_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_3),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(reset2axi_str_rxd));
  FDRE \rxd_mem_addr_cntr_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_3),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(reset2axi_str_rxd));
  FDRE \rxd_mem_addr_cntr_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_3),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(reset2axi_str_rxd));
  FDRE \rxd_mem_addr_cntr_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_3),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(reset2axi_str_rxd));
  FDRE \rxd_mem_addr_cntr_reg[5] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_3),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(reset2axi_str_rxd));
  FDRE \rxd_mem_addr_cntr_reg[6] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_3),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(reset2axi_str_rxd));
  FDRE \rxd_mem_addr_cntr_reg[7] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_3),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(reset2axi_str_rxd));
  FDRE \rxd_mem_addr_cntr_reg[8] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_3),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(reset2axi_str_rxd));
  FDRE \rxd_mem_addr_cntr_reg[9] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_3),
        .D(p_0_in[9]),
        .Q(Q[9]),
        .R(reset2axi_str_rxd));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[0]_i_1 
       (.I0(rxd_mem_last_read_out_ptr_reg[1]),
        .I1(Q[1]),
        .I2(p_7_in),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5A5A33CCAAAACCCC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[1]_i_1 
       (.I0(rxd_mem_last_read_out_ptr_reg[2]),
        .I1(Q[2]),
        .I2(rxd_mem_last_read_out_ptr_reg[1]),
        .I3(Q[1]),
        .I4(p_7_in),
        .I5(\rxd_mem_last_read_out_ptr_gray_d1[1]_i_2_n_0 ),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[1]_i_2 
       (.I0(rxd_mem_last_read_out_ptr_reg[0]),
        .I1(Q[0]),
        .I2(p_7_in),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5A5A33CCAAAACCCC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[2]_i_1 
       (.I0(rxd_mem_last_read_out_ptr_reg[3]),
        .I1(Q[3]),
        .I2(rxd_mem_last_read_out_ptr_reg[2]),
        .I3(Q[2]),
        .I4(p_7_in),
        .I5(\rxd_mem_last_read_out_ptr_gray_d1[2]_i_2_n_0 ),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \rxd_mem_last_read_out_ptr_gray_d1[2]_i_2 
       (.I0(Q[0]),
        .I1(rxd_mem_last_read_out_ptr_reg[0]),
        .I2(p_7_in),
        .I3(Q[1]),
        .I4(rxd_mem_last_read_out_ptr_reg[1]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5A5A33CCAAAACCCC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[3]_i_1 
       (.I0(rxd_mem_last_read_out_ptr_reg[4]),
        .I1(Q[4]),
        .I2(rxd_mem_last_read_out_ptr_reg[3]),
        .I3(Q[3]),
        .I4(p_7_in),
        .I5(\rxd_mem_last_read_out_ptr_gray_d1[3]_i_2_n_0 ),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFFFAFC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[3]_i_2 
       (.I0(rxd_mem_last_read_out_ptr_reg[1]),
        .I1(Q[1]),
        .I2(\rxd_mem_last_read_out_ptr_gray_d1[1]_i_2_n_0 ),
        .I3(p_7_in),
        .I4(Q[2]),
        .I5(rxd_mem_last_read_out_ptr_reg[2]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5A5A33CCAAAACCCC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[4]_i_1 
       (.I0(rxd_mem_last_read_out_ptr_reg[5]),
        .I1(Q[5]),
        .I2(rxd_mem_last_read_out_ptr_reg[4]),
        .I3(Q[4]),
        .I4(p_7_in),
        .I5(\rxd_mem_last_read_out_ptr_gray_d1[4]_i_2_n_0 ),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFFFAFC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[4]_i_2 
       (.I0(rxd_mem_last_read_out_ptr_reg[2]),
        .I1(Q[2]),
        .I2(\rxd_mem_last_read_out_ptr_gray_d1[2]_i_2_n_0 ),
        .I3(p_7_in),
        .I4(Q[3]),
        .I5(rxd_mem_last_read_out_ptr_reg[3]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5A5A33CCAAAACCCC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[5]_i_1 
       (.I0(rxd_mem_last_read_out_ptr_reg[6]),
        .I1(Q[6]),
        .I2(rxd_mem_last_read_out_ptr_reg[5]),
        .I3(Q[5]),
        .I4(p_7_in),
        .I5(\rxd_mem_last_read_out_ptr_gray_d1[5]_i_2_n_0 ),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFFFAFC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[5]_i_2 
       (.I0(rxd_mem_last_read_out_ptr_reg[3]),
        .I1(Q[3]),
        .I2(\rxd_mem_last_read_out_ptr_gray_d1[3]_i_2_n_0 ),
        .I3(p_7_in),
        .I4(Q[4]),
        .I5(rxd_mem_last_read_out_ptr_reg[4]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5A5A33CCAAAACCCC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[6]_i_1 
       (.I0(rxd_mem_last_read_out_ptr_reg[7]),
        .I1(Q[7]),
        .I2(rxd_mem_last_read_out_ptr_reg[6]),
        .I3(Q[6]),
        .I4(p_7_in),
        .I5(\rxd_mem_last_read_out_ptr_gray_d1[6]_i_2_n_0 ),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFFFAFC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[6]_i_2 
       (.I0(rxd_mem_last_read_out_ptr_reg[4]),
        .I1(Q[4]),
        .I2(\rxd_mem_last_read_out_ptr_gray_d1[4]_i_2_n_0 ),
        .I3(p_7_in),
        .I4(Q[5]),
        .I5(rxd_mem_last_read_out_ptr_reg[5]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5A5A33CCAAAACCCC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[7]_i_1 
       (.I0(rxd_mem_last_read_out_ptr_reg[8]),
        .I1(Q[8]),
        .I2(rxd_mem_last_read_out_ptr_reg[7]),
        .I3(Q[7]),
        .I4(p_7_in),
        .I5(\rxd_mem_last_read_out_ptr_gray_d1[9]_i_4_n_0 ),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h53AC53AC53ACACAC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[8]_i_1 
       (.I0(rxd_mem_last_read_out_ptr_reg[9]),
        .I1(Q[9]),
        .I2(p_7_in),
        .I3(\rxd_mem_last_read_out_ptr_gray_d1[9]_i_5_n_0 ),
        .I4(\rxd_mem_last_read_out_ptr_gray_d1[9]_i_4_n_0 ),
        .I5(\rxd_mem_last_read_out_ptr_gray_d1[9]_i_3_n_0 ),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACACACACAC53)) 
    \rxd_mem_last_read_out_ptr_gray_d1[9]_i_1 
       (.I0(rxd_mem_last_read_out_ptr_reg[9]),
        .I1(Q[9]),
        .I2(p_7_in),
        .I3(\rxd_mem_last_read_out_ptr_gray_d1[9]_i_3_n_0 ),
        .I4(\rxd_mem_last_read_out_ptr_gray_d1[9]_i_4_n_0 ),
        .I5(\rxd_mem_last_read_out_ptr_gray_d1[9]_i_5_n_0 ),
        .O(rxd_mem_last_read_out_ptr_toconvertto_gray));
  LUT5 #(
    .INIT(32'h00080000)) 
    \rxd_mem_last_read_out_ptr_gray_d1[9]_i_2 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .O(p_7_in));
  LUT3 #(
    .INIT(8'hAC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[9]_i_3 
       (.I0(rxd_mem_last_read_out_ptr_reg[7]),
        .I1(Q[7]),
        .I2(p_7_in),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEFEE)) 
    \rxd_mem_last_read_out_ptr_gray_d1[9]_i_4 
       (.I0(\rxd_mem_last_read_out_ptr_gray_d1[9]_i_6_n_0 ),
        .I1(\rxd_mem_last_read_out_ptr_gray_d1[4]_i_2_n_0 ),
        .I2(p_7_in),
        .I3(Q[4]),
        .I4(rxd_mem_last_read_out_ptr_reg[4]),
        .I5(\rxd_mem_last_read_out_ptr_gray_d1[9]_i_7_n_0 ),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[9]_i_5 
       (.I0(rxd_mem_last_read_out_ptr_reg[8]),
        .I1(Q[8]),
        .I2(p_7_in),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[9]_i_6 
       (.I0(rxd_mem_last_read_out_ptr_reg[5]),
        .I1(Q[5]),
        .I2(p_7_in),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[9]_i_7 
       (.I0(rxd_mem_last_read_out_ptr_reg[6]),
        .I1(Q[6]),
        .I2(p_7_in),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[9]_i_7_n_0 ));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[0]_i_1_n_0 ),
        .Q(data_sync0_i_0[0]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[1]_i_1_n_0 ),
        .Q(data_sync0_i_0[1]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[2]_i_1_n_0 ),
        .Q(data_sync0_i_0[2]),
        .R(SR));
  FDSE \rxd_mem_last_read_out_ptr_gray_d1_reg[35] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(1'b0),
        .Q(data_sync0_i_0[10]),
        .S(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[3]_i_1_n_0 ),
        .Q(data_sync0_i_0[3]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[4]_i_1_n_0 ),
        .Q(data_sync0_i_0[4]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[5]_i_1_n_0 ),
        .Q(data_sync0_i_0[5]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[6]_i_1_n_0 ),
        .Q(data_sync0_i_0[6]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[7]_i_1_n_0 ),
        .Q(data_sync0_i_0[7]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[8]_i_1_n_0 ),
        .Q(data_sync0_i_0[8]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(rxd_mem_last_read_out_ptr_toconvertto_gray),
        .Q(data_sync0_i_0[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \rxd_mem_last_read_out_ptr_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(rxs_axistream_current_state[4]),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .O(\rxd_mem_last_read_out_ptr_reg[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rxd_mem_last_read_out_ptr_reg[1]_i_1 
       (.I0(Q[1]),
        .I1(rxs_axistream_current_state[4]),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .O(\rxd_mem_last_read_out_ptr_reg[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rxd_mem_last_read_out_ptr_reg[2]_i_1 
       (.I0(Q[2]),
        .I1(rxs_axistream_current_state[4]),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .O(\rxd_mem_last_read_out_ptr_reg[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rxd_mem_last_read_out_ptr_reg[3]_i_1 
       (.I0(Q[3]),
        .I1(rxs_axistream_current_state[4]),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .O(\rxd_mem_last_read_out_ptr_reg[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rxd_mem_last_read_out_ptr_reg[4]_i_1 
       (.I0(Q[4]),
        .I1(rxs_axistream_current_state[4]),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .O(\rxd_mem_last_read_out_ptr_reg[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rxd_mem_last_read_out_ptr_reg[5]_i_1 
       (.I0(Q[5]),
        .I1(rxs_axistream_current_state[4]),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .O(\rxd_mem_last_read_out_ptr_reg[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rxd_mem_last_read_out_ptr_reg[6]_i_1 
       (.I0(Q[6]),
        .I1(rxs_axistream_current_state[4]),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .O(\rxd_mem_last_read_out_ptr_reg[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rxd_mem_last_read_out_ptr_reg[7]_i_1 
       (.I0(Q[7]),
        .I1(rxs_axistream_current_state[4]),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .O(\rxd_mem_last_read_out_ptr_reg[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rxd_mem_last_read_out_ptr_reg[8]_i_1 
       (.I0(Q[8]),
        .I1(rxs_axistream_current_state[4]),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .O(\rxd_mem_last_read_out_ptr_reg[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rxd_mem_last_read_out_ptr_reg[9]_i_2 
       (.I0(Q[9]),
        .I1(rxs_axistream_current_state[4]),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .O(\rxd_mem_last_read_out_ptr_reg[9]_i_2_n_0 ));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[0]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[0]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[1]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[1]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[2]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[2]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[3]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[3]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[4]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[4]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[5]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[5]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[6]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[6]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[7]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[7]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[8]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[8]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[9]_i_2_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rxd_mem_next_available4write_ptr_1_reg[9]_i_1 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .O(rxd_mem_next_available4write_ptr_1_cmb));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[0]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[1]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[2]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[3]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[4]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[5]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[6]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[7]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[8]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \rxd_word_cnt[0]_i_1 
       (.I0(reset2axi_str_rxd),
        .I1(rxd_axistream_current_state[1]),
        .I2(rxd_axistream_current_state[0]),
        .I3(rxd_axistream_current_state[2]),
        .I4(rxd_axistream_current_state[3]),
        .O(\rxd_word_cnt[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \rxd_word_cnt[0]_i_2 
       (.I0(rxd_axistream_current_state[3]),
        .I1(rxd_axistream_current_state[2]),
        .I2(rxd_axistream_current_state[1]),
        .I3(rxd_axistream_current_state[0]),
        .O(fifoWrEn));
  LUT1 #(
    .INIT(2'h2)) 
    \rxd_word_cnt[0]_i_4 
       (.I0(rxd_word_cnt_reg[3]),
        .O(\rxd_word_cnt[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxd_word_cnt[0]_i_5 
       (.I0(rxd_word_cnt_reg[2]),
        .O(\rxd_word_cnt[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxd_word_cnt[0]_i_6 
       (.I0(rxd_word_cnt_reg[1]),
        .O(\rxd_word_cnt[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd_word_cnt[0]_i_7 
       (.I0(rxd_word_cnt_reg[0]),
        .O(\rxd_word_cnt[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxd_word_cnt[12]_i_2 
       (.I0(rxd_word_cnt_reg[14]),
        .O(\rxd_word_cnt[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxd_word_cnt[12]_i_3 
       (.I0(rxd_word_cnt_reg[13]),
        .O(\rxd_word_cnt[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxd_word_cnt[12]_i_4 
       (.I0(rxd_word_cnt_reg[12]),
        .O(\rxd_word_cnt[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxd_word_cnt[4]_i_2 
       (.I0(rxd_word_cnt_reg[7]),
        .O(\rxd_word_cnt[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxd_word_cnt[4]_i_3 
       (.I0(rxd_word_cnt_reg[6]),
        .O(\rxd_word_cnt[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxd_word_cnt[4]_i_4 
       (.I0(rxd_word_cnt_reg[5]),
        .O(\rxd_word_cnt[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxd_word_cnt[4]_i_5 
       (.I0(rxd_word_cnt_reg[4]),
        .O(\rxd_word_cnt[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxd_word_cnt[8]_i_2 
       (.I0(rxd_word_cnt_reg[11]),
        .O(\rxd_word_cnt[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxd_word_cnt[8]_i_3 
       (.I0(rxd_word_cnt_reg[10]),
        .O(\rxd_word_cnt[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxd_word_cnt[8]_i_4 
       (.I0(rxd_word_cnt_reg[9]),
        .O(\rxd_word_cnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxd_word_cnt[8]_i_5 
       (.I0(rxd_word_cnt_reg[8]),
        .O(\rxd_word_cnt[8]_i_5_n_0 ));
  FDRE \rxd_word_cnt_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[0]_i_3_n_7 ),
        .Q(rxd_word_cnt_reg[0]),
        .R(\rxd_word_cnt[0]_i_1_n_0 ));
  CARRY4 \rxd_word_cnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\rxd_word_cnt_reg[0]_i_3_n_0 ,\rxd_word_cnt_reg[0]_i_3_n_1 ,\rxd_word_cnt_reg[0]_i_3_n_2 ,\rxd_word_cnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rxd_word_cnt_reg[0]_i_3_n_4 ,\rxd_word_cnt_reg[0]_i_3_n_5 ,\rxd_word_cnt_reg[0]_i_3_n_6 ,\rxd_word_cnt_reg[0]_i_3_n_7 }),
        .S({\rxd_word_cnt[0]_i_4_n_0 ,\rxd_word_cnt[0]_i_5_n_0 ,\rxd_word_cnt[0]_i_6_n_0 ,\rxd_word_cnt[0]_i_7_n_0 }));
  FDRE \rxd_word_cnt_reg[10] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[8]_i_1_n_5 ),
        .Q(rxd_word_cnt_reg[10]),
        .R(\rxd_word_cnt[0]_i_1_n_0 ));
  FDRE \rxd_word_cnt_reg[11] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[8]_i_1_n_4 ),
        .Q(rxd_word_cnt_reg[11]),
        .R(\rxd_word_cnt[0]_i_1_n_0 ));
  FDRE \rxd_word_cnt_reg[12] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[12]_i_1_n_7 ),
        .Q(rxd_word_cnt_reg[12]),
        .R(\rxd_word_cnt[0]_i_1_n_0 ));
  CARRY4 \rxd_word_cnt_reg[12]_i_1 
       (.CI(\rxd_word_cnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_rxd_word_cnt_reg[12]_i_1_CO_UNCONNECTED [3:2],\rxd_word_cnt_reg[12]_i_1_n_2 ,\rxd_word_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rxd_word_cnt_reg[12]_i_1_O_UNCONNECTED [3],\rxd_word_cnt_reg[12]_i_1_n_5 ,\rxd_word_cnt_reg[12]_i_1_n_6 ,\rxd_word_cnt_reg[12]_i_1_n_7 }),
        .S({1'b0,\rxd_word_cnt[12]_i_2_n_0 ,\rxd_word_cnt[12]_i_3_n_0 ,\rxd_word_cnt[12]_i_4_n_0 }));
  FDRE \rxd_word_cnt_reg[13] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[12]_i_1_n_6 ),
        .Q(rxd_word_cnt_reg[13]),
        .R(\rxd_word_cnt[0]_i_1_n_0 ));
  FDRE \rxd_word_cnt_reg[14] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[12]_i_1_n_5 ),
        .Q(rxd_word_cnt_reg[14]),
        .R(\rxd_word_cnt[0]_i_1_n_0 ));
  FDRE \rxd_word_cnt_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[0]_i_3_n_6 ),
        .Q(rxd_word_cnt_reg[1]),
        .R(\rxd_word_cnt[0]_i_1_n_0 ));
  FDRE \rxd_word_cnt_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[0]_i_3_n_5 ),
        .Q(rxd_word_cnt_reg[2]),
        .R(\rxd_word_cnt[0]_i_1_n_0 ));
  FDRE \rxd_word_cnt_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[0]_i_3_n_4 ),
        .Q(rxd_word_cnt_reg[3]),
        .R(\rxd_word_cnt[0]_i_1_n_0 ));
  FDRE \rxd_word_cnt_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[4]_i_1_n_7 ),
        .Q(rxd_word_cnt_reg[4]),
        .R(\rxd_word_cnt[0]_i_1_n_0 ));
  CARRY4 \rxd_word_cnt_reg[4]_i_1 
       (.CI(\rxd_word_cnt_reg[0]_i_3_n_0 ),
        .CO({\rxd_word_cnt_reg[4]_i_1_n_0 ,\rxd_word_cnt_reg[4]_i_1_n_1 ,\rxd_word_cnt_reg[4]_i_1_n_2 ,\rxd_word_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rxd_word_cnt_reg[4]_i_1_n_4 ,\rxd_word_cnt_reg[4]_i_1_n_5 ,\rxd_word_cnt_reg[4]_i_1_n_6 ,\rxd_word_cnt_reg[4]_i_1_n_7 }),
        .S({\rxd_word_cnt[4]_i_2_n_0 ,\rxd_word_cnt[4]_i_3_n_0 ,\rxd_word_cnt[4]_i_4_n_0 ,\rxd_word_cnt[4]_i_5_n_0 }));
  FDRE \rxd_word_cnt_reg[5] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[4]_i_1_n_6 ),
        .Q(rxd_word_cnt_reg[5]),
        .R(\rxd_word_cnt[0]_i_1_n_0 ));
  FDRE \rxd_word_cnt_reg[6] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[4]_i_1_n_5 ),
        .Q(rxd_word_cnt_reg[6]),
        .R(\rxd_word_cnt[0]_i_1_n_0 ));
  FDRE \rxd_word_cnt_reg[7] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[4]_i_1_n_4 ),
        .Q(rxd_word_cnt_reg[7]),
        .R(\rxd_word_cnt[0]_i_1_n_0 ));
  FDRE \rxd_word_cnt_reg[8] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[8]_i_1_n_7 ),
        .Q(rxd_word_cnt_reg[8]),
        .R(\rxd_word_cnt[0]_i_1_n_0 ));
  CARRY4 \rxd_word_cnt_reg[8]_i_1 
       (.CI(\rxd_word_cnt_reg[4]_i_1_n_0 ),
        .CO({\rxd_word_cnt_reg[8]_i_1_n_0 ,\rxd_word_cnt_reg[8]_i_1_n_1 ,\rxd_word_cnt_reg[8]_i_1_n_2 ,\rxd_word_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rxd_word_cnt_reg[8]_i_1_n_4 ,\rxd_word_cnt_reg[8]_i_1_n_5 ,\rxd_word_cnt_reg[8]_i_1_n_6 ,\rxd_word_cnt_reg[8]_i_1_n_7 }),
        .S({\rxd_word_cnt[8]_i_2_n_0 ,\rxd_word_cnt[8]_i_3_n_0 ,\rxd_word_cnt[8]_i_4_n_0 ,\rxd_word_cnt[8]_i_5_n_0 }));
  FDRE \rxd_word_cnt_reg[9] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[8]_i_1_n_6 ),
        .Q(rxd_word_cnt_reg[9]),
        .R(\rxd_word_cnt[0]_i_1_n_0 ));
  CARRY4 rxs_axistream_next_state1_carry
       (.CI(1'b0),
        .CO({rxs_axistream_next_state1_carry_n_0,rxs_axistream_next_state1_carry_n_1,rxs_axistream_next_state1_carry_n_2,rxs_axistream_next_state1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rxs_axistream_next_state1_carry_O_UNCONNECTED[3:0]),
        .S({rxs_axistream_next_state1_carry_i_1_n_0,rxs_axistream_next_state1_carry_i_2_n_0,rxs_axistream_next_state1_carry_i_3_n_0,rxs_axistream_next_state1_carry_i_4_n_0}));
  CARRY4 rxs_axistream_next_state1_carry__0
       (.CI(rxs_axistream_next_state1_carry_n_0),
        .CO({rxs_axistream_next_state1_carry__0_n_0,rxs_axistream_next_state1_carry__0_n_1,rxs_axistream_next_state1_carry__0_n_2,rxs_axistream_next_state1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rxs_axistream_next_state1_carry__0_O_UNCONNECTED[3:0]),
        .S({rxs_axistream_next_state1_carry__0_i_1_n_0,rxs_axistream_next_state1_carry__0_i_2_n_0,rxs_axistream_next_state1_carry__0_i_3_n_0,rxs_axistream_next_state1_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    rxs_axistream_next_state1_carry__0_i_1
       (.I0(p_0_in0_in[5]),
        .I1(p_0_in0_in[4]),
        .I2(p_0_in0_in[3]),
        .O(rxs_axistream_next_state1_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    rxs_axistream_next_state1_carry__0_i_2
       (.I0(p_0_in0_in[0]),
        .I1(p_0_in0_in[1]),
        .I2(p_0_in0_in[2]),
        .O(rxs_axistream_next_state1_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    rxs_axistream_next_state1_carry__0_i_3
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[15] ),
        .O(rxs_axistream_next_state1_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    rxs_axistream_next_state1_carry__0_i_4
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[14] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[13] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[12] ),
        .O(rxs_axistream_next_state1_carry__0_i_4_n_0));
  CARRY4 rxs_axistream_next_state1_carry__1
       (.CI(rxs_axistream_next_state1_carry__0_n_0),
        .CO({rxs_axistream_next_state1,rxs_axistream_next_state1_carry__1_n_1,rxs_axistream_next_state1_carry__1_n_2,rxs_axistream_next_state1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rxs_axistream_next_state1_carry__1_O_UNCONNECTED[3:0]),
        .S({rxs_axistream_next_state1_carry__1_i_1_n_0,rxs_axistream_next_state1_carry__1_i_2_n_0,rxs_axistream_next_state1_carry__1_i_3_n_0,rxs_axistream_next_state1_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    rxs_axistream_next_state1_carry__1_i_1
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[35] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[34] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[33] ),
        .O(rxs_axistream_next_state1_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    rxs_axistream_next_state1_carry__1_i_2
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[32] ),
        .I1(p_0_in0_in[12]),
        .I2(p_0_in0_in[13]),
        .O(rxs_axistream_next_state1_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    rxs_axistream_next_state1_carry__1_i_3
       (.I0(p_0_in0_in[9]),
        .I1(p_0_in0_in[10]),
        .I2(p_0_in0_in[11]),
        .O(rxs_axistream_next_state1_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    rxs_axistream_next_state1_carry__1_i_4
       (.I0(p_0_in0_in[8]),
        .I1(p_0_in0_in[7]),
        .I2(p_0_in0_in[6]),
        .O(rxs_axistream_next_state1_carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    rxs_axistream_next_state1_carry_i_1
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[11] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[10] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .O(rxs_axistream_next_state1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxs_axistream_next_state1_carry_i_2
       (.I0(rxs_mem_next_available4write_ptr_1_reg[8]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .I3(rxs_mem_next_available4write_ptr_1_reg[6]),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .I5(rxs_mem_next_available4write_ptr_1_reg[7]),
        .O(rxs_axistream_next_state1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxs_axistream_next_state1_carry_i_3
       (.I0(rxs_mem_next_available4write_ptr_1_reg[5]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I3(rxs_mem_next_available4write_ptr_1_reg[3]),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .I5(rxs_mem_next_available4write_ptr_1_reg[4]),
        .O(rxs_axistream_next_state1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxs_axistream_next_state1_carry_i_4
       (.I0(rxs_mem_next_available4write_ptr_1_reg[2]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I3(rxs_mem_next_available4write_ptr_1_reg[1]),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I5(rxs_mem_next_available4write_ptr_1_reg[0]),
        .O(rxs_axistream_next_state1_carry_i_4_n_0));
  CARRY4 \rxs_axistream_next_state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\rxs_axistream_next_state1_inferred__0/i__carry_n_0 ,\rxs_axistream_next_state1_inferred__0/i__carry_n_1 ,\rxs_axistream_next_state1_inferred__0/i__carry_n_2 ,\rxs_axistream_next_state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rxs_axistream_next_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \rxs_axistream_next_state1_inferred__0/i__carry__0 
       (.CI(\rxs_axistream_next_state1_inferred__0/i__carry_n_0 ),
        .CO({\rxs_axistream_next_state1_inferred__0/i__carry__0_n_0 ,\rxs_axistream_next_state1_inferred__0/i__carry__0_n_1 ,\rxs_axistream_next_state1_inferred__0/i__carry__0_n_2 ,\rxs_axistream_next_state1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rxs_axistream_next_state1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  CARRY4 \rxs_axistream_next_state1_inferred__0/i__carry__1 
       (.CI(\rxs_axistream_next_state1_inferred__0/i__carry__0_n_0 ),
        .CO({rxs_axistream_next_state10_out,\rxs_axistream_next_state1_inferred__0/i__carry__1_n_1 ,\rxs_axistream_next_state1_inferred__0/i__carry__1_n_2 ,\rxs_axistream_next_state1_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rxs_axistream_next_state1_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  CARRY4 \rxs_axistream_next_state1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_rxs_axistream_next_state1_inferred__1/i__carry_CO_UNCONNECTED [3],\rxs_axistream_next_state1_inferred__1/i__carry_n_1 ,\rxs_axistream_next_state1_inferred__1/i__carry_n_2 ,\rxs_axistream_next_state1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rxs_axistream_next_state1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_gray_d1[0]_i_1 
       (.I0(p_1_in34_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .O(bin_to_gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_gray_d1[1]_i_1 
       (.I0(p_2_in36_in),
        .I1(p_1_in34_in),
        .O(bin_to_gray[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_gray_d1[2]_i_1 
       (.I0(p_3_in38_in),
        .I1(p_2_in36_in),
        .O(bin_to_gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_gray_d1[3]_i_1 
       (.I0(p_4_in40_in),
        .I1(p_3_in38_in),
        .O(bin_to_gray[3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_gray_d1[4]_i_1 
       (.I0(p_5_in42_in),
        .I1(p_4_in40_in),
        .O(bin_to_gray[4]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_gray_d1[5]_i_1 
       (.I0(p_6_in44_in),
        .I1(p_5_in42_in),
        .O(bin_to_gray[5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_gray_d1[6]_i_1 
       (.I0(p_7_in46_in),
        .I1(p_6_in44_in),
        .O(bin_to_gray[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_gray_d1[7]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[8] ),
        .I1(p_7_in46_in),
        .O(bin_to_gray[7]));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(bin_to_gray[0]),
        .Q(data_sync0_i[0]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(bin_to_gray[1]),
        .Q(data_sync0_i[1]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(bin_to_gray[2]),
        .Q(data_sync0_i[2]),
        .R(SR));
  FDSE \rxs_mem_last_read_out_ptr_gray_d1_reg[35] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_sync0_i[9]),
        .S(SR));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(bin_to_gray[3]),
        .Q(data_sync0_i[3]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(bin_to_gray[4]),
        .Q(data_sync0_i[4]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(bin_to_gray[5]),
        .Q(data_sync0_i[5]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(bin_to_gray[6]),
        .Q(data_sync0_i[6]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(bin_to_gray[7]),
        .Q(data_sync0_i[7]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[8] ),
        .Q(data_sync0_i[8]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000707770777077)) 
    \rxs_mem_last_read_out_ptr_plus_one[0]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_plus_one[0]),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I3(\rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0 ),
        .I4(rxs_mem_last_read_out_ptr_reg[0]),
        .I5(\rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_plus_one[1]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_cmb[1]),
        .I1(rxs_mem_last_read_out_ptr_cmb[0]),
        .O(\rxs_mem_last_read_out_ptr_plus_one[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h40FFFF00)) 
    \rxs_mem_last_read_out_ptr_plus_one[2]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_plus_one[2]_i_2_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_cmb[3]),
        .I2(rxs_mem_last_read_out_ptr_cmb[4]),
        .I3(\rxs_mem_last_read_out_ptr_plus_one[2]_i_3_n_0 ),
        .I4(rxs_mem_last_read_out_ptr_cmb[2]),
        .O(\rxs_mem_last_read_out_ptr_plus_one[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rxs_mem_last_read_out_ptr_plus_one[2]_i_2 
       (.I0(rxs_mem_last_read_out_ptr_cmb[8]),
        .I1(rxs_mem_last_read_out_ptr_cmb[7]),
        .I2(rxs_mem_last_read_out_ptr_cmb[5]),
        .I3(rxs_mem_last_read_out_ptr_cmb[6]),
        .O(\rxs_mem_last_read_out_ptr_plus_one[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rxs_mem_last_read_out_ptr_plus_one[2]_i_3 
       (.I0(rxs_mem_last_read_out_ptr_cmb[1]),
        .I1(rxs_mem_last_read_out_ptr_cmb[0]),
        .O(\rxs_mem_last_read_out_ptr_plus_one[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_plus_one[3]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_cmb[3]),
        .I1(\rxs_mem_last_read_out_ptr_plus_one[8]_i_2_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rxs_mem_last_read_out_ptr_plus_one[4]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_cmb[4]),
        .I1(\rxs_mem_last_read_out_ptr_plus_one[8]_i_2_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_cmb[3]),
        .O(\rxs_mem_last_read_out_ptr_plus_one[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rxs_mem_last_read_out_ptr_plus_one[5]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_cmb[5]),
        .I1(rxs_mem_last_read_out_ptr_cmb[4]),
        .I2(rxs_mem_last_read_out_ptr_cmb[3]),
        .I3(\rxs_mem_last_read_out_ptr_plus_one[8]_i_2_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rxs_mem_last_read_out_ptr_plus_one[6]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_cmb[6]),
        .I1(\rxs_mem_last_read_out_ptr_plus_one[8]_i_2_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_cmb[3]),
        .I3(rxs_mem_last_read_out_ptr_cmb[4]),
        .I4(rxs_mem_last_read_out_ptr_cmb[5]),
        .O(\rxs_mem_last_read_out_ptr_plus_one[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rxs_mem_last_read_out_ptr_plus_one[7]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_cmb[7]),
        .I1(rxs_mem_last_read_out_ptr_cmb[5]),
        .I2(rxs_mem_last_read_out_ptr_cmb[4]),
        .I3(rxs_mem_last_read_out_ptr_cmb[3]),
        .I4(\rxs_mem_last_read_out_ptr_plus_one[8]_i_2_n_0 ),
        .I5(rxs_mem_last_read_out_ptr_cmb[6]),
        .O(\rxs_mem_last_read_out_ptr_plus_one[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \rxs_mem_last_read_out_ptr_plus_one[8]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_cmb[8]),
        .I1(rxs_mem_last_read_out_ptr_cmb[6]),
        .I2(\rxs_mem_last_read_out_ptr_plus_one[8]_i_2_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_plus_one[8]_i_3_n_0 ),
        .I4(rxs_mem_last_read_out_ptr_cmb[5]),
        .I5(rxs_mem_last_read_out_ptr_cmb[7]),
        .O(\rxs_mem_last_read_out_ptr_plus_one[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8F800000000)) 
    \rxs_mem_last_read_out_ptr_plus_one[8]_i_2 
       (.I0(\rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_plus_one[2]),
        .I2(\rxs_mem_last_read_out_ptr_reg[2]_i_2_n_0 ),
        .I3(rxs_mem_last_read_out_ptr_reg[2]),
        .I4(\rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0 ),
        .I5(\rxs_mem_last_read_out_ptr_plus_one[2]_i_3_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rxs_mem_last_read_out_ptr_plus_one[8]_i_3 
       (.I0(rxs_mem_last_read_out_ptr_cmb[4]),
        .I1(rxs_mem_last_read_out_ptr_cmb[3]),
        .O(\rxs_mem_last_read_out_ptr_plus_one[8]_i_3_n_0 ));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[0]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[0]),
        .S(SR));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[1]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[1]),
        .S(SR));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[2]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[2]),
        .S(SR));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[3]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[3]),
        .S(SR));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[4]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[4]),
        .S(SR));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[5]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[5]),
        .S(SR));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[6]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[6]),
        .S(SR));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[7]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[7]),
        .S(SR));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[8]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[8]),
        .S(SR));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \rxs_mem_last_read_out_ptr_reg[0]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_reg[0]),
        .I2(\rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0 ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I4(rxs_mem_last_read_out_ptr_plus_one[0]),
        .I5(\rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0 ),
        .O(rxs_mem_last_read_out_ptr_cmb[0]));
  LUT6 #(
    .INIT(64'hFFFFAEEAAEEAAEEA)) 
    \rxs_mem_last_read_out_ptr_reg[1]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_reg[1]_i_2_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0 ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I4(rxs_mem_last_read_out_ptr_plus_one[1]),
        .I5(\rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0 ),
        .O(rxs_mem_last_read_out_ptr_cmb[1]));
  LUT6 #(
    .INIT(64'hDFDFDFD900000000)) 
    \rxs_mem_last_read_out_ptr_reg[1]_i_2 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .I5(rxs_mem_last_read_out_ptr_reg[1]),
        .O(\rxs_mem_last_read_out_ptr_reg[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rxs_mem_last_read_out_ptr_reg[2]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_reg[2]),
        .I2(\rxs_mem_last_read_out_ptr_reg[2]_i_2_n_0 ),
        .I3(rxs_mem_last_read_out_ptr_plus_one[2]),
        .I4(\rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0 ),
        .O(rxs_mem_last_read_out_ptr_cmb[2]));
  LUT6 #(
    .INIT(64'h28882888AAAA2888)) 
    \rxs_mem_last_read_out_ptr_reg[2]_i_2 
       (.I0(\rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0 ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .I5(\rxs_mem_last_read_out_ptr_reg[8]_i_4_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_reg[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0F000010)) 
    \rxs_mem_last_read_out_ptr_reg[2]_i_3 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[3]),
        .I4(rxs_axistream_current_state[2]),
        .O(\rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF88888F8)) 
    \rxs_mem_last_read_out_ptr_reg[3]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_reg[3]),
        .I2(\rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0 ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I4(\rxs_mem_last_read_out_ptr_reg[3]_i_2_n_0 ),
        .I5(\rxs_mem_last_read_out_ptr_reg[3]_i_3_n_0 ),
        .O(rxs_mem_last_read_out_ptr_cmb[3]));
  LUT3 #(
    .INIT(8'h7F)) 
    \rxs_mem_last_read_out_ptr_reg[3]_i_2 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .O(\rxs_mem_last_read_out_ptr_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0808081800000000)) 
    \rxs_mem_last_read_out_ptr_reg[3]_i_3 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .I5(rxs_mem_last_read_out_ptr_plus_one[3]),
        .O(\rxs_mem_last_read_out_ptr_reg[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88F8F888)) 
    \rxs_mem_last_read_out_ptr_reg[4]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_reg[4]),
        .I2(\rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_reg[4]_i_2_n_0 ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .I5(\rxs_mem_last_read_out_ptr_reg[4]_i_3_n_0 ),
        .O(rxs_mem_last_read_out_ptr_cmb[4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rxs_mem_last_read_out_ptr_reg[4]_i_2 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .O(\rxs_mem_last_read_out_ptr_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0808081800000000)) 
    \rxs_mem_last_read_out_ptr_reg[4]_i_3 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .I5(rxs_mem_last_read_out_ptr_plus_one[4]),
        .O(\rxs_mem_last_read_out_ptr_reg[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88F8F888)) 
    \rxs_mem_last_read_out_ptr_reg[5]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_reg[5]),
        .I2(\rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_reg[5]_i_2_n_0 ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .I5(\rxs_mem_last_read_out_ptr_reg[5]_i_3_n_0 ),
        .O(rxs_mem_last_read_out_ptr_cmb[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \rxs_mem_last_read_out_ptr_reg[5]_i_2 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .O(\rxs_mem_last_read_out_ptr_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0808081800000000)) 
    \rxs_mem_last_read_out_ptr_reg[5]_i_3 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .I5(rxs_mem_last_read_out_ptr_plus_one[5]),
        .O(\rxs_mem_last_read_out_ptr_reg[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88F8F888)) 
    \rxs_mem_last_read_out_ptr_reg[6]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_reg[6]),
        .I2(\rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_reg[6]_i_2_n_0 ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .I5(\rxs_mem_last_read_out_ptr_reg[6]_i_3_n_0 ),
        .O(rxs_mem_last_read_out_ptr_cmb[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rxs_mem_last_read_out_ptr_reg[6]_i_2 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I5(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .O(\rxs_mem_last_read_out_ptr_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0808081800000000)) 
    \rxs_mem_last_read_out_ptr_reg[6]_i_3 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .I5(rxs_mem_last_read_out_ptr_plus_one[6]),
        .O(\rxs_mem_last_read_out_ptr_reg[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88F8F888)) 
    \rxs_mem_last_read_out_ptr_reg[7]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_reg[7]),
        .I2(\rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_reg[7]_i_2_n_0 ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .I5(\rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0 ),
        .O(rxs_mem_last_read_out_ptr_cmb[7]));
  LUT5 #(
    .INIT(32'h08000000)) 
    \rxs_mem_last_read_out_ptr_reg[7]_i_2 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .I2(\rxs_mem_last_read_out_ptr_reg[3]_i_2_n_0 ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .O(\rxs_mem_last_read_out_ptr_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0808081800000000)) 
    \rxs_mem_last_read_out_ptr_reg[7]_i_3 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .I5(rxs_mem_last_read_out_ptr_plus_one[7]),
        .O(\rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF88888F8)) 
    \rxs_mem_last_read_out_ptr_reg[8]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_reg[8]),
        .I2(\rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_reg[8]_i_4_n_0 ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .I5(\rxs_mem_last_read_out_ptr_reg[8]_i_5_n_0 ),
        .O(rxs_mem_last_read_out_ptr_cmb[8]));
  LUT5 #(
    .INIT(32'hFF0EFEFF)) 
    \rxs_mem_last_read_out_ptr_reg[8]_i_2 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .O(\rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rxs_mem_last_read_out_ptr_reg[8]_i_3 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[2]),
        .I4(rxs_axistream_current_state[4]),
        .O(\rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \rxs_mem_last_read_out_ptr_reg[8]_i_4 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .I3(\rxs_mem_last_read_out_ptr_reg[3]_i_2_n_0 ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .I5(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .O(\rxs_mem_last_read_out_ptr_reg[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0808081800000000)) 
    \rxs_mem_last_read_out_ptr_reg[8]_i_5 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .I5(rxs_mem_last_read_out_ptr_plus_one[8]),
        .O(\rxs_mem_last_read_out_ptr_reg[8]_i_5_n_0 ));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(rxs_mem_last_read_out_ptr_cmb[0]),
        .Q(rxs_mem_last_read_out_ptr_reg[0]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(rxs_mem_last_read_out_ptr_cmb[1]),
        .Q(rxs_mem_last_read_out_ptr_reg[1]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(rxs_mem_last_read_out_ptr_cmb[2]),
        .Q(rxs_mem_last_read_out_ptr_reg[2]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(rxs_mem_last_read_out_ptr_cmb[3]),
        .Q(rxs_mem_last_read_out_ptr_reg[3]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(rxs_mem_last_read_out_ptr_cmb[4]),
        .Q(rxs_mem_last_read_out_ptr_reg[4]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(rxs_mem_last_read_out_ptr_cmb[5]),
        .Q(rxs_mem_last_read_out_ptr_reg[5]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(rxs_mem_last_read_out_ptr_cmb[6]),
        .Q(rxs_mem_last_read_out_ptr_reg[6]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(rxs_mem_last_read_out_ptr_cmb[7]),
        .Q(rxs_mem_last_read_out_ptr_reg[7]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(rxs_mem_last_read_out_ptr_cmb[8]),
        .Q(rxs_mem_last_read_out_ptr_reg[8]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0C10)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray0
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[2]),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray0__0));
  CARRY4 rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry
       (.CI(1'b0),
        .CO({rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_0,rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_1,rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_2,rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_1_n_0,rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_2_n_0,rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_3_n_0,rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_4_n_0}),
        .O(NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_O_UNCONNECTED[3:0]),
        .S({rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_5_n_0,rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_6_n_0,rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_7_n_0,rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_8_n_0}));
  CARRY4 rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0
       (.CI(rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_0),
        .CO({NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_CO_UNCONNECTED[3:1],rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_i_1_n_0}),
        .O(NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_i_2_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_i_1
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[8] ),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8] ),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_i_2
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8] ),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[8] ),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_1
       (.I0(p_6_in44_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6] ),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7] ),
        .I3(p_7_in46_in),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_2
       (.I0(p_4_in40_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4] ),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5] ),
        .I3(p_5_in42_in),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_3
       (.I0(p_2_in36_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2] ),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3] ),
        .I3(p_3_in38_in),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_4
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0] ),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1] ),
        .I3(p_1_in34_in),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_5
       (.I0(p_6_in44_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6] ),
        .I2(p_7_in46_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7] ),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_6
       (.I0(p_4_in40_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4] ),
        .I2(p_5_in42_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5] ),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_7
       (.I0(p_2_in36_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2] ),
        .I2(p_3_in38_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3] ),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_8
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0] ),
        .I2(p_1_in34_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1] ),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_i_8_n_0));
  CARRY4 rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry
       (.CI(1'b0),
        .CO({rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_0,rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_1,rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_2,rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_1_n_0,rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_2_n_0,rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_3_n_0,rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_4_n_0}),
        .O(NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_O_UNCONNECTED[3:0]),
        .S({rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_5_n_0,rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_6_n_0,rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_7_n_0,rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_8_n_0}));
  CARRY4 rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0
       (.CI(rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_0),
        .CO({NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_CO_UNCONNECTED[3:1],rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_i_1_n_0}),
        .O(NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_i_2_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_i_1
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8] ),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[8] ),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_i_2
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[8] ),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8] ),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_1
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6] ),
        .I1(p_6_in44_in),
        .I2(p_7_in46_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7] ),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_2
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4] ),
        .I1(p_4_in40_in),
        .I2(p_5_in42_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5] ),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_3
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2] ),
        .I1(p_2_in36_in),
        .I2(p_3_in38_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3] ),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_4
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0] ),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .I2(p_1_in34_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1] ),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_5
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6] ),
        .I1(p_6_in44_in),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7] ),
        .I3(p_7_in46_in),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_6
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4] ),
        .I1(p_4_in40_in),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5] ),
        .I3(p_5_in42_in),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_7
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2] ),
        .I1(p_2_in36_in),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3] ),
        .I3(p_3_in38_in),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_8
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0] ),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1] ),
        .I3(p_1_in34_in),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[0]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[1]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .I1(p_1_in34_in),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[2]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .I1(p_1_in34_in),
        .I2(p_2_in36_in),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[3]_i_1 
       (.I0(p_1_in34_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .I2(p_2_in36_in),
        .I3(p_3_in38_in),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[4]_i_1 
       (.I0(p_2_in36_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .I2(p_1_in34_in),
        .I3(p_3_in38_in),
        .I4(p_4_in40_in),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[5]_i_1 
       (.I0(p_3_in38_in),
        .I1(p_1_in34_in),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .I3(p_2_in36_in),
        .I4(p_4_in40_in),
        .I5(p_5_in42_in),
        .O(plusOp__1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[6]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_4_n_0 ),
        .I1(p_6_in44_in),
        .O(plusOp__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[7]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_4_n_0 ),
        .I1(p_6_in44_in),
        .I2(p_7_in46_in),
        .O(plusOp__1[7]));
  LUT3 #(
    .INIT(8'hE0)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry__0_n_3),
        .I1(rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry__0_n_3),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_3_n_0 ),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_2 
       (.I0(p_6_in44_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_4_n_0 ),
        .I2(p_7_in46_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[8] ),
        .O(plusOp__1[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_3 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7] ),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_5_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6] ),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8] ),
        .I4(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4] ),
        .I5(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_4 
       (.I0(p_5_in42_in),
        .I1(p_3_in38_in),
        .I2(p_1_in34_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .I4(p_2_in36_in),
        .I5(p_4_in40_in),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_5 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2] ),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3] ),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0] ),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_5_n_0 ));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[0]_i_1_n_0 ),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(plusOp__1[1]),
        .Q(p_1_in34_in),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(plusOp__1[2]),
        .Q(p_2_in36_in),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(plusOp__1[3]),
        .Q(p_3_in38_in),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(plusOp__1[4]),
        .Q(p_4_in40_in),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(plusOp__1[5]),
        .Q(p_5_in42_in),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(plusOp__1[6]),
        .Q(p_6_in44_in),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(plusOp__1[7]),
        .Q(p_7_in46_in),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(plusOp__1[8]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[8] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0__0),
        .D(rxs_mem_last_read_out_ptr_reg[0]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0__0),
        .D(rxs_mem_last_read_out_ptr_reg[1]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0__0),
        .D(rxs_mem_last_read_out_ptr_reg[2]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0__0),
        .D(rxs_mem_last_read_out_ptr_reg[3]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0__0),
        .D(rxs_mem_last_read_out_ptr_reg[4]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0__0),
        .D(rxs_mem_last_read_out_ptr_reg[5]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0__0),
        .D(rxs_mem_last_read_out_ptr_reg[6]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0__0),
        .D(rxs_mem_last_read_out_ptr_reg[7]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0__0),
        .D(rxs_mem_last_read_out_ptr_reg[8]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8] ),
        .R(SR));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rxs_mem_last_read_out_ptr_true_reg[0]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_reg[0]),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[4]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rxs_mem_last_read_out_ptr_true_reg[1]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_reg[1]),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[4]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rxs_mem_last_read_out_ptr_true_reg[2]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_reg[2]),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[4]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rxs_mem_last_read_out_ptr_true_reg[3]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_reg[3]),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[4]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rxs_mem_last_read_out_ptr_true_reg[4]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_reg[4]),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[4]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rxs_mem_last_read_out_ptr_true_reg[5]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_reg[5]),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[4]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rxs_mem_last_read_out_ptr_true_reg[6]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_reg[6]),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[4]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rxs_mem_last_read_out_ptr_true_reg[7]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_reg[7]),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[4]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0808081C)) 
    \rxs_mem_last_read_out_ptr_true_reg[8]_i_1 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(rxs_mem_last_read_out_ptr_true_cmb));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rxs_mem_last_read_out_ptr_true_reg[8]_i_2 
       (.I0(rxs_mem_last_read_out_ptr_reg[8]),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[4]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[8]_i_2_n_0 ));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[0]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[0]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[1]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[1]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[2]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[2]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[3]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[3]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[4]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[4]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[5]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[5]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[6]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[6]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[7]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[7]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[8]_i_2_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[8]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00040000)) 
    \rxs_mem_next_available4write_ptr_1_reg[8]_i_1 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[1]),
        .I3(rxs_axistream_current_state[3]),
        .I4(rxs_axistream_current_state[2]),
        .O(rxs_mem_next_available4write_ptr_1_cmb));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[0]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[1]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[2]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[3]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[4]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[5]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[6]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[7]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[8]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \rxs_mem_next_available4write_ptr_reg[8]_i_1 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_next_state1),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(rxs_axistream_current_state[2]),
        .O(rxs_mem_next_available4write_ptr_cmb));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .Q(rxs_mem_next_available4write_ptr_reg[0]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .Q(rxs_mem_next_available4write_ptr_reg[1]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .Q(rxs_mem_next_available4write_ptr_reg[2]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .Q(rxs_mem_next_available4write_ptr_reg[3]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .Q(rxs_mem_next_available4write_ptr_reg[4]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .Q(rxs_mem_next_available4write_ptr_reg[5]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .Q(rxs_mem_next_available4write_ptr_reg[6]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .Q(rxs_mem_next_available4write_ptr_reg[7]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .Q(rxs_mem_next_available4write_ptr_reg[8]),
        .R(SR));
  FDRE \rxs_status_word_1_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .Q(rxs_status_word_1[0]),
        .R(SR));
  FDRE \rxs_status_word_1_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .Q(rxs_status_word_1[1]),
        .R(SR));
  FDRE \rxs_status_word_1_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .Q(rxs_status_word_1[2]),
        .R(SR));
  FDRE \rxs_status_word_1_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .Q(rxs_status_word_1[3]),
        .R(SR));
  FDRE \rxs_status_word_1_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .Q(rxs_status_word_1[4]),
        .R(SR));
  FDRE \rxs_status_word_1_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .Q(rxs_status_word_1[5]),
        .R(SR));
  FDRE \rxs_status_word_1_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .Q(rxs_status_word_1[6]),
        .R(SR));
  FDRE \rxs_status_word_1_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .Q(rxs_status_word_1[7]),
        .R(SR));
  FDRE \rxs_status_word_1_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .Q(rxs_status_word_1[8]),
        .R(SR));
  FDRE \rxs_status_word_1_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1_0),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .Q(rxs_status_word_1[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00400000)) 
    \rxs_status_word_2[31]_i_1 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(rxs_status_word_2));
  FDRE \rxs_status_word_2_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[0]),
        .Q(\rxs_status_word_2_reg_n_0_[0] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[10] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[10]),
        .Q(\rxs_status_word_2_reg_n_0_[10] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[11] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[11]),
        .Q(\rxs_status_word_2_reg_n_0_[11] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[12] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[12]),
        .Q(\rxs_status_word_2_reg_n_0_[12] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[13] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[13]),
        .Q(\rxs_status_word_2_reg_n_0_[13] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[14] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[14]),
        .Q(\rxs_status_word_2_reg_n_0_[14] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[15] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[15]),
        .Q(\rxs_status_word_2_reg_n_0_[15] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[16] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[16]),
        .Q(\rxs_status_word_2_reg_n_0_[16] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[17] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[17]),
        .Q(\rxs_status_word_2_reg_n_0_[17] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[18] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[18]),
        .Q(\rxs_status_word_2_reg_n_0_[18] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[19] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[19]),
        .Q(\rxs_status_word_2_reg_n_0_[19] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[1]),
        .Q(\rxs_status_word_2_reg_n_0_[1] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[20] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[20]),
        .Q(\rxs_status_word_2_reg_n_0_[20] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[21] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[21]),
        .Q(\rxs_status_word_2_reg_n_0_[21] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[22] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[22]),
        .Q(\rxs_status_word_2_reg_n_0_[22] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[23] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[23]),
        .Q(\rxs_status_word_2_reg_n_0_[23] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[24] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[24]),
        .Q(\rxs_status_word_2_reg_n_0_[24] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[25] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[25]),
        .Q(\rxs_status_word_2_reg_n_0_[25] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[26] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[26]),
        .Q(\rxs_status_word_2_reg_n_0_[26] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[27] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[27]),
        .Q(\rxs_status_word_2_reg_n_0_[27] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[28] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[28]),
        .Q(\rxs_status_word_2_reg_n_0_[28] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[29] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[29]),
        .Q(\rxs_status_word_2_reg_n_0_[29] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[2]),
        .Q(\rxs_status_word_2_reg_n_0_[2] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[30] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[30]),
        .Q(\rxs_status_word_2_reg_n_0_[30] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[31] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[31]),
        .Q(\rxs_status_word_2_reg_n_0_[31] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[3]),
        .Q(\rxs_status_word_2_reg_n_0_[3] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[4]),
        .Q(\rxs_status_word_2_reg_n_0_[4] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[5]),
        .Q(\rxs_status_word_2_reg_n_0_[5] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[6]),
        .Q(\rxs_status_word_2_reg_n_0_[6] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[7]),
        .Q(\rxs_status_word_2_reg_n_0_[7] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[8]),
        .Q(\rxs_status_word_2_reg_n_0_[8] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[9]),
        .Q(\rxs_status_word_2_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00400000)) 
    \rxs_status_word_3[31]_i_1 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .O(rxs_status_word_3));
  FDRE \rxs_status_word_3_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[0]),
        .Q(\rxs_status_word_3_reg_n_0_[0] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[10] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[10]),
        .Q(\rxs_status_word_3_reg_n_0_[10] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[11] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[11]),
        .Q(\rxs_status_word_3_reg_n_0_[11] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[12] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[12]),
        .Q(\rxs_status_word_3_reg_n_0_[12] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[13] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[13]),
        .Q(\rxs_status_word_3_reg_n_0_[13] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[14] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[14]),
        .Q(\rxs_status_word_3_reg_n_0_[14] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[15] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[15]),
        .Q(\rxs_status_word_3_reg_n_0_[15] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[16] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[16]),
        .Q(\rxs_status_word_3_reg_n_0_[16] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[17] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[17]),
        .Q(\rxs_status_word_3_reg_n_0_[17] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[18] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[18]),
        .Q(\rxs_status_word_3_reg_n_0_[18] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[19] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[19]),
        .Q(\rxs_status_word_3_reg_n_0_[19] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[1]),
        .Q(\rxs_status_word_3_reg_n_0_[1] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[20] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[20]),
        .Q(\rxs_status_word_3_reg_n_0_[20] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[21] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[21]),
        .Q(\rxs_status_word_3_reg_n_0_[21] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[22] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[22]),
        .Q(\rxs_status_word_3_reg_n_0_[22] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[23] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[23]),
        .Q(\rxs_status_word_3_reg_n_0_[23] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[24] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[24]),
        .Q(\rxs_status_word_3_reg_n_0_[24] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[25] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[25]),
        .Q(\rxs_status_word_3_reg_n_0_[25] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[26] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[26]),
        .Q(\rxs_status_word_3_reg_n_0_[26] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[27] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[27]),
        .Q(\rxs_status_word_3_reg_n_0_[27] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[28] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[28]),
        .Q(\rxs_status_word_3_reg_n_0_[28] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[29] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[29]),
        .Q(\rxs_status_word_3_reg_n_0_[29] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[2]),
        .Q(\rxs_status_word_3_reg_n_0_[2] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[30] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[30]),
        .Q(\rxs_status_word_3_reg_n_0_[30] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[31] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[31]),
        .Q(\rxs_status_word_3_reg_n_0_[31] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[3]),
        .Q(\rxs_status_word_3_reg_n_0_[3] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[4]),
        .Q(\rxs_status_word_3_reg_n_0_[4] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[5]),
        .Q(\rxs_status_word_3_reg_n_0_[5] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[6]),
        .Q(\rxs_status_word_3_reg_n_0_[6] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[7]),
        .Q(\rxs_status_word_3_reg_n_0_[7] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[8]),
        .Q(\rxs_status_word_3_reg_n_0_[8] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[9]),
        .Q(\rxs_status_word_3_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h40000000)) 
    \rxs_status_word_4[31]_i_1 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(rxs_status_word_4));
  FDRE \rxs_status_word_4_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[0]),
        .Q(\rxs_status_word_4_reg_n_0_[0] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[10] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[10]),
        .Q(\rxs_status_word_4_reg_n_0_[10] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[11] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[11]),
        .Q(\rxs_status_word_4_reg_n_0_[11] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[12] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[12]),
        .Q(\rxs_status_word_4_reg_n_0_[12] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[13] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[13]),
        .Q(\rxs_status_word_4_reg_n_0_[13] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[14] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[14]),
        .Q(\rxs_status_word_4_reg_n_0_[14] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[15] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[15]),
        .Q(\rxs_status_word_4_reg_n_0_[15] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[16] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[16]),
        .Q(\rxs_status_word_4_reg_n_0_[16] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[17] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[17]),
        .Q(\rxs_status_word_4_reg_n_0_[17] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[18] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[18]),
        .Q(\rxs_status_word_4_reg_n_0_[18] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[19] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[19]),
        .Q(\rxs_status_word_4_reg_n_0_[19] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[1]),
        .Q(\rxs_status_word_4_reg_n_0_[1] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[20] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[20]),
        .Q(\rxs_status_word_4_reg_n_0_[20] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[21] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[21]),
        .Q(\rxs_status_word_4_reg_n_0_[21] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[22] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[22]),
        .Q(\rxs_status_word_4_reg_n_0_[22] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[23] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[23]),
        .Q(\rxs_status_word_4_reg_n_0_[23] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[24] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[24]),
        .Q(\rxs_status_word_4_reg_n_0_[24] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[25] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[25]),
        .Q(\rxs_status_word_4_reg_n_0_[25] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[26] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[26]),
        .Q(\rxs_status_word_4_reg_n_0_[26] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[27] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[27]),
        .Q(\rxs_status_word_4_reg_n_0_[27] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[28] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[28]),
        .Q(\rxs_status_word_4_reg_n_0_[28] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[29] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[29]),
        .Q(\rxs_status_word_4_reg_n_0_[29] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[2]),
        .Q(\rxs_status_word_4_reg_n_0_[2] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[30] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[30]),
        .Q(\rxs_status_word_4_reg_n_0_[30] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[31] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[31]),
        .Q(\rxs_status_word_4_reg_n_0_[31] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[3]),
        .Q(\rxs_status_word_4_reg_n_0_[3] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[4]),
        .Q(\rxs_status_word_4_reg_n_0_[4] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[5]),
        .Q(\rxs_status_word_4_reg_n_0_[5] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[6]),
        .Q(\rxs_status_word_4_reg_n_0_[6] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[7]),
        .Q(\rxs_status_word_4_reg_n_0_[7] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[8]),
        .Q(\rxs_status_word_4_reg_n_0_[8] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[9]),
        .Q(\rxs_status_word_4_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rxs_status_word_5[31]_i_1 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(rxs_status_word_5));
  FDRE \rxs_status_word_5_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[0]),
        .Q(\rxs_status_word_5_reg_n_0_[0] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[10] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[10]),
        .Q(\rxs_status_word_5_reg_n_0_[10] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[11] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[11]),
        .Q(\rxs_status_word_5_reg_n_0_[11] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[12] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[12]),
        .Q(\rxs_status_word_5_reg_n_0_[12] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[13] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[13]),
        .Q(\rxs_status_word_5_reg_n_0_[13] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[14] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[14]),
        .Q(\rxs_status_word_5_reg_n_0_[14] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[15] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[15]),
        .Q(\rxs_status_word_5_reg_n_0_[15] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[16] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[16]),
        .Q(\rxs_status_word_5_reg_n_0_[16] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[17] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[17]),
        .Q(\rxs_status_word_5_reg_n_0_[17] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[18] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[18]),
        .Q(\rxs_status_word_5_reg_n_0_[18] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[19] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[19]),
        .Q(\rxs_status_word_5_reg_n_0_[19] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[1]),
        .Q(\rxs_status_word_5_reg_n_0_[1] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[20] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[20]),
        .Q(\rxs_status_word_5_reg_n_0_[20] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[21] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[21]),
        .Q(\rxs_status_word_5_reg_n_0_[21] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[22] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[22]),
        .Q(\rxs_status_word_5_reg_n_0_[22] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[23] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[23]),
        .Q(\rxs_status_word_5_reg_n_0_[23] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[24] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[24]),
        .Q(\rxs_status_word_5_reg_n_0_[24] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[25] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[25]),
        .Q(\rxs_status_word_5_reg_n_0_[25] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[26] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[26]),
        .Q(\rxs_status_word_5_reg_n_0_[26] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[27] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[27]),
        .Q(\rxs_status_word_5_reg_n_0_[27] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[28] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[28]),
        .Q(\rxs_status_word_5_reg_n_0_[28] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[29] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[29]),
        .Q(\rxs_status_word_5_reg_n_0_[29] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[2]),
        .Q(\rxs_status_word_5_reg_n_0_[2] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[30] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[30]),
        .Q(\rxs_status_word_5_reg_n_0_[30] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[31] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[31]),
        .Q(\rxs_status_word_5_reg_n_0_[31] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[3]),
        .Q(\rxs_status_word_5_reg_n_0_[3] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[4]),
        .Q(\rxs_status_word_5_reg_n_0_[4] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[5]),
        .Q(\rxs_status_word_5_reg_n_0_[5] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[6]),
        .Q(\rxs_status_word_5_reg_n_0_[6] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[7]),
        .Q(\rxs_status_word_5_reg_n_0_[7] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[8]),
        .Q(\rxs_status_word_5_reg_n_0_[8] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[9]),
        .Q(\rxs_status_word_5_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00040000)) 
    \rxs_status_word_6[31]_i_1 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(rxs_status_word_6));
  FDRE \rxs_status_word_6_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[0]),
        .Q(\rxs_status_word_6_reg_n_0_[0] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[10] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[10]),
        .Q(\rxs_status_word_6_reg_n_0_[10] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[11] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[11]),
        .Q(\rxs_status_word_6_reg_n_0_[11] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[12] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[12]),
        .Q(\rxs_status_word_6_reg_n_0_[12] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[13] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[13]),
        .Q(\rxs_status_word_6_reg_n_0_[13] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[14] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[14]),
        .Q(\rxs_status_word_6_reg_n_0_[14] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[15] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[15]),
        .Q(\rxs_status_word_6_reg_n_0_[15] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[16] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[16]),
        .Q(\rxs_status_word_6_reg_n_0_[16] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[17] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[17]),
        .Q(\rxs_status_word_6_reg_n_0_[17] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[18] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[18]),
        .Q(\rxs_status_word_6_reg_n_0_[18] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[19] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[19]),
        .Q(\rxs_status_word_6_reg_n_0_[19] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[1]),
        .Q(\rxs_status_word_6_reg_n_0_[1] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[20] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[20]),
        .Q(\rxs_status_word_6_reg_n_0_[20] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[21] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[21]),
        .Q(\rxs_status_word_6_reg_n_0_[21] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[22] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[22]),
        .Q(\rxs_status_word_6_reg_n_0_[22] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[23] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[23]),
        .Q(\rxs_status_word_6_reg_n_0_[23] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[24] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[24]),
        .Q(\rxs_status_word_6_reg_n_0_[24] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[25] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[25]),
        .Q(\rxs_status_word_6_reg_n_0_[25] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[26] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[26]),
        .Q(\rxs_status_word_6_reg_n_0_[26] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[27] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[27]),
        .Q(\rxs_status_word_6_reg_n_0_[27] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[28] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[28]),
        .Q(\rxs_status_word_6_reg_n_0_[28] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[29] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[29]),
        .Q(\rxs_status_word_6_reg_n_0_[29] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[2]),
        .Q(\rxs_status_word_6_reg_n_0_[2] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[30] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[30]),
        .Q(\rxs_status_word_6_reg_n_0_[30] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[31] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[31]),
        .Q(\rxs_status_word_6_reg_n_0_[31] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[3]),
        .Q(\rxs_status_word_6_reg_n_0_[3] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[4]),
        .Q(\rxs_status_word_6_reg_n_0_[4] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[5]),
        .Q(\rxs_status_word_6_reg_n_0_[5] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[6]),
        .Q(\rxs_status_word_6_reg_n_0_[6] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[7]),
        .Q(\rxs_status_word_6_reg_n_0_[7] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[8]),
        .Q(\rxs_status_word_6_reg_n_0_[8] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[9]),
        .Q(\rxs_status_word_6_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rx_emac_if" *) 
module bd_929b_eth_buf_0_rx_emac_if
   (rx_client_rxs_dpmem_wr_en,
    D,
    RX_CLIENT_CLK_ENBL,
    ClkASignalInReg_reg,
    frame_is_multicast_d10_reg_0,
    frame_is_broadcast_d10_reg_0,
    Q,
    ClkASignalInReg_reg_0,
    rxclclk_frame_rejected_intrpt,
    rxclclk_buffer_mem_overflow_intrpt,
    rx_client_rxd_dpmem_wr_en,
    ClkASignalToggle_reg,
    \rx_client_rxs_dpmem_wr_data_d1_reg[31] ,
    \rx_client_rxs_dpmem_addr_d1_reg[8] ,
    rx_reset,
    rx_mac_aclk,
    derived_rxd_vld,
    end_of_frame_reset_array_reg_r_31,
    end_of_frame_reset_array_reg_r_34,
    speed_is_10_100,
    RX_CLK_ENABLE_IN,
    rx_statistics_valid_i_reg,
    \ClkBAxiEthBClkCrsBusOut_reg[14] ,
    \ClkBAxiEthBClkCrsBusOut_reg[14]_0 ,
    rx_axis_mac_tlast,
    rx_axis_mac_tuser,
    derived_rx_bad_frame_d1,
    end_of_frame_reset_in,
    derived_rx_good_frame_d1,
    ClkASignalInReg,
    data_in,
    \rxs_mem_last_read_out_ptr_gray_d1_reg[35] ,
    \rxd_mem_last_read_out_ptr_gray_d1_reg[35] ,
    \rx_axis_mac_tdata_d1_reg[7] ,
    \rx_statistics_vector_i_reg[26] );
  output rx_client_rxs_dpmem_wr_en;
  output [35:0]D;
  output RX_CLIENT_CLK_ENBL;
  output ClkASignalInReg_reg;
  output frame_is_multicast_d10_reg_0;
  output frame_is_broadcast_d10_reg_0;
  output [9:0]Q;
  output ClkASignalInReg_reg_0;
  output rxclclk_frame_rejected_intrpt;
  output rxclclk_buffer_mem_overflow_intrpt;
  output rx_client_rxd_dpmem_wr_en;
  output ClkASignalToggle_reg;
  output [31:0]\rx_client_rxs_dpmem_wr_data_d1_reg[31] ;
  output [8:0]\rx_client_rxs_dpmem_addr_d1_reg[8] ;
  input rx_reset;
  input rx_mac_aclk;
  input derived_rxd_vld;
  input end_of_frame_reset_array_reg_r_31;
  input end_of_frame_reset_array_reg_r_34;
  input speed_is_10_100;
  input RX_CLK_ENABLE_IN;
  input rx_statistics_valid_i_reg;
  input \ClkBAxiEthBClkCrsBusOut_reg[14] ;
  input [2:0]\ClkBAxiEthBClkCrsBusOut_reg[14]_0 ;
  input rx_axis_mac_tlast;
  input rx_axis_mac_tuser;
  input derived_rx_bad_frame_d1;
  input end_of_frame_reset_in;
  input derived_rx_good_frame_d1;
  input ClkASignalInReg;
  input data_in;
  input [9:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[35] ;
  input [10:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[35] ;
  input [7:0]\rx_axis_mac_tdata_d1_reg[7] ;
  input [25:0]\rx_statistics_vector_i_reg[26] ;

  wire ClkASignalInReg;
  wire ClkASignalInReg_i_2_n_0;
  wire ClkASignalInReg_i_3_n_0;
  wire ClkASignalInReg_reg;
  wire ClkASignalInReg_reg_0;
  wire ClkASignalToggle_reg;
  wire \ClkBAxiEthBClkCrsBusOut_reg[14] ;
  wire [2:0]\ClkBAxiEthBClkCrsBusOut_reg[14]_0 ;
  wire [35:0]D;
  wire \FSM_sequential_receive_frame_current_state[0]_i_1_n_0 ;
  wire \FSM_sequential_receive_frame_current_state[1]_i_1_n_0 ;
  wire \FSM_sequential_receive_frame_current_state[2]_i_1_n_0 ;
  wire \FSM_sequential_receive_frame_current_state[3]_i_2_n_0 ;
  wire [9:0]Q;
  wire RX_CLIENT_CLK_ENBL;
  wire RX_CLK_ENABLE_IN;
  wire \SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY_n_0 ;
  wire \SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY_n_0 ;
  wire \SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY_n_1 ;
  wire \SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY_n_0 ;
  wire bytes_12_and_13_d19;
  wire \bytes_12_and_13_d19_reg_n_0_[0] ;
  wire \bytes_12_and_13_d19_reg_n_0_[10] ;
  wire \bytes_12_and_13_d19_reg_n_0_[11] ;
  wire \bytes_12_and_13_d19_reg_n_0_[12] ;
  wire \bytes_12_and_13_d19_reg_n_0_[13] ;
  wire \bytes_12_and_13_d19_reg_n_0_[14] ;
  wire \bytes_12_and_13_d19_reg_n_0_[15] ;
  wire \bytes_12_and_13_d19_reg_n_0_[1] ;
  wire \bytes_12_and_13_d19_reg_n_0_[2] ;
  wire \bytes_12_and_13_d19_reg_n_0_[3] ;
  wire \bytes_12_and_13_d19_reg_n_0_[4] ;
  wire \bytes_12_and_13_d19_reg_n_0_[5] ;
  wire \bytes_12_and_13_d19_reg_n_0_[6] ;
  wire \bytes_12_and_13_d19_reg_n_0_[7] ;
  wire \bytes_12_and_13_d19_reg_n_0_[8] ;
  wire \bytes_12_and_13_d19_reg_n_0_[9] ;
  wire data_in;
  wire data_out0_out;
  wire data_out1_out;
  wire data_out2_out;
  wire data_out34_out;
  wire data_out3_out;
  wire data_out4_out;
  wire data_out5_out;
  wire data_out6_out;
  wire data_out7_out;
  wire derived_rx_bad_frame_d1;
  wire derived_rx_good_frame_d1;
  wire derived_rxd_vld;
  wire end_of_frame_reset_array_reg_r_31;
  wire end_of_frame_reset_array_reg_r_34;
  wire end_of_frame_reset_in;
  wire frame_is_broadcast_d10_i_1_n_0;
  wire frame_is_broadcast_d10_reg_0;
  wire frame_is_ip_multicast_d4_i_1_n_0;
  wire frame_is_ip_multicast_d4_i_2_n_0;
  wire frame_is_ip_multicast_d4_i_3_n_0;
  wire frame_is_ip_multicast_d4_i_4_n_0;
  wire frame_is_ip_multicast_d4_i_5_n_0;
  wire frame_is_ip_multicast_d4_i_6_n_0;
  wire frame_is_ip_multicast_d4_reg_n_0;
  wire frame_is_multicast_d10_i_10_n_0;
  wire frame_is_multicast_d10_i_11_n_0;
  wire frame_is_multicast_d10_i_12_n_0;
  wire frame_is_multicast_d10_i_13_n_0;
  wire frame_is_multicast_d10_i_14_n_0;
  wire frame_is_multicast_d10_i_1_n_0;
  wire frame_is_multicast_d10_i_2_n_0;
  wire frame_is_multicast_d10_i_3_n_0;
  wire frame_is_multicast_d10_i_4_n_0;
  wire frame_is_multicast_d10_i_5_n_0;
  wire frame_is_multicast_d10_i_6_n_0;
  wire frame_is_multicast_d10_i_7_n_0;
  wire frame_is_multicast_d10_i_8_n_0;
  wire frame_is_multicast_d10_i_9_n_0;
  wire frame_is_multicast_d10_reg_0;
  wire frame_length_bytes;
  wire \frame_length_bytes[0]_i_1_n_0 ;
  wire \frame_length_bytes[0]_i_4_n_0 ;
  wire \frame_length_bytes[0]_i_5_n_0 ;
  wire \frame_length_bytes[0]_i_6_n_0 ;
  wire \frame_length_bytes[0]_i_7_n_0 ;
  wire \frame_length_bytes[12]_i_2_n_0 ;
  wire \frame_length_bytes[12]_i_3_n_0 ;
  wire \frame_length_bytes[12]_i_4_n_0 ;
  wire \frame_length_bytes[12]_i_5_n_0 ;
  wire \frame_length_bytes[4]_i_2_n_0 ;
  wire \frame_length_bytes[4]_i_3_n_0 ;
  wire \frame_length_bytes[4]_i_4_n_0 ;
  wire \frame_length_bytes[4]_i_5_n_0 ;
  wire \frame_length_bytes[8]_i_2_n_0 ;
  wire \frame_length_bytes[8]_i_3_n_0 ;
  wire \frame_length_bytes[8]_i_4_n_0 ;
  wire \frame_length_bytes[8]_i_5_n_0 ;
  wire [15:0]frame_length_bytes_lat;
  wire [15:0]frame_length_bytes_reg;
  wire \frame_length_bytes_reg[0]_i_3_n_0 ;
  wire \frame_length_bytes_reg[0]_i_3_n_1 ;
  wire \frame_length_bytes_reg[0]_i_3_n_2 ;
  wire \frame_length_bytes_reg[0]_i_3_n_3 ;
  wire \frame_length_bytes_reg[0]_i_3_n_4 ;
  wire \frame_length_bytes_reg[0]_i_3_n_5 ;
  wire \frame_length_bytes_reg[0]_i_3_n_6 ;
  wire \frame_length_bytes_reg[0]_i_3_n_7 ;
  wire \frame_length_bytes_reg[12]_i_1_n_1 ;
  wire \frame_length_bytes_reg[12]_i_1_n_2 ;
  wire \frame_length_bytes_reg[12]_i_1_n_3 ;
  wire \frame_length_bytes_reg[12]_i_1_n_4 ;
  wire \frame_length_bytes_reg[12]_i_1_n_5 ;
  wire \frame_length_bytes_reg[12]_i_1_n_6 ;
  wire \frame_length_bytes_reg[12]_i_1_n_7 ;
  wire \frame_length_bytes_reg[4]_i_1_n_0 ;
  wire \frame_length_bytes_reg[4]_i_1_n_1 ;
  wire \frame_length_bytes_reg[4]_i_1_n_2 ;
  wire \frame_length_bytes_reg[4]_i_1_n_3 ;
  wire \frame_length_bytes_reg[4]_i_1_n_4 ;
  wire \frame_length_bytes_reg[4]_i_1_n_5 ;
  wire \frame_length_bytes_reg[4]_i_1_n_6 ;
  wire \frame_length_bytes_reg[4]_i_1_n_7 ;
  wire \frame_length_bytes_reg[8]_i_1_n_0 ;
  wire \frame_length_bytes_reg[8]_i_1_n_1 ;
  wire \frame_length_bytes_reg[8]_i_1_n_2 ;
  wire \frame_length_bytes_reg[8]_i_1_n_3 ;
  wire \frame_length_bytes_reg[8]_i_1_n_4 ;
  wire \frame_length_bytes_reg[8]_i_1_n_5 ;
  wire \frame_length_bytes_reg[8]_i_1_n_6 ;
  wire \frame_length_bytes_reg[8]_i_1_n_7 ;
  wire [8:0]gray_to_bin__0;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[2]_i_1_n_0 ;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[3]_i_1_n_0 ;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[4]_i_1_n_0 ;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1_n_0 ;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[6]_i_1_n_0 ;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[7]_i_1_n_0 ;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[8]_i_1_n_0 ;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[9]_i_1_n_0 ;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_3__0_n_0;
  wire [31:0]multicast_addr_lower_d10;
  wire multicast_addr_upper_d10;
  wire \multicast_addr_upper_d10_reg_n_0_[0] ;
  wire \multicast_addr_upper_d10_reg_n_0_[10] ;
  wire \multicast_addr_upper_d10_reg_n_0_[11] ;
  wire \multicast_addr_upper_d10_reg_n_0_[12] ;
  wire \multicast_addr_upper_d10_reg_n_0_[13] ;
  wire \multicast_addr_upper_d10_reg_n_0_[14] ;
  wire \multicast_addr_upper_d10_reg_n_0_[15] ;
  wire \multicast_addr_upper_d10_reg_n_0_[1] ;
  wire \multicast_addr_upper_d10_reg_n_0_[2] ;
  wire \multicast_addr_upper_d10_reg_n_0_[3] ;
  wire \multicast_addr_upper_d10_reg_n_0_[4] ;
  wire \multicast_addr_upper_d10_reg_n_0_[5] ;
  wire \multicast_addr_upper_d10_reg_n_0_[6] ;
  wire \multicast_addr_upper_d10_reg_n_0_[7] ;
  wire \multicast_addr_upper_d10_reg_n_0_[8] ;
  wire \multicast_addr_upper_d10_reg_n_0_[9] ;
  wire not_enough_rxs_memory;
  wire not_enough_rxs_memory0;
  wire not_enough_rxs_memory1;
  wire not_enough_rxs_memory1_carry_i_1_n_0;
  wire not_enough_rxs_memory1_carry_i_2_n_0;
  wire not_enough_rxs_memory1_carry_i_3_n_0;
  wire not_enough_rxs_memory1_carry_i_4_n_0;
  wire not_enough_rxs_memory1_carry_i_5_n_0;
  wire not_enough_rxs_memory1_carry_i_6_n_0;
  wire not_enough_rxs_memory1_carry_i_7_n_0;
  wire not_enough_rxs_memory1_carry_i_8_n_0;
  wire not_enough_rxs_memory1_carry_i_9_n_0;
  wire not_enough_rxs_memory1_carry_n_2;
  wire not_enough_rxs_memory1_carry_n_3;
  wire not_enough_rxs_memory2;
  wire not_enough_rxs_memory2_carry_i_1_n_0;
  wire not_enough_rxs_memory2_carry_i_2_n_0;
  wire not_enough_rxs_memory2_carry_i_3_n_0;
  wire not_enough_rxs_memory2_carry_i_4_n_0;
  wire not_enough_rxs_memory2_carry_i_5_n_0;
  wire not_enough_rxs_memory2_carry_n_2;
  wire not_enough_rxs_memory2_carry_n_3;
  wire not_enough_rxs_memory3;
  wire not_enough_rxs_memory3_carry_i_1_n_0;
  wire not_enough_rxs_memory3_carry_i_2_n_0;
  wire not_enough_rxs_memory3_carry_i_3_n_0;
  wire not_enough_rxs_memory3_carry_i_4_n_0;
  wire not_enough_rxs_memory3_carry_i_5_n_0;
  wire not_enough_rxs_memory3_carry_i_6_n_0;
  wire not_enough_rxs_memory3_carry_n_2;
  wire not_enough_rxs_memory3_carry_n_3;
  wire not_enough_rxs_memory4;
  wire not_enough_rxs_memory4_carry_i_1_n_0;
  wire not_enough_rxs_memory4_carry_i_2_n_0;
  wire not_enough_rxs_memory4_carry_i_3_n_0;
  wire not_enough_rxs_memory4_carry_i_4_n_0;
  wire not_enough_rxs_memory4_carry_i_5_n_0;
  wire not_enough_rxs_memory4_carry_n_2;
  wire not_enough_rxs_memory4_carry_n_3;
  wire not_enough_rxs_memory5;
  wire not_enough_rxs_memory54_out;
  wire not_enough_rxs_memory5_carry_i_1_n_0;
  wire not_enough_rxs_memory5_carry_i_2_n_0;
  wire not_enough_rxs_memory5_carry_i_3_n_0;
  wire not_enough_rxs_memory5_carry_i_4_n_0;
  wire not_enough_rxs_memory5_carry_i_5_n_0;
  wire not_enough_rxs_memory5_carry_n_2;
  wire not_enough_rxs_memory5_carry_n_3;
  wire \not_enough_rxs_memory5_inferred__0/i__carry_n_2 ;
  wire \not_enough_rxs_memory5_inferred__0/i__carry_n_3 ;
  wire p_0_in1_in;
  wire [9:0]p_0_in__0;
  wire p_1_in;
  wire [9:0]p_1_in__0;
  wire p_25_in;
  wire p_26_in62_in;
  wire p_27_in;
  wire p_28_in;
  wire p_29_in69_in;
  wire p_2_in;
  wire [3:3]p_2_out;
  wire p_30_in;
  wire p_31_in74_in;
  wire p_32_in;
  wire p_33_in;
  wire p_48_in;
  wire p_49_in;
  (* RTL_KEEP = "yes" *) wire [3:0]receive_frame_current_state;
  wire [1:0]receive_frame_data_current_state;
  wire \receive_frame_data_current_state[0]_i_1_n_0 ;
  wire \receive_frame_data_current_state[1]_i_1_n_0 ;
  wire \receive_frame_data_current_state[1]_i_2_n_0 ;
  wire \receive_frame_data_current_state[1]_i_3_n_0 ;
  wire receive_frame_data_next_state2;
  wire receive_frame_data_next_state2_carry_i_10_n_0;
  wire receive_frame_data_next_state2_carry_i_1_n_0;
  wire receive_frame_data_next_state2_carry_i_2_n_0;
  wire receive_frame_data_next_state2_carry_i_3_n_0;
  wire receive_frame_data_next_state2_carry_i_4_n_0;
  wire receive_frame_data_next_state2_carry_i_5_n_0;
  wire receive_frame_data_next_state2_carry_i_6_n_0;
  wire receive_frame_data_next_state2_carry_i_7_n_0;
  wire receive_frame_data_next_state2_carry_i_8_n_0;
  wire receive_frame_data_next_state2_carry_i_9_n_0;
  wire receive_frame_data_next_state2_carry_n_1;
  wire receive_frame_data_next_state2_carry_n_2;
  wire receive_frame_data_next_state2_carry_n_3;
  wire [7:0]\rx_axis_mac_tdata_d1_reg[7] ;
  wire rx_axis_mac_tlast;
  wire rx_axis_mac_tuser;
  wire rx_client_rxd_dpmem_wr_en;
  wire [8:0]\rx_client_rxs_dpmem_addr_d1_reg[8] ;
  wire \rx_client_rxs_dpmem_wr_data_d1[0]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[0]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[0]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[10]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[11]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[12]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[13]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[14]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[16]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[17]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[18]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[19]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[1]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[1]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[1]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[20]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[20]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[21]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[22]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[23]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[24]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[25]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[26]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[27]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[28]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[29]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[2]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[2]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[2]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[30]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[3]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[3]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[4]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[4]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[5]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[5]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[6]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[6]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[6]_i_5_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[7]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[7]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[7]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[8]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[8]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[8]_i_5_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[9]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[9]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0 ;
  wire [31:0]\rx_client_rxs_dpmem_wr_data_d1_reg[31] ;
  wire rx_client_rxs_dpmem_wr_en;
  wire rx_data_packed_ready;
  wire rx_data_packed_ready_i_1_n_0;
  wire rx_data_packed_state;
  wire \rx_data_packed_state[0]_i_1_n_0 ;
  wire \rx_data_packed_state[1]_i_1_n_0 ;
  wire \rx_data_packed_state_reg_n_0_[0] ;
  wire \rx_data_packed_state_reg_n_0_[1] ;
  wire \rx_data_packed_word[0]_i_1_n_0 ;
  wire \rx_data_packed_word[10]_i_1_n_0 ;
  wire \rx_data_packed_word[11]_i_1_n_0 ;
  wire \rx_data_packed_word[12]_i_1_n_0 ;
  wire \rx_data_packed_word[13]_i_1_n_0 ;
  wire \rx_data_packed_word[14]_i_1_n_0 ;
  wire \rx_data_packed_word[15]_i_1_n_0 ;
  wire \rx_data_packed_word[15]_i_2_n_0 ;
  wire \rx_data_packed_word[1]_i_1_n_0 ;
  wire \rx_data_packed_word[23]_i_1_n_0 ;
  wire \rx_data_packed_word[23]_i_2_n_0 ;
  wire \rx_data_packed_word[2]_i_1_n_0 ;
  wire \rx_data_packed_word[31]_i_1_n_0 ;
  wire \rx_data_packed_word[31]_i_2_n_0 ;
  wire \rx_data_packed_word[3]_i_1_n_0 ;
  wire \rx_data_packed_word[4]_i_1_n_0 ;
  wire \rx_data_packed_word[5]_i_1_n_0 ;
  wire \rx_data_packed_word[6]_i_1_n_0 ;
  wire \rx_data_packed_word[7]_i_1_n_0 ;
  wire \rx_data_packed_word[7]_i_2_n_0 ;
  wire \rx_data_packed_word[7]_i_3_n_0 ;
  wire \rx_data_packed_word[7]_i_4_n_0 ;
  wire \rx_data_packed_word[7]_i_5_n_0 ;
  wire \rx_data_packed_word[8]_i_1_n_0 ;
  wire \rx_data_packed_word[9]_i_1_n_0 ;
  wire \rx_data_valid_array_reg_n_0_[1][0] ;
  wire [3:3]rx_data_vld_packed_word;
  wire \rx_data_vld_packed_word[0]_i_1_n_0 ;
  wire \rx_data_vld_packed_word[0]_i_2_n_0 ;
  wire \rx_data_vld_packed_word[0]_i_3_n_0 ;
  wire \rx_data_vld_packed_word[1]_i_1_n_0 ;
  wire \rx_data_vld_packed_word[1]_i_2_n_0 ;
  wire \rx_data_vld_packed_word[1]_i_3_n_0 ;
  wire \rx_data_vld_packed_word[2]_i_1_n_0 ;
  wire \rx_data_vld_packed_word[2]_i_2_n_0 ;
  wire \rx_data_vld_packed_word[2]_i_4_n_0 ;
  wire \rx_data_vld_packed_word[2]_i_5_n_0 ;
  wire \rx_data_vld_packed_word[3]_i_1_n_0 ;
  wire \rx_data_words_array[1]_0 ;
  wire \rx_data_words_array_reg_n_0_[1][0] ;
  wire \rx_data_words_array_reg_n_0_[1][10] ;
  wire \rx_data_words_array_reg_n_0_[1][11] ;
  wire \rx_data_words_array_reg_n_0_[1][12] ;
  wire \rx_data_words_array_reg_n_0_[1][13] ;
  wire \rx_data_words_array_reg_n_0_[1][14] ;
  wire \rx_data_words_array_reg_n_0_[1][15] ;
  wire \rx_data_words_array_reg_n_0_[1][16] ;
  wire \rx_data_words_array_reg_n_0_[1][17] ;
  wire \rx_data_words_array_reg_n_0_[1][18] ;
  wire \rx_data_words_array_reg_n_0_[1][19] ;
  wire \rx_data_words_array_reg_n_0_[1][1] ;
  wire \rx_data_words_array_reg_n_0_[1][20] ;
  wire \rx_data_words_array_reg_n_0_[1][21] ;
  wire \rx_data_words_array_reg_n_0_[1][22] ;
  wire \rx_data_words_array_reg_n_0_[1][23] ;
  wire \rx_data_words_array_reg_n_0_[1][24] ;
  wire \rx_data_words_array_reg_n_0_[1][25] ;
  wire \rx_data_words_array_reg_n_0_[1][26] ;
  wire \rx_data_words_array_reg_n_0_[1][27] ;
  wire \rx_data_words_array_reg_n_0_[1][28] ;
  wire \rx_data_words_array_reg_n_0_[1][29] ;
  wire \rx_data_words_array_reg_n_0_[1][2] ;
  wire \rx_data_words_array_reg_n_0_[1][30] ;
  wire \rx_data_words_array_reg_n_0_[1][31] ;
  wire \rx_data_words_array_reg_n_0_[1][3] ;
  wire \rx_data_words_array_reg_n_0_[1][4] ;
  wire \rx_data_words_array_reg_n_0_[1][5] ;
  wire \rx_data_words_array_reg_n_0_[1][6] ;
  wire \rx_data_words_array_reg_n_0_[1][7] ;
  wire \rx_data_words_array_reg_n_0_[1][8] ;
  wire \rx_data_words_array_reg_n_0_[1][9] ;
  wire \rx_data_words_array_reg_n_0_[2][0] ;
  wire \rx_data_words_array_reg_n_0_[2][10] ;
  wire \rx_data_words_array_reg_n_0_[2][11] ;
  wire \rx_data_words_array_reg_n_0_[2][12] ;
  wire \rx_data_words_array_reg_n_0_[2][13] ;
  wire \rx_data_words_array_reg_n_0_[2][14] ;
  wire \rx_data_words_array_reg_n_0_[2][15] ;
  wire \rx_data_words_array_reg_n_0_[2][16] ;
  wire \rx_data_words_array_reg_n_0_[2][17] ;
  wire \rx_data_words_array_reg_n_0_[2][18] ;
  wire \rx_data_words_array_reg_n_0_[2][19] ;
  wire \rx_data_words_array_reg_n_0_[2][1] ;
  wire \rx_data_words_array_reg_n_0_[2][20] ;
  wire \rx_data_words_array_reg_n_0_[2][21] ;
  wire \rx_data_words_array_reg_n_0_[2][22] ;
  wire \rx_data_words_array_reg_n_0_[2][23] ;
  wire \rx_data_words_array_reg_n_0_[2][24] ;
  wire \rx_data_words_array_reg_n_0_[2][25] ;
  wire \rx_data_words_array_reg_n_0_[2][26] ;
  wire \rx_data_words_array_reg_n_0_[2][27] ;
  wire \rx_data_words_array_reg_n_0_[2][28] ;
  wire \rx_data_words_array_reg_n_0_[2][29] ;
  wire \rx_data_words_array_reg_n_0_[2][2] ;
  wire \rx_data_words_array_reg_n_0_[2][30] ;
  wire \rx_data_words_array_reg_n_0_[2][31] ;
  wire \rx_data_words_array_reg_n_0_[2][3] ;
  wire \rx_data_words_array_reg_n_0_[2][4] ;
  wire \rx_data_words_array_reg_n_0_[2][5] ;
  wire \rx_data_words_array_reg_n_0_[2][6] ;
  wire \rx_data_words_array_reg_n_0_[2][7] ;
  wire \rx_data_words_array_reg_n_0_[2][8] ;
  wire \rx_data_words_array_reg_n_0_[2][9] ;
  wire rx_mac_aclk;
  wire rx_reset;
  wire rx_statistics_valid_i_reg;
  wire [25:0]\rx_statistics_vector_i_reg[26] ;
  wire rxclclk_buffer_mem_overflow_intrpt;
  wire rxclclk_frame_rejected_intrpt;
  wire \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[0] ;
  wire \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[1] ;
  wire \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[2] ;
  wire \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[3] ;
  wire \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[4] ;
  wire \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[5] ;
  wire \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[6] ;
  wire \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[7] ;
  wire \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[8] ;
  wire \rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[9] ;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0] ;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1] ;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2] ;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3] ;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4] ;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5] ;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6] ;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7] ;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8] ;
  wire \rxd_mem_addr_cntr[4]_i_2__0_n_0 ;
  wire \rxd_mem_addr_cntr[5]_i_2__0_n_0 ;
  wire \rxd_mem_addr_cntr[8]_i_2__0_n_0 ;
  wire \rxd_mem_addr_cntr[9]_i_1__0_n_0 ;
  wire \rxd_mem_addr_cntr[9]_i_3__0_n_0 ;
  wire \rxd_mem_addr_cntr[9]_i_4__0_n_0 ;
  wire [10:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[35] ;
  wire [9:0]rxd_mem_last_read_out_ptr_reg;
  wire \rxd_mem_last_read_out_ptr_reg[0]_i_1__0_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[1]_i_1__0_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[2]_i_1__0_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[3]_i_1__0_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[4]_i_1__0_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[5]_i_1__0_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[6]_i_1__0_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[7]_i_1__0_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[8]_i_1__0_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[9]_i_1__0_n_0 ;
  wire [9:0]rxd_mem_next_available4write_ptr_reg;
  wire \rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0 ;
  wire rxs_addr_cntr_en;
  wire rxs_addr_cntr_load;
  wire \rxs_mem_addr_cntr[0]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[1]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[2]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[2]_i_2_n_0 ;
  wire \rxs_mem_addr_cntr[3]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[4]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[4]_i_2_n_0 ;
  wire \rxs_mem_addr_cntr[5]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[5]_i_2_n_0 ;
  wire \rxs_mem_addr_cntr[6]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[6]_i_2_n_0 ;
  wire \rxs_mem_addr_cntr[7]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[7]_i_2_n_0 ;
  wire \rxs_mem_addr_cntr[8]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[8]_i_2_n_0 ;
  wire \rxs_mem_addr_cntr[8]_i_3_n_0 ;
  wire \rxs_mem_addr_cntr[8]_i_4_n_0 ;
  wire \rxs_mem_addr_cntr[8]_i_5_n_0 ;
  wire \rxs_mem_addr_cntr[8]_i_6_n_0 ;
  wire \rxs_mem_addr_cntr_reg_n_0_[0] ;
  wire \rxs_mem_addr_cntr_reg_n_0_[1] ;
  wire \rxs_mem_addr_cntr_reg_n_0_[2] ;
  wire \rxs_mem_addr_cntr_reg_n_0_[3] ;
  wire \rxs_mem_addr_cntr_reg_n_0_[4] ;
  wire \rxs_mem_addr_cntr_reg_n_0_[5] ;
  wire \rxs_mem_addr_cntr_reg_n_0_[6] ;
  wire \rxs_mem_addr_cntr_reg_n_0_[7] ;
  wire \rxs_mem_addr_cntr_reg_n_0_[8] ;
  wire [9:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[35] ;
  wire [8:0]rxs_mem_next_available4write_ptr_cmb;
  wire rxs_mem_next_available4write_ptr_reg;
  wire \rxs_mem_next_available4write_ptr_reg[2]_i_1_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[0] ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[1] ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[2] ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[3] ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[4] ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[5] ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[6] ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[7] ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[8] ;
  wire [31:0]rxs_status_word_1_reg;
  wire \rxs_status_word_1_reg[0]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[16]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[17]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[18]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[19]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[1]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[20]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[21]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[22]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[23]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[24]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[25]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[26]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[27]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[28]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[29]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[2]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[30]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[31]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[3]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[4]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[5]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[6]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[7]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[8]_i_1_n_0 ;
  wire \rxs_status_word_1_reg[9]_i_1_n_0 ;
  wire [31:0]rxs_status_word_6_cmb;
  wire \rxs_status_word_6_reg_reg_n_0_[0] ;
  wire \rxs_status_word_6_reg_reg_n_0_[10] ;
  wire \rxs_status_word_6_reg_reg_n_0_[11] ;
  wire \rxs_status_word_6_reg_reg_n_0_[12] ;
  wire \rxs_status_word_6_reg_reg_n_0_[13] ;
  wire \rxs_status_word_6_reg_reg_n_0_[14] ;
  wire \rxs_status_word_6_reg_reg_n_0_[15] ;
  wire \rxs_status_word_6_reg_reg_n_0_[1] ;
  wire \rxs_status_word_6_reg_reg_n_0_[2] ;
  wire \rxs_status_word_6_reg_reg_n_0_[3] ;
  wire \rxs_status_word_6_reg_reg_n_0_[4] ;
  wire \rxs_status_word_6_reg_reg_n_0_[5] ;
  wire \rxs_status_word_6_reg_reg_n_0_[6] ;
  wire \rxs_status_word_6_reg_reg_n_0_[7] ;
  wire \rxs_status_word_6_reg_reg_n_0_[8] ;
  wire \rxs_status_word_6_reg_reg_n_0_[9] ;
  wire save_rx_badframe_i_1_n_0;
  wire save_rx_badframe_reg_n_0;
  wire save_rx_goodframe_i_1_n_0;
  wire speed_is_10_100;
  wire \start_of_frame_array[1]_i_1_n_0 ;
  wire \start_of_frame_array_reg[16]_srl7___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_33_n_0 ;
  wire \start_of_frame_array_reg[17]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_34_n_0 ;
  wire \start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_30_n_0 ;
  wire \start_of_frame_array_reg[8]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_31_n_0 ;
  wire start_of_frame_array_reg_gate__0_n_0;
  wire start_of_frame_array_reg_gate_n_0;
  wire \start_of_frame_array_reg_n_0_[18] ;
  wire \start_of_frame_array_reg_n_0_[2] ;
  wire start_of_frame_d1;
  wire statistics_vector;
  wire \statistics_vector_reg_n_0_[0] ;
  wire \statistics_vector_reg_n_0_[10] ;
  wire \statistics_vector_reg_n_0_[11] ;
  wire \statistics_vector_reg_n_0_[12] ;
  wire \statistics_vector_reg_n_0_[13] ;
  wire \statistics_vector_reg_n_0_[14] ;
  wire \statistics_vector_reg_n_0_[15] ;
  wire \statistics_vector_reg_n_0_[16] ;
  wire \statistics_vector_reg_n_0_[17] ;
  wire \statistics_vector_reg_n_0_[18] ;
  wire \statistics_vector_reg_n_0_[19] ;
  wire \statistics_vector_reg_n_0_[1] ;
  wire \statistics_vector_reg_n_0_[20] ;
  wire \statistics_vector_reg_n_0_[21] ;
  wire \statistics_vector_reg_n_0_[22] ;
  wire \statistics_vector_reg_n_0_[23] ;
  wire \statistics_vector_reg_n_0_[24] ;
  wire \statistics_vector_reg_n_0_[25] ;
  wire \statistics_vector_reg_n_0_[2] ;
  wire \statistics_vector_reg_n_0_[3] ;
  wire \statistics_vector_reg_n_0_[4] ;
  wire \statistics_vector_reg_n_0_[5] ;
  wire \statistics_vector_reg_n_0_[6] ;
  wire \statistics_vector_reg_n_0_[7] ;
  wire \statistics_vector_reg_n_0_[8] ;
  wire \statistics_vector_reg_n_0_[9] ;
  wire [3:3]\NLW_frame_length_bytes_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_not_enough_rxs_memory1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_not_enough_rxs_memory1_carry_O_UNCONNECTED;
  wire [3:3]NLW_not_enough_rxs_memory2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_not_enough_rxs_memory2_carry_O_UNCONNECTED;
  wire [3:3]NLW_not_enough_rxs_memory3_carry_CO_UNCONNECTED;
  wire [3:0]NLW_not_enough_rxs_memory3_carry_O_UNCONNECTED;
  wire [3:3]NLW_not_enough_rxs_memory4_carry_CO_UNCONNECTED;
  wire [3:0]NLW_not_enough_rxs_memory4_carry_O_UNCONNECTED;
  wire [3:3]NLW_not_enough_rxs_memory5_carry_CO_UNCONNECTED;
  wire [3:0]NLW_not_enough_rxs_memory5_carry_O_UNCONNECTED;
  wire [3:3]\NLW_not_enough_rxs_memory5_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_not_enough_rxs_memory5_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_receive_frame_data_next_state2_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h000000F1000000C0)) 
    ClkASignalInReg_i_1
       (.I0(\ClkBAxiEthBClkCrsBusOut_reg[14]_0 [2]),
        .I1(ClkASignalInReg_reg),
        .I2(ClkASignalInReg_i_3_n_0),
        .I3(not_enough_rxs_memory),
        .I4(ClkASignalInReg_i_2_n_0),
        .I5(save_rx_badframe_reg_n_0),
        .O(rxclclk_frame_rejected_intrpt));
  LUT6 #(
    .INIT(64'h00000000000000F8)) 
    ClkASignalInReg_i_1__0
       (.I0(save_rx_badframe_reg_n_0),
        .I1(\ClkBAxiEthBClkCrsBusOut_reg[14]_0 [2]),
        .I2(ClkASignalInReg_reg),
        .I3(ClkASignalInReg_i_2_n_0),
        .I4(not_enough_rxs_memory),
        .I5(ClkASignalInReg_i_3_n_0),
        .O(ClkASignalInReg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hAA00C000)) 
    ClkASignalInReg_i_1__1
       (.I0(not_enough_rxs_memory),
        .I1(receive_frame_data_next_state2),
        .I2(rx_data_packed_ready),
        .I3(receive_frame_data_current_state[1]),
        .I4(receive_frame_data_current_state[0]),
        .O(rxclclk_buffer_mem_overflow_intrpt));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ClkASignalInReg_i_2
       (.I0(receive_frame_data_current_state[0]),
        .I1(receive_frame_data_current_state[1]),
        .O(ClkASignalInReg_i_2_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ClkASignalInReg_i_3
       (.I0(frame_is_multicast_d10_reg_0),
        .I1(\ClkBAxiEthBClkCrsBusOut_reg[14]_0 [0]),
        .I2(\ClkBAxiEthBClkCrsBusOut_reg[14]_0 [1]),
        .I3(frame_is_broadcast_d10_reg_0),
        .O(ClkASignalInReg_i_3_n_0));
  LUT6 #(
    .INIT(64'hBBFFFAFF44000500)) 
    ClkASignalToggle_i_1__1
       (.I0(ClkASignalInReg),
        .I1(not_enough_rxs_memory),
        .I2(\receive_frame_data_current_state[1]_i_2_n_0 ),
        .I3(receive_frame_data_current_state[1]),
        .I4(receive_frame_data_current_state[0]),
        .I5(data_in),
        .O(ClkASignalToggle_reg));
  LUT5 #(
    .INIT(32'h00000EFF)) 
    \FSM_sequential_receive_frame_current_state[0]_i_1 
       (.I0(receive_frame_current_state[1]),
        .I1(ClkASignalInReg_reg_0),
        .I2(receive_frame_current_state[3]),
        .I3(receive_frame_current_state[2]),
        .I4(receive_frame_current_state[0]),
        .O(\FSM_sequential_receive_frame_current_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \FSM_sequential_receive_frame_current_state[1]_i_1 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[3]),
        .O(\FSM_sequential_receive_frame_current_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h17C0)) 
    \FSM_sequential_receive_frame_current_state[2]_i_1 
       (.I0(receive_frame_current_state[3]),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[2]),
        .O(\FSM_sequential_receive_frame_current_state[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_receive_frame_current_state[3]_i_1 
       (.I0(RX_CLK_ENABLE_IN),
        .I1(speed_is_10_100),
        .O(RX_CLIENT_CLK_ENBL));
  LUT4 #(
    .INIT(16'h08F0)) 
    \FSM_sequential_receive_frame_current_state[3]_i_2 
       (.I0(receive_frame_current_state[1]),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[3]),
        .I3(receive_frame_current_state[2]),
        .O(\FSM_sequential_receive_frame_current_state[3]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_receive_frame_current_state_reg[0] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\FSM_sequential_receive_frame_current_state[0]_i_1_n_0 ),
        .Q(receive_frame_current_state[0]),
        .R(rx_reset));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_receive_frame_current_state_reg[1] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\FSM_sequential_receive_frame_current_state[1]_i_1_n_0 ),
        .Q(receive_frame_current_state[1]),
        .R(rx_reset));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_receive_frame_current_state_reg[2] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\FSM_sequential_receive_frame_current_state[2]_i_1_n_0 ),
        .Q(receive_frame_current_state[2]),
        .R(rx_reset));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_receive_frame_current_state_reg[3] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\FSM_sequential_receive_frame_current_state[3]_i_2_n_0 ),
        .Q(receive_frame_current_state[3]),
        .R(rx_reset));
  LUT4 #(
    .INIT(16'h577A)) 
    \RX_CLIENT_RXS_DPMEM_WR_EN0/i_ 
       (.I0(receive_frame_current_state[3]),
        .I1(receive_frame_current_state[2]),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .O(rx_client_rxs_dpmem_wr_en));
  bd_929b_eth_buf_0_sync_block_35 \SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(\SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY_n_0 ),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxd_mem_last_read_out_ptr_gray_d1_reg[0] (\rxd_mem_last_read_out_ptr_gray_d1_reg[35] [0]));
  bd_929b_eth_buf_0_sync_block_36 \SYNC_RXD_LAST_READ_GRAY_PROCESS[1].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_33_in),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxd_mem_last_read_out_ptr_gray_d1_reg[1] (\rxd_mem_last_read_out_ptr_gray_d1_reg[35] [1]));
  bd_929b_eth_buf_0_sync_block_37 \SYNC_RXD_LAST_READ_GRAY_PROCESS[2].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_32_in),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxd_mem_last_read_out_ptr_gray_d1_reg[2] (\rxd_mem_last_read_out_ptr_gray_d1_reg[35] [2]));
  bd_929b_eth_buf_0_sync_block_38 \SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_0_in1_in),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxd_mem_last_read_out_ptr_gray_d1_reg[35] (\rxd_mem_last_read_out_ptr_gray_d1_reg[35] [10]));
  bd_929b_eth_buf_0_sync_block_39 \SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY 
       (.D({\SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY_n_0 ,\SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY_n_1 }),
        .data_out(p_31_in74_in),
        .data_sync7_i_0(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1_n_0 ),
        .data_sync7_i_1(p_30_in),
        .data_sync7_i_2(p_32_in),
        .data_sync7_i_3(p_33_in),
        .data_sync7_i_4(\SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY_n_0 ),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxd_mem_last_read_out_ptr_gray_d1_reg[3] (\rxd_mem_last_read_out_ptr_gray_d1_reg[35] [3]));
  bd_929b_eth_buf_0_sync_block_40 \SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_30_in),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxd_mem_last_read_out_ptr_gray_d1_reg[4] (\rxd_mem_last_read_out_ptr_gray_d1_reg[35] [4]));
  bd_929b_eth_buf_0_sync_block_41 \SYNC_RXD_LAST_READ_GRAY_PROCESS[5].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_29_in69_in),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxd_mem_last_read_out_ptr_gray_d1_reg[5] (\rxd_mem_last_read_out_ptr_gray_d1_reg[35] [5]));
  bd_929b_eth_buf_0_sync_block_42 \SYNC_RXD_LAST_READ_GRAY_PROCESS[6].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_28_in),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxd_mem_last_read_out_ptr_gray_d1_reg[6] (\rxd_mem_last_read_out_ptr_gray_d1_reg[35] [6]));
  bd_929b_eth_buf_0_sync_block_43 \SYNC_RXD_LAST_READ_GRAY_PROCESS[7].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_27_in),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxd_mem_last_read_out_ptr_gray_d1_reg[7] (\rxd_mem_last_read_out_ptr_gray_d1_reg[35] [7]));
  bd_929b_eth_buf_0_sync_block_44 \SYNC_RXD_LAST_READ_GRAY_PROCESS[8].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_26_in62_in),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxd_mem_last_read_out_ptr_gray_d1_reg[8] (\rxd_mem_last_read_out_ptr_gray_d1_reg[35] [8]));
  bd_929b_eth_buf_0_sync_block_45 \SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_25_in),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxd_mem_last_read_out_ptr_gray_d1_reg[9] (\rxd_mem_last_read_out_ptr_gray_d1_reg[35] [9]));
  bd_929b_eth_buf_0_sync_block_46 \SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(\SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY_n_0 ),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxs_mem_last_read_out_ptr_gray_d1_reg[0] (\rxs_mem_last_read_out_ptr_gray_d1_reg[35] [0]));
  bd_929b_eth_buf_0_sync_block_47 \SYNC_RXS_LAST_READ_GRAY_PROCESS[1].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(data_out0_out),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxs_mem_last_read_out_ptr_gray_d1_reg[1] (\rxs_mem_last_read_out_ptr_gray_d1_reg[35] [1]));
  bd_929b_eth_buf_0_sync_block_48 \SYNC_RXS_LAST_READ_GRAY_PROCESS[2].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(data_out1_out),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxs_mem_last_read_out_ptr_gray_d1_reg[2] (\rxs_mem_last_read_out_ptr_gray_d1_reg[35] [2]));
  bd_929b_eth_buf_0_sync_block_49 \SYNC_RXS_LAST_READ_GRAY_PROCESS[35].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(data_out34_out),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxs_mem_last_read_out_ptr_gray_d1_reg[35] (\rxs_mem_last_read_out_ptr_gray_d1_reg[35] [9]));
  bd_929b_eth_buf_0_sync_block_50 \SYNC_RXS_LAST_READ_GRAY_PROCESS[3].SYNC_RXS_LAST_READ_GRAY 
       (.D(gray_to_bin__0[1:0]),
        .data_out(data_out2_out),
        .data_sync7_i_0(data_out1_out),
        .data_sync7_i_1(data_out0_out),
        .data_sync7_i_2(\SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY_n_0 ),
        .gray_to_bin__0(gray_to_bin__0[4]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxs_mem_last_read_out_ptr_gray_d1_reg[3] (\rxs_mem_last_read_out_ptr_gray_d1_reg[35] [3]));
  bd_929b_eth_buf_0_sync_block_51 \SYNC_RXS_LAST_READ_GRAY_PROCESS[4].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(data_out3_out),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxs_mem_last_read_out_ptr_gray_d1_reg[4] (\rxs_mem_last_read_out_ptr_gray_d1_reg[35] [4]));
  bd_929b_eth_buf_0_sync_block_52 \SYNC_RXS_LAST_READ_GRAY_PROCESS[5].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(data_out4_out),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxs_mem_last_read_out_ptr_gray_d1_reg[5] (\rxs_mem_last_read_out_ptr_gray_d1_reg[35] [5]));
  bd_929b_eth_buf_0_sync_block_53 \SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(data_out5_out),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxs_mem_last_read_out_ptr_gray_d1_reg[6] (\rxs_mem_last_read_out_ptr_gray_d1_reg[35] [6]));
  bd_929b_eth_buf_0_sync_block_54 \SYNC_RXS_LAST_READ_GRAY_PROCESS[7].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(data_out6_out),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxs_mem_last_read_out_ptr_gray_d1_reg[7] (\rxs_mem_last_read_out_ptr_gray_d1_reg[35] [7]));
  bd_929b_eth_buf_0_sync_block_55 \SYNC_RXS_LAST_READ_GRAY_PROCESS[8].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(data_out7_out),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxs_mem_last_read_out_ptr_gray_d1_reg[8] (\rxs_mem_last_read_out_ptr_gray_d1_reg[35] [8]));
  LUT3 #(
    .INIT(8'hD0)) 
    \bytes_12_and_13_d19[15]_i_1 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(\start_of_frame_array_reg_n_0_[18] ),
        .O(bytes_12_and_13_d19));
  FDRE \bytes_12_and_13_d19_reg[0] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][0] ),
        .Q(\bytes_12_and_13_d19_reg_n_0_[0] ),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[10] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][10] ),
        .Q(\bytes_12_and_13_d19_reg_n_0_[10] ),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[11] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][11] ),
        .Q(\bytes_12_and_13_d19_reg_n_0_[11] ),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[12] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][12] ),
        .Q(\bytes_12_and_13_d19_reg_n_0_[12] ),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[13] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][13] ),
        .Q(\bytes_12_and_13_d19_reg_n_0_[13] ),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[14] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][14] ),
        .Q(\bytes_12_and_13_d19_reg_n_0_[14] ),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[15] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][15] ),
        .Q(\bytes_12_and_13_d19_reg_n_0_[15] ),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[1] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][1] ),
        .Q(\bytes_12_and_13_d19_reg_n_0_[1] ),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[2] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][2] ),
        .Q(\bytes_12_and_13_d19_reg_n_0_[2] ),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[3] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][3] ),
        .Q(\bytes_12_and_13_d19_reg_n_0_[3] ),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[4] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][4] ),
        .Q(\bytes_12_and_13_d19_reg_n_0_[4] ),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[5] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][5] ),
        .Q(\bytes_12_and_13_d19_reg_n_0_[5] ),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[6] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][6] ),
        .Q(\bytes_12_and_13_d19_reg_n_0_[6] ),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[7] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][7] ),
        .Q(\bytes_12_and_13_d19_reg_n_0_[7] ),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[8] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][8] ),
        .Q(\bytes_12_and_13_d19_reg_n_0_[8] ),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[9] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][9] ),
        .Q(\bytes_12_and_13_d19_reg_n_0_[9] ),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[0] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][16] ),
        .Q(rxs_status_word_6_cmb[16]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[10] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][26] ),
        .Q(rxs_status_word_6_cmb[26]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[11] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][27] ),
        .Q(rxs_status_word_6_cmb[27]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[12] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][28] ),
        .Q(rxs_status_word_6_cmb[28]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[13] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][29] ),
        .Q(rxs_status_word_6_cmb[29]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[14] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][30] ),
        .Q(rxs_status_word_6_cmb[30]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[15] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][31] ),
        .Q(rxs_status_word_6_cmb[31]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[1] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][17] ),
        .Q(rxs_status_word_6_cmb[17]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[2] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][18] ),
        .Q(rxs_status_word_6_cmb[18]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[3] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][19] ),
        .Q(rxs_status_word_6_cmb[19]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[4] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][20] ),
        .Q(rxs_status_word_6_cmb[20]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[5] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][21] ),
        .Q(rxs_status_word_6_cmb[21]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[6] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][22] ),
        .Q(rxs_status_word_6_cmb[22]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[7] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][23] ),
        .Q(rxs_status_word_6_cmb[23]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[8] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][24] ),
        .Q(rxs_status_word_6_cmb[24]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[9] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][25] ),
        .Q(rxs_status_word_6_cmb[25]),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \end_of_frame_array[1]_i_1 
       (.I0(start_of_frame_d1),
        .I1(derived_rxd_vld),
        .O(p_2_out));
  FDRE \end_of_frame_array_reg[1] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(p_2_out),
        .Q(p_1_in),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'h40FFFFFF40400000)) 
    frame_is_broadcast_d10_i_1
       (.I0(frame_is_multicast_d10_i_2_n_0),
        .I1(p_2_in),
        .I2(\rx_data_words_array_reg_n_0_[2][0] ),
        .I3(end_of_frame_reset_in),
        .I4(RX_CLIENT_CLK_ENBL),
        .I5(frame_is_broadcast_d10_reg_0),
        .O(frame_is_broadcast_d10_i_1_n_0));
  FDRE frame_is_broadcast_d10_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(frame_is_broadcast_d10_i_1_n_0),
        .Q(frame_is_broadcast_d10_reg_0),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'h80FFFFFF80800000)) 
    frame_is_ip_multicast_d4_i_1
       (.I0(D[8]),
        .I1(frame_is_ip_multicast_d4_i_2_n_0),
        .I2(frame_is_ip_multicast_d4_i_3_n_0),
        .I3(end_of_frame_reset_in),
        .I4(RX_CLIENT_CLK_ENBL),
        .I5(frame_is_ip_multicast_d4_reg_n_0),
        .O(frame_is_ip_multicast_d4_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    frame_is_ip_multicast_d4_i_2
       (.I0(D[17]),
        .I1(D[18]),
        .I2(D[15]),
        .I3(D[16]),
        .I4(D[20]),
        .I5(D[19]),
        .O(frame_is_ip_multicast_d4_i_2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    frame_is_ip_multicast_d4_i_3
       (.I0(frame_is_ip_multicast_d4_i_4_n_0),
        .I1(frame_is_ip_multicast_d4_i_5_n_0),
        .I2(frame_is_ip_multicast_d4_i_6_n_0),
        .O(frame_is_ip_multicast_d4_i_3_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    frame_is_ip_multicast_d4_i_4
       (.I0(D[23]),
        .I1(D[24]),
        .I2(D[21]),
        .I3(D[22]),
        .I4(D[26]),
        .I5(D[25]),
        .O(frame_is_ip_multicast_d4_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    frame_is_ip_multicast_d4_i_5
       (.I0(D[30]),
        .I1(D[29]),
        .I2(D[27]),
        .I3(D[28]),
        .I4(D[31]),
        .I5(p_48_in),
        .O(frame_is_ip_multicast_d4_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    frame_is_ip_multicast_d4_i_6
       (.I0(D[11]),
        .I1(D[12]),
        .I2(D[9]),
        .I3(D[10]),
        .I4(D[14]),
        .I5(D[13]),
        .O(frame_is_ip_multicast_d4_i_6_n_0));
  FDRE frame_is_ip_multicast_d4_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(frame_is_ip_multicast_d4_i_1_n_0),
        .Q(frame_is_ip_multicast_d4_reg_n_0),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'h80FFFFFF80800000)) 
    frame_is_multicast_d10_i_1
       (.I0(p_2_in),
        .I1(\rx_data_words_array_reg_n_0_[2][0] ),
        .I2(frame_is_multicast_d10_i_2_n_0),
        .I3(end_of_frame_reset_in),
        .I4(RX_CLIENT_CLK_ENBL),
        .I5(frame_is_multicast_d10_reg_0),
        .O(frame_is_multicast_d10_i_1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    frame_is_multicast_d10_i_10
       (.I0(\rx_data_words_array_reg_n_0_[1][11] ),
        .I1(\rx_data_words_array_reg_n_0_[1][10] ),
        .I2(\rx_data_words_array_reg_n_0_[1][13] ),
        .I3(\rx_data_words_array_reg_n_0_[1][12] ),
        .O(frame_is_multicast_d10_i_10_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    frame_is_multicast_d10_i_11
       (.I0(\rx_data_words_array_reg_n_0_[2][23] ),
        .I1(\rx_data_words_array_reg_n_0_[2][22] ),
        .I2(\rx_data_words_array_reg_n_0_[2][25] ),
        .I3(\rx_data_words_array_reg_n_0_[2][24] ),
        .O(frame_is_multicast_d10_i_11_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    frame_is_multicast_d10_i_12
       (.I0(\rx_data_words_array_reg_n_0_[2][31] ),
        .I1(\rx_data_words_array_reg_n_0_[2][30] ),
        .I2(\rx_data_words_array_reg_n_0_[1][1] ),
        .I3(\rx_data_words_array_reg_n_0_[1][0] ),
        .O(frame_is_multicast_d10_i_12_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    frame_is_multicast_d10_i_13
       (.I0(\rx_data_words_array_reg_n_0_[2][15] ),
        .I1(\rx_data_words_array_reg_n_0_[2][14] ),
        .I2(\rx_data_words_array_reg_n_0_[2][17] ),
        .I3(\rx_data_words_array_reg_n_0_[2][16] ),
        .O(frame_is_multicast_d10_i_13_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    frame_is_multicast_d10_i_14
       (.I0(\rx_data_words_array_reg_n_0_[2][7] ),
        .I1(\rx_data_words_array_reg_n_0_[2][6] ),
        .I2(\rx_data_words_array_reg_n_0_[2][9] ),
        .I3(\rx_data_words_array_reg_n_0_[2][8] ),
        .O(frame_is_multicast_d10_i_14_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    frame_is_multicast_d10_i_2
       (.I0(frame_is_multicast_d10_i_3_n_0),
        .I1(frame_is_multicast_d10_i_4_n_0),
        .I2(frame_is_multicast_d10_i_5_n_0),
        .I3(frame_is_multicast_d10_i_6_n_0),
        .I4(frame_is_multicast_d10_i_7_n_0),
        .O(frame_is_multicast_d10_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    frame_is_multicast_d10_i_3
       (.I0(frame_is_multicast_d10_i_8_n_0),
        .I1(frame_is_multicast_d10_i_9_n_0),
        .I2(\rx_data_words_array_reg_n_0_[1][15] ),
        .I3(\rx_data_words_array_reg_n_0_[1][14] ),
        .I4(\rx_data_words_array_reg_n_0_[2][1] ),
        .I5(frame_is_multicast_d10_i_10_n_0),
        .O(frame_is_multicast_d10_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    frame_is_multicast_d10_i_4
       (.I0(\rx_data_words_array_reg_n_0_[2][20] ),
        .I1(\rx_data_words_array_reg_n_0_[2][21] ),
        .I2(\rx_data_words_array_reg_n_0_[2][18] ),
        .I3(\rx_data_words_array_reg_n_0_[2][19] ),
        .I4(frame_is_multicast_d10_i_11_n_0),
        .O(frame_is_multicast_d10_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    frame_is_multicast_d10_i_5
       (.I0(\rx_data_words_array_reg_n_0_[2][28] ),
        .I1(\rx_data_words_array_reg_n_0_[2][29] ),
        .I2(\rx_data_words_array_reg_n_0_[2][26] ),
        .I3(\rx_data_words_array_reg_n_0_[2][27] ),
        .I4(frame_is_multicast_d10_i_12_n_0),
        .O(frame_is_multicast_d10_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    frame_is_multicast_d10_i_6
       (.I0(\rx_data_words_array_reg_n_0_[2][12] ),
        .I1(\rx_data_words_array_reg_n_0_[2][13] ),
        .I2(\rx_data_words_array_reg_n_0_[2][10] ),
        .I3(\rx_data_words_array_reg_n_0_[2][11] ),
        .I4(frame_is_multicast_d10_i_13_n_0),
        .O(frame_is_multicast_d10_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    frame_is_multicast_d10_i_7
       (.I0(\rx_data_words_array_reg_n_0_[2][4] ),
        .I1(\rx_data_words_array_reg_n_0_[2][5] ),
        .I2(\rx_data_words_array_reg_n_0_[2][2] ),
        .I3(\rx_data_words_array_reg_n_0_[2][3] ),
        .I4(frame_is_multicast_d10_i_14_n_0),
        .O(frame_is_multicast_d10_i_7_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    frame_is_multicast_d10_i_8
       (.I0(\rx_data_words_array_reg_n_0_[1][7] ),
        .I1(\rx_data_words_array_reg_n_0_[1][6] ),
        .I2(\rx_data_words_array_reg_n_0_[1][9] ),
        .I3(\rx_data_words_array_reg_n_0_[1][8] ),
        .O(frame_is_multicast_d10_i_8_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    frame_is_multicast_d10_i_9
       (.I0(\rx_data_words_array_reg_n_0_[1][3] ),
        .I1(\rx_data_words_array_reg_n_0_[1][2] ),
        .I2(\rx_data_words_array_reg_n_0_[1][5] ),
        .I3(\rx_data_words_array_reg_n_0_[1][4] ),
        .O(frame_is_multicast_d10_i_9_n_0));
  FDRE frame_is_multicast_d10_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(frame_is_multicast_d10_i_1_n_0),
        .Q(frame_is_multicast_d10_reg_0),
        .R(rx_reset));
  LUT4 #(
    .INIT(16'hFF8A)) 
    \frame_length_bytes[0]_i_1 
       (.I0(p_1_in),
        .I1(RX_CLK_ENABLE_IN),
        .I2(speed_is_10_100),
        .I3(rx_reset),
        .O(\frame_length_bytes[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \frame_length_bytes[0]_i_2 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(derived_rxd_vld),
        .O(rx_data_packed_state));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_bytes[0]_i_4 
       (.I0(frame_length_bytes_reg[3]),
        .O(\frame_length_bytes[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_bytes[0]_i_5 
       (.I0(frame_length_bytes_reg[2]),
        .O(\frame_length_bytes[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_bytes[0]_i_6 
       (.I0(frame_length_bytes_reg[1]),
        .O(\frame_length_bytes[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \frame_length_bytes[0]_i_7 
       (.I0(frame_length_bytes_reg[0]),
        .O(\frame_length_bytes[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_bytes[12]_i_2 
       (.I0(frame_length_bytes_reg[15]),
        .O(\frame_length_bytes[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_bytes[12]_i_3 
       (.I0(frame_length_bytes_reg[14]),
        .O(\frame_length_bytes[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_bytes[12]_i_4 
       (.I0(frame_length_bytes_reg[13]),
        .O(\frame_length_bytes[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_bytes[12]_i_5 
       (.I0(frame_length_bytes_reg[12]),
        .O(\frame_length_bytes[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_bytes[4]_i_2 
       (.I0(frame_length_bytes_reg[7]),
        .O(\frame_length_bytes[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_bytes[4]_i_3 
       (.I0(frame_length_bytes_reg[6]),
        .O(\frame_length_bytes[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_bytes[4]_i_4 
       (.I0(frame_length_bytes_reg[5]),
        .O(\frame_length_bytes[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_bytes[4]_i_5 
       (.I0(frame_length_bytes_reg[4]),
        .O(\frame_length_bytes[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_bytes[8]_i_2 
       (.I0(frame_length_bytes_reg[11]),
        .O(\frame_length_bytes[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_bytes[8]_i_3 
       (.I0(frame_length_bytes_reg[10]),
        .O(\frame_length_bytes[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_bytes[8]_i_4 
       (.I0(frame_length_bytes_reg[9]),
        .O(\frame_length_bytes[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \frame_length_bytes[8]_i_5 
       (.I0(frame_length_bytes_reg[8]),
        .O(\frame_length_bytes[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \frame_length_bytes_lat[15]_i_1 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(p_1_in),
        .O(frame_length_bytes));
  FDRE \frame_length_bytes_lat_reg[0] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[0]),
        .Q(frame_length_bytes_lat[0]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[10] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[10]),
        .Q(frame_length_bytes_lat[10]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[11] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[11]),
        .Q(frame_length_bytes_lat[11]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[12] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[12]),
        .Q(frame_length_bytes_lat[12]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[13] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[13]),
        .Q(frame_length_bytes_lat[13]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[14] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[14]),
        .Q(frame_length_bytes_lat[14]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[15] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[15]),
        .Q(frame_length_bytes_lat[15]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[1] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[1]),
        .Q(frame_length_bytes_lat[1]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[2] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[2]),
        .Q(frame_length_bytes_lat[2]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[3] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[3]),
        .Q(frame_length_bytes_lat[3]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[4] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[4]),
        .Q(frame_length_bytes_lat[4]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[5] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[5]),
        .Q(frame_length_bytes_lat[5]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[6] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[6]),
        .Q(frame_length_bytes_lat[6]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[7] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[7]),
        .Q(frame_length_bytes_lat[7]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[8] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[8]),
        .Q(frame_length_bytes_lat[8]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[9] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[9]),
        .Q(frame_length_bytes_lat[9]),
        .R(rx_reset));
  FDRE \frame_length_bytes_reg[0] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[0]_i_3_n_7 ),
        .Q(frame_length_bytes_reg[0]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  CARRY4 \frame_length_bytes_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\frame_length_bytes_reg[0]_i_3_n_0 ,\frame_length_bytes_reg[0]_i_3_n_1 ,\frame_length_bytes_reg[0]_i_3_n_2 ,\frame_length_bytes_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\frame_length_bytes_reg[0]_i_3_n_4 ,\frame_length_bytes_reg[0]_i_3_n_5 ,\frame_length_bytes_reg[0]_i_3_n_6 ,\frame_length_bytes_reg[0]_i_3_n_7 }),
        .S({\frame_length_bytes[0]_i_4_n_0 ,\frame_length_bytes[0]_i_5_n_0 ,\frame_length_bytes[0]_i_6_n_0 ,\frame_length_bytes[0]_i_7_n_0 }));
  FDRE \frame_length_bytes_reg[10] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[8]_i_1_n_5 ),
        .Q(frame_length_bytes_reg[10]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[11] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[8]_i_1_n_4 ),
        .Q(frame_length_bytes_reg[11]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[12] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[12]_i_1_n_7 ),
        .Q(frame_length_bytes_reg[12]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  CARRY4 \frame_length_bytes_reg[12]_i_1 
       (.CI(\frame_length_bytes_reg[8]_i_1_n_0 ),
        .CO({\NLW_frame_length_bytes_reg[12]_i_1_CO_UNCONNECTED [3],\frame_length_bytes_reg[12]_i_1_n_1 ,\frame_length_bytes_reg[12]_i_1_n_2 ,\frame_length_bytes_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\frame_length_bytes_reg[12]_i_1_n_4 ,\frame_length_bytes_reg[12]_i_1_n_5 ,\frame_length_bytes_reg[12]_i_1_n_6 ,\frame_length_bytes_reg[12]_i_1_n_7 }),
        .S({\frame_length_bytes[12]_i_2_n_0 ,\frame_length_bytes[12]_i_3_n_0 ,\frame_length_bytes[12]_i_4_n_0 ,\frame_length_bytes[12]_i_5_n_0 }));
  FDRE \frame_length_bytes_reg[13] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[12]_i_1_n_6 ),
        .Q(frame_length_bytes_reg[13]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[14] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[12]_i_1_n_5 ),
        .Q(frame_length_bytes_reg[14]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[15] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[12]_i_1_n_4 ),
        .Q(frame_length_bytes_reg[15]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[1] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[0]_i_3_n_6 ),
        .Q(frame_length_bytes_reg[1]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[2] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[0]_i_3_n_5 ),
        .Q(frame_length_bytes_reg[2]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[3] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[0]_i_3_n_4 ),
        .Q(frame_length_bytes_reg[3]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[4] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[4]_i_1_n_7 ),
        .Q(frame_length_bytes_reg[4]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  CARRY4 \frame_length_bytes_reg[4]_i_1 
       (.CI(\frame_length_bytes_reg[0]_i_3_n_0 ),
        .CO({\frame_length_bytes_reg[4]_i_1_n_0 ,\frame_length_bytes_reg[4]_i_1_n_1 ,\frame_length_bytes_reg[4]_i_1_n_2 ,\frame_length_bytes_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\frame_length_bytes_reg[4]_i_1_n_4 ,\frame_length_bytes_reg[4]_i_1_n_5 ,\frame_length_bytes_reg[4]_i_1_n_6 ,\frame_length_bytes_reg[4]_i_1_n_7 }),
        .S({\frame_length_bytes[4]_i_2_n_0 ,\frame_length_bytes[4]_i_3_n_0 ,\frame_length_bytes[4]_i_4_n_0 ,\frame_length_bytes[4]_i_5_n_0 }));
  FDRE \frame_length_bytes_reg[5] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[4]_i_1_n_6 ),
        .Q(frame_length_bytes_reg[5]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[6] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[4]_i_1_n_5 ),
        .Q(frame_length_bytes_reg[6]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[7] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[4]_i_1_n_4 ),
        .Q(frame_length_bytes_reg[7]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[8] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[8]_i_1_n_7 ),
        .Q(frame_length_bytes_reg[8]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  CARRY4 \frame_length_bytes_reg[8]_i_1 
       (.CI(\frame_length_bytes_reg[4]_i_1_n_0 ),
        .CO({\frame_length_bytes_reg[8]_i_1_n_0 ,\frame_length_bytes_reg[8]_i_1_n_1 ,\frame_length_bytes_reg[8]_i_1_n_2 ,\frame_length_bytes_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\frame_length_bytes_reg[8]_i_1_n_4 ,\frame_length_bytes_reg[8]_i_1_n_5 ,\frame_length_bytes_reg[8]_i_1_n_6 ,\frame_length_bytes_reg[8]_i_1_n_7 }),
        .S({\frame_length_bytes[8]_i_2_n_0 ,\frame_length_bytes[8]_i_3_n_0 ,\frame_length_bytes[8]_i_4_n_0 ,\frame_length_bytes[8]_i_5_n_0 }));
  FDRE \frame_length_bytes_reg[9] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[8]_i_1_n_6 ),
        .Q(frame_length_bytes_reg[9]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[2]_i_1 
       (.I0(p_31_in74_in),
        .I1(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1_n_0 ),
        .I2(p_30_in),
        .I3(p_32_in),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[3]_i_1 
       (.I0(p_30_in),
        .I1(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1_n_0 ),
        .I2(p_31_in74_in),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[4]_i_1 
       (.I0(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1_n_0 ),
        .I1(p_30_in),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1 
       (.I0(p_28_in),
        .I1(p_0_in1_in),
        .I2(p_26_in62_in),
        .I3(p_25_in),
        .I4(p_27_in),
        .I5(p_29_in69_in),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[6]_i_1 
       (.I0(p_27_in),
        .I1(p_25_in),
        .I2(p_26_in62_in),
        .I3(p_0_in1_in),
        .I4(p_28_in),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[7]_i_1 
       (.I0(p_0_in1_in),
        .I1(p_26_in62_in),
        .I2(p_25_in),
        .I3(p_27_in),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[8]_i_1 
       (.I0(p_25_in),
        .I1(p_26_in62_in),
        .I2(p_0_in1_in),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[9]_i_1 
       (.I0(p_0_in1_in),
        .I1(p_25_in),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[8] ),
        .I2(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[7] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[6] ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6] ),
        .O(i__carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[5] ),
        .I2(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[4] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3] ),
        .O(i__carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .I1(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I3(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2] ),
        .O(i__carry_i_3__0_n_0));
  FDRE \multicast_addr_lower_d10_reg[0] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][0] ),
        .Q(multicast_addr_lower_d10[0]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[10] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][10] ),
        .Q(multicast_addr_lower_d10[10]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[11] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][11] ),
        .Q(multicast_addr_lower_d10[11]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[12] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][12] ),
        .Q(multicast_addr_lower_d10[12]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[13] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][13] ),
        .Q(multicast_addr_lower_d10[13]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[14] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][14] ),
        .Q(multicast_addr_lower_d10[14]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[15] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][15] ),
        .Q(multicast_addr_lower_d10[15]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[16] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][16] ),
        .Q(multicast_addr_lower_d10[16]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[17] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][17] ),
        .Q(multicast_addr_lower_d10[17]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[18] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][18] ),
        .Q(multicast_addr_lower_d10[18]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[19] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][19] ),
        .Q(multicast_addr_lower_d10[19]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[1] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][1] ),
        .Q(multicast_addr_lower_d10[1]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[20] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][20] ),
        .Q(multicast_addr_lower_d10[20]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[21] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][21] ),
        .Q(multicast_addr_lower_d10[21]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[22] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][22] ),
        .Q(multicast_addr_lower_d10[22]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[23] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][23] ),
        .Q(multicast_addr_lower_d10[23]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[24] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][24] ),
        .Q(multicast_addr_lower_d10[24]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[25] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][25] ),
        .Q(multicast_addr_lower_d10[25]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[26] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][26] ),
        .Q(multicast_addr_lower_d10[26]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[27] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][27] ),
        .Q(multicast_addr_lower_d10[27]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[28] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][28] ),
        .Q(multicast_addr_lower_d10[28]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[29] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][29] ),
        .Q(multicast_addr_lower_d10[29]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[2] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][2] ),
        .Q(multicast_addr_lower_d10[2]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[30] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][30] ),
        .Q(multicast_addr_lower_d10[30]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[31] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][31] ),
        .Q(multicast_addr_lower_d10[31]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[3] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][3] ),
        .Q(multicast_addr_lower_d10[3]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[4] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][4] ),
        .Q(multicast_addr_lower_d10[4]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[5] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][5] ),
        .Q(multicast_addr_lower_d10[5]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[6] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][6] ),
        .Q(multicast_addr_lower_d10[6]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[7] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][7] ),
        .Q(multicast_addr_lower_d10[7]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[8] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][8] ),
        .Q(multicast_addr_lower_d10[8]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[9] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][9] ),
        .Q(multicast_addr_lower_d10[9]),
        .R(rx_reset));
  LUT3 #(
    .INIT(8'hD0)) 
    \multicast_addr_upper_d10[15]_i_1 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(p_2_in),
        .O(multicast_addr_upper_d10));
  FDRE \multicast_addr_upper_d10_reg[0] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][0] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[0] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[10] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][10] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[10] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[11] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][11] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[11] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[12] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][12] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[12] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[13] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][13] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[13] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[14] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][14] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[14] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[15] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][15] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[15] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[1] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][1] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[1] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[2] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][2] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[2] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[3] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][3] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[3] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[4] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][4] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[4] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[5] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][5] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[5] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[6] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][6] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[6] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[7] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][7] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[7] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[8] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][8] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[8] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[9] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][9] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[9] ),
        .R(rx_reset));
  CARRY4 not_enough_rxs_memory1_carry
       (.CI(1'b0),
        .CO({NLW_not_enough_rxs_memory1_carry_CO_UNCONNECTED[3],not_enough_rxs_memory1,not_enough_rxs_memory1_carry_n_2,not_enough_rxs_memory1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_not_enough_rxs_memory1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,not_enough_rxs_memory1_carry_i_1_n_0,not_enough_rxs_memory1_carry_i_2_n_0,not_enough_rxs_memory1_carry_i_3_n_0}));
  LUT6 #(
    .INIT(64'h0090900090000090)) 
    not_enough_rxs_memory1_carry_i_1
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8] ),
        .I1(not_enough_rxs_memory1_carry_i_4_n_0),
        .I2(not_enough_rxs_memory1_carry_i_5_n_0),
        .I3(not_enough_rxs_memory1_carry_i_6_n_0),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[6] ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6] ),
        .O(not_enough_rxs_memory1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h002AAA80AA80002A)) 
    not_enough_rxs_memory1_carry_i_2
       (.I0(not_enough_rxs_memory1_carry_i_7_n_0),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3] ),
        .O(not_enough_rxs_memory1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h1001088002200440)) 
    not_enough_rxs_memory1_carry_i_3
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1] ),
        .I1(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0] ),
        .I2(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .I5(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .O(not_enough_rxs_memory1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h3BBBBBBBC4444444)) 
    not_enough_rxs_memory1_carry_i_4
       (.I0(\rxs_mem_addr_cntr[7]_i_2_n_0 ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[7] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[5] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[6] ),
        .I4(not_enough_rxs_memory1_carry_i_8_n_0),
        .I5(\rxs_mem_addr_cntr_reg_n_0_[8] ),
        .O(not_enough_rxs_memory1_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h6999999966666666)) 
    not_enough_rxs_memory1_carry_i_5
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[7] ),
        .I2(not_enough_rxs_memory1_carry_i_8_n_0),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[5] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[6] ),
        .I5(\rxs_mem_addr_cntr[7]_i_2_n_0 ),
        .O(not_enough_rxs_memory1_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hF000800000000000)) 
    not_enough_rxs_memory1_carry_i_6
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[5] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I5(\rxs_mem_addr_cntr_reg_n_0_[4] ),
        .O(not_enough_rxs_memory1_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h0A86501050100A86)) 
    not_enough_rxs_memory1_carry_i_7
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4] ),
        .I1(\rxs_mem_addr_cntr[4]_i_2_n_0 ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[4] ),
        .I3(not_enough_rxs_memory1_carry_i_9_n_0),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[5] ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5] ),
        .O(not_enough_rxs_memory1_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    not_enough_rxs_memory1_carry_i_8
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[4] ),
        .O(not_enough_rxs_memory1_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h80)) 
    not_enough_rxs_memory1_carry_i_9
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .O(not_enough_rxs_memory1_carry_i_9_n_0));
  CARRY4 not_enough_rxs_memory2_carry
       (.CI(1'b0),
        .CO({NLW_not_enough_rxs_memory2_carry_CO_UNCONNECTED[3],not_enough_rxs_memory2,not_enough_rxs_memory2_carry_n_2,not_enough_rxs_memory2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_not_enough_rxs_memory2_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,not_enough_rxs_memory2_carry_i_1_n_0,not_enough_rxs_memory2_carry_i_2_n_0,not_enough_rxs_memory2_carry_i_3_n_0}));
  LUT6 #(
    .INIT(64'h9009069000000000)) 
    not_enough_rxs_memory2_carry_i_1
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[8] ),
        .I2(\rxs_mem_addr_cntr[7]_i_2_n_0 ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[7] ),
        .I4(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .I5(not_enough_rxs_memory2_carry_i_4_n_0),
        .O(not_enough_rxs_memory2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2882)) 
    not_enough_rxs_memory2_carry_i_2
       (.I0(not_enough_rxs_memory2_carry_i_5_n_0),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .I3(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3] ),
        .O(not_enough_rxs_memory2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    not_enough_rxs_memory2_carry_i_3
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .I1(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I3(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2] ),
        .I4(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1] ),
        .I5(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .O(not_enough_rxs_memory2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h6999999999999999)) 
    not_enough_rxs_memory2_carry_i_4
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[6] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[4] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .I5(\rxs_mem_addr_cntr_reg_n_0_[5] ),
        .O(not_enough_rxs_memory2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h2999400040002999)) 
    not_enough_rxs_memory2_carry_i_5
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[4] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[5] ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5] ),
        .O(not_enough_rxs_memory2_carry_i_5_n_0));
  CARRY4 not_enough_rxs_memory3_carry
       (.CI(1'b0),
        .CO({NLW_not_enough_rxs_memory3_carry_CO_UNCONNECTED[3],not_enough_rxs_memory3,not_enough_rxs_memory3_carry_n_2,not_enough_rxs_memory3_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_not_enough_rxs_memory3_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,not_enough_rxs_memory3_carry_i_1_n_0,not_enough_rxs_memory3_carry_i_2_n_0,not_enough_rxs_memory3_carry_i_3_n_0}));
  LUT6 #(
    .INIT(64'h888A22202220888A)) 
    not_enough_rxs_memory3_carry_i_1
       (.I0(not_enough_rxs_memory3_carry_i_4_n_0),
        .I1(\rxs_mem_addr_cntr[6]_i_2_n_0 ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[6] ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6] ),
        .O(not_enough_rxs_memory3_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h222A88808880222A)) 
    not_enough_rxs_memory3_carry_i_2
       (.I0(not_enough_rxs_memory3_carry_i_5_n_0),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3] ),
        .O(not_enough_rxs_memory3_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h1400001400288200)) 
    not_enough_rxs_memory3_carry_i_3
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0] ),
        .I1(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I3(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I5(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .O(not_enough_rxs_memory3_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h86A51000100086A5)) 
    not_enough_rxs_memory3_carry_i_4
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .I1(\rxs_mem_addr_cntr[7]_i_2_n_0 ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[7] ),
        .I3(not_enough_rxs_memory3_carry_i_6_n_0),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[8] ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8] ),
        .O(not_enough_rxs_memory3_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h86A51000100086A5)) 
    not_enough_rxs_memory3_carry_i_5
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4] ),
        .I1(\rxs_mem_addr_cntr[4]_i_2_n_0 ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[4] ),
        .I3(not_enough_rxs_memory3_carry_i_6_n_0),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[5] ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5] ),
        .O(not_enough_rxs_memory3_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    not_enough_rxs_memory3_carry_i_6
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .O(not_enough_rxs_memory3_carry_i_6_n_0));
  CARRY4 not_enough_rxs_memory4_carry
       (.CI(1'b0),
        .CO({NLW_not_enough_rxs_memory4_carry_CO_UNCONNECTED[3],not_enough_rxs_memory4,not_enough_rxs_memory4_carry_n_2,not_enough_rxs_memory4_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_not_enough_rxs_memory4_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,not_enough_rxs_memory4_carry_i_1_n_0,not_enough_rxs_memory4_carry_i_2_n_0,not_enough_rxs_memory4_carry_i_3_n_0}));
  LUT5 #(
    .INIT(32'h8A20208A)) 
    not_enough_rxs_memory4_carry_i_1
       (.I0(not_enough_rxs_memory4_carry_i_4_n_0),
        .I1(\rxs_mem_addr_cntr[6]_i_2_n_0 ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[6] ),
        .I4(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6] ),
        .O(not_enough_rxs_memory4_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h2A80802A)) 
    not_enough_rxs_memory4_carry_i_2
       (.I0(not_enough_rxs_memory4_carry_i_5_n_0),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .I4(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3] ),
        .O(not_enough_rxs_memory4_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0960000000000960)) 
    not_enough_rxs_memory4_carry_i_3
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I3(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1] ),
        .I4(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0] ),
        .I5(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .O(not_enough_rxs_memory4_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h86A51000100086A5)) 
    not_enough_rxs_memory4_carry_i_4
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .I1(\rxs_mem_addr_cntr[7]_i_2_n_0 ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[7] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[8] ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8] ),
        .O(not_enough_rxs_memory4_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h86A51000100086A5)) 
    not_enough_rxs_memory4_carry_i_5
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4] ),
        .I1(\rxs_mem_addr_cntr[4]_i_2_n_0 ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[4] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[5] ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5] ),
        .O(not_enough_rxs_memory4_carry_i_5_n_0));
  CARRY4 not_enough_rxs_memory5_carry
       (.CI(1'b0),
        .CO({NLW_not_enough_rxs_memory5_carry_CO_UNCONNECTED[3],not_enough_rxs_memory5,not_enough_rxs_memory5_carry_n_2,not_enough_rxs_memory5_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_not_enough_rxs_memory5_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,not_enough_rxs_memory5_carry_i_1_n_0,not_enough_rxs_memory5_carry_i_2_n_0,not_enough_rxs_memory5_carry_i_3_n_0}));
  LUT6 #(
    .INIT(64'h8AAA200020008AAA)) 
    not_enough_rxs_memory5_carry_i_1
       (.I0(not_enough_rxs_memory5_carry_i_4_n_0),
        .I1(\rxs_mem_addr_cntr[6]_i_2_n_0 ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[6] ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6] ),
        .O(not_enough_rxs_memory5_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h2AAA800080002AAA)) 
    not_enough_rxs_memory5_carry_i_2
       (.I0(not_enough_rxs_memory5_carry_i_5_n_0),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3] ),
        .O(not_enough_rxs_memory5_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000900909600000)) 
    not_enough_rxs_memory5_carry_i_3
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I3(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0] ),
        .O(not_enough_rxs_memory5_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hA85601000100A856)) 
    not_enough_rxs_memory5_carry_i_4
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .I1(\rxs_mem_addr_cntr[8]_i_4_n_0 ),
        .I2(\rxs_mem_addr_cntr[7]_i_2_n_0 ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[7] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[8] ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8] ),
        .O(not_enough_rxs_memory5_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hA58600100010A586)) 
    not_enough_rxs_memory5_carry_i_5
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4] ),
        .I1(\rxs_mem_addr_cntr[4]_i_2_n_0 ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[4] ),
        .I3(\rxs_mem_addr_cntr[8]_i_4_n_0 ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[5] ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5] ),
        .O(not_enough_rxs_memory5_carry_i_5_n_0));
  CARRY4 \not_enough_rxs_memory5_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_not_enough_rxs_memory5_inferred__0/i__carry_CO_UNCONNECTED [3],not_enough_rxs_memory54_out,\not_enough_rxs_memory5_inferred__0/i__carry_n_2 ,\not_enough_rxs_memory5_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_not_enough_rxs_memory5_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    not_enough_rxs_memory_i_1
       (.I0(not_enough_rxs_memory1),
        .I1(not_enough_rxs_memory54_out),
        .I2(not_enough_rxs_memory3),
        .I3(not_enough_rxs_memory2),
        .I4(not_enough_rxs_memory5),
        .I5(not_enough_rxs_memory4),
        .O(not_enough_rxs_memory0));
  FDRE not_enough_rxs_memory_reg
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(not_enough_rxs_memory0),
        .Q(not_enough_rxs_memory),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'hF3E3E3E3FFEFEFEF)) 
    \receive_frame_data_current_state[0]_i_1 
       (.I0(p_1_in),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(rx_data_packed_ready),
        .I4(receive_frame_data_next_state2),
        .I5(p_49_in),
        .O(\receive_frame_data_current_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CAAFF000CAA0000)) 
    \receive_frame_data_current_state[1]_i_1 
       (.I0(\receive_frame_data_current_state[1]_i_2_n_0 ),
        .I1(\receive_frame_data_current_state[1]_i_3_n_0 ),
        .I2(not_enough_rxs_memory),
        .I3(receive_frame_data_current_state[0]),
        .I4(receive_frame_data_current_state[1]),
        .I5(p_49_in),
        .O(\receive_frame_data_current_state[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \receive_frame_data_current_state[1]_i_2 
       (.I0(receive_frame_data_next_state2),
        .I1(rx_data_packed_ready),
        .O(\receive_frame_data_current_state[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \receive_frame_data_current_state[1]_i_3 
       (.I0(ClkASignalInReg_reg),
        .I1(save_rx_badframe_reg_n_0),
        .O(\receive_frame_data_current_state[1]_i_3_n_0 ));
  FDRE \receive_frame_data_current_state_reg[0] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\receive_frame_data_current_state[0]_i_1_n_0 ),
        .Q(receive_frame_data_current_state[0]),
        .R(rx_reset));
  FDRE \receive_frame_data_current_state_reg[1] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\receive_frame_data_current_state[1]_i_1_n_0 ),
        .Q(receive_frame_data_current_state[1]),
        .R(rx_reset));
  CARRY4 receive_frame_data_next_state2_carry
       (.CI(1'b0),
        .CO({receive_frame_data_next_state2,receive_frame_data_next_state2_carry_n_1,receive_frame_data_next_state2_carry_n_2,receive_frame_data_next_state2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_receive_frame_data_next_state2_carry_O_UNCONNECTED[3:0]),
        .S({receive_frame_data_next_state2_carry_i_1_n_0,receive_frame_data_next_state2_carry_i_2_n_0,receive_frame_data_next_state2_carry_i_3_n_0,receive_frame_data_next_state2_carry_i_4_n_0}));
  LUT5 #(
    .INIT(32'hF971068E)) 
    receive_frame_data_next_state2_carry_i_1
       (.I0(receive_frame_data_current_state[1]),
        .I1(receive_frame_data_current_state[0]),
        .I2(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[9] ),
        .I3(rxd_mem_last_read_out_ptr_reg[9]),
        .I4(Q[9]),
        .O(receive_frame_data_next_state2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hF971068E)) 
    receive_frame_data_next_state2_carry_i_10
       (.I0(receive_frame_data_current_state[1]),
        .I1(receive_frame_data_current_state[0]),
        .I2(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[2] ),
        .I3(rxd_mem_last_read_out_ptr_reg[2]),
        .I4(Q[2]),
        .O(receive_frame_data_next_state2_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'h8282882288228888)) 
    receive_frame_data_next_state2_carry_i_2
       (.I0(receive_frame_data_next_state2_carry_i_5_n_0),
        .I1(Q[6]),
        .I2(rxd_mem_last_read_out_ptr_reg[6]),
        .I3(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[6] ),
        .I4(receive_frame_data_current_state[0]),
        .I5(receive_frame_data_current_state[1]),
        .O(receive_frame_data_next_state2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h8282882288228888)) 
    receive_frame_data_next_state2_carry_i_3
       (.I0(receive_frame_data_next_state2_carry_i_6_n_0),
        .I1(Q[3]),
        .I2(rxd_mem_last_read_out_ptr_reg[3]),
        .I3(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[3] ),
        .I4(receive_frame_data_current_state[0]),
        .I5(receive_frame_data_current_state[1]),
        .O(receive_frame_data_next_state2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h8282882288228888)) 
    receive_frame_data_next_state2_carry_i_4
       (.I0(receive_frame_data_next_state2_carry_i_7_n_0),
        .I1(Q[0]),
        .I2(rxd_mem_last_read_out_ptr_reg[0]),
        .I3(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[0] ),
        .I4(receive_frame_data_current_state[0]),
        .I5(receive_frame_data_current_state[1]),
        .O(receive_frame_data_next_state2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h99A5A5AA00000000)) 
    receive_frame_data_next_state2_carry_i_5
       (.I0(Q[7]),
        .I1(rxd_mem_last_read_out_ptr_reg[7]),
        .I2(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .I3(receive_frame_data_current_state[0]),
        .I4(receive_frame_data_current_state[1]),
        .I5(receive_frame_data_next_state2_carry_i_8_n_0),
        .O(receive_frame_data_next_state2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h99A5A5AA00000000)) 
    receive_frame_data_next_state2_carry_i_6
       (.I0(Q[4]),
        .I1(rxd_mem_last_read_out_ptr_reg[4]),
        .I2(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[4] ),
        .I3(receive_frame_data_current_state[0]),
        .I4(receive_frame_data_current_state[1]),
        .I5(receive_frame_data_next_state2_carry_i_9_n_0),
        .O(receive_frame_data_next_state2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h99A5A5AA00000000)) 
    receive_frame_data_next_state2_carry_i_7
       (.I0(Q[1]),
        .I1(rxd_mem_last_read_out_ptr_reg[1]),
        .I2(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[1] ),
        .I3(receive_frame_data_current_state[0]),
        .I4(receive_frame_data_current_state[1]),
        .I5(receive_frame_data_next_state2_carry_i_10_n_0),
        .O(receive_frame_data_next_state2_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hF971068E)) 
    receive_frame_data_next_state2_carry_i_8
       (.I0(receive_frame_data_current_state[1]),
        .I1(receive_frame_data_current_state[0]),
        .I2(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[8] ),
        .I3(rxd_mem_last_read_out_ptr_reg[8]),
        .I4(Q[8]),
        .O(receive_frame_data_next_state2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hF971068E)) 
    receive_frame_data_next_state2_carry_i_9
       (.I0(receive_frame_data_current_state[1]),
        .I1(receive_frame_data_current_state[0]),
        .I2(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[5] ),
        .I3(rxd_mem_last_read_out_ptr_reg[5]),
        .I4(Q[5]),
        .O(receive_frame_data_next_state2_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rx_client_rxd_dpmem_wr_en_d1[0]_i_1 
       (.I0(receive_frame_data_current_state[0]),
        .I1(receive_frame_data_current_state[1]),
        .I2(rx_data_packed_ready),
        .O(rx_client_rxd_dpmem_wr_en));
  LUT5 #(
    .INIT(32'hFBFD0030)) 
    \rx_client_rxs_dpmem_addr_d1[0]_i_1 
       (.I0(receive_frame_current_state[1]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[2]),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .O(\rx_client_rxs_dpmem_addr_d1_reg[8] [0]));
  LUT5 #(
    .INIT(32'hAAACBAAE)) 
    \rx_client_rxs_dpmem_addr_d1[1]_i_1 
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[3]),
        .I4(receive_frame_current_state[0]),
        .O(\rx_client_rxs_dpmem_addr_d1_reg[8] [1]));
  LUT5 #(
    .INIT(32'hA8A8A82A)) 
    \rx_client_rxs_dpmem_addr_d1[2]_i_1 
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[1]),
        .I4(receive_frame_current_state[0]),
        .O(\rx_client_rxs_dpmem_addr_d1_reg[8] [2]));
  LUT5 #(
    .INIT(32'hA8A8A82A)) 
    \rx_client_rxs_dpmem_addr_d1[3]_i_1 
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[1]),
        .I4(receive_frame_current_state[0]),
        .O(\rx_client_rxs_dpmem_addr_d1_reg[8] [3]));
  LUT5 #(
    .INIT(32'hA8A8A82A)) 
    \rx_client_rxs_dpmem_addr_d1[4]_i_1 
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[4] ),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[1]),
        .I4(receive_frame_current_state[0]),
        .O(\rx_client_rxs_dpmem_addr_d1_reg[8] [4]));
  LUT5 #(
    .INIT(32'hA8A8A82A)) 
    \rx_client_rxs_dpmem_addr_d1[5]_i_1 
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[5] ),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[1]),
        .I4(receive_frame_current_state[0]),
        .O(\rx_client_rxs_dpmem_addr_d1_reg[8] [5]));
  LUT5 #(
    .INIT(32'hA8A8A82A)) 
    \rx_client_rxs_dpmem_addr_d1[6]_i_1 
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[6] ),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[1]),
        .I4(receive_frame_current_state[0]),
        .O(\rx_client_rxs_dpmem_addr_d1_reg[8] [6]));
  LUT5 #(
    .INIT(32'hA8A8A82A)) 
    \rx_client_rxs_dpmem_addr_d1[7]_i_1 
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[7] ),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[1]),
        .I4(receive_frame_current_state[0]),
        .O(\rx_client_rxs_dpmem_addr_d1_reg[8] [7]));
  LUT5 #(
    .INIT(32'hA8A8A82A)) 
    \rx_client_rxs_dpmem_addr_d1[8]_i_1 
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[8] ),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[1]),
        .I4(receive_frame_current_state[0]),
        .O(\rx_client_rxs_dpmem_addr_d1_reg[8] [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF444F)) 
    \rx_client_rxs_dpmem_wr_data_d1[0]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0 ),
        .I1(rxs_mem_next_available4write_ptr_cmb[0]),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[0]_i_2_n_0 ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[0]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[0]_i_4_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [0]));
  LUT6 #(
    .INIT(64'hCDFDCDCDCDFDFDFD)) 
    \rx_client_rxs_dpmem_wr_data_d1[0]_i_2 
       (.I0(frame_is_multicast_d10_reg_0),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(\rxs_status_word_6_reg_reg_n_0_[0] ),
        .I4(ClkASignalInReg_i_2_n_0),
        .I5(frame_length_bytes_lat[0]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA88A088A)) 
    \rx_client_rxs_dpmem_wr_data_d1[0]_i_3 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0 ),
        .I1(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[0] ),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .I4(rxd_mem_last_read_out_ptr_reg[0]),
        .I5(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rx_client_rxs_dpmem_wr_data_d1[0]_i_4 
       (.I0(\rxs_status_word_1_reg[0]_i_1_n_0 ),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(\multicast_addr_upper_d10_reg_n_0_[0] ),
        .I4(multicast_addr_lower_d10[0]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rx_client_rxs_dpmem_wr_data_d1[10]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[10]_i_2_n_0 ),
        .I1(\statistics_vector_reg_n_0_[4] ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ),
        .I3(multicast_addr_lower_d10[10]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [10]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rx_client_rxs_dpmem_wr_data_d1[10]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0 ),
        .I1(\multicast_addr_upper_d10_reg_n_0_[10] ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0 ),
        .I3(\rxs_status_word_6_reg_reg_n_0_[10] ),
        .I4(ClkASignalInReg_i_2_n_0),
        .I5(frame_length_bytes_lat[10]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rx_client_rxs_dpmem_wr_data_d1[11]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[11]_i_2_n_0 ),
        .I1(\statistics_vector_reg_n_0_[5] ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ),
        .I3(multicast_addr_lower_d10[11]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [11]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rx_client_rxs_dpmem_wr_data_d1[11]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0 ),
        .I1(\multicast_addr_upper_d10_reg_n_0_[11] ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0 ),
        .I3(\rxs_status_word_6_reg_reg_n_0_[11] ),
        .I4(ClkASignalInReg_i_2_n_0),
        .I5(frame_length_bytes_lat[11]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF32000200)) 
    \rx_client_rxs_dpmem_wr_data_d1[12]_i_1 
       (.I0(\multicast_addr_upper_d10_reg_n_0_[12] ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0 ),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .I4(multicast_addr_lower_d10[12]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[12]_i_3_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [12]));
  LUT2 #(
    .INIT(4'hB)) 
    \rx_client_rxs_dpmem_wr_data_d1[12]_i_2 
       (.I0(receive_frame_current_state[3]),
        .I1(receive_frame_current_state[2]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rx_client_rxs_dpmem_wr_data_d1[12]_i_3 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ),
        .I1(\statistics_vector_reg_n_0_[6] ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0 ),
        .I3(\rxs_status_word_6_reg_reg_n_0_[12] ),
        .I4(ClkASignalInReg_i_2_n_0),
        .I5(frame_length_bytes_lat[12]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rx_client_rxs_dpmem_wr_data_d1[13]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[13]_i_2_n_0 ),
        .I1(multicast_addr_lower_d10[13]),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I3(\statistics_vector_reg_n_0_[7] ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [13]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rx_client_rxs_dpmem_wr_data_d1[13]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0 ),
        .I1(\multicast_addr_upper_d10_reg_n_0_[13] ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0 ),
        .I3(\rxs_status_word_6_reg_reg_n_0_[13] ),
        .I4(ClkASignalInReg_i_2_n_0),
        .I5(frame_length_bytes_lat[13]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rx_client_rxs_dpmem_wr_data_d1[14]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[14]_i_2_n_0 ),
        .I1(multicast_addr_lower_d10[14]),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I3(\statistics_vector_reg_n_0_[8] ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [14]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rx_client_rxs_dpmem_wr_data_d1[14]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0 ),
        .I1(\multicast_addr_upper_d10_reg_n_0_[14] ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0 ),
        .I3(\rxs_status_word_6_reg_reg_n_0_[14] ),
        .I4(ClkASignalInReg_i_2_n_0),
        .I5(frame_length_bytes_lat[14]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rx_client_rxs_dpmem_wr_data_d1[15]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .I1(\statistics_vector_reg_n_0_[9] ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ),
        .I3(multicast_addr_lower_d10[15]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [15]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rx_client_rxs_dpmem_wr_data_d1[15]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0 ),
        .I1(\multicast_addr_upper_d10_reg_n_0_[15] ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0 ),
        .I3(\rxs_status_word_6_reg_reg_n_0_[15] ),
        .I4(ClkASignalInReg_i_2_n_0),
        .I5(frame_length_bytes_lat[15]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \rx_client_rxs_dpmem_wr_data_d1[16]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[16]_i_2_n_0 ),
        .I2(multicast_addr_lower_d10[16]),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I4(\rxs_status_word_1_reg[16]_i_1_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [16]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rx_client_rxs_dpmem_wr_data_d1[16]_i_2 
       (.I0(rxs_status_word_6_cmb[16]),
        .I1(receive_frame_current_state[1]),
        .I2(\bytes_12_and_13_d19_reg_n_0_[0] ),
        .I3(receive_frame_current_state[0]),
        .I4(\statistics_vector_reg_n_0_[10] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \rx_client_rxs_dpmem_wr_data_d1[17]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[17]_i_2_n_0 ),
        .I2(multicast_addr_lower_d10[17]),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I4(\rxs_status_word_1_reg[17]_i_1_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [17]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rx_client_rxs_dpmem_wr_data_d1[17]_i_2 
       (.I0(rxs_status_word_6_cmb[17]),
        .I1(receive_frame_current_state[1]),
        .I2(\bytes_12_and_13_d19_reg_n_0_[1] ),
        .I3(receive_frame_current_state[0]),
        .I4(\statistics_vector_reg_n_0_[11] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \rx_client_rxs_dpmem_wr_data_d1[18]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[18]_i_2_n_0 ),
        .I2(multicast_addr_lower_d10[18]),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I4(\rxs_status_word_1_reg[18]_i_1_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [18]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rx_client_rxs_dpmem_wr_data_d1[18]_i_2 
       (.I0(rxs_status_word_6_cmb[18]),
        .I1(receive_frame_current_state[1]),
        .I2(\bytes_12_and_13_d19_reg_n_0_[2] ),
        .I3(receive_frame_current_state[0]),
        .I4(\statistics_vector_reg_n_0_[12] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00003808)) 
    \rx_client_rxs_dpmem_wr_data_d1[19]_i_1 
       (.I0(rxs_status_word_6_cmb[19]),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(\bytes_12_and_13_d19_reg_n_0_[3] ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[19]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [19]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \rx_client_rxs_dpmem_wr_data_d1[19]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I1(multicast_addr_lower_d10[19]),
        .I2(\statistics_vector_reg_n_0_[13] ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ),
        .I4(\rxs_status_word_1_reg[19]_i_1_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \rx_client_rxs_dpmem_wr_data_d1[1]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[1]_i_2_n_0 ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[1]_i_3_n_0 ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I3(multicast_addr_lower_d10[1]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0 ),
        .I5(\multicast_addr_upper_d10_reg_n_0_[1] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [1]));
  LUT5 #(
    .INIT(32'h00082008)) 
    \rx_client_rxs_dpmem_wr_data_d1[1]_i_2 
       (.I0(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[1] ),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[3]),
        .I4(receive_frame_current_state[0]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFAEAEAE)) 
    \rx_client_rxs_dpmem_wr_data_d1[1]_i_3 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[1]_i_4_n_0 ),
        .I1(\rxs_status_word_1_reg[1]_i_1_n_0 ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0 ),
        .I4(\rxd_mem_last_read_out_ptr_reg[1]_i_1__0_n_0 ),
        .I5(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \rx_client_rxs_dpmem_wr_data_d1[1]_i_4 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0 ),
        .I1(\rxs_status_word_6_reg_reg_n_0_[1] ),
        .I2(ClkASignalInReg_i_2_n_0),
        .I3(frame_length_bytes_lat[1]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ),
        .I5(frame_is_ip_multicast_d4_reg_n_0),
        .O(\rx_client_rxs_dpmem_wr_data_d1[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEEFFFFEFEE)) 
    \rx_client_rxs_dpmem_wr_data_d1[20]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[20]_i_2_n_0 ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[20]_i_3_n_0 ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0 ),
        .I3(rxs_status_word_6_cmb[20]),
        .I4(\statistics_vector_reg_n_0_[14] ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [20]));
  LUT6 #(
    .INIT(64'h00800C0000800000)) 
    \rx_client_rxs_dpmem_wr_data_d1[20]_i_2 
       (.I0(multicast_addr_lower_d10[20]),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[3]),
        .I4(receive_frame_current_state[1]),
        .I5(\bytes_12_and_13_d19_reg_n_0_[4] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h0000E860)) 
    \rx_client_rxs_dpmem_wr_data_d1[20]_i_3 
       (.I0(receive_frame_data_current_state[1]),
        .I1(receive_frame_data_current_state[0]),
        .I2(rxs_status_word_1_reg[20]),
        .I3(frame_length_bytes_lat[4]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \rx_client_rxs_dpmem_wr_data_d1[20]_i_4 
       (.I0(receive_frame_current_state[1]),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[3]),
        .I3(receive_frame_current_state[2]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \rx_client_rxs_dpmem_wr_data_d1[20]_i_5 
       (.I0(receive_frame_current_state[3]),
        .I1(receive_frame_current_state[2]),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02300200)) 
    \rx_client_rxs_dpmem_wr_data_d1[21]_i_1 
       (.I0(rxs_status_word_6_cmb[21]),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .I4(\bytes_12_and_13_d19_reg_n_0_[5] ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[21]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [21]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \rx_client_rxs_dpmem_wr_data_d1[21]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I1(multicast_addr_lower_d10[21]),
        .I2(\statistics_vector_reg_n_0_[15] ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ),
        .I4(\rxs_status_word_1_reg[21]_i_1_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02300200)) 
    \rx_client_rxs_dpmem_wr_data_d1[22]_i_1 
       (.I0(rxs_status_word_6_cmb[22]),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .I4(\bytes_12_and_13_d19_reg_n_0_[6] ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[22]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [22]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \rx_client_rxs_dpmem_wr_data_d1[22]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I1(multicast_addr_lower_d10[22]),
        .I2(\statistics_vector_reg_n_0_[16] ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ),
        .I4(\rxs_status_word_1_reg[22]_i_1_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \rx_client_rxs_dpmem_wr_data_d1[23]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[23]_i_2_n_0 ),
        .I2(multicast_addr_lower_d10[23]),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I4(\rxs_status_word_1_reg[23]_i_1_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [23]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rx_client_rxs_dpmem_wr_data_d1[23]_i_2 
       (.I0(rxs_status_word_6_cmb[23]),
        .I1(receive_frame_current_state[1]),
        .I2(\bytes_12_and_13_d19_reg_n_0_[7] ),
        .I3(receive_frame_current_state[0]),
        .I4(\statistics_vector_reg_n_0_[17] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \rx_client_rxs_dpmem_wr_data_d1[24]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[24]_i_2_n_0 ),
        .I2(multicast_addr_lower_d10[24]),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I4(\rxs_status_word_1_reg[24]_i_1_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [24]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rx_client_rxs_dpmem_wr_data_d1[24]_i_2 
       (.I0(rxs_status_word_6_cmb[24]),
        .I1(receive_frame_current_state[1]),
        .I2(\bytes_12_and_13_d19_reg_n_0_[8] ),
        .I3(receive_frame_current_state[0]),
        .I4(\statistics_vector_reg_n_0_[18] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \rx_client_rxs_dpmem_wr_data_d1[25]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[25]_i_2_n_0 ),
        .I2(multicast_addr_lower_d10[25]),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I4(\rxs_status_word_1_reg[25]_i_1_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [25]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rx_client_rxs_dpmem_wr_data_d1[25]_i_2 
       (.I0(rxs_status_word_6_cmb[25]),
        .I1(receive_frame_current_state[1]),
        .I2(\bytes_12_and_13_d19_reg_n_0_[9] ),
        .I3(receive_frame_current_state[0]),
        .I4(\statistics_vector_reg_n_0_[19] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \rx_client_rxs_dpmem_wr_data_d1[26]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[26]_i_2_n_0 ),
        .I2(multicast_addr_lower_d10[26]),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I4(\rxs_status_word_1_reg[26]_i_1_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [26]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rx_client_rxs_dpmem_wr_data_d1[26]_i_2 
       (.I0(rxs_status_word_6_cmb[26]),
        .I1(receive_frame_current_state[1]),
        .I2(\bytes_12_and_13_d19_reg_n_0_[10] ),
        .I3(receive_frame_current_state[0]),
        .I4(\statistics_vector_reg_n_0_[20] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02300200)) 
    \rx_client_rxs_dpmem_wr_data_d1[27]_i_1 
       (.I0(rxs_status_word_6_cmb[27]),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .I4(\bytes_12_and_13_d19_reg_n_0_[11] ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[27]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [27]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \rx_client_rxs_dpmem_wr_data_d1[27]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I1(multicast_addr_lower_d10[27]),
        .I2(\statistics_vector_reg_n_0_[21] ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ),
        .I4(\rxs_status_word_1_reg[27]_i_1_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02300200)) 
    \rx_client_rxs_dpmem_wr_data_d1[28]_i_1 
       (.I0(rxs_status_word_6_cmb[28]),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .I4(\bytes_12_and_13_d19_reg_n_0_[12] ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[28]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [28]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \rx_client_rxs_dpmem_wr_data_d1[28]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I1(multicast_addr_lower_d10[28]),
        .I2(\statistics_vector_reg_n_0_[22] ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ),
        .I4(\rxs_status_word_1_reg[28]_i_1_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \rx_client_rxs_dpmem_wr_data_d1[29]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[29]_i_2_n_0 ),
        .I2(multicast_addr_lower_d10[29]),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I4(\rxs_status_word_1_reg[29]_i_1_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [29]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rx_client_rxs_dpmem_wr_data_d1[29]_i_2 
       (.I0(rxs_status_word_6_cmb[29]),
        .I1(receive_frame_current_state[1]),
        .I2(\bytes_12_and_13_d19_reg_n_0_[13] ),
        .I3(receive_frame_current_state[0]),
        .I4(\statistics_vector_reg_n_0_[23] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4F4F4FF)) 
    \rx_client_rxs_dpmem_wr_data_d1[2]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0 ),
        .I1(rxs_mem_next_available4write_ptr_cmb[2]),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[2]_i_2_n_0 ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[2]_i_3_n_0 ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[2]_i_4_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA88A088A)) 
    \rx_client_rxs_dpmem_wr_data_d1[2]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0 ),
        .I1(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[2] ),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .I4(rxd_mem_last_read_out_ptr_reg[2]),
        .I5(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDFDCDCDCDFDFDFD)) 
    \rx_client_rxs_dpmem_wr_data_d1[2]_i_3 
       (.I0(frame_is_broadcast_d10_reg_0),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(\rxs_status_word_6_reg_reg_n_0_[2] ),
        .I4(ClkASignalInReg_i_2_n_0),
        .I5(frame_length_bytes_lat[2]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rx_client_rxs_dpmem_wr_data_d1[2]_i_4 
       (.I0(\rxs_status_word_1_reg[2]_i_1_n_0 ),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(\multicast_addr_upper_d10_reg_n_0_[2] ),
        .I4(multicast_addr_lower_d10[2]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02300200)) 
    \rx_client_rxs_dpmem_wr_data_d1[30]_i_1 
       (.I0(rxs_status_word_6_cmb[30]),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .I4(\bytes_12_and_13_d19_reg_n_0_[14] ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[30]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [30]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \rx_client_rxs_dpmem_wr_data_d1[30]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I1(multicast_addr_lower_d10[30]),
        .I2(\statistics_vector_reg_n_0_[24] ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ),
        .I4(\rxs_status_word_1_reg[30]_i_1_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \rx_client_rxs_dpmem_wr_data_d1[31]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I2(multicast_addr_lower_d10[31]),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I4(\rxs_status_word_1_reg[31]_i_1_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [31]));
  LUT2 #(
    .INIT(4'hB)) 
    \rx_client_rxs_dpmem_wr_data_d1[31]_i_2 
       (.I0(receive_frame_current_state[2]),
        .I1(receive_frame_current_state[3]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rx_client_rxs_dpmem_wr_data_d1[31]_i_3 
       (.I0(rxs_status_word_6_cmb[31]),
        .I1(receive_frame_current_state[1]),
        .I2(\bytes_12_and_13_d19_reg_n_0_[15] ),
        .I3(receive_frame_current_state[0]),
        .I4(\statistics_vector_reg_n_0_[25] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \rx_client_rxs_dpmem_wr_data_d1[31]_i_4 
       (.I0(receive_frame_current_state[2]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \rx_client_rxs_dpmem_wr_data_d1[31]_i_5 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[3]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \rx_client_rxs_dpmem_wr_data_d1[3]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0 ),
        .I1(rxs_mem_next_available4write_ptr_cmb[3]),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0 ),
        .I3(rxs_status_word_6_cmb[3]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[3]_i_2_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[3]_i_3_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA88A088A)) 
    \rx_client_rxs_dpmem_wr_data_d1[3]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0 ),
        .I1(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[3] ),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .I4(rxd_mem_last_read_out_ptr_reg[3]),
        .I5(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rx_client_rxs_dpmem_wr_data_d1[3]_i_3 
       (.I0(\rxs_status_word_1_reg[3]_i_1_n_0 ),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(\multicast_addr_upper_d10_reg_n_0_[3] ),
        .I4(multicast_addr_lower_d10[3]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \rx_client_rxs_dpmem_wr_data_d1[4]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0 ),
        .I1(rxs_mem_next_available4write_ptr_cmb[4]),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[4]_i_2_n_0 ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0 ),
        .I4(rxs_status_word_6_cmb[4]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[4]_i_3_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA88A088A)) 
    \rx_client_rxs_dpmem_wr_data_d1[4]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0 ),
        .I1(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[4] ),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .I4(rxd_mem_last_read_out_ptr_reg[4]),
        .I5(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rx_client_rxs_dpmem_wr_data_d1[4]_i_3 
       (.I0(\rxs_status_word_1_reg[4]_i_1_n_0 ),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(\multicast_addr_upper_d10_reg_n_0_[4] ),
        .I4(multicast_addr_lower_d10[4]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \rx_client_rxs_dpmem_wr_data_d1[5]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0 ),
        .I1(rxs_mem_next_available4write_ptr_cmb[5]),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0 ),
        .I3(\multicast_addr_upper_d10_reg_n_0_[5] ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[5]_i_2_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[5]_i_3_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [5]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \rx_client_rxs_dpmem_wr_data_d1[5]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0 ),
        .I1(\rxs_status_word_6_reg_reg_n_0_[5] ),
        .I2(ClkASignalInReg_i_2_n_0),
        .I3(frame_length_bytes_lat[5]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .I5(multicast_addr_lower_d10[5]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CC8000000C8)) 
    \rx_client_rxs_dpmem_wr_data_d1[5]_i_3 
       (.I0(\rxd_mem_last_read_out_ptr_reg[5]_i_1__0_n_0 ),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[2]),
        .I4(receive_frame_current_state[3]),
        .I5(\rxs_status_word_1_reg[5]_i_1_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFFFFFF4FFF4)) 
    \rx_client_rxs_dpmem_wr_data_d1[6]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0 ),
        .I1(rxs_mem_next_available4write_ptr_cmb[6]),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[6]_i_2_n_0 ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[6]_i_3_n_0 ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0 ),
        .I5(\multicast_addr_upper_d10_reg_n_0_[6] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [6]));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \rx_client_rxs_dpmem_wr_data_d1[6]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[6]_i_5_n_0 ),
        .I1(\rxs_status_word_1_reg[6]_i_1_n_0 ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[31]_i_5_n_0 ),
        .I3(multicast_addr_lower_d10[6]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_4_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA88A088A)) 
    \rx_client_rxs_dpmem_wr_data_d1[6]_i_3 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0 ),
        .I1(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[6] ),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .I4(rxd_mem_last_read_out_ptr_reg[6]),
        .I5(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \rx_client_rxs_dpmem_wr_data_d1[6]_i_4 
       (.I0(receive_frame_current_state[1]),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[3]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \rx_client_rxs_dpmem_wr_data_d1[6]_i_5 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0 ),
        .I1(\rxs_status_word_6_reg_reg_n_0_[6] ),
        .I2(ClkASignalInReg_i_2_n_0),
        .I3(frame_length_bytes_lat[6]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ),
        .I5(\statistics_vector_reg_n_0_[0] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4F4F4FF)) 
    \rx_client_rxs_dpmem_wr_data_d1[7]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0 ),
        .I1(rxs_mem_next_available4write_ptr_cmb[7]),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[7]_i_2_n_0 ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[7]_i_3_n_0 ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[7]_i_4_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA88A088A)) 
    \rx_client_rxs_dpmem_wr_data_d1[7]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0 ),
        .I1(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .I4(rxd_mem_last_read_out_ptr_reg[7]),
        .I5(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDFDCDCDCDFDFDFD)) 
    \rx_client_rxs_dpmem_wr_data_d1[7]_i_3 
       (.I0(\statistics_vector_reg_n_0_[1] ),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(\rxs_status_word_6_reg_reg_n_0_[7] ),
        .I4(ClkASignalInReg_i_2_n_0),
        .I5(frame_length_bytes_lat[7]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rx_client_rxs_dpmem_wr_data_d1[7]_i_4 
       (.I0(\rxs_status_word_1_reg[7]_i_1_n_0 ),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(\multicast_addr_upper_d10_reg_n_0_[7] ),
        .I4(multicast_addr_lower_d10[7]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \rx_client_rxs_dpmem_wr_data_d1[8]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0 ),
        .I1(rxs_mem_next_available4write_ptr_cmb[8]),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[8]_i_3_n_0 ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[8]_i_4_n_0 ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[8]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [8]));
  LUT4 #(
    .INIT(16'hFCBF)) 
    \rx_client_rxs_dpmem_wr_data_d1[8]_i_2 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rx_client_rxs_dpmem_wr_data_d1[8]_i_3 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ),
        .I1(\statistics_vector_reg_n_0_[2] ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0 ),
        .I3(\rxs_status_word_6_reg_reg_n_0_[8] ),
        .I4(ClkASignalInReg_i_2_n_0),
        .I5(frame_length_bytes_lat[8]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA88A088A)) 
    \rx_client_rxs_dpmem_wr_data_d1[8]_i_4 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0 ),
        .I1(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[8] ),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .I4(rxd_mem_last_read_out_ptr_reg[8]),
        .I5(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rx_client_rxs_dpmem_wr_data_d1[8]_i_5 
       (.I0(\rxs_status_word_1_reg[8]_i_1_n_0 ),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(\multicast_addr_upper_d10_reg_n_0_[8] ),
        .I4(multicast_addr_lower_d10[8]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \rx_client_rxs_dpmem_wr_data_d1[9]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[9]_i_2_n_0 ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[20]_i_5_n_0 ),
        .I2(\statistics_vector_reg_n_0_[3] ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[20]_i_4_n_0 ),
        .I4(rxs_status_word_6_cmb[9]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[9]_i_3_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1_reg[31] [9]));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rx_client_rxs_dpmem_wr_data_d1[9]_i_2 
       (.I0(\rxs_status_word_1_reg[9]_i_1_n_0 ),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(\multicast_addr_upper_d10_reg_n_0_[9] ),
        .I4(multicast_addr_lower_d10[9]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF830000)) 
    \rx_client_rxs_dpmem_wr_data_d1[9]_i_3 
       (.I0(rxd_mem_last_read_out_ptr_reg[9]),
        .I1(receive_frame_data_current_state[1]),
        .I2(receive_frame_data_current_state[0]),
        .I3(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[9] ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0 ),
        .I5(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \rx_client_rxs_dpmem_wr_data_d1[9]_i_4 
       (.I0(receive_frame_current_state[3]),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[2]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h008EFFFF008E0000)) 
    rx_data_packed_ready_i_1
       (.I0(\rx_data_packed_state_reg_n_0_[0] ),
        .I1(\rx_data_packed_state_reg_n_0_[1] ),
        .I2(derived_rxd_vld),
        .I3(rx_reset),
        .I4(\rx_data_packed_word[31]_i_2_n_0 ),
        .I5(rx_data_packed_ready),
        .O(rx_data_packed_ready_i_1_n_0));
  FDRE rx_data_packed_ready_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_data_packed_ready_i_1_n_0),
        .Q(rx_data_packed_ready),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1122111102220202)) 
    \rx_data_packed_state[0]_i_1 
       (.I0(\rx_data_packed_state_reg_n_0_[0] ),
        .I1(rx_reset),
        .I2(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I3(RX_CLK_ENABLE_IN),
        .I4(speed_is_10_100),
        .I5(derived_rxd_vld),
        .O(\rx_data_packed_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h06060A0A000A0A0A)) 
    \rx_data_packed_state[1]_i_1 
       (.I0(\rx_data_packed_state_reg_n_0_[1] ),
        .I1(\rx_data_packed_state_reg_n_0_[0] ),
        .I2(rx_reset),
        .I3(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I4(RX_CLIENT_CLK_ENBL),
        .I5(derived_rxd_vld),
        .O(\rx_data_packed_state[1]_i_1_n_0 ));
  FDRE \rx_data_packed_state_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_packed_state[0]_i_1_n_0 ),
        .Q(\rx_data_packed_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rx_data_packed_state_reg[1] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_packed_state[1]_i_1_n_0 ),
        .Q(\rx_data_packed_state_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rx_data_packed_word[0]_i_1 
       (.I0(\rx_data_packed_word[7]_i_3_n_0 ),
        .I1(D[24]),
        .I2(\rx_data_packed_word[7]_i_4_n_0 ),
        .I3(D[16]),
        .I4(D[8]),
        .I5(\rx_data_packed_word[7]_i_5_n_0 ),
        .O(\rx_data_packed_word[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000AC00)) 
    \rx_data_packed_word[10]_i_1 
       (.I0(D[18]),
        .I1(D[26]),
        .I2(\rx_data_packed_state_reg_n_0_[0] ),
        .I3(\rx_data_packed_state_reg_n_0_[1] ),
        .I4(rx_reset),
        .I5(derived_rxd_vld),
        .O(\rx_data_packed_word[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000AC00)) 
    \rx_data_packed_word[11]_i_1 
       (.I0(D[19]),
        .I1(D[27]),
        .I2(\rx_data_packed_state_reg_n_0_[0] ),
        .I3(\rx_data_packed_state_reg_n_0_[1] ),
        .I4(rx_reset),
        .I5(derived_rxd_vld),
        .O(\rx_data_packed_word[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000AC00)) 
    \rx_data_packed_word[12]_i_1 
       (.I0(D[20]),
        .I1(D[28]),
        .I2(\rx_data_packed_state_reg_n_0_[0] ),
        .I3(\rx_data_packed_state_reg_n_0_[1] ),
        .I4(rx_reset),
        .I5(derived_rxd_vld),
        .O(\rx_data_packed_word[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000AC00)) 
    \rx_data_packed_word[13]_i_1 
       (.I0(D[21]),
        .I1(D[29]),
        .I2(\rx_data_packed_state_reg_n_0_[0] ),
        .I3(\rx_data_packed_state_reg_n_0_[1] ),
        .I4(rx_reset),
        .I5(derived_rxd_vld),
        .O(\rx_data_packed_word[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000AC00)) 
    \rx_data_packed_word[14]_i_1 
       (.I0(D[22]),
        .I1(D[30]),
        .I2(\rx_data_packed_state_reg_n_0_[0] ),
        .I3(\rx_data_packed_state_reg_n_0_[1] ),
        .I4(rx_reset),
        .I5(derived_rxd_vld),
        .O(\rx_data_packed_word[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEECCEEEEFCCCFCFC)) 
    \rx_data_packed_word[15]_i_1 
       (.I0(\rx_data_packed_state_reg_n_0_[1] ),
        .I1(rx_reset),
        .I2(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I3(RX_CLK_ENABLE_IN),
        .I4(speed_is_10_100),
        .I5(derived_rxd_vld),
        .O(\rx_data_packed_word[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000AC00)) 
    \rx_data_packed_word[15]_i_2 
       (.I0(D[23]),
        .I1(D[31]),
        .I2(\rx_data_packed_state_reg_n_0_[0] ),
        .I3(\rx_data_packed_state_reg_n_0_[1] ),
        .I4(rx_reset),
        .I5(derived_rxd_vld),
        .O(\rx_data_packed_word[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rx_data_packed_word[1]_i_1 
       (.I0(\rx_data_packed_word[7]_i_3_n_0 ),
        .I1(D[25]),
        .I2(\rx_data_packed_word[7]_i_4_n_0 ),
        .I3(D[17]),
        .I4(D[9]),
        .I5(\rx_data_packed_word[7]_i_5_n_0 ),
        .O(\rx_data_packed_word[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F8F0F8F0F8)) 
    \rx_data_packed_word[23]_i_1 
       (.I0(RX_CLIENT_CLK_ENBL),
        .I1(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I2(rx_reset),
        .I3(derived_rxd_vld),
        .I4(\rx_data_packed_state_reg_n_0_[1] ),
        .I5(\rx_data_packed_state_reg_n_0_[0] ),
        .O(\rx_data_packed_word[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEF0F0FFF0F0F0)) 
    \rx_data_packed_word[23]_i_2 
       (.I0(\rx_data_packed_state_reg_n_0_[0] ),
        .I1(\rx_data_packed_state_reg_n_0_[1] ),
        .I2(rx_reset),
        .I3(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I4(RX_CLIENT_CLK_ENBL),
        .I5(derived_rxd_vld),
        .O(\rx_data_packed_word[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rx_data_packed_word[2]_i_1 
       (.I0(\rx_data_packed_word[7]_i_3_n_0 ),
        .I1(D[26]),
        .I2(\rx_data_packed_word[7]_i_4_n_0 ),
        .I3(D[18]),
        .I4(D[10]),
        .I5(\rx_data_packed_word[7]_i_5_n_0 ),
        .O(\rx_data_packed_word[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FF8A)) 
    \rx_data_packed_word[31]_i_1 
       (.I0(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I1(RX_CLK_ENABLE_IN),
        .I2(speed_is_10_100),
        .I3(rx_reset),
        .I4(derived_rxd_vld),
        .O(\rx_data_packed_word[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFDDD0)) 
    \rx_data_packed_word[31]_i_2 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I3(derived_rxd_vld),
        .I4(rx_reset),
        .O(\rx_data_packed_word[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rx_data_packed_word[3]_i_1 
       (.I0(\rx_data_packed_word[7]_i_3_n_0 ),
        .I1(D[27]),
        .I2(\rx_data_packed_word[7]_i_4_n_0 ),
        .I3(D[19]),
        .I4(D[11]),
        .I5(\rx_data_packed_word[7]_i_5_n_0 ),
        .O(\rx_data_packed_word[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rx_data_packed_word[4]_i_1 
       (.I0(\rx_data_packed_word[7]_i_3_n_0 ),
        .I1(D[28]),
        .I2(\rx_data_packed_word[7]_i_4_n_0 ),
        .I3(D[20]),
        .I4(D[12]),
        .I5(\rx_data_packed_word[7]_i_5_n_0 ),
        .O(\rx_data_packed_word[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rx_data_packed_word[5]_i_1 
       (.I0(\rx_data_packed_word[7]_i_3_n_0 ),
        .I1(D[29]),
        .I2(\rx_data_packed_word[7]_i_4_n_0 ),
        .I3(D[21]),
        .I4(D[13]),
        .I5(\rx_data_packed_word[7]_i_5_n_0 ),
        .O(\rx_data_packed_word[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rx_data_packed_word[6]_i_1 
       (.I0(\rx_data_packed_word[7]_i_3_n_0 ),
        .I1(D[30]),
        .I2(\rx_data_packed_word[7]_i_4_n_0 ),
        .I3(D[22]),
        .I4(D[14]),
        .I5(\rx_data_packed_word[7]_i_5_n_0 ),
        .O(\rx_data_packed_word[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F0F0FFF0F0F0)) 
    \rx_data_packed_word[7]_i_1 
       (.I0(\rx_data_packed_state_reg_n_0_[0] ),
        .I1(\rx_data_packed_state_reg_n_0_[1] ),
        .I2(rx_reset),
        .I3(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I4(RX_CLIENT_CLK_ENBL),
        .I5(derived_rxd_vld),
        .O(\rx_data_packed_word[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rx_data_packed_word[7]_i_2 
       (.I0(\rx_data_packed_word[7]_i_3_n_0 ),
        .I1(D[31]),
        .I2(\rx_data_packed_word[7]_i_4_n_0 ),
        .I3(D[23]),
        .I4(D[15]),
        .I5(\rx_data_packed_word[7]_i_5_n_0 ),
        .O(\rx_data_packed_word[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rx_data_packed_word[7]_i_3 
       (.I0(\rx_data_packed_state_reg_n_0_[1] ),
        .I1(\rx_data_packed_state_reg_n_0_[0] ),
        .I2(rx_reset),
        .I3(derived_rxd_vld),
        .O(\rx_data_packed_word[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rx_data_packed_word[7]_i_4 
       (.I0(\rx_data_packed_state_reg_n_0_[0] ),
        .I1(\rx_data_packed_state_reg_n_0_[1] ),
        .I2(rx_reset),
        .I3(derived_rxd_vld),
        .O(\rx_data_packed_word[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    \rx_data_packed_word[7]_i_5 
       (.I0(\rx_data_packed_state_reg_n_0_[0] ),
        .I1(\rx_data_packed_state_reg_n_0_[1] ),
        .I2(derived_rxd_vld),
        .I3(rx_reset),
        .O(\rx_data_packed_word[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000AC00)) 
    \rx_data_packed_word[8]_i_1 
       (.I0(D[16]),
        .I1(D[24]),
        .I2(\rx_data_packed_state_reg_n_0_[0] ),
        .I3(\rx_data_packed_state_reg_n_0_[1] ),
        .I4(rx_reset),
        .I5(derived_rxd_vld),
        .O(\rx_data_packed_word[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000AC00)) 
    \rx_data_packed_word[9]_i_1 
       (.I0(D[17]),
        .I1(D[25]),
        .I2(\rx_data_packed_state_reg_n_0_[0] ),
        .I3(\rx_data_packed_state_reg_n_0_[1] ),
        .I4(rx_reset),
        .I5(derived_rxd_vld),
        .O(\rx_data_packed_word[9]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[0] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[7]_i_1_n_0 ),
        .D(\rx_data_packed_word[0]_i_1_n_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \rx_data_packed_word_reg[10] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[15]_i_1_n_0 ),
        .D(\rx_data_packed_word[10]_i_1_n_0 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \rx_data_packed_word_reg[11] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[15]_i_1_n_0 ),
        .D(\rx_data_packed_word[11]_i_1_n_0 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \rx_data_packed_word_reg[12] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[15]_i_1_n_0 ),
        .D(\rx_data_packed_word[12]_i_1_n_0 ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \rx_data_packed_word_reg[13] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[15]_i_1_n_0 ),
        .D(\rx_data_packed_word[13]_i_1_n_0 ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \rx_data_packed_word_reg[14] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[15]_i_1_n_0 ),
        .D(\rx_data_packed_word[14]_i_1_n_0 ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \rx_data_packed_word_reg[15] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[15]_i_1_n_0 ),
        .D(\rx_data_packed_word[15]_i_2_n_0 ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \rx_data_packed_word_reg[16] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[23]_i_2_n_0 ),
        .D(D[24]),
        .Q(D[16]),
        .R(\rx_data_packed_word[23]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[17] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[23]_i_2_n_0 ),
        .D(D[25]),
        .Q(D[17]),
        .R(\rx_data_packed_word[23]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[18] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[23]_i_2_n_0 ),
        .D(D[26]),
        .Q(D[18]),
        .R(\rx_data_packed_word[23]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[19] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[23]_i_2_n_0 ),
        .D(D[27]),
        .Q(D[19]),
        .R(\rx_data_packed_word[23]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[1] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[7]_i_1_n_0 ),
        .D(\rx_data_packed_word[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \rx_data_packed_word_reg[20] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[23]_i_2_n_0 ),
        .D(D[28]),
        .Q(D[20]),
        .R(\rx_data_packed_word[23]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[21] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[23]_i_2_n_0 ),
        .D(D[29]),
        .Q(D[21]),
        .R(\rx_data_packed_word[23]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[22] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[23]_i_2_n_0 ),
        .D(D[30]),
        .Q(D[22]),
        .R(\rx_data_packed_word[23]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[23] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[23]_i_2_n_0 ),
        .D(D[31]),
        .Q(D[23]),
        .R(\rx_data_packed_word[23]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[24] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[31]_i_2_n_0 ),
        .D(\rx_axis_mac_tdata_d1_reg[7] [0]),
        .Q(D[24]),
        .R(\rx_data_packed_word[31]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[25] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[31]_i_2_n_0 ),
        .D(\rx_axis_mac_tdata_d1_reg[7] [1]),
        .Q(D[25]),
        .R(\rx_data_packed_word[31]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[26] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[31]_i_2_n_0 ),
        .D(\rx_axis_mac_tdata_d1_reg[7] [2]),
        .Q(D[26]),
        .R(\rx_data_packed_word[31]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[27] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[31]_i_2_n_0 ),
        .D(\rx_axis_mac_tdata_d1_reg[7] [3]),
        .Q(D[27]),
        .R(\rx_data_packed_word[31]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[28] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[31]_i_2_n_0 ),
        .D(\rx_axis_mac_tdata_d1_reg[7] [4]),
        .Q(D[28]),
        .R(\rx_data_packed_word[31]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[29] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[31]_i_2_n_0 ),
        .D(\rx_axis_mac_tdata_d1_reg[7] [5]),
        .Q(D[29]),
        .R(\rx_data_packed_word[31]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[2] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[7]_i_1_n_0 ),
        .D(\rx_data_packed_word[2]_i_1_n_0 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \rx_data_packed_word_reg[30] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[31]_i_2_n_0 ),
        .D(\rx_axis_mac_tdata_d1_reg[7] [6]),
        .Q(D[30]),
        .R(\rx_data_packed_word[31]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[31] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[31]_i_2_n_0 ),
        .D(\rx_axis_mac_tdata_d1_reg[7] [7]),
        .Q(D[31]),
        .R(\rx_data_packed_word[31]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[3] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[7]_i_1_n_0 ),
        .D(\rx_data_packed_word[3]_i_1_n_0 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \rx_data_packed_word_reg[4] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[7]_i_1_n_0 ),
        .D(\rx_data_packed_word[4]_i_1_n_0 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \rx_data_packed_word_reg[5] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[7]_i_1_n_0 ),
        .D(\rx_data_packed_word[5]_i_1_n_0 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \rx_data_packed_word_reg[6] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[7]_i_1_n_0 ),
        .D(\rx_data_packed_word[6]_i_1_n_0 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \rx_data_packed_word_reg[7] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[7]_i_1_n_0 ),
        .D(\rx_data_packed_word[7]_i_2_n_0 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \rx_data_packed_word_reg[8] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[15]_i_1_n_0 ),
        .D(\rx_data_packed_word[8]_i_1_n_0 ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \rx_data_packed_word_reg[9] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[15]_i_1_n_0 ),
        .D(\rx_data_packed_word[9]_i_1_n_0 ),
        .Q(D[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \rx_data_valid_array[1][0]_i_1 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(rx_data_packed_ready),
        .O(\rx_data_words_array[1]_0 ));
  FDRE \rx_data_valid_array_reg[1][0] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[32]),
        .Q(\rx_data_valid_array_reg_n_0_[1][0] ),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'h00000000EEFE2202)) 
    \rx_data_vld_packed_word[0]_i_1 
       (.I0(D[32]),
        .I1(\rx_data_vld_packed_word[1]_i_2_n_0 ),
        .I2(rx_data_packed_state),
        .I3(\rx_data_vld_packed_word[0]_i_2_n_0 ),
        .I4(\rx_data_vld_packed_word[0]_i_3_n_0 ),
        .I5(\rx_data_vld_packed_word[2]_i_5_n_0 ),
        .O(\rx_data_vld_packed_word[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rx_data_vld_packed_word[0]_i_2 
       (.I0(\rx_data_packed_state_reg_n_0_[0] ),
        .I1(\rx_data_packed_state_reg_n_0_[1] ),
        .O(\rx_data_vld_packed_word[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAB8AAB8AAFCAA30)) 
    \rx_data_vld_packed_word[0]_i_3 
       (.I0(D[33]),
        .I1(\rx_data_packed_state_reg_n_0_[1] ),
        .I2(D[35]),
        .I3(derived_rxd_vld),
        .I4(D[34]),
        .I5(\rx_data_packed_state_reg_n_0_[0] ),
        .O(\rx_data_vld_packed_word[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEE0222)) 
    \rx_data_vld_packed_word[1]_i_1 
       (.I0(D[33]),
        .I1(\rx_data_vld_packed_word[1]_i_2_n_0 ),
        .I2(rx_data_packed_state),
        .I3(\rx_data_packed_state_reg_n_0_[1] ),
        .I4(\rx_data_vld_packed_word[1]_i_3_n_0 ),
        .I5(\rx_data_vld_packed_word[2]_i_5_n_0 ),
        .O(\rx_data_vld_packed_word[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h008A)) 
    \rx_data_vld_packed_word[1]_i_2 
       (.I0(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I1(RX_CLK_ENABLE_IN),
        .I2(speed_is_10_100),
        .I3(derived_rxd_vld),
        .O(\rx_data_vld_packed_word[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hAAAA8C80)) 
    \rx_data_vld_packed_word[1]_i_3 
       (.I0(D[34]),
        .I1(\rx_data_packed_state_reg_n_0_[1] ),
        .I2(\rx_data_packed_state_reg_n_0_[0] ),
        .I3(D[35]),
        .I4(derived_rxd_vld),
        .O(\rx_data_vld_packed_word[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EA2A2A2A)) 
    \rx_data_vld_packed_word[2]_i_1 
       (.I0(D[34]),
        .I1(\rx_data_vld_packed_word[2]_i_2_n_0 ),
        .I2(rx_data_vld_packed_word),
        .I3(D[35]),
        .I4(\rx_data_vld_packed_word[2]_i_4_n_0 ),
        .I5(\rx_data_vld_packed_word[2]_i_5_n_0 ),
        .O(\rx_data_vld_packed_word[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_data_vld_packed_word[2]_i_2 
       (.I0(\rx_data_packed_state_reg_n_0_[0] ),
        .I1(\rx_data_packed_state_reg_n_0_[1] ),
        .O(\rx_data_vld_packed_word[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    \rx_data_vld_packed_word[2]_i_3 
       (.I0(derived_rxd_vld),
        .I1(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I2(RX_CLK_ENABLE_IN),
        .I3(speed_is_10_100),
        .O(rx_data_vld_packed_word));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \rx_data_vld_packed_word[2]_i_4 
       (.I0(derived_rxd_vld),
        .I1(\rx_data_packed_state_reg_n_0_[1] ),
        .I2(\rx_data_packed_state_reg_n_0_[0] ),
        .O(\rx_data_vld_packed_word[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    \rx_data_vld_packed_word[2]_i_5 
       (.I0(RX_CLIENT_CLK_ENBL),
        .I1(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I2(\rx_data_packed_state_reg_n_0_[1] ),
        .I3(\rx_data_packed_state_reg_n_0_[0] ),
        .I4(derived_rxd_vld),
        .I5(rx_reset),
        .O(\rx_data_vld_packed_word[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hBFBBA0AA)) 
    \rx_data_vld_packed_word[3]_i_1 
       (.I0(derived_rxd_vld),
        .I1(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I2(RX_CLK_ENABLE_IN),
        .I3(speed_is_10_100),
        .I4(D[35]),
        .O(\rx_data_vld_packed_word[3]_i_1_n_0 ));
  FDRE \rx_data_vld_packed_word_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word[0]_i_1_n_0 ),
        .Q(D[32]),
        .R(1'b0));
  FDRE \rx_data_vld_packed_word_reg[1] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word[1]_i_1_n_0 ),
        .Q(D[33]),
        .R(1'b0));
  FDRE \rx_data_vld_packed_word_reg[2] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word[2]_i_1_n_0 ),
        .Q(D[34]),
        .R(1'b0));
  FDRE \rx_data_vld_packed_word_reg[3] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word[3]_i_1_n_0 ),
        .Q(D[35]),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][0] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[0]),
        .Q(\rx_data_words_array_reg_n_0_[1][0] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][10] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[10]),
        .Q(\rx_data_words_array_reg_n_0_[1][10] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][11] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[11]),
        .Q(\rx_data_words_array_reg_n_0_[1][11] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][12] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[12]),
        .Q(\rx_data_words_array_reg_n_0_[1][12] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][13] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[13]),
        .Q(\rx_data_words_array_reg_n_0_[1][13] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][14] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[14]),
        .Q(\rx_data_words_array_reg_n_0_[1][14] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][15] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[15]),
        .Q(\rx_data_words_array_reg_n_0_[1][15] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][16] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[16]),
        .Q(\rx_data_words_array_reg_n_0_[1][16] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][17] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[17]),
        .Q(\rx_data_words_array_reg_n_0_[1][17] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][18] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[18]),
        .Q(\rx_data_words_array_reg_n_0_[1][18] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][19] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[19]),
        .Q(\rx_data_words_array_reg_n_0_[1][19] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][1] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[1]),
        .Q(\rx_data_words_array_reg_n_0_[1][1] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][20] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[20]),
        .Q(\rx_data_words_array_reg_n_0_[1][20] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][21] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[21]),
        .Q(\rx_data_words_array_reg_n_0_[1][21] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][22] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[22]),
        .Q(\rx_data_words_array_reg_n_0_[1][22] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][23] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[23]),
        .Q(\rx_data_words_array_reg_n_0_[1][23] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][24] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[24]),
        .Q(\rx_data_words_array_reg_n_0_[1][24] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][25] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[25]),
        .Q(\rx_data_words_array_reg_n_0_[1][25] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][26] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[26]),
        .Q(\rx_data_words_array_reg_n_0_[1][26] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][27] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[27]),
        .Q(\rx_data_words_array_reg_n_0_[1][27] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][28] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[28]),
        .Q(\rx_data_words_array_reg_n_0_[1][28] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][29] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[29]),
        .Q(\rx_data_words_array_reg_n_0_[1][29] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][2] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[2]),
        .Q(\rx_data_words_array_reg_n_0_[1][2] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][30] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[30]),
        .Q(\rx_data_words_array_reg_n_0_[1][30] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][31] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[31]),
        .Q(\rx_data_words_array_reg_n_0_[1][31] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][3] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[3]),
        .Q(\rx_data_words_array_reg_n_0_[1][3] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][4] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[4]),
        .Q(\rx_data_words_array_reg_n_0_[1][4] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][5] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[5]),
        .Q(\rx_data_words_array_reg_n_0_[1][5] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][6] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[6]),
        .Q(\rx_data_words_array_reg_n_0_[1][6] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][7] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[7]),
        .Q(\rx_data_words_array_reg_n_0_[1][7] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][8] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[8]),
        .Q(\rx_data_words_array_reg_n_0_[1][8] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][9] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[9]),
        .Q(\rx_data_words_array_reg_n_0_[1][9] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][0] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][0] ),
        .Q(\rx_data_words_array_reg_n_0_[2][0] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][10] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][10] ),
        .Q(\rx_data_words_array_reg_n_0_[2][10] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][11] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][11] ),
        .Q(\rx_data_words_array_reg_n_0_[2][11] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][12] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][12] ),
        .Q(\rx_data_words_array_reg_n_0_[2][12] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][13] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][13] ),
        .Q(\rx_data_words_array_reg_n_0_[2][13] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][14] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][14] ),
        .Q(\rx_data_words_array_reg_n_0_[2][14] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][15] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][15] ),
        .Q(\rx_data_words_array_reg_n_0_[2][15] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][16] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][16] ),
        .Q(\rx_data_words_array_reg_n_0_[2][16] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][17] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][17] ),
        .Q(\rx_data_words_array_reg_n_0_[2][17] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][18] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][18] ),
        .Q(\rx_data_words_array_reg_n_0_[2][18] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][19] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][19] ),
        .Q(\rx_data_words_array_reg_n_0_[2][19] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][1] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][1] ),
        .Q(\rx_data_words_array_reg_n_0_[2][1] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][20] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][20] ),
        .Q(\rx_data_words_array_reg_n_0_[2][20] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][21] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][21] ),
        .Q(\rx_data_words_array_reg_n_0_[2][21] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][22] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][22] ),
        .Q(\rx_data_words_array_reg_n_0_[2][22] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][23] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][23] ),
        .Q(\rx_data_words_array_reg_n_0_[2][23] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][24] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][24] ),
        .Q(\rx_data_words_array_reg_n_0_[2][24] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][25] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][25] ),
        .Q(\rx_data_words_array_reg_n_0_[2][25] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][26] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][26] ),
        .Q(\rx_data_words_array_reg_n_0_[2][26] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][27] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][27] ),
        .Q(\rx_data_words_array_reg_n_0_[2][27] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][28] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][28] ),
        .Q(\rx_data_words_array_reg_n_0_[2][28] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][29] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][29] ),
        .Q(\rx_data_words_array_reg_n_0_[2][29] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][2] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][2] ),
        .Q(\rx_data_words_array_reg_n_0_[2][2] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][30] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][30] ),
        .Q(\rx_data_words_array_reg_n_0_[2][30] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][31] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][31] ),
        .Q(\rx_data_words_array_reg_n_0_[2][31] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][3] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][3] ),
        .Q(\rx_data_words_array_reg_n_0_[2][3] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][4] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][4] ),
        .Q(\rx_data_words_array_reg_n_0_[2][4] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][5] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][5] ),
        .Q(\rx_data_words_array_reg_n_0_[2][5] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][6] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][6] ),
        .Q(\rx_data_words_array_reg_n_0_[2][6] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][7] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][7] ),
        .Q(\rx_data_words_array_reg_n_0_[2][7] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][8] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][8] ),
        .Q(\rx_data_words_array_reg_n_0_[2][8] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][9] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_words_array_reg_n_0_[1][9] ),
        .Q(\rx_data_words_array_reg_n_0_[2][9] ),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY_n_1 ),
        .Q(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[0] ),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[1] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY_n_0 ),
        .Q(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[1] ),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[2] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[2]_i_1_n_0 ),
        .Q(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[2] ),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[3] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[3]_i_1_n_0 ),
        .Q(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[3] ),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[4] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[4]_i_1_n_0 ),
        .Q(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[4] ),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[5] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1_n_0 ),
        .Q(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[5] ),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[6] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[6]_i_1_n_0 ),
        .Q(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[6] ),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[7] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[7]_i_1_n_0 ),
        .Q(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[8] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[8]_i_1_n_0 ),
        .Q(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[8] ),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[9] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[9]_i_1_n_0 ),
        .Q(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[9] ),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[2]_i_1 
       (.I0(data_out2_out),
        .I1(gray_to_bin__0[4]),
        .I2(data_out1_out),
        .O(gray_to_bin__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[3]_i_1 
       (.I0(gray_to_bin__0[4]),
        .I1(data_out2_out),
        .O(gray_to_bin__0[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[4]_i_1 
       (.I0(data_out4_out),
        .I1(data_out34_out),
        .I2(data_out6_out),
        .I3(data_out7_out),
        .I4(data_out5_out),
        .I5(data_out3_out),
        .O(gray_to_bin__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[5]_i_1 
       (.I0(data_out5_out),
        .I1(data_out7_out),
        .I2(data_out6_out),
        .I3(data_out34_out),
        .I4(data_out4_out),
        .O(gray_to_bin__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[6]_i_1 
       (.I0(data_out34_out),
        .I1(data_out6_out),
        .I2(data_out7_out),
        .I3(data_out5_out),
        .O(gray_to_bin__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[7]_i_1 
       (.I0(data_out7_out),
        .I1(data_out6_out),
        .I2(data_out34_out),
        .O(gray_to_bin__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[8]_i_1 
       (.I0(data_out34_out),
        .I1(data_out7_out),
        .O(gray_to_bin__0[8]));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[0]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0] ),
        .R(rx_reset));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[1] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[1]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1] ),
        .R(rx_reset));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[2] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[2]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2] ),
        .R(rx_reset));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[3] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[3]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3] ),
        .R(rx_reset));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[4] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[4]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4] ),
        .R(rx_reset));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[5] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[5]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5] ),
        .R(rx_reset));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[6] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[6]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6] ),
        .R(rx_reset));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[7] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[7]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .R(rx_reset));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[8] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[8]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8] ),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7545)) 
    \rxd_mem_addr_cntr[0]_i_1__0 
       (.I0(Q[0]),
        .I1(receive_frame_data_current_state[1]),
        .I2(receive_frame_data_current_state[0]),
        .I3(rxd_mem_next_available4write_ptr_reg[0]),
        .O(p_0_in__0[0]));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \rxd_mem_addr_cntr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(receive_frame_data_current_state[1]),
        .I3(receive_frame_data_current_state[0]),
        .I4(rxd_mem_next_available4write_ptr_reg[1]),
        .O(p_0_in__0[1]));
  LUT6 #(
    .INIT(64'h78FF787878007878)) 
    \rxd_mem_addr_cntr[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(receive_frame_data_current_state[1]),
        .I4(receive_frame_data_current_state[0]),
        .I5(rxd_mem_next_available4write_ptr_reg[2]),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \rxd_mem_addr_cntr[3]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\rxd_mem_addr_cntr[8]_i_2__0_n_0 ),
        .I5(rxd_mem_next_available4write_ptr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h6F666066)) 
    \rxd_mem_addr_cntr[4]_i_1__0 
       (.I0(\rxd_mem_addr_cntr[4]_i_2__0_n_0 ),
        .I1(Q[4]),
        .I2(receive_frame_data_current_state[1]),
        .I3(receive_frame_data_current_state[0]),
        .I4(rxd_mem_next_available4write_ptr_reg[4]),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rxd_mem_addr_cntr[4]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\rxd_mem_addr_cntr[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h6F666066)) 
    \rxd_mem_addr_cntr[5]_i_1__0 
       (.I0(\rxd_mem_addr_cntr[5]_i_2__0_n_0 ),
        .I1(Q[5]),
        .I2(receive_frame_data_current_state[1]),
        .I3(receive_frame_data_current_state[0]),
        .I4(rxd_mem_next_available4write_ptr_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \rxd_mem_addr_cntr[5]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\rxd_mem_addr_cntr[5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \rxd_mem_addr_cntr[6]_i_1__0 
       (.I0(\rxd_mem_addr_cntr[9]_i_3__0_n_0 ),
        .I1(Q[6]),
        .I2(receive_frame_data_current_state[1]),
        .I3(receive_frame_data_current_state[0]),
        .I4(rxd_mem_next_available4write_ptr_reg[6]),
        .O(p_0_in__0[6]));
  LUT6 #(
    .INIT(64'h78FF787878007878)) 
    \rxd_mem_addr_cntr[7]_i_1__0 
       (.I0(Q[6]),
        .I1(\rxd_mem_addr_cntr[9]_i_3__0_n_0 ),
        .I2(Q[7]),
        .I3(receive_frame_data_current_state[1]),
        .I4(receive_frame_data_current_state[0]),
        .I5(rxd_mem_next_available4write_ptr_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \rxd_mem_addr_cntr[8]_i_1__0 
       (.I0(\rxd_mem_addr_cntr[9]_i_3__0_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(\rxd_mem_addr_cntr[8]_i_2__0_n_0 ),
        .I5(rxd_mem_next_available4write_ptr_reg[8]),
        .O(p_0_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rxd_mem_addr_cntr[8]_i_2__0 
       (.I0(receive_frame_data_current_state[1]),
        .I1(receive_frame_data_current_state[0]),
        .O(\rxd_mem_addr_cntr[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBABEBABABABA)) 
    \rxd_mem_addr_cntr[9]_i_1__0 
       (.I0(rx_reset),
        .I1(receive_frame_data_current_state[1]),
        .I2(receive_frame_data_current_state[0]),
        .I3(speed_is_10_100),
        .I4(RX_CLK_ENABLE_IN),
        .I5(rx_data_packed_ready),
        .O(\rxd_mem_addr_cntr[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h78FF787878007878)) 
    \rxd_mem_addr_cntr[9]_i_2__0 
       (.I0(\rxd_mem_addr_cntr[9]_i_3__0_n_0 ),
        .I1(\rxd_mem_addr_cntr[9]_i_4__0_n_0 ),
        .I2(Q[9]),
        .I3(receive_frame_data_current_state[1]),
        .I4(receive_frame_data_current_state[0]),
        .I5(rxd_mem_next_available4write_ptr_reg[9]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rxd_mem_addr_cntr[9]_i_3__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\rxd_mem_addr_cntr[9]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rxd_mem_addr_cntr[9]_i_4__0 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[6]),
        .O(\rxd_mem_addr_cntr[9]_i_4__0_n_0 ));
  FDRE \rxd_mem_addr_cntr_reg[0] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[9]_i_1__0_n_0 ),
        .D(p_0_in__0[0]),
        .Q(Q[0]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[1] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[9]_i_1__0_n_0 ),
        .D(p_0_in__0[1]),
        .Q(Q[1]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[2] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[9]_i_1__0_n_0 ),
        .D(p_0_in__0[2]),
        .Q(Q[2]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[3] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[9]_i_1__0_n_0 ),
        .D(p_0_in__0[3]),
        .Q(Q[3]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[4] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[9]_i_1__0_n_0 ),
        .D(p_0_in__0[4]),
        .Q(Q[4]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[5] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[9]_i_1__0_n_0 ),
        .D(p_0_in__0[5]),
        .Q(Q[5]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[6] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[9]_i_1__0_n_0 ),
        .D(p_0_in__0[6]),
        .Q(Q[6]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[7] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[9]_i_1__0_n_0 ),
        .D(p_0_in__0[7]),
        .Q(Q[7]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[8] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[9]_i_1__0_n_0 ),
        .D(p_0_in__0[8]),
        .Q(Q[8]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[9] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[9]_i_1__0_n_0 ),
        .D(p_0_in__0[9]),
        .Q(Q[9]),
        .R(rx_reset));
  LUT4 #(
    .INIT(16'hEB2B)) 
    \rxd_mem_last_read_out_ptr_reg[0]_i_1__0 
       (.I0(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[0] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(rxd_mem_last_read_out_ptr_reg[0]),
        .O(\rxd_mem_last_read_out_ptr_reg[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hEB2B)) 
    \rxd_mem_last_read_out_ptr_reg[1]_i_1__0 
       (.I0(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[1] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(rxd_mem_last_read_out_ptr_reg[1]),
        .O(\rxd_mem_last_read_out_ptr_reg[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hEB2B)) 
    \rxd_mem_last_read_out_ptr_reg[2]_i_1__0 
       (.I0(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[2] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(rxd_mem_last_read_out_ptr_reg[2]),
        .O(\rxd_mem_last_read_out_ptr_reg[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hEB2B)) 
    \rxd_mem_last_read_out_ptr_reg[3]_i_1__0 
       (.I0(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[3] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(rxd_mem_last_read_out_ptr_reg[3]),
        .O(\rxd_mem_last_read_out_ptr_reg[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hEB2B)) 
    \rxd_mem_last_read_out_ptr_reg[4]_i_1__0 
       (.I0(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[4] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(rxd_mem_last_read_out_ptr_reg[4]),
        .O(\rxd_mem_last_read_out_ptr_reg[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hEB2B)) 
    \rxd_mem_last_read_out_ptr_reg[5]_i_1__0 
       (.I0(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[5] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(rxd_mem_last_read_out_ptr_reg[5]),
        .O(\rxd_mem_last_read_out_ptr_reg[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hEB2B)) 
    \rxd_mem_last_read_out_ptr_reg[6]_i_1__0 
       (.I0(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[6] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(rxd_mem_last_read_out_ptr_reg[6]),
        .O(\rxd_mem_last_read_out_ptr_reg[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hEB2B)) 
    \rxd_mem_last_read_out_ptr_reg[7]_i_1__0 
       (.I0(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(rxd_mem_last_read_out_ptr_reg[7]),
        .O(\rxd_mem_last_read_out_ptr_reg[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hEB2B)) 
    \rxd_mem_last_read_out_ptr_reg[8]_i_1__0 
       (.I0(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[8] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(rxd_mem_last_read_out_ptr_reg[8]),
        .O(\rxd_mem_last_read_out_ptr_reg[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hEB2B)) 
    \rxd_mem_last_read_out_ptr_reg[9]_i_1__0 
       (.I0(\rxclclk_rxd_mem_last_read_out_ptr_d1_reg_n_0_[9] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(rxd_mem_last_read_out_ptr_reg[9]),
        .O(\rxd_mem_last_read_out_ptr_reg[9]_i_1__0_n_0 ));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[0] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxd_mem_last_read_out_ptr_reg[0]_i_1__0_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[0]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[1] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxd_mem_last_read_out_ptr_reg[1]_i_1__0_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[1]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[2] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxd_mem_last_read_out_ptr_reg[2]_i_1__0_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[2]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[3] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxd_mem_last_read_out_ptr_reg[3]_i_1__0_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[3]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[4] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxd_mem_last_read_out_ptr_reg[4]_i_1__0_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[4]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[5] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxd_mem_last_read_out_ptr_reg[5]_i_1__0_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[5]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[6] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxd_mem_last_read_out_ptr_reg[6]_i_1__0_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[6]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[7] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxd_mem_last_read_out_ptr_reg[7]_i_1__0_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[7]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[8] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxd_mem_last_read_out_ptr_reg[8]_i_1__0_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[8]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[9] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxd_mem_last_read_out_ptr_reg[9]_i_1__0_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[9]),
        .S(rx_reset));
  LUT4 #(
    .INIT(16'hF888)) 
    \rxd_mem_next_available4write_ptr_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(ClkASignalInReg_reg_0),
        .I2(rxd_mem_next_available4write_ptr_reg[0]),
        .I3(\rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0 ),
        .O(p_1_in__0[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rxd_mem_next_available4write_ptr_reg[1]_i_1 
       (.I0(Q[1]),
        .I1(ClkASignalInReg_reg_0),
        .I2(rxd_mem_next_available4write_ptr_reg[1]),
        .I3(\rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0 ),
        .O(p_1_in__0[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rxd_mem_next_available4write_ptr_reg[2]_i_1 
       (.I0(Q[2]),
        .I1(ClkASignalInReg_reg_0),
        .I2(rxd_mem_next_available4write_ptr_reg[2]),
        .I3(\rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0 ),
        .O(p_1_in__0[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rxd_mem_next_available4write_ptr_reg[3]_i_1 
       (.I0(Q[3]),
        .I1(ClkASignalInReg_reg_0),
        .I2(rxd_mem_next_available4write_ptr_reg[3]),
        .I3(\rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0 ),
        .O(p_1_in__0[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rxd_mem_next_available4write_ptr_reg[4]_i_1 
       (.I0(Q[4]),
        .I1(ClkASignalInReg_reg_0),
        .I2(rxd_mem_next_available4write_ptr_reg[4]),
        .I3(\rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0 ),
        .O(p_1_in__0[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rxd_mem_next_available4write_ptr_reg[5]_i_1 
       (.I0(Q[5]),
        .I1(ClkASignalInReg_reg_0),
        .I2(rxd_mem_next_available4write_ptr_reg[5]),
        .I3(\rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0 ),
        .O(p_1_in__0[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rxd_mem_next_available4write_ptr_reg[6]_i_1 
       (.I0(Q[6]),
        .I1(ClkASignalInReg_reg_0),
        .I2(rxd_mem_next_available4write_ptr_reg[6]),
        .I3(\rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0 ),
        .O(p_1_in__0[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rxd_mem_next_available4write_ptr_reg[7]_i_1 
       (.I0(Q[7]),
        .I1(ClkASignalInReg_reg_0),
        .I2(rxd_mem_next_available4write_ptr_reg[7]),
        .I3(\rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0 ),
        .O(p_1_in__0[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rxd_mem_next_available4write_ptr_reg[8]_i_1 
       (.I0(Q[8]),
        .I1(ClkASignalInReg_reg_0),
        .I2(rxd_mem_next_available4write_ptr_reg[8]),
        .I3(\rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0 ),
        .O(p_1_in__0[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rxd_mem_next_available4write_ptr_reg[9]_i_1 
       (.I0(Q[9]),
        .I1(ClkASignalInReg_reg_0),
        .I2(rxd_mem_next_available4write_ptr_reg[9]),
        .I3(\rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0 ),
        .O(p_1_in__0[9]));
  LUT6 #(
    .INIT(64'hFFABFFFFFFFF0000)) 
    \rxd_mem_next_available4write_ptr_reg[9]_i_2 
       (.I0(not_enough_rxs_memory),
        .I1(ClkASignalInReg_reg),
        .I2(save_rx_badframe_reg_n_0),
        .I3(\ClkBAxiEthBClkCrsBusOut_reg[14] ),
        .I4(receive_frame_data_current_state[1]),
        .I5(receive_frame_data_current_state[0]),
        .O(\rxd_mem_next_available4write_ptr_reg[9]_i_2_n_0 ));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[0] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(p_1_in__0[0]),
        .Q(rxd_mem_next_available4write_ptr_reg[0]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[1] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(p_1_in__0[1]),
        .Q(rxd_mem_next_available4write_ptr_reg[1]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[2] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(p_1_in__0[2]),
        .Q(rxd_mem_next_available4write_ptr_reg[2]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[3] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(p_1_in__0[3]),
        .Q(rxd_mem_next_available4write_ptr_reg[3]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[4] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(p_1_in__0[4]),
        .Q(rxd_mem_next_available4write_ptr_reg[4]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[5] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(p_1_in__0[5]),
        .Q(rxd_mem_next_available4write_ptr_reg[5]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[6] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(p_1_in__0[6]),
        .Q(rxd_mem_next_available4write_ptr_reg[6]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[7] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(p_1_in__0[7]),
        .Q(rxd_mem_next_available4write_ptr_reg[7]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[8] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(p_1_in__0[8]),
        .Q(rxd_mem_next_available4write_ptr_reg[8]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[9] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(p_1_in__0[9]),
        .Q(rxd_mem_next_available4write_ptr_reg[9]),
        .R(rx_reset));
  LUT5 #(
    .INIT(32'h08080B08)) 
    \rxs_mem_addr_cntr[0]_i_1 
       (.I0(rxs_mem_next_available4write_ptr_cmb[0]),
        .I1(rxs_addr_cntr_load),
        .I2(rx_reset),
        .I3(rxs_addr_cntr_en),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .O(\rxs_mem_addr_cntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h542A)) 
    \rxs_mem_addr_cntr[0]_i_2 
       (.I0(receive_frame_current_state[3]),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[2]),
        .O(rxs_addr_cntr_en));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h8FF88888)) 
    \rxs_mem_addr_cntr[1]_i_1 
       (.I0(rxs_mem_next_available4write_ptr_cmb[1]),
        .I1(\rxs_mem_addr_cntr[8]_i_3_n_0 ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I4(\rxs_mem_addr_cntr[8]_i_6_n_0 ),
        .O(\rxs_mem_addr_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFCFCFFFAFAFF)) 
    \rxs_mem_addr_cntr[2]_i_1 
       (.I0(\rxs_mem_addr_cntr[2]_i_2_n_0 ),
        .I1(rxs_mem_next_available4write_ptr_cmb[2]),
        .I2(rx_reset),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I4(\rxs_mem_addr_cntr[8]_i_4_n_0 ),
        .I5(rxs_addr_cntr_load),
        .O(\rxs_mem_addr_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08000000FFFFFFFF)) 
    \rxs_mem_addr_cntr[2]_i_2 
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[8] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[7] ),
        .I2(\rxs_mem_addr_cntr[7]_i_2_n_0 ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .I5(rxs_addr_cntr_en),
        .O(\rxs_mem_addr_cntr[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \rxs_mem_addr_cntr[2]_i_3 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[3]),
        .O(rxs_addr_cntr_load));
  LUT6 #(
    .INIT(64'hF8FF8F8888888888)) 
    \rxs_mem_addr_cntr[3]_i_1 
       (.I0(rxs_mem_next_available4write_ptr_cmb[3]),
        .I1(\rxs_mem_addr_cntr[8]_i_3_n_0 ),
        .I2(\rxs_mem_addr_cntr[8]_i_4_n_0 ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .I5(\rxs_mem_addr_cntr[8]_i_6_n_0 ),
        .O(\rxs_mem_addr_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8888F88888888)) 
    \rxs_mem_addr_cntr[4]_i_1 
       (.I0(rxs_mem_next_available4write_ptr_cmb[4]),
        .I1(\rxs_mem_addr_cntr[8]_i_3_n_0 ),
        .I2(\rxs_mem_addr_cntr[4]_i_2_n_0 ),
        .I3(\rxs_mem_addr_cntr[8]_i_4_n_0 ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[4] ),
        .I5(\rxs_mem_addr_cntr[8]_i_6_n_0 ),
        .O(\rxs_mem_addr_cntr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rxs_mem_addr_cntr[4]_i_2 
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .O(\rxs_mem_addr_cntr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8888F88888888)) 
    \rxs_mem_addr_cntr[5]_i_1 
       (.I0(rxs_mem_next_available4write_ptr_cmb[5]),
        .I1(\rxs_mem_addr_cntr[8]_i_3_n_0 ),
        .I2(\rxs_mem_addr_cntr[5]_i_2_n_0 ),
        .I3(\rxs_mem_addr_cntr[8]_i_4_n_0 ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[5] ),
        .I5(\rxs_mem_addr_cntr[8]_i_6_n_0 ),
        .O(\rxs_mem_addr_cntr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \rxs_mem_addr_cntr[5]_i_2 
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[4] ),
        .O(\rxs_mem_addr_cntr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8888F88888888)) 
    \rxs_mem_addr_cntr[6]_i_1 
       (.I0(rxs_mem_next_available4write_ptr_cmb[6]),
        .I1(\rxs_mem_addr_cntr[8]_i_3_n_0 ),
        .I2(\rxs_mem_addr_cntr[6]_i_2_n_0 ),
        .I3(\rxs_mem_addr_cntr[8]_i_4_n_0 ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[6] ),
        .I5(\rxs_mem_addr_cntr[8]_i_6_n_0 ),
        .O(\rxs_mem_addr_cntr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rxs_mem_addr_cntr[6]_i_2 
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[4] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[5] ),
        .O(\rxs_mem_addr_cntr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8888F88888888)) 
    \rxs_mem_addr_cntr[7]_i_1 
       (.I0(rxs_mem_next_available4write_ptr_cmb[7]),
        .I1(\rxs_mem_addr_cntr[8]_i_3_n_0 ),
        .I2(\rxs_mem_addr_cntr[8]_i_4_n_0 ),
        .I3(\rxs_mem_addr_cntr[7]_i_2_n_0 ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[7] ),
        .I5(\rxs_mem_addr_cntr[8]_i_6_n_0 ),
        .O(\rxs_mem_addr_cntr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rxs_mem_addr_cntr[7]_i_2 
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[5] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[4] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[6] ),
        .O(\rxs_mem_addr_cntr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCEEEEEEFCCCC)) 
    \rxs_mem_addr_cntr[8]_i_1 
       (.I0(RX_CLIENT_CLK_ENBL),
        .I1(rx_reset),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .I4(receive_frame_current_state[2]),
        .I5(receive_frame_current_state[3]),
        .O(\rxs_mem_addr_cntr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8888F88888888)) 
    \rxs_mem_addr_cntr[8]_i_2 
       (.I0(rxs_mem_next_available4write_ptr_cmb[8]),
        .I1(\rxs_mem_addr_cntr[8]_i_3_n_0 ),
        .I2(\rxs_mem_addr_cntr[8]_i_4_n_0 ),
        .I3(\rxs_mem_addr_cntr[8]_i_5_n_0 ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[8] ),
        .I5(\rxs_mem_addr_cntr[8]_i_6_n_0 ),
        .O(\rxs_mem_addr_cntr[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rxs_mem_addr_cntr[8]_i_3 
       (.I0(receive_frame_current_state[3]),
        .I1(receive_frame_current_state[2]),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[0]),
        .I4(rx_reset),
        .O(\rxs_mem_addr_cntr[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rxs_mem_addr_cntr[8]_i_4 
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .O(\rxs_mem_addr_cntr[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rxs_mem_addr_cntr[8]_i_5 
       (.I0(\rxs_mem_addr_cntr_reg_n_0_[6] ),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[4] ),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I3(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .I4(\rxs_mem_addr_cntr_reg_n_0_[5] ),
        .I5(\rxs_mem_addr_cntr_reg_n_0_[7] ),
        .O(\rxs_mem_addr_cntr[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1111111111101111)) 
    \rxs_mem_addr_cntr[8]_i_6 
       (.I0(\rxs_mem_addr_cntr[2]_i_2_n_0 ),
        .I1(rx_reset),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .I4(receive_frame_current_state[2]),
        .I5(receive_frame_current_state[3]),
        .O(\rxs_mem_addr_cntr[8]_i_6_n_0 ));
  FDRE \rxs_mem_addr_cntr_reg[0] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[8]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[0]_i_1_n_0 ),
        .Q(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rxs_mem_addr_cntr_reg[1] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[8]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[1]_i_1_n_0 ),
        .Q(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rxs_mem_addr_cntr_reg[2] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[8]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[2]_i_1_n_0 ),
        .Q(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rxs_mem_addr_cntr_reg[3] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[8]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[3]_i_1_n_0 ),
        .Q(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rxs_mem_addr_cntr_reg[4] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[8]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[4]_i_1_n_0 ),
        .Q(\rxs_mem_addr_cntr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rxs_mem_addr_cntr_reg[5] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[8]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[5]_i_1_n_0 ),
        .Q(\rxs_mem_addr_cntr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rxs_mem_addr_cntr_reg[6] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[8]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[6]_i_1_n_0 ),
        .Q(\rxs_mem_addr_cntr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \rxs_mem_addr_cntr_reg[7] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[8]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[7]_i_1_n_0 ),
        .Q(\rxs_mem_addr_cntr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rxs_mem_addr_cntr_reg[8] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[8]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[8]_i_2_n_0 ),
        .Q(\rxs_mem_addr_cntr_reg_n_0_[8] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h31FF200077EE0000)) 
    \rxs_mem_next_available4write_ptr_reg[0]_i_1 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[2]),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[0] ),
        .I3(receive_frame_current_state[3]),
        .I4(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[0] ),
        .I5(receive_frame_current_state[1]),
        .O(rxs_mem_next_available4write_ptr_cmb[0]));
  LUT6 #(
    .INIT(64'h31FF200077EE0000)) 
    \rxs_mem_next_available4write_ptr_reg[1]_i_1 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[2]),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[1] ),
        .I3(receive_frame_current_state[3]),
        .I4(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[1] ),
        .I5(receive_frame_current_state[1]),
        .O(rxs_mem_next_available4write_ptr_cmb[1]));
  LUT5 #(
    .INIT(32'hFFFFCCAC)) 
    \rxs_mem_next_available4write_ptr_reg[2]_i_1 
       (.I0(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[2] ),
        .I1(rxs_mem_next_available4write_ptr_cmb[2]),
        .I2(speed_is_10_100),
        .I3(RX_CLK_ENABLE_IN),
        .I4(rx_reset),
        .O(\rxs_mem_next_available4write_ptr_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h455FFFFF40000005)) 
    \rxs_mem_next_available4write_ptr_reg[2]_i_2 
       (.I0(receive_frame_current_state[2]),
        .I1(\rxs_mem_addr_cntr_reg_n_0_[2] ),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[0]),
        .I4(receive_frame_current_state[3]),
        .I5(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[2] ),
        .O(rxs_mem_next_available4write_ptr_cmb[2]));
  LUT6 #(
    .INIT(64'h31FF200077EE0000)) 
    \rxs_mem_next_available4write_ptr_reg[3]_i_1 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[2]),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[3] ),
        .I3(receive_frame_current_state[3]),
        .I4(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[3] ),
        .I5(receive_frame_current_state[1]),
        .O(rxs_mem_next_available4write_ptr_cmb[3]));
  LUT6 #(
    .INIT(64'h31FF200077EE0000)) 
    \rxs_mem_next_available4write_ptr_reg[4]_i_1 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[2]),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[4] ),
        .I3(receive_frame_current_state[3]),
        .I4(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[4] ),
        .I5(receive_frame_current_state[1]),
        .O(rxs_mem_next_available4write_ptr_cmb[4]));
  LUT6 #(
    .INIT(64'h31FF200077EE0000)) 
    \rxs_mem_next_available4write_ptr_reg[5]_i_1 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[2]),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[5] ),
        .I3(receive_frame_current_state[3]),
        .I4(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[5] ),
        .I5(receive_frame_current_state[1]),
        .O(rxs_mem_next_available4write_ptr_cmb[5]));
  LUT6 #(
    .INIT(64'h31FF200077EE0000)) 
    \rxs_mem_next_available4write_ptr_reg[6]_i_1 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[2]),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[6] ),
        .I3(receive_frame_current_state[3]),
        .I4(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[6] ),
        .I5(receive_frame_current_state[1]),
        .O(rxs_mem_next_available4write_ptr_cmb[6]));
  LUT6 #(
    .INIT(64'h31FF200077EE0000)) 
    \rxs_mem_next_available4write_ptr_reg[7]_i_1 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[2]),
        .I2(\rxs_mem_addr_cntr_reg_n_0_[7] ),
        .I3(receive_frame_current_state[3]),
        .I4(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[7] ),
        .I5(receive_frame_current_state[1]),
        .O(rxs_mem_next_available4write_ptr_cmb[7]));
  LUT3 #(
    .INIT(8'hFD)) 
    \rxs_mem_next_available4write_ptr_reg[8]_i_1__0 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(rx_reset),
        .O(rxs_mem_next_available4write_ptr_reg));
  LUT6 #(
    .INIT(64'h2E2A2AA8222A2AA8)) 
    \rxs_mem_next_available4write_ptr_reg[8]_i_2 
       (.I0(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[8] ),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[1]),
        .I4(receive_frame_current_state[0]),
        .I5(\rxs_mem_addr_cntr_reg_n_0_[8] ),
        .O(rxs_mem_next_available4write_ptr_cmb[8]));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[0] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxs_mem_next_available4write_ptr_cmb[0]),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[0] ),
        .R(rx_reset));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[1] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxs_mem_next_available4write_ptr_cmb[1]),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[1] ),
        .R(rx_reset));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[2] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_next_available4write_ptr_reg[2]_i_1_n_0 ),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[3] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxs_mem_next_available4write_ptr_cmb[3]),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[3] ),
        .R(rx_reset));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[4] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxs_mem_next_available4write_ptr_cmb[4]),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[4] ),
        .R(rx_reset));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[5] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxs_mem_next_available4write_ptr_cmb[5]),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[5] ),
        .R(rx_reset));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[6] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxs_mem_next_available4write_ptr_cmb[6]),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[6] ),
        .R(rx_reset));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[7] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxs_mem_next_available4write_ptr_cmb[7]),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[7] ),
        .R(rx_reset));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[8] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxs_mem_next_available4write_ptr_cmb[8]),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[8] ),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \rxs_status_word_1_reg[0]_i_1 
       (.I0(rxs_status_word_1_reg[0]),
        .I1(rxd_mem_next_available4write_ptr_reg[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(receive_frame_data_current_state[0]),
        .O(\rxs_status_word_1_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hACC0)) 
    \rxs_status_word_1_reg[16]_i_1 
       (.I0(frame_length_bytes_lat[0]),
        .I1(rxs_status_word_1_reg[16]),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .O(\rxs_status_word_1_reg[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hACC0)) 
    \rxs_status_word_1_reg[17]_i_1 
       (.I0(frame_length_bytes_lat[1]),
        .I1(rxs_status_word_1_reg[17]),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .O(\rxs_status_word_1_reg[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hACC0)) 
    \rxs_status_word_1_reg[18]_i_1 
       (.I0(frame_length_bytes_lat[2]),
        .I1(rxs_status_word_1_reg[18]),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .O(\rxs_status_word_1_reg[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hACC0)) 
    \rxs_status_word_1_reg[19]_i_1 
       (.I0(frame_length_bytes_lat[3]),
        .I1(rxs_status_word_1_reg[19]),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .O(\rxs_status_word_1_reg[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \rxs_status_word_1_reg[1]_i_1 
       (.I0(rxs_status_word_1_reg[1]),
        .I1(rxd_mem_next_available4write_ptr_reg[1]),
        .I2(receive_frame_data_current_state[1]),
        .I3(receive_frame_data_current_state[0]),
        .O(\rxs_status_word_1_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hACC0)) 
    \rxs_status_word_1_reg[20]_i_1 
       (.I0(frame_length_bytes_lat[4]),
        .I1(rxs_status_word_1_reg[20]),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .O(\rxs_status_word_1_reg[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hACC0)) 
    \rxs_status_word_1_reg[21]_i_1 
       (.I0(frame_length_bytes_lat[5]),
        .I1(rxs_status_word_1_reg[21]),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .O(\rxs_status_word_1_reg[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hACC0)) 
    \rxs_status_word_1_reg[22]_i_1 
       (.I0(frame_length_bytes_lat[6]),
        .I1(rxs_status_word_1_reg[22]),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .O(\rxs_status_word_1_reg[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hACC0)) 
    \rxs_status_word_1_reg[23]_i_1 
       (.I0(frame_length_bytes_lat[7]),
        .I1(rxs_status_word_1_reg[23]),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .O(\rxs_status_word_1_reg[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hACC0)) 
    \rxs_status_word_1_reg[24]_i_1 
       (.I0(frame_length_bytes_lat[8]),
        .I1(rxs_status_word_1_reg[24]),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .O(\rxs_status_word_1_reg[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hACC0)) 
    \rxs_status_word_1_reg[25]_i_1 
       (.I0(frame_length_bytes_lat[9]),
        .I1(rxs_status_word_1_reg[25]),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .O(\rxs_status_word_1_reg[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hACC0)) 
    \rxs_status_word_1_reg[26]_i_1 
       (.I0(frame_length_bytes_lat[10]),
        .I1(rxs_status_word_1_reg[26]),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .O(\rxs_status_word_1_reg[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hACC0)) 
    \rxs_status_word_1_reg[27]_i_1 
       (.I0(frame_length_bytes_lat[11]),
        .I1(rxs_status_word_1_reg[27]),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .O(\rxs_status_word_1_reg[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hACC0)) 
    \rxs_status_word_1_reg[28]_i_1 
       (.I0(frame_length_bytes_lat[12]),
        .I1(rxs_status_word_1_reg[28]),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .O(\rxs_status_word_1_reg[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hACC0)) 
    \rxs_status_word_1_reg[29]_i_1 
       (.I0(frame_length_bytes_lat[13]),
        .I1(rxs_status_word_1_reg[29]),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .O(\rxs_status_word_1_reg[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \rxs_status_word_1_reg[2]_i_1 
       (.I0(rxs_status_word_1_reg[2]),
        .I1(rxd_mem_next_available4write_ptr_reg[2]),
        .I2(receive_frame_data_current_state[1]),
        .I3(receive_frame_data_current_state[0]),
        .O(\rxs_status_word_1_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hACC0)) 
    \rxs_status_word_1_reg[30]_i_1 
       (.I0(frame_length_bytes_lat[14]),
        .I1(rxs_status_word_1_reg[30]),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .O(\rxs_status_word_1_reg[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hACC0)) 
    \rxs_status_word_1_reg[31]_i_1 
       (.I0(frame_length_bytes_lat[15]),
        .I1(rxs_status_word_1_reg[31]),
        .I2(receive_frame_data_current_state[0]),
        .I3(receive_frame_data_current_state[1]),
        .O(\rxs_status_word_1_reg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \rxs_status_word_1_reg[3]_i_1 
       (.I0(rxs_status_word_1_reg[3]),
        .I1(rxd_mem_next_available4write_ptr_reg[3]),
        .I2(receive_frame_data_current_state[1]),
        .I3(receive_frame_data_current_state[0]),
        .O(\rxs_status_word_1_reg[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \rxs_status_word_1_reg[4]_i_1 
       (.I0(rxs_status_word_1_reg[4]),
        .I1(rxd_mem_next_available4write_ptr_reg[4]),
        .I2(receive_frame_data_current_state[1]),
        .I3(receive_frame_data_current_state[0]),
        .O(\rxs_status_word_1_reg[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \rxs_status_word_1_reg[5]_i_1 
       (.I0(rxs_status_word_1_reg[5]),
        .I1(rxd_mem_next_available4write_ptr_reg[5]),
        .I2(receive_frame_data_current_state[1]),
        .I3(receive_frame_data_current_state[0]),
        .O(\rxs_status_word_1_reg[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \rxs_status_word_1_reg[6]_i_1 
       (.I0(rxs_status_word_1_reg[6]),
        .I1(rxd_mem_next_available4write_ptr_reg[6]),
        .I2(receive_frame_data_current_state[1]),
        .I3(receive_frame_data_current_state[0]),
        .O(\rxs_status_word_1_reg[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \rxs_status_word_1_reg[7]_i_1 
       (.I0(rxs_status_word_1_reg[7]),
        .I1(rxd_mem_next_available4write_ptr_reg[7]),
        .I2(receive_frame_data_current_state[1]),
        .I3(receive_frame_data_current_state[0]),
        .O(\rxs_status_word_1_reg[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \rxs_status_word_1_reg[8]_i_1 
       (.I0(rxs_status_word_1_reg[8]),
        .I1(rxd_mem_next_available4write_ptr_reg[8]),
        .I2(receive_frame_data_current_state[1]),
        .I3(receive_frame_data_current_state[0]),
        .O(\rxs_status_word_1_reg[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \rxs_status_word_1_reg[9]_i_1 
       (.I0(rxs_status_word_1_reg[9]),
        .I1(rxd_mem_next_available4write_ptr_reg[9]),
        .I2(receive_frame_data_current_state[1]),
        .I3(receive_frame_data_current_state[0]),
        .O(\rxs_status_word_1_reg[9]_i_1_n_0 ));
  FDRE \rxs_status_word_1_reg_reg[0] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[0]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[0]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[16] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[16]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[16]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[17] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[17]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[17]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[18] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[18]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[18]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[19] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[19]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[19]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[1] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[1]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[1]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[20] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[20]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[20]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[21] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[21]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[21]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[22] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[22]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[22]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[23] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[23]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[23]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[24] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[24]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[24]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[25] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[25]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[25]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[26] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[26]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[26]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[27] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[27]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[27]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[28] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[28]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[28]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[29] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[29]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[29]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[2] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[2]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[2]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[30] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[30]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[30]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[31] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[31]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[31]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[3] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[3]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[3]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[4] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[4]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[4]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[5] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[5]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[5]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[6] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[6]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[6]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[7] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[7]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[7]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[8] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[8]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[8]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[9] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\rxs_status_word_1_reg[9]_i_1_n_0 ),
        .Q(rxs_status_word_1_reg[9]),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \rxs_status_word_6_reg[0]_i_1 
       (.I0(\rxs_status_word_6_reg_reg_n_0_[0] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(frame_length_bytes_lat[0]),
        .O(rxs_status_word_6_cmb[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \rxs_status_word_6_reg[10]_i_1 
       (.I0(\rxs_status_word_6_reg_reg_n_0_[10] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(frame_length_bytes_lat[10]),
        .O(rxs_status_word_6_cmb[10]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \rxs_status_word_6_reg[11]_i_1 
       (.I0(\rxs_status_word_6_reg_reg_n_0_[11] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(frame_length_bytes_lat[11]),
        .O(rxs_status_word_6_cmb[11]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \rxs_status_word_6_reg[12]_i_1 
       (.I0(\rxs_status_word_6_reg_reg_n_0_[12] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(frame_length_bytes_lat[12]),
        .O(rxs_status_word_6_cmb[12]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \rxs_status_word_6_reg[13]_i_1 
       (.I0(\rxs_status_word_6_reg_reg_n_0_[13] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(frame_length_bytes_lat[13]),
        .O(rxs_status_word_6_cmb[13]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \rxs_status_word_6_reg[14]_i_1 
       (.I0(\rxs_status_word_6_reg_reg_n_0_[14] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(frame_length_bytes_lat[14]),
        .O(rxs_status_word_6_cmb[14]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \rxs_status_word_6_reg[15]_i_1 
       (.I0(\rxs_status_word_6_reg_reg_n_0_[15] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(frame_length_bytes_lat[15]),
        .O(rxs_status_word_6_cmb[15]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \rxs_status_word_6_reg[1]_i_1 
       (.I0(\rxs_status_word_6_reg_reg_n_0_[1] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(frame_length_bytes_lat[1]),
        .O(rxs_status_word_6_cmb[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \rxs_status_word_6_reg[2]_i_1 
       (.I0(\rxs_status_word_6_reg_reg_n_0_[2] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(frame_length_bytes_lat[2]),
        .O(rxs_status_word_6_cmb[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \rxs_status_word_6_reg[3]_i_1 
       (.I0(\rxs_status_word_6_reg_reg_n_0_[3] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(frame_length_bytes_lat[3]),
        .O(rxs_status_word_6_cmb[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \rxs_status_word_6_reg[4]_i_1 
       (.I0(\rxs_status_word_6_reg_reg_n_0_[4] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(frame_length_bytes_lat[4]),
        .O(rxs_status_word_6_cmb[4]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \rxs_status_word_6_reg[5]_i_1 
       (.I0(\rxs_status_word_6_reg_reg_n_0_[5] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(frame_length_bytes_lat[5]),
        .O(rxs_status_word_6_cmb[5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \rxs_status_word_6_reg[6]_i_1 
       (.I0(\rxs_status_word_6_reg_reg_n_0_[6] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(frame_length_bytes_lat[6]),
        .O(rxs_status_word_6_cmb[6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \rxs_status_word_6_reg[7]_i_1 
       (.I0(\rxs_status_word_6_reg_reg_n_0_[7] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(frame_length_bytes_lat[7]),
        .O(rxs_status_word_6_cmb[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \rxs_status_word_6_reg[8]_i_1 
       (.I0(\rxs_status_word_6_reg_reg_n_0_[8] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(frame_length_bytes_lat[8]),
        .O(rxs_status_word_6_cmb[8]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \rxs_status_word_6_reg[9]_i_1 
       (.I0(\rxs_status_word_6_reg_reg_n_0_[9] ),
        .I1(receive_frame_data_current_state[0]),
        .I2(receive_frame_data_current_state[1]),
        .I3(frame_length_bytes_lat[9]),
        .O(rxs_status_word_6_cmb[9]));
  FDRE \rxs_status_word_6_reg_reg[0] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(rxs_status_word_6_cmb[0]),
        .Q(\rxs_status_word_6_reg_reg_n_0_[0] ),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[10] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(rxs_status_word_6_cmb[10]),
        .Q(\rxs_status_word_6_reg_reg_n_0_[10] ),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[11] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(rxs_status_word_6_cmb[11]),
        .Q(\rxs_status_word_6_reg_reg_n_0_[11] ),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[12] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(rxs_status_word_6_cmb[12]),
        .Q(\rxs_status_word_6_reg_reg_n_0_[12] ),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[13] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(rxs_status_word_6_cmb[13]),
        .Q(\rxs_status_word_6_reg_reg_n_0_[13] ),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[14] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(rxs_status_word_6_cmb[14]),
        .Q(\rxs_status_word_6_reg_reg_n_0_[14] ),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[15] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(rxs_status_word_6_cmb[15]),
        .Q(\rxs_status_word_6_reg_reg_n_0_[15] ),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[1] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(rxs_status_word_6_cmb[1]),
        .Q(\rxs_status_word_6_reg_reg_n_0_[1] ),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[2] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(rxs_status_word_6_cmb[2]),
        .Q(\rxs_status_word_6_reg_reg_n_0_[2] ),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[3] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(rxs_status_word_6_cmb[3]),
        .Q(\rxs_status_word_6_reg_reg_n_0_[3] ),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[4] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(rxs_status_word_6_cmb[4]),
        .Q(\rxs_status_word_6_reg_reg_n_0_[4] ),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[5] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(rxs_status_word_6_cmb[5]),
        .Q(\rxs_status_word_6_reg_reg_n_0_[5] ),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[6] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(rxs_status_word_6_cmb[6]),
        .Q(\rxs_status_word_6_reg_reg_n_0_[6] ),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[7] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(rxs_status_word_6_cmb[7]),
        .Q(\rxs_status_word_6_reg_reg_n_0_[7] ),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[8] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(rxs_status_word_6_cmb[8]),
        .Q(\rxs_status_word_6_reg_reg_n_0_[8] ),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[9] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(rxs_status_word_6_cmb[9]),
        .Q(\rxs_status_word_6_reg_reg_n_0_[9] ),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8F80000)) 
    save_rx_badframe_i_1
       (.I0(rx_axis_mac_tlast),
        .I1(rx_axis_mac_tuser),
        .I2(derived_rx_bad_frame_d1),
        .I3(end_of_frame_reset_in),
        .I4(RX_CLIENT_CLK_ENBL),
        .I5(save_rx_badframe_reg_n_0),
        .O(save_rx_badframe_i_1_n_0));
  FDRE save_rx_badframe_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(save_rx_badframe_i_1_n_0),
        .Q(save_rx_badframe_reg_n_0),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'hF4FFFFFFF4F40000)) 
    save_rx_goodframe_i_1
       (.I0(rx_axis_mac_tuser),
        .I1(rx_axis_mac_tlast),
        .I2(derived_rx_good_frame_d1),
        .I3(end_of_frame_reset_in),
        .I4(RX_CLIENT_CLK_ENBL),
        .I5(ClkASignalInReg_reg),
        .O(save_rx_goodframe_i_1_n_0));
  FDRE save_rx_goodframe_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(save_rx_goodframe_i_1_n_0),
        .Q(ClkASignalInReg_reg),
        .R(rx_reset));
  LUT2 #(
    .INIT(4'h2)) 
    \start_of_frame_array[1]_i_1 
       (.I0(derived_rxd_vld),
        .I1(start_of_frame_d1),
        .O(\start_of_frame_array[1]_i_1_n_0 ));
  (* srl_bus_name = "U0/\RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg " *) 
  (* srl_name = "U0/\RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[16]_srl7___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_33 " *) 
  SRL16E \start_of_frame_array_reg[16]_srl7___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_33 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(RX_CLIENT_CLK_ENBL),
        .CLK(rx_mac_aclk),
        .D(p_2_in),
        .Q(\start_of_frame_array_reg[16]_srl7___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_33_n_0 ));
  FDRE \start_of_frame_array_reg[17]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_34 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\start_of_frame_array_reg[16]_srl7___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_33_n_0 ),
        .Q(\start_of_frame_array_reg[17]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_34_n_0 ),
        .R(1'b0));
  FDRE \start_of_frame_array_reg[18] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(start_of_frame_array_reg_gate__0_n_0),
        .Q(\start_of_frame_array_reg_n_0_[18] ),
        .R(rx_reset));
  FDRE \start_of_frame_array_reg[1] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\start_of_frame_array[1]_i_1_n_0 ),
        .Q(p_49_in),
        .R(rx_reset));
  FDRE \start_of_frame_array_reg[2] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(p_49_in),
        .Q(\start_of_frame_array_reg_n_0_[2] ),
        .R(rx_reset));
  FDRE \start_of_frame_array_reg[3] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\start_of_frame_array_reg_n_0_[2] ),
        .Q(p_48_in),
        .R(rx_reset));
  (* srl_bus_name = "U0/\RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg " *) 
  (* srl_name = "U0/\RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_30 " *) 
  SRL16E \start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_30 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(RX_CLIENT_CLK_ENBL),
        .CLK(rx_mac_aclk),
        .D(p_48_in),
        .Q(\start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_30_n_0 ));
  FDRE \start_of_frame_array_reg[8]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_31 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_30_n_0 ),
        .Q(\start_of_frame_array_reg[8]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_31_n_0 ),
        .R(1'b0));
  FDRE \start_of_frame_array_reg[9] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(start_of_frame_array_reg_gate_n_0),
        .Q(p_2_in),
        .R(rx_reset));
  LUT2 #(
    .INIT(4'h8)) 
    start_of_frame_array_reg_gate
       (.I0(\start_of_frame_array_reg[8]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_31_n_0 ),
        .I1(end_of_frame_reset_array_reg_r_31),
        .O(start_of_frame_array_reg_gate_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    start_of_frame_array_reg_gate__0
       (.I0(\start_of_frame_array_reg[17]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_34_n_0 ),
        .I1(end_of_frame_reset_array_reg_r_34),
        .O(start_of_frame_array_reg_gate__0_n_0));
  FDRE start_of_frame_d1_reg
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(derived_rxd_vld),
        .Q(start_of_frame_d1),
        .R(rx_reset));
  LUT3 #(
    .INIT(8'hD0)) 
    \statistics_vector[25]_i_1 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(rx_statistics_valid_i_reg),
        .O(statistics_vector));
  FDRE \statistics_vector_reg[0] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [0]),
        .Q(\statistics_vector_reg_n_0_[0] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[10] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [10]),
        .Q(\statistics_vector_reg_n_0_[10] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[11] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [11]),
        .Q(\statistics_vector_reg_n_0_[11] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[12] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [12]),
        .Q(\statistics_vector_reg_n_0_[12] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[13] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [13]),
        .Q(\statistics_vector_reg_n_0_[13] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[14] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [14]),
        .Q(\statistics_vector_reg_n_0_[14] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[15] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [15]),
        .Q(\statistics_vector_reg_n_0_[15] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[16] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [16]),
        .Q(\statistics_vector_reg_n_0_[16] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[17] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [17]),
        .Q(\statistics_vector_reg_n_0_[17] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[18] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [18]),
        .Q(\statistics_vector_reg_n_0_[18] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[19] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [19]),
        .Q(\statistics_vector_reg_n_0_[19] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[1] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [1]),
        .Q(\statistics_vector_reg_n_0_[1] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[20] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [20]),
        .Q(\statistics_vector_reg_n_0_[20] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[21] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [21]),
        .Q(\statistics_vector_reg_n_0_[21] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[22] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [22]),
        .Q(\statistics_vector_reg_n_0_[22] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[23] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [23]),
        .Q(\statistics_vector_reg_n_0_[23] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[24] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [24]),
        .Q(\statistics_vector_reg_n_0_[24] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[25] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [25]),
        .Q(\statistics_vector_reg_n_0_[25] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[2] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [2]),
        .Q(\statistics_vector_reg_n_0_[2] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[3] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [3]),
        .Q(\statistics_vector_reg_n_0_[3] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[4] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [4]),
        .Q(\statistics_vector_reg_n_0_[4] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[5] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [5]),
        .Q(\statistics_vector_reg_n_0_[5] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[6] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [6]),
        .Q(\statistics_vector_reg_n_0_[6] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[7] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [7]),
        .Q(\statistics_vector_reg_n_0_[7] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[8] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [8]),
        .Q(\statistics_vector_reg_n_0_[8] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[9] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\rx_statistics_vector_i_reg[26] [9]),
        .Q(\statistics_vector_reg_n_0_[9] ),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "rx_if" *) 
module bd_929b_eth_buf_0_rx_if
   (out,
    ClkASignalInReg_reg,
    frame_is_multicast_d10_reg,
    frame_is_broadcast_d10_reg,
    AXI_STR_RXD_LAST,
    AXI_STR_RXD_VALID,
    rxclclk_frame_received_intrpt,
    rxclclk_frame_rejected_intrpt,
    rxclclk_buffer_mem_overflow_intrpt,
    ClkASignalToggle_reg,
    Q,
    AXI_STR_RXS_DATA,
    AXI_STR_RXS_LAST,
    AXI_STR_RXS_VALID,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXS_ACLK,
    rx_reset,
    reset2axi_str_rxd,
    rx_axis_mac_tlast,
    AXI_STR_RXD_READY,
    ram_rd_en_temp__0,
    RD_EN,
    rx_axis_mac_tuser,
    speed_is_10_100,
    RX_CLK_ENABLE_IN,
    \ClkBAxiEthBClkCrsBusOut_reg[14] ,
    \ClkBAxiEthBClkCrsBusOut_reg[14]_0 ,
    rx_axis_mac_tvalid,
    ClkASignalInReg,
    data_in,
    SR,
    rx_statistics_valid,
    rx_statistics_vector,
    rx_axis_mac_tdata,
    AXI_STR_RXS_READY,
    sync_rst1_reg);
  output out;
  output ClkASignalInReg_reg;
  output frame_is_multicast_d10_reg;
  output frame_is_broadcast_d10_reg;
  output AXI_STR_RXD_LAST;
  output AXI_STR_RXD_VALID;
  output rxclclk_frame_received_intrpt;
  output rxclclk_frame_rejected_intrpt;
  output rxclclk_buffer_mem_overflow_intrpt;
  output ClkASignalToggle_reg;
  output [35:0]Q;
  output [31:0]AXI_STR_RXS_DATA;
  output AXI_STR_RXS_LAST;
  output AXI_STR_RXS_VALID;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input AXI_STR_RXS_ACLK;
  input rx_reset;
  input reset2axi_str_rxd;
  input rx_axis_mac_tlast;
  input AXI_STR_RXD_READY;
  input ram_rd_en_temp__0;
  input RD_EN;
  input rx_axis_mac_tuser;
  input speed_is_10_100;
  input RX_CLK_ENABLE_IN;
  input \ClkBAxiEthBClkCrsBusOut_reg[14] ;
  input [2:0]\ClkBAxiEthBClkCrsBusOut_reg[14]_0 ;
  input rx_axis_mac_tvalid;
  input ClkASignalInReg;
  input data_in;
  input [0:0]SR;
  input rx_statistics_valid;
  input [25:0]rx_statistics_vector;
  input [7:0]rx_axis_mac_tdata;
  input AXI_STR_RXS_READY;
  input [0:0]sync_rst1_reg;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire AXI_STR_RXS_ACLK;
  wire [31:0]AXI_STR_RXS_DATA;
  wire AXI_STR_RXS_LAST;
  wire AXI_STR_RXS_READY;
  wire AXI_STR_RXS_VALID;
  wire ClkASignalInReg;
  wire ClkASignalInReg_reg;
  wire ClkASignalToggle_reg;
  wire \ClkBAxiEthBClkCrsBusOut_reg[14] ;
  wire [2:0]\ClkBAxiEthBClkCrsBusOut_reg[14]_0 ;
  wire [35:0]Q;
  wire RD_EN;
  wire RX_CLIENT_CLK_ENBL;
  wire RX_CLK_ENABLE_IN;
  wire [0:0]SR;
  wire [9:0]axi_str_rxd_dpmem_addr;
  wire [35:0]axi_str_rxd_dpmem_rd_data;
  wire [35:0]axi_str_rxd_mem_last_read_out_ptr_gray;
  wire [8:0]axi_str_rxs_dpmem_addr;
  wire [35:0]axi_str_rxs_dpmem_rd_data;
  wire [8:0]axi_str_rxs_dpmem_wr_data;
  wire axi_str_rxs_dpmem_wr_en;
  wire [35:0]axi_str_rxs_mem_last_read_out_ptr_gray;
  wire data_in;
  wire derived_rx_bad_frame_d1;
  wire derived_rx_bad_frame_i;
  wire derived_rx_good_frame_d1;
  wire derived_rx_good_frame_i;
  wire derived_rxd_vld;
  wire derived_rxd_vld_i_1_n_0;
  wire derived_rxd_vld_i_2_n_0;
  wire end_of_frame_pulse;
  wire end_of_frame_pulse0;
  wire \end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_36_n_0 ;
  wire \end_of_frame_reset_array_reg[11]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_37_n_0 ;
  wire end_of_frame_reset_array_reg_gate_n_0;
  wire end_of_frame_reset_array_reg_r_28_n_0;
  wire end_of_frame_reset_array_reg_r_29_n_0;
  wire end_of_frame_reset_array_reg_r_30_n_0;
  wire end_of_frame_reset_array_reg_r_31_n_0;
  wire end_of_frame_reset_array_reg_r_32_n_0;
  wire end_of_frame_reset_array_reg_r_33_n_0;
  wire end_of_frame_reset_array_reg_r_34_n_0;
  wire end_of_frame_reset_array_reg_r_35_n_0;
  wire end_of_frame_reset_array_reg_r_36_n_0;
  wire end_of_frame_reset_array_reg_r_37_n_0;
  wire end_of_frame_reset_array_reg_r_n_0;
  wire end_of_frame_reset_in;
  wire frame_is_broadcast_d10_reg;
  wire frame_is_multicast_d10_reg;
  wire no_stripping;
  wire no_stripping_d1;
  wire no_stripping_d2;
  wire no_stripping_d3;
  wire no_stripping_i_1_n_0;
  wire out;
  wire ram_rd_en_temp__0;
  wire reset2axi_str_rxd;
  wire [7:0]rx_axis_mac_tdata;
  wire [7:0]rx_axis_mac_tdata_d1;
  wire \rx_axis_mac_tdata_d1[7]_i_1_n_0 ;
  wire rx_axis_mac_tlast;
  wire rx_axis_mac_tlast_d1_reg_r_n_0;
  wire rx_axis_mac_tlast_d2_reg_r_n_0;
  wire rx_axis_mac_tlast_d2_reg_srl2___RCV_INTFCE_I_rx_axis_mac_tlast_d2_reg_r_n_0;
  wire rx_axis_mac_tlast_d3_reg_RCV_INTFCE_I_rx_axis_mac_tlast_d3_reg_r_n_0;
  wire rx_axis_mac_tlast_d3_reg_gate_n_0;
  wire rx_axis_mac_tlast_d3_reg_r_n_0;
  wire rx_axis_mac_tlast_d4;
  wire rx_axis_mac_tuser;
  wire rx_axis_mac_tvalid;
  wire rx_axis_mac_tvalid_d1;
  wire rx_axis_mac_tvalid_d1_i_1_n_0;
  wire rx_axis_mac_tvalid_d2;
  wire rx_axis_mac_tvalid_d3;
  wire [9:0]rx_client_rxd_dpmem_addr;
  wire [35:0]rx_client_rxd_dpmem_wr_data;
  wire rx_client_rxd_dpmem_wr_en;
  wire [8:0]rx_client_rxs_dpmem_addr;
  wire [31:0]rx_client_rxs_dpmem_wr_data;
  wire rx_client_rxs_dpmem_wr_en;
  wire rx_mac_aclk;
  wire rx_reset;
  wire rx_statistics_valid;
  wire rx_statistics_valid_i_i_1_n_0;
  wire rx_statistics_valid_i_reg_n_0;
  wire [25:0]rx_statistics_vector;
  wire \rx_statistics_vector_i[26]_i_1_n_0 ;
  wire \rx_statistics_vector_i_reg_n_0_[0] ;
  wire \rx_statistics_vector_i_reg_n_0_[10] ;
  wire \rx_statistics_vector_i_reg_n_0_[11] ;
  wire \rx_statistics_vector_i_reg_n_0_[12] ;
  wire \rx_statistics_vector_i_reg_n_0_[13] ;
  wire \rx_statistics_vector_i_reg_n_0_[14] ;
  wire \rx_statistics_vector_i_reg_n_0_[15] ;
  wire \rx_statistics_vector_i_reg_n_0_[16] ;
  wire \rx_statistics_vector_i_reg_n_0_[17] ;
  wire \rx_statistics_vector_i_reg_n_0_[18] ;
  wire \rx_statistics_vector_i_reg_n_0_[19] ;
  wire \rx_statistics_vector_i_reg_n_0_[1] ;
  wire \rx_statistics_vector_i_reg_n_0_[20] ;
  wire \rx_statistics_vector_i_reg_n_0_[21] ;
  wire \rx_statistics_vector_i_reg_n_0_[23] ;
  wire \rx_statistics_vector_i_reg_n_0_[24] ;
  wire \rx_statistics_vector_i_reg_n_0_[25] ;
  wire \rx_statistics_vector_i_reg_n_0_[26] ;
  wire \rx_statistics_vector_i_reg_n_0_[2] ;
  wire \rx_statistics_vector_i_reg_n_0_[3] ;
  wire \rx_statistics_vector_i_reg_n_0_[4] ;
  wire \rx_statistics_vector_i_reg_n_0_[5] ;
  wire \rx_statistics_vector_i_reg_n_0_[6] ;
  wire \rx_statistics_vector_i_reg_n_0_[7] ;
  wire \rx_statistics_vector_i_reg_n_0_[8] ;
  wire \rx_statistics_vector_i_reg_n_0_[9] ;
  wire rx_tvalid_d1;
  wire rx_tvalid_d2;
  wire rx_tvalid_d3;
  wire rx_tvalid_d4;
  wire rx_tvalid_end;
  wire rx_tvalid_end0;
  wire rx_tvalid_i_1_n_0;
  wire rx_tvalid_i_2_n_0;
  wire rx_tvalid_i_3_n_0;
  wire rx_tvalid_reg_n_0;
  wire rxclclk_buffer_mem_overflow_intrpt;
  wire rxclclk_frame_received_intrpt;
  wire rxclclk_frame_rejected_intrpt;
  wire speed_is_10_100;
  wire [0:0]sync_rst1_reg;

  bd_929b_eth_buf_0_rx_emac_if \NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I 
       (.ClkASignalInReg(ClkASignalInReg),
        .ClkASignalInReg_reg(ClkASignalInReg_reg),
        .ClkASignalInReg_reg_0(rxclclk_frame_received_intrpt),
        .ClkASignalToggle_reg(ClkASignalToggle_reg),
        .\ClkBAxiEthBClkCrsBusOut_reg[14] (\ClkBAxiEthBClkCrsBusOut_reg[14] ),
        .\ClkBAxiEthBClkCrsBusOut_reg[14]_0 (\ClkBAxiEthBClkCrsBusOut_reg[14]_0 ),
        .D(rx_client_rxd_dpmem_wr_data),
        .Q(rx_client_rxd_dpmem_addr),
        .RX_CLIENT_CLK_ENBL(RX_CLIENT_CLK_ENBL),
        .RX_CLK_ENABLE_IN(RX_CLK_ENABLE_IN),
        .data_in(data_in),
        .derived_rx_bad_frame_d1(derived_rx_bad_frame_d1),
        .derived_rx_good_frame_d1(derived_rx_good_frame_d1),
        .derived_rxd_vld(derived_rxd_vld),
        .end_of_frame_reset_array_reg_r_31(end_of_frame_reset_array_reg_r_31_n_0),
        .end_of_frame_reset_array_reg_r_34(end_of_frame_reset_array_reg_r_34_n_0),
        .end_of_frame_reset_in(end_of_frame_reset_in),
        .frame_is_broadcast_d10_reg_0(frame_is_broadcast_d10_reg),
        .frame_is_multicast_d10_reg_0(frame_is_multicast_d10_reg),
        .\rx_axis_mac_tdata_d1_reg[7] (rx_axis_mac_tdata_d1),
        .rx_axis_mac_tlast(rx_axis_mac_tlast),
        .rx_axis_mac_tuser(rx_axis_mac_tuser),
        .rx_client_rxd_dpmem_wr_en(rx_client_rxd_dpmem_wr_en),
        .\rx_client_rxs_dpmem_addr_d1_reg[8] (rx_client_rxs_dpmem_addr),
        .\rx_client_rxs_dpmem_wr_data_d1_reg[31] (rx_client_rxs_dpmem_wr_data),
        .rx_client_rxs_dpmem_wr_en(rx_client_rxs_dpmem_wr_en),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .rx_statistics_valid_i_reg(rx_statistics_valid_i_reg_n_0),
        .\rx_statistics_vector_i_reg[26] ({\rx_statistics_vector_i_reg_n_0_[26] ,\rx_statistics_vector_i_reg_n_0_[25] ,\rx_statistics_vector_i_reg_n_0_[24] ,\rx_statistics_vector_i_reg_n_0_[23] ,\rx_statistics_vector_i_reg_n_0_[21] ,\rx_statistics_vector_i_reg_n_0_[20] ,\rx_statistics_vector_i_reg_n_0_[19] ,\rx_statistics_vector_i_reg_n_0_[18] ,\rx_statistics_vector_i_reg_n_0_[17] ,\rx_statistics_vector_i_reg_n_0_[16] ,\rx_statistics_vector_i_reg_n_0_[15] ,\rx_statistics_vector_i_reg_n_0_[14] ,\rx_statistics_vector_i_reg_n_0_[13] ,\rx_statistics_vector_i_reg_n_0_[12] ,\rx_statistics_vector_i_reg_n_0_[11] ,\rx_statistics_vector_i_reg_n_0_[10] ,\rx_statistics_vector_i_reg_n_0_[9] ,\rx_statistics_vector_i_reg_n_0_[8] ,\rx_statistics_vector_i_reg_n_0_[7] ,\rx_statistics_vector_i_reg_n_0_[6] ,\rx_statistics_vector_i_reg_n_0_[5] ,\rx_statistics_vector_i_reg_n_0_[4] ,\rx_statistics_vector_i_reg_n_0_[3] ,\rx_statistics_vector_i_reg_n_0_[2] ,\rx_statistics_vector_i_reg_n_0_[1] ,\rx_statistics_vector_i_reg_n_0_[0] }),
        .rxclclk_buffer_mem_overflow_intrpt(rxclclk_buffer_mem_overflow_intrpt),
        .rxclclk_frame_rejected_intrpt(rxclclk_frame_rejected_intrpt),
        .\rxd_mem_last_read_out_ptr_gray_d1_reg[35] ({axi_str_rxd_mem_last_read_out_ptr_gray[35],axi_str_rxd_mem_last_read_out_ptr_gray[9:0]}),
        .\rxs_mem_last_read_out_ptr_gray_d1_reg[35] ({axi_str_rxs_mem_last_read_out_ptr_gray[35],axi_str_rxs_mem_last_read_out_ptr_gray[8:0]}),
        .speed_is_10_100(speed_is_10_100));
  bd_929b_eth_buf_0_rx_axistream_if RX_AXISTREAM_IF_I
       (.ADDRBWRADDR(axi_str_rxs_dpmem_addr),
        .AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .\AXI_STR_RXD_KEEP[3] (Q),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_DATA(AXI_STR_RXS_DATA),
        .AXI_STR_RXS_LAST(AXI_STR_RXS_LAST),
        .AXI_STR_RXS_READY(AXI_STR_RXS_READY),
        .AXI_STR_RXS_VALID(AXI_STR_RXS_VALID),
        .D(axi_str_rxs_dpmem_rd_data),
        .DI(axi_str_rxd_dpmem_rd_data),
        .Q(axi_str_rxd_dpmem_addr),
        .RD_EN(RD_EN),
        .SR(SR),
        .WEBWE(axi_str_rxs_dpmem_wr_en),
        .axi_str_rxs_dpmem_wr_data(axi_str_rxs_dpmem_wr_data),
        .data_sync0_i({axi_str_rxs_mem_last_read_out_ptr_gray[35],axi_str_rxs_mem_last_read_out_ptr_gray[8:0]}),
        .data_sync0_i_0({axi_str_rxd_mem_last_read_out_ptr_gray[35],axi_str_rxd_mem_last_read_out_ptr_gray[9:0]}),
        .out(out),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .sync_rst1_reg(sync_rst1_reg));
  bd_929b_eth_buf_0_rx_mem_if RX_DP_MEM_IF_I
       (.ADDRBWRADDR(axi_str_rxs_dpmem_addr),
        .AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .D(axi_str_rxs_dpmem_rd_data),
        .DI(axi_str_rxd_dpmem_rd_data),
        .Q(axi_str_rxd_dpmem_addr),
        .RX_CLIENT_CLK_ENBL(RX_CLIENT_CLK_ENBL),
        .WEBWE(axi_str_rxs_dpmem_wr_en),
        .axi_str_rxs_dpmem_wr_data(axi_str_rxs_dpmem_wr_data),
        .\multicast_addr_lower_d10_reg[31] (rx_client_rxs_dpmem_wr_data),
        .rx_client_rxd_dpmem_wr_en(rx_client_rxd_dpmem_wr_en),
        .rx_client_rxs_dpmem_wr_en(rx_client_rxs_dpmem_wr_en),
        .\rx_data_vld_packed_word_reg[3] (rx_client_rxd_dpmem_wr_data),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .\rxd_mem_addr_cntr_reg[9] (rx_client_rxd_dpmem_addr),
        .\rxs_mem_addr_cntr_reg[8] (rx_client_rxs_dpmem_addr));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    derived_rx_bad_frame_d1_i_1
       (.I0(rx_axis_mac_tuser),
        .I1(rx_axis_mac_tlast),
        .O(derived_rx_bad_frame_i));
  FDRE derived_rx_bad_frame_d1_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(derived_rx_bad_frame_i),
        .Q(derived_rx_bad_frame_d1),
        .R(rx_reset));
  LUT2 #(
    .INIT(4'h2)) 
    derived_rx_good_frame_d1_i_1
       (.I0(rx_axis_mac_tlast),
        .I1(rx_axis_mac_tuser),
        .O(derived_rx_good_frame_i));
  FDRE derived_rx_good_frame_d1_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(derived_rx_good_frame_i),
        .Q(derived_rx_good_frame_d1),
        .R(rx_reset));
  LUT5 #(
    .INIT(32'h0000FE0E)) 
    derived_rxd_vld_i_1
       (.I0(rx_axis_mac_tvalid_d1),
        .I1(rx_axis_mac_tvalid),
        .I2(speed_is_10_100),
        .I3(rx_tvalid_reg_n_0),
        .I4(derived_rxd_vld_i_2_n_0),
        .O(derived_rxd_vld_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFF0FF44FF44)) 
    derived_rxd_vld_i_2
       (.I0(rx_axis_mac_tvalid_d1),
        .I1(rx_axis_mac_tlast),
        .I2(no_stripping_d2),
        .I3(rx_reset),
        .I4(no_stripping_d3),
        .I5(speed_is_10_100),
        .O(derived_rxd_vld_i_2_n_0));
  FDRE derived_rxd_vld_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(derived_rxd_vld_i_1_n_0),
        .Q(derived_rxd_vld),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    end_of_frame_pulse_i_1
       (.I0(RX_CLK_ENABLE_IN),
        .I1(speed_is_10_100),
        .I2(end_of_frame_pulse),
        .I3(rx_axis_mac_tlast),
        .O(end_of_frame_pulse0));
  FDRE end_of_frame_pulse_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(end_of_frame_pulse0),
        .Q(end_of_frame_pulse),
        .R(rx_reset));
  (* srl_bus_name = "U0/\RCV_INTFCE_I/end_of_frame_reset_array_reg " *) 
  (* srl_name = "U0/\RCV_INTFCE_I/end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_36 " *) 
  SRL16E \end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_36 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(RX_CLIENT_CLK_ENBL),
        .CLK(rx_mac_aclk),
        .D(end_of_frame_pulse),
        .Q(\end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_36_n_0 ));
  FDRE \end_of_frame_reset_array_reg[11]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_37 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(\end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_36_n_0 ),
        .Q(\end_of_frame_reset_array_reg[11]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_37_n_0 ),
        .R(1'b0));
  FDRE \end_of_frame_reset_array_reg[12] 
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(end_of_frame_reset_array_reg_gate_n_0),
        .Q(end_of_frame_reset_in),
        .R(rx_reset));
  LUT2 #(
    .INIT(4'h8)) 
    end_of_frame_reset_array_reg_gate
       (.I0(\end_of_frame_reset_array_reg[11]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_37_n_0 ),
        .I1(end_of_frame_reset_array_reg_r_37_n_0),
        .O(end_of_frame_reset_array_reg_gate_n_0));
  FDRE end_of_frame_reset_array_reg_r
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(1'b1),
        .Q(end_of_frame_reset_array_reg_r_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_28
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(end_of_frame_reset_array_reg_r_n_0),
        .Q(end_of_frame_reset_array_reg_r_28_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_29
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(end_of_frame_reset_array_reg_r_28_n_0),
        .Q(end_of_frame_reset_array_reg_r_29_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_30
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(end_of_frame_reset_array_reg_r_29_n_0),
        .Q(end_of_frame_reset_array_reg_r_30_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_31
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(end_of_frame_reset_array_reg_r_30_n_0),
        .Q(end_of_frame_reset_array_reg_r_31_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_32
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(end_of_frame_reset_array_reg_r_31_n_0),
        .Q(end_of_frame_reset_array_reg_r_32_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_33
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(end_of_frame_reset_array_reg_r_32_n_0),
        .Q(end_of_frame_reset_array_reg_r_33_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_34
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(end_of_frame_reset_array_reg_r_33_n_0),
        .Q(end_of_frame_reset_array_reg_r_34_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_35
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(end_of_frame_reset_array_reg_r_34_n_0),
        .Q(end_of_frame_reset_array_reg_r_35_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_36
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(end_of_frame_reset_array_reg_r_35_n_0),
        .Q(end_of_frame_reset_array_reg_r_36_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_37
       (.C(rx_mac_aclk),
        .CE(RX_CLIENT_CLK_ENBL),
        .D(end_of_frame_reset_array_reg_r_36_n_0),
        .Q(end_of_frame_reset_array_reg_r_37_n_0),
        .R(rx_reset));
  FDRE no_stripping_d1_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(no_stripping),
        .Q(no_stripping_d1),
        .R(rx_reset));
  FDRE no_stripping_d2_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(no_stripping_d1),
        .Q(no_stripping_d2),
        .R(rx_reset));
  FDRE no_stripping_d3_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(no_stripping_d2),
        .Q(no_stripping_d3),
        .R(rx_reset));
  LUT5 #(
    .INIT(32'hF111F000)) 
    no_stripping_i_1
       (.I0(rx_tvalid_end),
        .I1(rx_tvalid_d4),
        .I2(rx_axis_mac_tlast),
        .I3(rx_tvalid_d1),
        .I4(no_stripping),
        .O(no_stripping_i_1_n_0));
  FDRE no_stripping_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(no_stripping_i_1_n_0),
        .Q(no_stripping),
        .R(rx_reset));
  LUT3 #(
    .INIT(8'hEF)) 
    \rx_axis_mac_tdata_d1[7]_i_1 
       (.I0(rx_axis_mac_tvalid_d3),
        .I1(rx_axis_mac_tvalid_d1),
        .I2(speed_is_10_100),
        .O(\rx_axis_mac_tdata_d1[7]_i_1_n_0 ));
  FDRE \rx_axis_mac_tdata_d1_reg[0] 
       (.C(rx_mac_aclk),
        .CE(\rx_axis_mac_tdata_d1[7]_i_1_n_0 ),
        .D(rx_axis_mac_tdata[0]),
        .Q(rx_axis_mac_tdata_d1[0]),
        .R(rx_reset));
  FDRE \rx_axis_mac_tdata_d1_reg[1] 
       (.C(rx_mac_aclk),
        .CE(\rx_axis_mac_tdata_d1[7]_i_1_n_0 ),
        .D(rx_axis_mac_tdata[1]),
        .Q(rx_axis_mac_tdata_d1[1]),
        .R(rx_reset));
  FDRE \rx_axis_mac_tdata_d1_reg[2] 
       (.C(rx_mac_aclk),
        .CE(\rx_axis_mac_tdata_d1[7]_i_1_n_0 ),
        .D(rx_axis_mac_tdata[2]),
        .Q(rx_axis_mac_tdata_d1[2]),
        .R(rx_reset));
  FDRE \rx_axis_mac_tdata_d1_reg[3] 
       (.C(rx_mac_aclk),
        .CE(\rx_axis_mac_tdata_d1[7]_i_1_n_0 ),
        .D(rx_axis_mac_tdata[3]),
        .Q(rx_axis_mac_tdata_d1[3]),
        .R(rx_reset));
  FDRE \rx_axis_mac_tdata_d1_reg[4] 
       (.C(rx_mac_aclk),
        .CE(\rx_axis_mac_tdata_d1[7]_i_1_n_0 ),
        .D(rx_axis_mac_tdata[4]),
        .Q(rx_axis_mac_tdata_d1[4]),
        .R(rx_reset));
  FDRE \rx_axis_mac_tdata_d1_reg[5] 
       (.C(rx_mac_aclk),
        .CE(\rx_axis_mac_tdata_d1[7]_i_1_n_0 ),
        .D(rx_axis_mac_tdata[5]),
        .Q(rx_axis_mac_tdata_d1[5]),
        .R(rx_reset));
  FDRE \rx_axis_mac_tdata_d1_reg[6] 
       (.C(rx_mac_aclk),
        .CE(\rx_axis_mac_tdata_d1[7]_i_1_n_0 ),
        .D(rx_axis_mac_tdata[6]),
        .Q(rx_axis_mac_tdata_d1[6]),
        .R(rx_reset));
  FDRE \rx_axis_mac_tdata_d1_reg[7] 
       (.C(rx_mac_aclk),
        .CE(\rx_axis_mac_tdata_d1[7]_i_1_n_0 ),
        .D(rx_axis_mac_tdata[7]),
        .Q(rx_axis_mac_tdata_d1[7]),
        .R(rx_reset));
  FDRE rx_axis_mac_tlast_d1_reg_r
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_mac_tlast_d1_reg_r_n_0),
        .R(rx_reset));
  FDRE rx_axis_mac_tlast_d2_reg_r
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_axis_mac_tlast_d1_reg_r_n_0),
        .Q(rx_axis_mac_tlast_d2_reg_r_n_0),
        .R(rx_reset));
  (* srl_name = "U0/\RCV_INTFCE_I/rx_axis_mac_tlast_d2_reg_srl2___RCV_INTFCE_I_rx_axis_mac_tlast_d2_reg_r " *) 
  SRL16E rx_axis_mac_tlast_d2_reg_srl2___RCV_INTFCE_I_rx_axis_mac_tlast_d2_reg_r
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_mac_aclk),
        .D(rx_axis_mac_tlast),
        .Q(rx_axis_mac_tlast_d2_reg_srl2___RCV_INTFCE_I_rx_axis_mac_tlast_d2_reg_r_n_0));
  FDRE rx_axis_mac_tlast_d3_reg_RCV_INTFCE_I_rx_axis_mac_tlast_d3_reg_r
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_axis_mac_tlast_d2_reg_srl2___RCV_INTFCE_I_rx_axis_mac_tlast_d2_reg_r_n_0),
        .Q(rx_axis_mac_tlast_d3_reg_RCV_INTFCE_I_rx_axis_mac_tlast_d3_reg_r_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    rx_axis_mac_tlast_d3_reg_gate
       (.I0(rx_axis_mac_tlast_d3_reg_RCV_INTFCE_I_rx_axis_mac_tlast_d3_reg_r_n_0),
        .I1(rx_axis_mac_tlast_d3_reg_r_n_0),
        .O(rx_axis_mac_tlast_d3_reg_gate_n_0));
  FDRE rx_axis_mac_tlast_d3_reg_r
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_axis_mac_tlast_d2_reg_r_n_0),
        .Q(rx_axis_mac_tlast_d3_reg_r_n_0),
        .R(rx_reset));
  FDRE rx_axis_mac_tlast_d4_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_axis_mac_tlast_d3_reg_gate_n_0),
        .Q(rx_axis_mac_tlast_d4),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h02)) 
    rx_axis_mac_tvalid_d1_i_1
       (.I0(rx_axis_mac_tvalid),
        .I1(rx_reset),
        .I2(rx_axis_mac_tlast),
        .O(rx_axis_mac_tvalid_d1_i_1_n_0));
  FDRE rx_axis_mac_tvalid_d1_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_axis_mac_tvalid_d1_i_1_n_0),
        .Q(rx_axis_mac_tvalid_d1),
        .R(1'b0));
  FDRE rx_axis_mac_tvalid_d2_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_axis_mac_tvalid_d1),
        .Q(rx_axis_mac_tvalid_d2),
        .R(rx_reset));
  FDRE rx_axis_mac_tvalid_d3_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_axis_mac_tvalid_d2),
        .Q(rx_axis_mac_tvalid_d3),
        .R(rx_reset));
  LUT4 #(
    .INIT(16'h000E)) 
    rx_statistics_valid_i_i_1
       (.I0(rx_statistics_valid_i_reg_n_0),
        .I1(rx_statistics_valid),
        .I2(rx_reset),
        .I3(rx_axis_mac_tlast_d4),
        .O(rx_statistics_valid_i_i_1_n_0));
  FDRE rx_statistics_valid_i_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_statistics_valid_i_i_1_n_0),
        .Q(rx_statistics_valid_i_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \rx_statistics_vector_i[26]_i_1 
       (.I0(rx_axis_mac_tlast_d4),
        .I1(rx_reset),
        .O(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[0] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[0]),
        .Q(\rx_statistics_vector_i_reg_n_0_[0] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[10] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[10]),
        .Q(\rx_statistics_vector_i_reg_n_0_[10] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[11] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[11]),
        .Q(\rx_statistics_vector_i_reg_n_0_[11] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[12] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[12]),
        .Q(\rx_statistics_vector_i_reg_n_0_[12] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[13] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[13]),
        .Q(\rx_statistics_vector_i_reg_n_0_[13] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[14] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[14]),
        .Q(\rx_statistics_vector_i_reg_n_0_[14] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[15] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[15]),
        .Q(\rx_statistics_vector_i_reg_n_0_[15] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[16] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[16]),
        .Q(\rx_statistics_vector_i_reg_n_0_[16] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[17] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[17]),
        .Q(\rx_statistics_vector_i_reg_n_0_[17] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[18] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[18]),
        .Q(\rx_statistics_vector_i_reg_n_0_[18] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[19] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[19]),
        .Q(\rx_statistics_vector_i_reg_n_0_[19] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[1] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[1]),
        .Q(\rx_statistics_vector_i_reg_n_0_[1] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[20] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[20]),
        .Q(\rx_statistics_vector_i_reg_n_0_[20] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[21] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[21]),
        .Q(\rx_statistics_vector_i_reg_n_0_[21] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[23] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[22]),
        .Q(\rx_statistics_vector_i_reg_n_0_[23] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[24] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[23]),
        .Q(\rx_statistics_vector_i_reg_n_0_[24] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[25] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[24]),
        .Q(\rx_statistics_vector_i_reg_n_0_[25] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[26] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[25]),
        .Q(\rx_statistics_vector_i_reg_n_0_[26] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[2] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[2]),
        .Q(\rx_statistics_vector_i_reg_n_0_[2] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[3] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[3]),
        .Q(\rx_statistics_vector_i_reg_n_0_[3] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[4] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[4]),
        .Q(\rx_statistics_vector_i_reg_n_0_[4] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[5] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[5]),
        .Q(\rx_statistics_vector_i_reg_n_0_[5] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[6] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[6]),
        .Q(\rx_statistics_vector_i_reg_n_0_[6] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[7] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[7]),
        .Q(\rx_statistics_vector_i_reg_n_0_[7] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[8] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[8]),
        .Q(\rx_statistics_vector_i_reg_n_0_[8] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[9] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[9]),
        .Q(\rx_statistics_vector_i_reg_n_0_[9] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE rx_tvalid_d1_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_tvalid_reg_n_0),
        .Q(rx_tvalid_d1),
        .R(rx_reset));
  FDRE rx_tvalid_d2_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_tvalid_d1),
        .Q(rx_tvalid_d2),
        .R(rx_reset));
  FDRE rx_tvalid_d3_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_tvalid_d2),
        .Q(rx_tvalid_d3),
        .R(rx_reset));
  FDRE rx_tvalid_d4_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_tvalid_d3),
        .Q(rx_tvalid_d4),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h02)) 
    rx_tvalid_end_i_1
       (.I0(rx_axis_mac_tvalid_d3),
        .I1(rx_axis_mac_tvalid_d1),
        .I2(rx_axis_mac_tvalid),
        .O(rx_tvalid_end0));
  FDRE rx_tvalid_end_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_tvalid_end0),
        .Q(rx_tvalid_end),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'h57FF55FF03000000)) 
    rx_tvalid_i_1
       (.I0(rx_tvalid_end),
        .I1(rx_tvalid_i_2_n_0),
        .I2(rx_axis_mac_tvalid_d2),
        .I3(speed_is_10_100),
        .I4(rx_tvalid_i_3_n_0),
        .I5(rx_tvalid_reg_n_0),
        .O(rx_tvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rx_tvalid_i_2
       (.I0(rx_axis_mac_tvalid_d1),
        .I1(rx_axis_mac_tvalid_d3),
        .O(rx_tvalid_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    rx_tvalid_i_3
       (.I0(rx_axis_mac_tvalid),
        .I1(rx_axis_mac_tlast),
        .O(rx_tvalid_i_3_n_0));
  FDRE rx_tvalid_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_tvalid_i_1_n_0),
        .Q(rx_tvalid_reg_n_0),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "rx_mem_if" *) 
module bd_929b_eth_buf_0_rx_mem_if
   (DI,
    D,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    Q,
    AXI_STR_RXS_ACLK,
    ADDRBWRADDR,
    axi_str_rxs_dpmem_wr_data,
    WEBWE,
    rx_reset,
    RX_CLIENT_CLK_ENBL,
    rx_client_rxd_dpmem_wr_en,
    rx_client_rxs_dpmem_wr_en,
    \rx_data_vld_packed_word_reg[3] ,
    \rxd_mem_addr_cntr_reg[9] ,
    \multicast_addr_lower_d10_reg[31] ,
    \rxs_mem_addr_cntr_reg[8] );
  output [35:0]DI;
  output [35:0]D;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input [9:0]Q;
  input AXI_STR_RXS_ACLK;
  input [8:0]ADDRBWRADDR;
  input [8:0]axi_str_rxs_dpmem_wr_data;
  input [0:0]WEBWE;
  input rx_reset;
  input RX_CLIENT_CLK_ENBL;
  input rx_client_rxd_dpmem_wr_en;
  input rx_client_rxs_dpmem_wr_en;
  input [35:0]\rx_data_vld_packed_word_reg[3] ;
  input [9:0]\rxd_mem_addr_cntr_reg[9] ;
  input [31:0]\multicast_addr_lower_d10_reg[31] ;
  input [8:0]\rxs_mem_addr_cntr_reg[8] ;

  wire [8:0]ADDRBWRADDR;
  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXS_ACLK;
  wire [35:0]D;
  wire [35:0]DI;
  wire [9:0]Q;
  wire RX_CLIENT_CLK_ENBL;
  wire [0:0]WEBWE;
  wire [8:0]axi_str_rxs_dpmem_wr_data;
  wire [31:0]\multicast_addr_lower_d10_reg[31] ;
  wire rx_client_clk_enbl_d1;
  wire [9:0]rx_client_rxd_dpmem_addr_d1;
  wire [35:0]rx_client_rxd_dpmem_wr_data_d1;
  wire rx_client_rxd_dpmem_wr_en;
  wire rx_client_rxd_dpmem_wr_en_d1;
  wire [8:0]rx_client_rxs_dpmem_addr_d1;
  wire [31:0]rx_client_rxs_dpmem_wr_data_d1;
  wire rx_client_rxs_dpmem_wr_en;
  wire rx_client_rxs_dpmem_wr_en_d1;
  wire [35:0]\rx_data_vld_packed_word_reg[3] ;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [9:0]\rxd_mem_addr_cntr_reg[9] ;
  wire [8:0]\rxs_mem_addr_cntr_reg[8] ;

  bd_929b_eth_buf_0_blk_mem_gen_wrapper I_RXD_MEM
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .DI(DI),
        .Q(rx_client_rxd_dpmem_addr_d1),
        .WEA(rx_client_rxd_dpmem_wr_en_d1),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .\rx_client_rxd_dpmem_wr_data_d1_reg[35] (rx_client_rxd_dpmem_wr_data_d1),
        .rx_mac_aclk(rx_mac_aclk),
        .\rxd_mem_addr_cntr_reg[9] (Q));
  bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized0 I_RXS_MEM
       (.ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .D(D),
        .Q(rx_client_rxs_dpmem_addr_d1),
        .WEA(rx_client_rxs_dpmem_wr_en_d1),
        .WEBWE(WEBWE),
        .axi_str_rxs_dpmem_wr_data(axi_str_rxs_dpmem_wr_data),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .\rx_client_rxs_dpmem_wr_data_d1_reg[31] (rx_client_rxs_dpmem_wr_data_d1),
        .rx_mac_aclk(rx_mac_aclk));
  FDRE rx_client_clk_enbl_d1_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(RX_CLIENT_CLK_ENBL),
        .Q(rx_client_clk_enbl_d1),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_addr_cntr_reg[9] [0]),
        .Q(rx_client_rxd_dpmem_addr_d1[0]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[1] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_addr_cntr_reg[9] [1]),
        .Q(rx_client_rxd_dpmem_addr_d1[1]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[2] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_addr_cntr_reg[9] [2]),
        .Q(rx_client_rxd_dpmem_addr_d1[2]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[3] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_addr_cntr_reg[9] [3]),
        .Q(rx_client_rxd_dpmem_addr_d1[3]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[4] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_addr_cntr_reg[9] [4]),
        .Q(rx_client_rxd_dpmem_addr_d1[4]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[5] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_addr_cntr_reg[9] [5]),
        .Q(rx_client_rxd_dpmem_addr_d1[5]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[6] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_addr_cntr_reg[9] [6]),
        .Q(rx_client_rxd_dpmem_addr_d1[6]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[7] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_addr_cntr_reg[9] [7]),
        .Q(rx_client_rxd_dpmem_addr_d1[7]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[8] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_addr_cntr_reg[9] [8]),
        .Q(rx_client_rxd_dpmem_addr_d1[8]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[9] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_addr_cntr_reg[9] [9]),
        .Q(rx_client_rxd_dpmem_addr_d1[9]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [0]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[0]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[10] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [10]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[10]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[11] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [11]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[11]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[12] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [12]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[12]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[13] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [13]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[13]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[14] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [14]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[14]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[15] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [15]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[15]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[16] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [16]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[16]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[17] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [17]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[17]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[18] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [18]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[18]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[19] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [19]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[19]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[1] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [1]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[1]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[20] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [20]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[20]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[21] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [21]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[21]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[22] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [22]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[22]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[23] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [23]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[23]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[24] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [24]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[24]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[25] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [25]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[25]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[26] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [26]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[26]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[27] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [27]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[27]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[28] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [28]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[28]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[29] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [29]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[29]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[2] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [2]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[2]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[30] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [30]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[30]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[31] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [31]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[31]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[32] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [32]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[32]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[33] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [33]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[33]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[34] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [34]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[34]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[35] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [35]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[35]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[3] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [3]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[3]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[4] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [4]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[4]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[5] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [5]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[5]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[6] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [6]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[6]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[7] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [7]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[7]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[8] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [8]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[8]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[9] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word_reg[3] [9]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[9]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_en_d1_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_client_rxd_dpmem_wr_en),
        .Q(rx_client_rxd_dpmem_wr_en_d1),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_addr_cntr_reg[8] [0]),
        .Q(rx_client_rxs_dpmem_addr_d1[0]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[1] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_addr_cntr_reg[8] [1]),
        .Q(rx_client_rxs_dpmem_addr_d1[1]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[2] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_addr_cntr_reg[8] [2]),
        .Q(rx_client_rxs_dpmem_addr_d1[2]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[3] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_addr_cntr_reg[8] [3]),
        .Q(rx_client_rxs_dpmem_addr_d1[3]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[4] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_addr_cntr_reg[8] [4]),
        .Q(rx_client_rxs_dpmem_addr_d1[4]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[5] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_addr_cntr_reg[8] [5]),
        .Q(rx_client_rxs_dpmem_addr_d1[5]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[6] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_addr_cntr_reg[8] [6]),
        .Q(rx_client_rxs_dpmem_addr_d1[6]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[7] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_addr_cntr_reg[8] [7]),
        .Q(rx_client_rxs_dpmem_addr_d1[7]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[8] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_addr_cntr_reg[8] [8]),
        .Q(rx_client_rxs_dpmem_addr_d1[8]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [0]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[0]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[10] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [10]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[10]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[11] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [11]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[11]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[12] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [12]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[12]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[13] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [13]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[13]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[14] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [14]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[14]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[15] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [15]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[15]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[16] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [16]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[16]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[17] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [17]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[17]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[18] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [18]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[18]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[19] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [19]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[19]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[1] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [1]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[1]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[20] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [20]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[20]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[21] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [21]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[21]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[22] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [22]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[22]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[23] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [23]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[23]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[24] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [24]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[24]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[25] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [25]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[25]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[26] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [26]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[26]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[27] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [27]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[27]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[28] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [28]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[28]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[29] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [29]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[29]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[2] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [2]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[2]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[30] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [30]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[30]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[31] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [31]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[31]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[3] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [3]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[3]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[4] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [4]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[4]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[5] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [5]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[5]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[6] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [6]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[6]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[7] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [7]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[7]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[8] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [8]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[8]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[9] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\multicast_addr_lower_d10_reg[31] [9]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[9]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_en_d1_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_client_rxs_dpmem_wr_en),
        .Q(rx_client_rxs_dpmem_wr_en_d1),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block
   (data_out,
    sync_rst1_reg,
    EMAC_RESET_DONE_INT,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input EMAC_RESET_DONE_INT;
  input S_AXI_ACLK;

  wire EMAC_RESET_DONE_INT;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(EMAC_RESET_DONE_INT),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_0
   (data_out,
    sync_rst1_reg,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_1
   (data_out,
    sync_rst1_reg,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_10
   (data_out,
    sync_rst1_reg,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_11
   (data_out,
    sync_rst1_reg,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_12
   (data_out,
    sync_rst1_reg,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_13
   (data_out,
    sync_rst1_reg,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_14
   (data_out,
    sync_rst1_reg,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_15
   (data_out,
    sync_rst1_reg,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_18
   (data_out,
    sync_rst1_reg,
    EMAC_RX_DCM_LOCKED_INT,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input EMAC_RX_DCM_LOCKED_INT;
  input S_AXI_ACLK;

  wire EMAC_RX_DCM_LOCKED_INT;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(EMAC_RX_DCM_LOCKED_INT),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_2
   (data_out,
    sync_rst1_reg,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_23
   (data_out,
    sync_rst1_reg,
    data_in,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input data_in;
  input S_AXI_ACLK;

  wire S_AXI_ACLK;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_27
   (ClkBSignalOut_reg,
    data_out,
    ClkASignalToggleSyncReg,
    data_in,
    tx_mac_aclk);
  output ClkBSignalOut_reg;
  output data_out;
  input ClkASignalToggleSyncReg;
  input data_in;
  input tx_mac_aclk;

  wire ClkASignalToggleSyncReg;
  wire ClkBSignalOut_reg;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire tx_mac_aclk;

  LUT2 #(
    .INIT(4'h6)) 
    ClkBSignalOut_i_1__3
       (.I0(data_out),
        .I1(ClkASignalToggleSyncReg),
        .O(ClkBSignalOut_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_28
   (ClkBSignalOut_reg,
    data_out,
    ClkASignalToggleSyncReg,
    data_in,
    rx_mac_aclk);
  output ClkBSignalOut_reg;
  output data_out;
  input ClkASignalToggleSyncReg;
  input data_in;
  input rx_mac_aclk;

  wire ClkASignalToggleSyncReg;
  wire ClkBSignalOut_reg;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;

  LUT2 #(
    .INIT(4'h6)) 
    ClkBSignalOut_i_1__2
       (.I0(data_out),
        .I1(ClkASignalToggleSyncReg),
        .O(ClkBSignalOut_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_29
   (\ClkBAxiEthBaEClkCrsBusOut_reg[0] ,
    data_out,
    ClkASignalToggleSyncReg,
    RESET2TX_CLIENT,
    data_in,
    tx_mac_aclk);
  output \ClkBAxiEthBaEClkCrsBusOut_reg[0] ;
  output data_out;
  input ClkASignalToggleSyncReg;
  input RESET2TX_CLIENT;
  input data_in;
  input tx_mac_aclk;

  wire ClkASignalToggleSyncReg;
  wire \ClkBAxiEthBaEClkCrsBusOut_reg[0] ;
  wire RESET2TX_CLIENT;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire tx_mac_aclk;

  LUT2 #(
    .INIT(4'h6)) 
    ClkBSignalOut_i_1__6
       (.I0(data_out),
        .I1(ClkASignalToggleSyncReg),
        .O(\ClkBAxiEthBaEClkCrsBusOut_reg[0] ));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(RESET2TX_CLIENT));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(RESET2TX_CLIENT));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_3
   (data_out,
    sync_rst1_reg,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_30
   (ClkBSignalOut_reg,
    data_out,
    ClkASignalToggleSyncReg,
    sync_rst1_reg,
    data_in,
    S_AXI_ACLK);
  output ClkBSignalOut_reg;
  output data_out;
  input ClkASignalToggleSyncReg;
  input sync_rst1_reg;
  input data_in;
  input S_AXI_ACLK;

  wire ClkASignalToggleSyncReg;
  wire ClkBSignalOut_reg;
  wire S_AXI_ACLK;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  LUT2 #(
    .INIT(4'h6)) 
    ClkBSignalOut_i_1__5
       (.I0(data_out),
        .I1(ClkASignalToggleSyncReg),
        .O(ClkBSignalOut_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_31
   (ClkBSignalOut_reg,
    data_out,
    ClkASignalToggleSyncReg,
    sync_rst1_reg,
    data_in,
    S_AXI_ACLK);
  output ClkBSignalOut_reg;
  output data_out;
  input ClkASignalToggleSyncReg;
  input sync_rst1_reg;
  input data_in;
  input S_AXI_ACLK;

  wire ClkASignalToggleSyncReg;
  wire ClkBSignalOut_reg;
  wire S_AXI_ACLK;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  LUT2 #(
    .INIT(4'h6)) 
    ClkBSignalOut_i_1__4
       (.I0(data_out),
        .I1(ClkASignalToggleSyncReg),
        .O(ClkBSignalOut_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_32
   (ClkBSignalOut_reg,
    data_out,
    ClkASignalToggleSyncReg,
    sync_rst1_reg,
    data_in,
    S_AXI_ACLK);
  output ClkBSignalOut_reg;
  output data_out;
  input ClkASignalToggleSyncReg;
  input sync_rst1_reg;
  input data_in;
  input S_AXI_ACLK;

  wire ClkASignalToggleSyncReg;
  wire ClkBSignalOut_reg;
  wire S_AXI_ACLK;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  LUT2 #(
    .INIT(4'h6)) 
    ClkBSignalOut_i_1__1
       (.I0(data_out),
        .I1(ClkASignalToggleSyncReg),
        .O(ClkBSignalOut_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_33
   (ClkBSignalOut_reg,
    data_out,
    ClkASignalToggleSyncReg,
    sync_rst1_reg,
    data_in,
    S_AXI_ACLK);
  output ClkBSignalOut_reg;
  output data_out;
  input ClkASignalToggleSyncReg;
  input sync_rst1_reg;
  input data_in;
  input S_AXI_ACLK;

  wire ClkASignalToggleSyncReg;
  wire ClkBSignalOut_reg;
  wire S_AXI_ACLK;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  LUT2 #(
    .INIT(4'h6)) 
    ClkBSignalOut_i_1__0
       (.I0(data_out),
        .I1(ClkASignalToggleSyncReg),
        .O(ClkBSignalOut_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_34
   (ClkBSignalOut_reg,
    data_out,
    ClkASignalToggleSyncReg,
    sync_rst1_reg,
    data_in,
    S_AXI_ACLK);
  output ClkBSignalOut_reg;
  output data_out;
  input ClkASignalToggleSyncReg;
  input sync_rst1_reg;
  input data_in;
  input S_AXI_ACLK;

  wire ClkASignalToggleSyncReg;
  wire ClkBSignalOut_reg;
  wire S_AXI_ACLK;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  LUT2 #(
    .INIT(4'h6)) 
    ClkBSignalOut_i_1
       (.I0(data_out),
        .I1(ClkASignalToggleSyncReg),
        .O(ClkBSignalOut_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_35
   (data_out,
    rx_reset,
    \rxd_mem_last_read_out_ptr_gray_d1_reg[0] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[0] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[0] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_last_read_out_ptr_gray_d1_reg[0] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_36
   (data_out,
    rx_reset,
    \rxd_mem_last_read_out_ptr_gray_d1_reg[1] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[1] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[1] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_last_read_out_ptr_gray_d1_reg[1] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_37
   (data_out,
    rx_reset,
    \rxd_mem_last_read_out_ptr_gray_d1_reg[2] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[2] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[2] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_last_read_out_ptr_gray_d1_reg[2] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_38
   (data_out,
    rx_reset,
    \rxd_mem_last_read_out_ptr_gray_d1_reg[35] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[35] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[35] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_last_read_out_ptr_gray_d1_reg[35] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_39
   (D,
    data_out,
    data_sync7_i_0,
    data_sync7_i_1,
    data_sync7_i_2,
    data_sync7_i_3,
    data_sync7_i_4,
    rx_reset,
    \rxd_mem_last_read_out_ptr_gray_d1_reg[3] ,
    rx_mac_aclk);
  output [1:0]D;
  output data_out;
  input data_sync7_i_0;
  input data_sync7_i_1;
  input data_sync7_i_2;
  input data_sync7_i_3;
  input data_sync7_i_4;
  input rx_reset;
  input [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[3] ;
  input rx_mac_aclk;

  wire [1:0]D;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire data_sync7_i_0;
  wire data_sync7_i_1;
  wire data_sync7_i_2;
  wire data_sync7_i_3;
  wire data_sync7_i_4;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[3] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_last_read_out_ptr_gray_d1_reg[3] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \rxclclk_rxd_mem_last_read_out_ptr_d1[0]_i_1 
       (.I0(data_out),
        .I1(data_sync7_i_0),
        .I2(data_sync7_i_1),
        .I3(data_sync7_i_2),
        .I4(data_sync7_i_3),
        .I5(data_sync7_i_4),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rxclclk_rxd_mem_last_read_out_ptr_d1[1]_i_1 
       (.I0(data_out),
        .I1(data_sync7_i_0),
        .I2(data_sync7_i_1),
        .I3(data_sync7_i_2),
        .I4(data_sync7_i_3),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_4
   (data_out,
    sync_rst1_reg,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_40
   (data_out,
    rx_reset,
    \rxd_mem_last_read_out_ptr_gray_d1_reg[4] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[4] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[4] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_last_read_out_ptr_gray_d1_reg[4] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_41
   (data_out,
    rx_reset,
    \rxd_mem_last_read_out_ptr_gray_d1_reg[5] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[5] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[5] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_last_read_out_ptr_gray_d1_reg[5] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_42
   (data_out,
    rx_reset,
    \rxd_mem_last_read_out_ptr_gray_d1_reg[6] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[6] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[6] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_last_read_out_ptr_gray_d1_reg[6] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_43
   (data_out,
    rx_reset,
    \rxd_mem_last_read_out_ptr_gray_d1_reg[7] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[7] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[7] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_last_read_out_ptr_gray_d1_reg[7] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_44
   (data_out,
    rx_reset,
    \rxd_mem_last_read_out_ptr_gray_d1_reg[8] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[8] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[8] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_last_read_out_ptr_gray_d1_reg[8] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_45
   (data_out,
    rx_reset,
    \rxd_mem_last_read_out_ptr_gray_d1_reg[9] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[9] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[9] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxd_mem_last_read_out_ptr_gray_d1_reg[9] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_46
   (data_out,
    rx_reset,
    \rxs_mem_last_read_out_ptr_gray_d1_reg[0] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[0] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[0] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_gray_d1_reg[0] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_47
   (data_out,
    rx_reset,
    \rxs_mem_last_read_out_ptr_gray_d1_reg[1] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[1] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[1] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_gray_d1_reg[1] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_48
   (data_out,
    rx_reset,
    \rxs_mem_last_read_out_ptr_gray_d1_reg[2] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[2] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[2] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_gray_d1_reg[2] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_49
   (data_out,
    rx_reset,
    \rxs_mem_last_read_out_ptr_gray_d1_reg[35] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[35] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[35] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_gray_d1_reg[35] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_5
   (data_out,
    sync_rst1_reg,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_50
   (D,
    data_out,
    gray_to_bin__0,
    data_sync7_i_0,
    data_sync7_i_1,
    data_sync7_i_2,
    rx_reset,
    \rxs_mem_last_read_out_ptr_gray_d1_reg[3] ,
    rx_mac_aclk);
  output [1:0]D;
  output data_out;
  input [0:0]gray_to_bin__0;
  input data_sync7_i_0;
  input data_sync7_i_1;
  input data_sync7_i_2;
  input rx_reset;
  input [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[3] ;
  input rx_mac_aclk;

  wire [1:0]D;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire data_sync7_i_0;
  wire data_sync7_i_1;
  wire data_sync7_i_2;
  wire [0:0]gray_to_bin__0;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[3] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_gray_d1_reg[3] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[0]_i_1 
       (.I0(data_out),
        .I1(gray_to_bin__0),
        .I2(data_sync7_i_0),
        .I3(data_sync7_i_1),
        .I4(data_sync7_i_2),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[1]_i_1 
       (.I0(data_out),
        .I1(gray_to_bin__0),
        .I2(data_sync7_i_0),
        .I3(data_sync7_i_1),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_51
   (data_out,
    rx_reset,
    \rxs_mem_last_read_out_ptr_gray_d1_reg[4] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[4] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[4] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_gray_d1_reg[4] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_52
   (data_out,
    rx_reset,
    \rxs_mem_last_read_out_ptr_gray_d1_reg[5] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[5] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[5] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_gray_d1_reg[5] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_53
   (data_out,
    rx_reset,
    \rxs_mem_last_read_out_ptr_gray_d1_reg[6] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[6] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[6] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_gray_d1_reg[6] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_54
   (data_out,
    rx_reset,
    \rxs_mem_last_read_out_ptr_gray_d1_reg[7] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[7] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[7] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_gray_d1_reg[7] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_55
   (data_out,
    rx_reset,
    \rxs_mem_last_read_out_ptr_gray_d1_reg[8] ,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[8] ;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;
  wire [0:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[8] ;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_gray_d1_reg[8] ),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_6
   (data_out,
    sync_rst1_reg,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_7
   (data_out,
    sync_rst1_reg,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_8
   (data_out,
    sync_rst1_reg,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_929b_eth_buf_0_sync_block_9
   (data_out,
    sync_rst1_reg,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input sync_rst1_reg;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire sync_rst1_reg;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(sync_rst1_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset
   (reset2axi_str_txd,
    AXI_STR_TXD_ACLK,
    ClkBRst1_in,
    AXI_STR_TXD_ARESETN,
    sync_rst1_reg_0,
    sync_rst1_reg_1,
    sync_rst1_reg_2);
  output reset2axi_str_txd;
  input AXI_STR_TXD_ACLK;
  input ClkBRst1_in;
  input AXI_STR_TXD_ARESETN;
  input sync_rst1_reg_0;
  input sync_rst1_reg_1;
  input sync_rst1_reg_2;

  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire ClkBRst1_in;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire reset2axi_str_txd;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__10_n_0;
  wire sync_rst1_reg_0;
  wire sync_rst1_reg_1;
  wire sync_rst1_reg_2;

  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \FSM_sequential_txd_wr_cs[2]_i_1 
       (.I0(sync_rst1),
        .I1(sync_rst1_reg_0),
        .I2(sync_rst1_reg_1),
        .I3(sync_rst1_reg_2),
        .I4(AXI_STR_TXD_ARESETN),
        .O(reset2axi_str_txd));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst1_in),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst1_in),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst1_in),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst1_in),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst1_in),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__10_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__10
       (.I0(async_rst4),
        .I1(AXI_STR_TXD_ARESETN),
        .O(sync_rst1_i_1__10_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__10_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_73
   (out,
    AXI_STR_TXC_ACLK,
    ClkBRst2_in,
    AXI_STR_TXC_ARESETN);
  output out;
  input AXI_STR_TXC_ACLK;
  input ClkBRst2_in;
  input AXI_STR_TXC_ARESETN;

  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire ClkBRst2_in;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__14_n_0;

  assign out = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst2_in),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst2_in),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst2_in),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst2_in),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst2_in),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__14_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__14
       (.I0(async_rst4),
        .I1(AXI_STR_TXC_ARESETN),
        .O(sync_rst1_i_1__14_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__14_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_74
   (out,
    AXI_STR_TXD_ACLK,
    ClkBRst,
    AXI_STR_TXD_ARESETN);
  output out;
  input AXI_STR_TXD_ACLK;
  input ClkBRst;
  input AXI_STR_TXD_ARESETN;

  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire ClkBRst;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__11_n_0;

  assign out = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__11_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__11
       (.I0(async_rst4),
        .I1(AXI_STR_TXD_ARESETN),
        .O(sync_rst1_i_1__11_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__11_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_75
   (\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ,
    async_rst4_reg_0,
    AXI_STR_RXS_ACLK,
    AXI_STR_RXS_ARESETN,
    AXI_STR_TXD_ARESETN);
  output \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ;
  output async_rst4_reg_0;
  input AXI_STR_RXS_ACLK;
  input AXI_STR_RXS_ARESETN;
  input AXI_STR_TXD_ARESETN;

  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire AXI_STR_TXD_ARESETN;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire async_rst4_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__22_n_0;

  assign \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]  = sync_rst1;
  LUT1 #(
    .INIT(2'h1)) 
    async_rst0_i_1__0
       (.I0(AXI_STR_TXD_ARESETN),
        .O(async_rst4_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(async_rst4_reg_0),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(async_rst4_reg_0),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(async_rst4_reg_0),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(async_rst4_reg_0),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(async_rst4_reg_0),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__22_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__22
       (.I0(async_rst4),
        .I1(AXI_STR_RXS_ARESETN),
        .O(sync_rst1_i_1__22_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__22_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_76
   (out,
    AXI_STR_TXD_ACLK,
    ClkBRst0_in,
    AXI_STR_TXD_ARESETN);
  output out;
  input AXI_STR_TXD_ACLK;
  input ClkBRst0_in;
  input AXI_STR_TXD_ARESETN;

  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire ClkBRst0_in;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__8_n_0;

  assign out = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst0_in),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst0_in),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst0_in),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst0_in),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst0_in),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__8_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__8
       (.I0(async_rst4),
        .I1(AXI_STR_TXD_ARESETN),
        .O(sync_rst1_i_1__8_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__8_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_77
   (\FSM_sequential_rxd_axistream_current_state_reg[0] ,
    RD_EN,
    SR,
    AXI_STR_RXD_ACLK,
    ClkBRst2_in,
    AXI_STR_RXD_READY,
    AXI_STR_RXD_ARESETN,
    sync_rst1_reg_0,
    sync_rst1_reg_1,
    sync_rst1_reg_2,
    sync_rst1_reg_3);
  output \FSM_sequential_rxd_axistream_current_state_reg[0] ;
  output RD_EN;
  output [0:0]SR;
  input AXI_STR_RXD_ACLK;
  input ClkBRst2_in;
  input AXI_STR_RXD_READY;
  input AXI_STR_RXD_ARESETN;
  input sync_rst1_reg_0;
  input sync_rst1_reg_1;
  input sync_rst1_reg_2;
  input [0:0]sync_rst1_reg_3;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire AXI_STR_RXD_READY;
  wire ClkBRst2_in;
  wire RD_EN;
  wire [0:0]SR;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__18_n_0;
  wire sync_rst1_reg_0;
  wire sync_rst1_reg_1;
  wire sync_rst1_reg_2;
  wire [0:0]sync_rst1_reg_3;

  assign \FSM_sequential_rxd_axistream_current_state_reg[0]  = sync_rst1;
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \FSM_sequential_rxd_axistream_current_state[3]_i_1 
       (.I0(AXI_STR_RXD_ARESETN),
        .I1(sync_rst1),
        .I2(sync_rst1_reg_0),
        .I3(sync_rst1_reg_1),
        .I4(sync_rst1_reg_2),
        .I5(sync_rst1_reg_3),
        .O(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst2_in),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst2_in),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst2_in),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst2_in),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst2_in),
        .Q(async_rst4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \count[3]_i_2 
       (.I0(AXI_STR_RXD_READY),
        .I1(AXI_STR_RXD_ARESETN),
        .I2(sync_rst1),
        .I3(sync_rst1_reg_0),
        .I4(sync_rst1_reg_1),
        .I5(sync_rst1_reg_2),
        .O(RD_EN));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__18_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__18
       (.I0(async_rst4),
        .I1(AXI_STR_RXD_ARESETN),
        .O(sync_rst1_i_1__18_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__18_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_78
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    AXI_STR_TXC_ACLK,
    ClkBRst,
    sync_rst1_reg_0,
    out,
    sync_rst1_reg_1,
    AXI_STR_TXC_ARESETN);
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input AXI_STR_TXC_ACLK;
  input ClkBRst;
  input sync_rst1_reg_0;
  input out;
  input sync_rst1_reg_1;
  input AXI_STR_TXC_ARESETN;

  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire ClkBRst;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire out;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__15_n_0;
  wire sync_rst1_reg_0;
  wire sync_rst1_reg_1;

  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \FSM_sequential_txc_wr_cs[3]_i_1 
       (.I0(sync_rst1),
        .I1(sync_rst1_reg_0),
        .I2(out),
        .I3(sync_rst1_reg_1),
        .I4(AXI_STR_TXC_ARESETN),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__15_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__15
       (.I0(async_rst4),
        .I1(AXI_STR_TXC_ARESETN),
        .O(sync_rst1_i_1__15_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__15_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_79
   (async_rst4_reg_0,
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ,
    AXI_STR_RXS_ACLK,
    AXI_STR_RXS_ARESETN,
    AXI_STR_TXC_ARESETN,
    sync_rst1_reg_0,
    sync_rst1_reg_1,
    sync_rst1_reg_2);
  output async_rst4_reg_0;
  output [0:0]\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ;
  input AXI_STR_RXS_ACLK;
  input AXI_STR_RXS_ARESETN;
  input AXI_STR_TXC_ARESETN;
  input sync_rst1_reg_0;
  input sync_rst1_reg_1;
  input sync_rst1_reg_2;

  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire AXI_STR_TXC_ARESETN;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire async_rst4_reg_0;
  wire [0:0]\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__20_n_0;
  wire sync_rst1_reg_0;
  wire sync_rst1_reg_1;
  wire sync_rst1_reg_2;

  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \FSM_sequential_rxs_axistream_current_state[4]_i_1 
       (.I0(sync_rst1),
        .I1(sync_rst1_reg_0),
        .I2(AXI_STR_RXS_ARESETN),
        .I3(sync_rst1_reg_1),
        .I4(sync_rst1_reg_2),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ));
  LUT1 #(
    .INIT(2'h1)) 
    async_rst0_i_1__1
       (.I0(AXI_STR_TXC_ARESETN),
        .O(async_rst4_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(async_rst4_reg_0),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(async_rst4_reg_0),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(async_rst4_reg_0),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(async_rst4_reg_0),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(async_rst4_reg_0),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__20_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__20
       (.I0(async_rst4),
        .I1(AXI_STR_RXS_ARESETN),
        .O(sync_rst1_i_1__20_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__20_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_80
   (out,
    AXI_STR_TXC_ACLK,
    ClkBRst0_in,
    AXI_STR_TXC_ARESETN);
  output out;
  input AXI_STR_TXC_ACLK;
  input ClkBRst0_in;
  input AXI_STR_TXC_ARESETN;

  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire ClkBRst0_in;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__12_n_0;

  assign out = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst0_in),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst0_in),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst0_in),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst0_in),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst0_in),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__12_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__12
       (.I0(async_rst4),
        .I1(AXI_STR_TXC_ARESETN),
        .O(sync_rst1_i_1__12_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__12_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_81
   (\gpr1.dout_i_reg[35] ,
    ram_rd_en_temp__0,
    reset2axi_str_rxd,
    AXI_STR_RXD_ACLK,
    ClkBRst1_in,
    AXI_STR_RXD_READY,
    \gpregsm1.user_valid_reg ,
    AXI_STR_RXD_ARESETN,
    sync_rst1_reg_0,
    sync_rst1_reg_1,
    sync_rst1_reg_2);
  output \gpr1.dout_i_reg[35] ;
  output ram_rd_en_temp__0;
  output reset2axi_str_rxd;
  input AXI_STR_RXD_ACLK;
  input ClkBRst1_in;
  input AXI_STR_RXD_READY;
  input \gpregsm1.user_valid_reg ;
  input AXI_STR_RXD_ARESETN;
  input sync_rst1_reg_0;
  input sync_rst1_reg_1;
  input sync_rst1_reg_2;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire AXI_STR_RXD_READY;
  wire ClkBRst1_in;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire \gpregsm1.user_valid_reg ;
  wire ram_rd_en_temp__0;
  wire reset2axi_str_rxd;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__16_n_0;
  wire sync_rst1_reg_0;
  wire sync_rst1_reg_1;
  wire sync_rst1_reg_2;

  assign \gpr1.dout_i_reg[35]  = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst1_in),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst1_in),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst1_in),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst1_in),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst1_in),
        .Q(async_rst4));
  LUT3 #(
    .INIT(8'hE0)) 
    \count[4]_i_2 
       (.I0(reset2axi_str_rxd),
        .I1(AXI_STR_RXD_READY),
        .I2(\gpregsm1.user_valid_reg ),
        .O(ram_rd_en_temp__0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \goreg_dm.dout_i[35]_i_1 
       (.I0(sync_rst1),
        .I1(sync_rst1_reg_0),
        .I2(sync_rst1_reg_1),
        .I3(sync_rst1_reg_2),
        .I4(AXI_STR_RXD_ARESETN),
        .O(reset2axi_str_rxd));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__16_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__16
       (.I0(async_rst4),
        .I1(AXI_STR_RXD_ARESETN),
        .O(sync_rst1_i_1__16_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__16_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_82
   (out,
    async_rst4_reg_0,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXD_ARESETN,
    AXI_STR_RXS_ARESETN);
  output out;
  output async_rst4_reg_0;
  input AXI_STR_RXD_ACLK;
  input AXI_STR_RXD_ARESETN;
  input AXI_STR_RXS_ARESETN;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire AXI_STR_RXS_ARESETN;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire async_rst4_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__19_n_0;

  assign out = sync_rst1;
  LUT1 #(
    .INIT(2'h1)) 
    async_rst0_i_1__3
       (.I0(AXI_STR_RXS_ARESETN),
        .O(async_rst4_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(async_rst4_reg_0),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(async_rst4_reg_0),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(async_rst4_reg_0),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(async_rst4_reg_0),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(async_rst4_reg_0),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__19_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__19
       (.I0(async_rst4),
        .I1(AXI_STR_RXD_ARESETN),
        .O(sync_rst1_i_1__19_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__19_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_83
   (\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ,
    async_rst4_reg_0,
    AXI_STR_RXS_ACLK,
    AXI_STR_RXS_ARESETN,
    AXI_STR_RXD_ARESETN);
  output \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ;
  output async_rst4_reg_0;
  input AXI_STR_RXS_ACLK;
  input AXI_STR_RXS_ARESETN;
  input AXI_STR_RXD_ARESETN;

  wire AXI_STR_RXD_ARESETN;
  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire async_rst4_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__23_n_0;

  assign \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]  = sync_rst1;
  LUT1 #(
    .INIT(2'h1)) 
    async_rst0_i_1__2
       (.I0(AXI_STR_RXD_ARESETN),
        .O(async_rst4_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(async_rst4_reg_0),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(async_rst4_reg_0),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(async_rst4_reg_0),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(async_rst4_reg_0),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(async_rst4_reg_0),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__23_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__23
       (.I0(async_rst4),
        .I1(AXI_STR_RXS_ARESETN),
        .O(sync_rst1_i_1__23_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__23_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_84
   (out,
    S_AXI_ACLK,
    ClkBRst2_in,
    S_AXI_ARESETN);
  output out;
  input S_AXI_ACLK;
  input ClkBRst2_in;
  input S_AXI_ARESETN;

  wire ClkBRst2_in;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__4_n_0;

  assign out = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst2_in),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst2_in),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst2_in),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst2_in),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst2_in),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__4
       (.I0(async_rst4),
        .I1(S_AXI_ARESETN),
        .O(sync_rst1_i_1__4_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__4_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_85
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    AXI_STR_TXD_ACLK,
    ClkARst,
    AXI_STR_TXD_ARESETN);
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input AXI_STR_TXD_ACLK;
  input ClkARst;
  input AXI_STR_TXD_ARESETN;

  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire ClkARst;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__9_n_0;

  assign \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram  = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkARst),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkARst),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkARst),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkARst),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkARst),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__9_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__9
       (.I0(async_rst4),
        .I1(AXI_STR_TXD_ARESETN),
        .O(sync_rst1_i_1__9_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__9_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_86
   (out,
    RESET2PCSPMA,
    S_AXI_ACLK,
    ClkBRst1_in,
    S_AXI_ARESETN,
    sync_rst1_reg_0,
    sync_rst1_reg_1,
    sync_rst1_reg_2);
  output out;
  output RESET2PCSPMA;
  input S_AXI_ACLK;
  input ClkBRst1_in;
  input S_AXI_ARESETN;
  input sync_rst1_reg_0;
  input sync_rst1_reg_1;
  input sync_rst1_reg_2;

  wire ClkBRst1_in;
  wire RESET2PCSPMA;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__6_n_0;
  wire sync_rst1_reg_0;
  wire sync_rst1_reg_1;
  wire sync_rst1_reg_2;

  assign out = sync_rst1;
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    RESET2PCSPMA_INST_0
       (.I0(sync_rst1),
        .I1(sync_rst1_reg_0),
        .I2(S_AXI_ARESETN),
        .I3(sync_rst1_reg_1),
        .I4(sync_rst1_reg_2),
        .O(RESET2PCSPMA));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst1_in),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst1_in),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst1_in),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst1_in),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst1_in),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__6
       (.I0(async_rst4),
        .I1(S_AXI_ARESETN),
        .O(sync_rst1_i_1__6_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__6_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_87
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    AXI_STR_TXC_ACLK,
    ClkARst,
    AXI_STR_TXC_ARESETN);
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input AXI_STR_TXC_ACLK;
  input ClkARst;
  input AXI_STR_TXC_ARESETN;

  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire ClkARst;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__13_n_0;

  assign \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram  = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkARst),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkARst),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkARst),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkARst),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkARst),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__13_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__13
       (.I0(async_rst4),
        .I1(AXI_STR_TXC_ARESETN),
        .O(sync_rst1_i_1__13_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__13_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_88
   (S_AXI_ACLK,
    sync_rst1_reg_0);
  input S_AXI_ACLK;
  input sync_rst1_reg_0;

  wire S_AXI_ACLK;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__0_n_0;
  wire sync_rst1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(async_rst0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .Q(async_rst1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .Q(async_rst2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .Q(async_rst3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .Q(async_rst4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sync_rst1_i_1__0
       (.I0(async_rst4),
        .I1(sync_rst1_reg_0),
        .O(sync_rst1_i_1__0_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__0_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_89
   (RESET2TX_CLIENT,
    E,
    tx_mac_aclk,
    sync_rst1_reg_0,
    sample_tx_mac_config);
  output RESET2TX_CLIENT;
  output [0:0]E;
  input tx_mac_aclk;
  input sync_rst1_reg_0;
  input sample_tx_mac_config;

  wire [0:0]E;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire sample_tx_mac_config;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_reg_0;
  wire tx_mac_aclk;

  assign RESET2TX_CLIENT = sync_rst1;
  LUT2 #(
    .INIT(4'hE)) 
    \ClkBAxiEthBClkCrsBusOut[7]_i_1 
       (.I0(sync_rst1),
        .I1(sample_tx_mac_config),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sync_rst1_reg_0),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(sync_rst1_reg_0),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(sync_rst1_reg_0),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(sync_rst1_reg_0),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(sync_rst1_reg_0),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(async_rst4));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_90
   (out,
    S_AXI_ACLK,
    ClkBRst,
    S_AXI_ARESETN);
  output out;
  input S_AXI_ACLK;
  input ClkBRst;
  input S_AXI_ARESETN;

  wire ClkBRst;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__7_n_0;

  assign out = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__7_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__7
       (.I0(async_rst4),
        .I1(S_AXI_ARESETN),
        .O(sync_rst1_i_1__7_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__7_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_91
   (\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ,
    async_rst4_reg_0,
    AXI_STR_RXS_ACLK,
    AXI_STR_RXS_ARESETN,
    S_AXI_ARESETN);
  output \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] ;
  output async_rst4_reg_0;
  input AXI_STR_RXS_ACLK;
  input AXI_STR_RXS_ARESETN;
  input S_AXI_ARESETN;

  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire S_AXI_ARESETN;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire async_rst4_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__21_n_0;

  assign \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8]  = sync_rst1;
  LUT1 #(
    .INIT(2'h1)) 
    async_rst0_i_1
       (.I0(S_AXI_ARESETN),
        .O(async_rst4_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(async_rst4_reg_0),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(async_rst4_reg_0),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(async_rst4_reg_0),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(async_rst4_reg_0),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(async_rst4_reg_0),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__21_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__21
       (.I0(async_rst4),
        .I1(AXI_STR_RXS_ARESETN),
        .O(sync_rst1_i_1__21_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__21_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_92
   (out,
    RESET2TEMACn,
    S_AXI_ACLK,
    ClkBRst0_in,
    sync_rst1_reg_0,
    S_AXI_ARESETN,
    sync_rst1_reg_1,
    sync_rst1_reg_2);
  output out;
  output RESET2TEMACn;
  input S_AXI_ACLK;
  input ClkBRst0_in;
  input sync_rst1_reg_0;
  input S_AXI_ARESETN;
  input sync_rst1_reg_1;
  input sync_rst1_reg_2;

  wire ClkBRst0_in;
  wire RESET2TEMACn;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__3_n_0;
  wire sync_rst1_reg_0;
  wire sync_rst1_reg_1;
  wire sync_rst1_reg_2;

  assign out = sync_rst1;
  LUT5 #(
    .INIT(32'h00000010)) 
    RESET2TEMACn_INST_0
       (.I0(sync_rst1),
        .I1(sync_rst1_reg_0),
        .I2(S_AXI_ARESETN),
        .I3(sync_rst1_reg_1),
        .I4(sync_rst1_reg_2),
        .O(RESET2TEMACn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst0_in),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst0_in),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst0_in),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst0_in),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst0_in),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__3
       (.I0(async_rst4),
        .I1(S_AXI_ARESETN),
        .O(sync_rst1_i_1__3_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__3_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_93
   (\FSM_sequential_rxd_axistream_current_state_reg[0] ,
    AXI_STR_RXD_ACLK,
    ClkARst,
    AXI_STR_RXD_ARESETN);
  output \FSM_sequential_rxd_axistream_current_state_reg[0] ;
  input AXI_STR_RXD_ACLK;
  input ClkARst;
  input AXI_STR_RXD_ARESETN;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire ClkARst;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__17_n_0;

  assign \FSM_sequential_rxd_axistream_current_state_reg[0]  = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkARst),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkARst),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkARst),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkARst),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkARst),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__17_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__17
       (.I0(async_rst4),
        .I1(AXI_STR_RXD_ARESETN),
        .O(sync_rst1_i_1__17_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__17_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_94
   (S_AXI_ACLK,
    sync_rst1_reg_0);
  input S_AXI_ACLK;
  input sync_rst1_reg_0;

  wire S_AXI_ACLK;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1_n_0;
  wire sync_rst1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(async_rst0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .Q(async_rst1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .Q(async_rst2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .Q(async_rst3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .Q(async_rst4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sync_rst1_i_1
       (.I0(async_rst4),
        .I1(sync_rst1_reg_0),
        .O(sync_rst1_i_1_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_95
   (RESET2RX_CLIENT,
    \ClkBAxiEthBClkCrsBusOut_reg[15] ,
    rx_mac_aclk,
    sync_rst1_reg_0,
    sample_rx_mac_config);
  output RESET2RX_CLIENT;
  output [0:0]\ClkBAxiEthBClkCrsBusOut_reg[15] ;
  input rx_mac_aclk;
  input sync_rst1_reg_0;
  input sample_rx_mac_config;

  wire [0:0]\ClkBAxiEthBClkCrsBusOut_reg[15] ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire rx_mac_aclk;
  wire sample_rx_mac_config;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_reg_0;

  assign RESET2RX_CLIENT = sync_rst1;
  LUT2 #(
    .INIT(4'hE)) 
    \ClkBAxiEthBClkCrsBusOut[31]_i_1 
       (.I0(sync_rst1),
        .I1(sample_rx_mac_config),
        .O(\ClkBAxiEthBClkCrsBusOut_reg[15] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sync_rst1_reg_0),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(sync_rst1_reg_0),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(sync_rst1_reg_0),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(sync_rst1_reg_0),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(sync_rst1_reg_0),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(async_rst4));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_96
   (S_AXI_ACLK,
    S_AXI_ARESETN);
  input S_AXI_ACLK;
  input S_AXI_ARESETN;

  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__5_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(async_rst0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .Q(async_rst1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .Q(async_rst2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .Q(async_rst3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .Q(async_rst4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__5
       (.I0(async_rst4),
        .I1(S_AXI_ARESETN),
        .O(sync_rst1_i_1__5_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__5_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_97
   (out,
    \GEN_NonUScale.PHY_RESET_CMPLTE_reg ,
    \GEN_NonUScale.PHY_RESET_N_reg ,
    GTX_CLK,
    ClkARst,
    phyResetCntEnable,
    \GEN_NonUScale.phy_reset_count_reg[8] ,
    \GEN_NonUScale.phy_reset_count_reg ,
    data_in,
    PHY_RST_N);
  output out;
  output \GEN_NonUScale.PHY_RESET_CMPLTE_reg ;
  output \GEN_NonUScale.PHY_RESET_N_reg ;
  input GTX_CLK;
  input ClkARst;
  input phyResetCntEnable;
  input \GEN_NonUScale.phy_reset_count_reg[8] ;
  input [1:0]\GEN_NonUScale.phy_reset_count_reg ;
  input data_in;
  input PHY_RST_N;

  wire ClkARst;
  wire \GEN_NonUScale.PHY_RESET_CMPLTE_reg ;
  wire \GEN_NonUScale.PHY_RESET_N_reg ;
  wire [1:0]\GEN_NonUScale.phy_reset_count_reg ;
  wire \GEN_NonUScale.phy_reset_count_reg[8] ;
  wire GTX_CLK;
  wire PHY_RST_N;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire data_in;
  wire phyResetCntEnable;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;

  assign out = sync_rst1;
  LUT6 #(
    .INIT(64'h0000000075552000)) 
    \GEN_NonUScale.PHY_RESET_CMPLTE_i_1 
       (.I0(phyResetCntEnable),
        .I1(\GEN_NonUScale.phy_reset_count_reg[8] ),
        .I2(\GEN_NonUScale.phy_reset_count_reg [0]),
        .I3(\GEN_NonUScale.phy_reset_count_reg [1]),
        .I4(data_in),
        .I5(sync_rst1),
        .O(\GEN_NonUScale.PHY_RESET_CMPLTE_reg ));
  LUT6 #(
    .INIT(64'h00000000CAFA0A0A)) 
    \GEN_NonUScale.PHY_RESET_N_i_1 
       (.I0(PHY_RST_N),
        .I1(\GEN_NonUScale.phy_reset_count_reg [0]),
        .I2(phyResetCntEnable),
        .I3(\GEN_NonUScale.phy_reset_count_reg[8] ),
        .I4(\GEN_NonUScale.phy_reset_count_reg [1]),
        .I5(sync_rst1),
        .O(\GEN_NonUScale.PHY_RESET_N_reg ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkARst),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkARst),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkARst),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkARst),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkARst),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(async_rst4));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_98
   (AXI_STR_TXC_ACLK,
    RESET2TX_CLIENT,
    ClkARst);
  input AXI_STR_TXC_ACLK;
  input RESET2TX_CLIENT;
  input ClkARst;

  wire AXI_STR_TXC_ACLK;
  wire ClkARst;
  wire RESET2TX_CLIENT;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__2_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(RESET2TX_CLIENT),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(RESET2TX_CLIENT),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(RESET2TX_CLIENT),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(RESET2TX_CLIENT),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(RESET2TX_CLIENT),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sync_rst1_i_1__2
       (.I0(async_rst4),
        .I1(ClkARst),
        .O(sync_rst1_i_1__2_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__2_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_929b_eth_buf_0_sync_reset_99
   (tx_init_in_prog_cross,
    tx_mac_aclk,
    ClkARst,
    RESET2TX_CLIENT);
  output tx_init_in_prog_cross;
  input tx_mac_aclk;
  input ClkARst;
  input RESET2TX_CLIENT;

  wire ClkARst;
  wire RESET2TX_CLIENT;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__1_n_0;
  wire tx_mac_aclk;

  assign tx_init_in_prog_cross = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkARst),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkARst),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkARst),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkARst),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkARst),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sync_rst1_i_1__1
       (.I0(async_rst4),
        .I1(RESET2TX_CLIENT),
        .O(sync_rst1_i_1__1_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__1_n_0));
endmodule

(* ORIG_REF_NAME = "tx_axistream_if" *) 
module bd_929b_eth_buf_0_tx_axistream_if
   (Axi_Str_TxC_2_Mem_We,
    AXI_STR_TXD_TREADY,
    AXI_STR_TXC_TREADY,
    Axi_Str_TxD_2_Mem_En,
    Axi_Str_TxC_2_Mem_En,
    ClkARst,
    Axi_Str_TxD_2_Mem_We,
    Q,
    \txd_rd_pntr_reg[8] ,
    \txc_rd_addr2_pntr_reg[8] ,
    Axi_Str_TxD_2_Mem_Din,
    Axi_Str_TxC_2_Mem_Din,
    Axi_Str_TxC_2_Mem_Addr,
    AXI_STR_TXC_ACLK,
    reset2axi_str_txd,
    AXI_STR_TXD_TVALID,
    AXI_STR_TXD_ACLK,
    AXI_STR_TXD_TLAST,
    sync_rst1_reg,
    AXI_STR_TXC_TVALID,
    AXI_STR_TXC_TLAST,
    S,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    Axi_Str_TxC_2_Mem_Dout,
    AXI_STR_TXD_TKEEP,
    AXI_STR_TXD_TDATA);
  output Axi_Str_TxC_2_Mem_We;
  output AXI_STR_TXD_TREADY;
  output AXI_STR_TXC_TREADY;
  output Axi_Str_TxD_2_Mem_En;
  output Axi_Str_TxC_2_Mem_En;
  output ClkARst;
  output [0:0]Axi_Str_TxD_2_Mem_We;
  output [9:0]Q;
  output [8:0]\txd_rd_pntr_reg[8] ;
  output [8:0]\txc_rd_addr2_pntr_reg[8] ;
  output [35:0]Axi_Str_TxD_2_Mem_Din;
  output [11:0]Axi_Str_TxC_2_Mem_Din;
  output [9:0]Axi_Str_TxC_2_Mem_Addr;
  input AXI_STR_TXC_ACLK;
  input reset2axi_str_txd;
  input AXI_STR_TXD_TVALID;
  input AXI_STR_TXD_ACLK;
  input AXI_STR_TXD_TLAST;
  input sync_rst1_reg;
  input AXI_STR_TXC_TVALID;
  input AXI_STR_TXC_TLAST;
  input [2:0]S;
  input [2:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input [9:0]Axi_Str_TxC_2_Mem_Dout;
  input [3:0]AXI_STR_TXD_TKEEP;
  input [31:0]AXI_STR_TXD_TDATA;

  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_TLAST;
  wire AXI_STR_TXC_TREADY;
  wire AXI_STR_TXC_TVALID;
  wire AXI_STR_TXD_ACLK;
  wire [31:0]AXI_STR_TXD_TDATA;
  wire [3:0]AXI_STR_TXD_TKEEP;
  wire AXI_STR_TXD_TLAST;
  wire AXI_STR_TXD_TREADY;
  wire AXI_STR_TXD_TVALID;
  wire [9:0]Axi_Str_TxC_2_Mem_Addr;
  wire [11:0]Axi_Str_TxC_2_Mem_Din;
  wire [9:0]Axi_Str_TxC_2_Mem_Dout;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire [0:0]Axi_Str_TxD_2_Mem_We;
  wire ClkARst;
  wire [2:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [9:0]Q;
  wire [2:0]S;
  wire reset2axi_str_txd;
  wire sync_rst1_reg;
  wire [8:0]\txc_rd_addr2_pntr_reg[8] ;
  wire [8:0]\txd_rd_pntr_reg[8] ;

  bd_929b_eth_buf_0_tx_basic_if \GEN_BASIC.TX_BASIC_INTERFACE 
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_TLAST(AXI_STR_TXC_TLAST),
        .AXI_STR_TXC_TREADY(AXI_STR_TXC_TREADY),
        .AXI_STR_TXC_TVALID(AXI_STR_TXC_TVALID),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_TDATA(AXI_STR_TXD_TDATA),
        .AXI_STR_TXD_TKEEP(AXI_STR_TXD_TKEEP),
        .AXI_STR_TXD_TLAST(AXI_STR_TXD_TLAST),
        .AXI_STR_TXD_TREADY(AXI_STR_TXD_TREADY),
        .AXI_STR_TXD_TVALID(AXI_STR_TXD_TVALID),
        .Axi_Str_TxC_2_Mem_Addr(Axi_Str_TxC_2_Mem_Addr),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_Dout(Axi_Str_TxC_2_Mem_Dout),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .Axi_Str_TxD_2_Mem_We(Axi_Str_TxD_2_Mem_We),
        .ClkARst(ClkARst),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .Q(Q),
        .S(S),
        .reset2axi_str_txd(reset2axi_str_txd),
        .sync_rst1_reg(sync_rst1_reg),
        .\txc_rd_addr2_pntr_reg[8]_0 (\txc_rd_addr2_pntr_reg[8] ),
        .txc_we_dly1_reg_0(Axi_Str_TxC_2_Mem_We),
        .\txd_rd_pntr_reg[8]_0 (\txd_rd_pntr_reg[8] ));
endmodule

(* ORIG_REF_NAME = "tx_basic_if" *) 
module bd_929b_eth_buf_0_tx_basic_if
   (txc_we_dly1_reg_0,
    AXI_STR_TXD_TREADY,
    AXI_STR_TXC_TREADY,
    Axi_Str_TxD_2_Mem_En,
    Axi_Str_TxC_2_Mem_En,
    ClkARst,
    Axi_Str_TxD_2_Mem_We,
    Q,
    \txd_rd_pntr_reg[8]_0 ,
    \txc_rd_addr2_pntr_reg[8]_0 ,
    Axi_Str_TxD_2_Mem_Din,
    Axi_Str_TxC_2_Mem_Din,
    Axi_Str_TxC_2_Mem_Addr,
    AXI_STR_TXC_ACLK,
    reset2axi_str_txd,
    AXI_STR_TXD_TVALID,
    AXI_STR_TXD_ACLK,
    AXI_STR_TXD_TLAST,
    sync_rst1_reg,
    AXI_STR_TXC_TVALID,
    AXI_STR_TXC_TLAST,
    S,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    Axi_Str_TxC_2_Mem_Dout,
    AXI_STR_TXD_TKEEP,
    AXI_STR_TXD_TDATA);
  output txc_we_dly1_reg_0;
  output AXI_STR_TXD_TREADY;
  output AXI_STR_TXC_TREADY;
  output Axi_Str_TxD_2_Mem_En;
  output Axi_Str_TxC_2_Mem_En;
  output ClkARst;
  output [0:0]Axi_Str_TxD_2_Mem_We;
  output [9:0]Q;
  output [8:0]\txd_rd_pntr_reg[8]_0 ;
  output [8:0]\txc_rd_addr2_pntr_reg[8]_0 ;
  output [35:0]Axi_Str_TxD_2_Mem_Din;
  output [11:0]Axi_Str_TxC_2_Mem_Din;
  output [9:0]Axi_Str_TxC_2_Mem_Addr;
  input AXI_STR_TXC_ACLK;
  input reset2axi_str_txd;
  input AXI_STR_TXD_TVALID;
  input AXI_STR_TXD_ACLK;
  input AXI_STR_TXD_TLAST;
  input sync_rst1_reg;
  input AXI_STR_TXC_TVALID;
  input AXI_STR_TXC_TLAST;
  input [2:0]S;
  input [2:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input [9:0]Axi_Str_TxC_2_Mem_Dout;
  input [3:0]AXI_STR_TXD_TKEEP;
  input [31:0]AXI_STR_TXD_TDATA;

  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_TLAST;
  wire AXI_STR_TXC_TREADY;
  wire AXI_STR_TXC_TVALID;
  wire AXI_STR_TXD_ACLK;
  wire [31:0]AXI_STR_TXD_TDATA;
  wire [3:0]AXI_STR_TXD_TKEEP;
  wire AXI_STR_TXD_TLAST;
  wire AXI_STR_TXD_TREADY;
  wire AXI_STR_TXD_TVALID;
  wire [9:0]Axi_Str_TxC_2_Mem_Addr;
  wire [1:0]Axi_Str_TxC_2_Mem_Addr_int;
  wire Axi_Str_TxC_2_Mem_Addr_int1__0;
  wire \Axi_Str_TxC_2_Mem_Addr_int[0]_i_2_n_0 ;
  wire \Axi_Str_TxC_2_Mem_Addr_int[0]_i_3_n_0 ;
  wire \Axi_Str_TxC_2_Mem_Addr_int[0]_i_4_n_0 ;
  wire \Axi_Str_TxC_2_Mem_Addr_int[1]_i_2_n_0 ;
  wire \Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0 ;
  wire [11:0]Axi_Str_TxC_2_Mem_Din;
  wire [9:0]Axi_Str_TxC_2_Mem_Din_int;
  wire \Axi_Str_TxC_2_Mem_Din_int[10]_i_1_n_0 ;
  wire \Axi_Str_TxC_2_Mem_Din_int[11]_i_1_n_0 ;
  wire \Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0 ;
  wire \Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ;
  wire [9:0]Axi_Str_TxC_2_Mem_Dout;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_En0;
  wire \Axi_Str_TxC_2_Mem_We_int[0]_i_2_n_0 ;
  wire \Axi_Str_TxC_2_Mem_We_int[0]_i_3_n_0 ;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire [0:0]Axi_Str_TxD_2_Mem_We;
  wire \Axi_Str_TxD_2_Mem_We[3]_i_1_n_0 ;
  wire ClkARst;
  wire [2:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \FSM_sequential_txc_wr_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_txc_wr_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_txc_wr_cs[0]_i_3_n_0 ;
  wire \FSM_sequential_txc_wr_cs[0]_i_4_n_0 ;
  wire \FSM_sequential_txc_wr_cs[0]_i_5_n_0 ;
  wire \FSM_sequential_txc_wr_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_txc_wr_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_txc_wr_cs[1]_i_3_n_0 ;
  wire \FSM_sequential_txc_wr_cs[1]_i_4_n_0 ;
  wire \FSM_sequential_txc_wr_cs[1]_i_5_n_0 ;
  wire \FSM_sequential_txc_wr_cs[2]_i_2_n_0 ;
  wire \FSM_sequential_txc_wr_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_txc_wr_cs[3]_i_2_n_0 ;
  wire \FSM_sequential_txc_wr_cs[3]_i_3_n_0 ;
  wire \FSM_sequential_txc_wr_cs_reg[2]_i_1_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_3_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_4_n_0 ;
  wire \FSM_sequential_txd_wr_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_txd_wr_cs[2]_i_2_n_0 ;
  wire \FSM_sequential_txd_wr_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_1_n_0 ;
  wire [9:0]Q;
  wire [2:0]S;
  wire addr_2_en;
  wire addr_2_en0;
  wire addr_2_en_dly1;
  wire addr_2_en_dly2;
  wire addr_2_en_i_3_n_0;
  wire addr_2_en_i_4_n_0;
  wire addr_2_en_i_6_n_0;
  wire axi_str_txc_tlast_dly0;
  wire axi_str_txc_tready_int2;
  wire axi_str_txc_tready_int_dly;
  wire axi_str_txc_tready_int_i_10_n_0;
  wire axi_str_txc_tready_int_i_11_n_0;
  wire axi_str_txc_tready_int_i_12_n_0;
  wire axi_str_txc_tready_int_i_13_n_0;
  wire axi_str_txc_tready_int_i_1_n_0;
  wire axi_str_txc_tready_int_i_2_n_0;
  wire axi_str_txc_tready_int_i_3_n_0;
  wire axi_str_txc_tready_int_i_4_n_0;
  wire axi_str_txc_tready_int_i_5_n_0;
  wire axi_str_txc_tready_int_i_8_n_0;
  wire axi_str_txc_tready_int_i_9_n_0;
  wire axi_str_txc_tready_int_reg_i_6_n_1;
  wire axi_str_txc_tready_int_reg_i_6_n_2;
  wire axi_str_txc_tready_int_reg_i_6_n_3;
  wire axi_str_txc_tvalid_dly0;
  wire [31:0]axi_str_txd_tdata_dly0;
  wire axi_str_txd_tlast_dly0;
  wire axi_str_txd_tready_int01_out;
  wire axi_str_txd_tready_int_dly;
  wire axi_str_txd_tready_int_i_1_n_0;
  wire axi_str_txd_tready_int_i_3_n_0;
  wire axi_str_txd_tready_int_i_4_n_0;
  wire [3:0]axi_str_txd_tstrb_dly0;
  wire axi_str_txd_tvalid_dly0;
  wire check_full;
  wire clr_txc_trdy;
  wire clr_txc_trdy0;
  wire clr_txd_rdy;
  wire clr_txd_rdy1;
  wire clr_txd_trdy;
  wire clr_txd_trdy0;
  wire compare_addr0_cmplt;
  wire compare_addr0_cmplt_i_1_n_0;
  wire compare_addr0_cmplt_i_2_n_0;
  wire compare_addr2;
  wire compare_addr2_cmplt;
  wire compare_addr2_cmplt_dly;
  wire compare_addr2_cmplt_i_1_n_0;
  wire disable_txc_trdy;
  wire disable_txc_trdy0;
  wire disable_txc_trdy_dly;
  wire disable_txd_trdy;
  wire disable_txd_trdy_dly;
  wire disable_txd_trdy_dly_i_10_n_0;
  wire disable_txd_trdy_dly_i_11_n_0;
  wire disable_txd_trdy_dly_i_13_n_0;
  wire disable_txd_trdy_dly_i_14_n_0;
  wire disable_txd_trdy_dly_i_15_n_0;
  wire disable_txd_trdy_dly_i_16_n_0;
  wire disable_txd_trdy_dly_i_17_n_0;
  wire disable_txd_trdy_dly_i_18_n_0;
  wire disable_txd_trdy_dly_i_19_n_0;
  wire disable_txd_trdy_dly_i_20_n_0;
  wire disable_txd_trdy_dly_i_21_n_0;
  wire disable_txd_trdy_dly_i_22_n_0;
  wire disable_txd_trdy_dly_i_23_n_0;
  wire disable_txd_trdy_dly_i_24_n_0;
  wire disable_txd_trdy_dly_i_25_n_0;
  wire disable_txd_trdy_dly_i_26_n_0;
  wire disable_txd_trdy_dly_i_27_n_0;
  wire disable_txd_trdy_dly_i_28_n_0;
  wire disable_txd_trdy_dly_i_29_n_0;
  wire disable_txd_trdy_dly_i_30_n_0;
  wire disable_txd_trdy_dly_i_31_n_0;
  wire disable_txd_trdy_dly_i_3_n_0;
  wire disable_txd_trdy_dly_i_5_n_0;
  wire disable_txd_trdy_dly_i_7_n_0;
  wire disable_txd_trdy_dly_i_9_n_0;
  wire disable_txd_trdy_dly_reg_i_12_n_0;
  wire disable_txd_trdy_dly_reg_i_12_n_1;
  wire disable_txd_trdy_dly_reg_i_12_n_2;
  wire disable_txd_trdy_dly_reg_i_12_n_3;
  wire disable_txd_trdy_dly_reg_i_6_n_6;
  wire disable_txd_trdy_dly_reg_i_8_n_0;
  wire disable_txd_trdy_dly_reg_i_8_n_1;
  wire disable_txd_trdy_dly_reg_i_8_n_2;
  wire disable_txd_trdy_dly_reg_i_8_n_3;
  wire end_addr_byte_offset0;
  wire \end_addr_byte_offset[0]_i_1_n_0 ;
  wire \end_addr_byte_offset[1]_i_1_n_0 ;
  wire \end_addr_byte_offset_reg_n_0_[0] ;
  wire \end_addr_byte_offset_reg_n_0_[1] ;
  wire halt_pntr_update;
  wire halt_pntr_update1;
  wire halt_pntr_update1_carry_i_1_n_0;
  wire halt_pntr_update1_carry_i_2_n_0;
  wire halt_pntr_update1_carry_i_3_n_0;
  wire halt_pntr_update1_carry_i_4_n_0;
  wire halt_pntr_update1_carry_n_1;
  wire halt_pntr_update1_carry_n_2;
  wire halt_pntr_update1_carry_n_3;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_1__4_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_2__4_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_3__4_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__2_n_0;
  wire i__carry_i_4__3_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5__1_n_0;
  wire i__carry_i_6__0_n_0;
  wire i__carry_i_6__1_n_0;
  wire i__carry_i_7__0_n_0;
  wire i__carry_i_7__1_n_0;
  wire i__carry_i_8__0_n_0;
  wire i__carry_i_8__1_n_0;
  wire inc_txd_addr_one;
  wire inc_txd_wr_addr;
  wire init_bram;
  wire load;
  wire [9:0]p_0_in;
  wire p_0_in25_in;
  wire [9:0]p_0_in__0;
  wire p_44_in;
  wire p_51_in;
  wire reset2axi_str_txd;
  wire set_first_packet18_in;
  wire set_txc_addr_0;
  wire set_txc_addr_2;
  wire set_txc_addr_3;
  wire set_txc_en;
  wire set_txc_we;
  wire set_txd_en;
  wire [3:0]set_txd_we;
  wire sync_rst1_reg;
  wire tx_init_in_prog_int_i_1_n_0;
  wire txc_addr_0_dly1;
  wire txc_addr_0_dly1_i_4_n_0;
  wire txc_addr_0_dly1_i_5_n_0;
  wire txc_addr_0_dly1_reg_i_2_n_0;
  wire txc_addr_0_dly2;
  wire txc_addr_2;
  wire txc_addr_2_i_2_n_0;
  wire txc_addr_3_dly;
  wire txc_addr_3_dly2;
  wire txc_addr_3_dly3;
  wire txc_addr_3_dly_i_1_n_0;
  wire txc_addr_3_dly_i_3_n_0;
  wire txc_mem_full0;
  wire \txc_mem_full0_inferred__0/i__carry_n_1 ;
  wire \txc_mem_full0_inferred__0/i__carry_n_2 ;
  wire \txc_mem_full0_inferred__0/i__carry_n_3 ;
  wire txc_mem_full1;
  wire txc_mem_full_i_1_n_0;
  wire txc_mem_full_i_5_n_0;
  wire txc_mem_full_i_6_n_0;
  wire txc_mem_full_i_7_n_0;
  wire txc_mem_full_i_8_n_0;
  wire txc_mem_full_reg_i_4_n_0;
  wire txc_mem_full_reg_i_4_n_1;
  wire txc_mem_full_reg_i_4_n_2;
  wire txc_mem_full_reg_i_4_n_3;
  wire txc_mem_full_reg_n_0;
  wire [9:0]txc_mem_wr_addr;
  wire [9:0]txc_mem_wr_addr_0;
  wire txc_mem_wr_addr_1;
  wire \txc_mem_wr_addr_1[5]_i_2_n_0 ;
  wire \txc_mem_wr_addr_1[9]_i_2_n_0 ;
  wire \txc_mem_wr_addr_1[9]_i_4_n_0 ;
  wire [9:0]txc_mem_wr_addr_1_reg__0;
  wire [9:0]txc_rd_addr2_pntr;
  wire txc_rd_addr2_pntr1;
  wire txc_rd_addr2_pntr1_carry_i_1_n_0;
  wire txc_rd_addr2_pntr1_carry_n_1;
  wire txc_rd_addr2_pntr1_carry_n_2;
  wire txc_rd_addr2_pntr1_carry_n_3;
  wire \txc_rd_addr2_pntr[9]_i_1_n_0 ;
  wire [9:9]txc_rd_addr2_pntr_1;
  wire txc_rd_addr2_pntr_10;
  wire [8:0]\txc_rd_addr2_pntr_reg[8]_0 ;
  wire txc_we_dly1;
  wire txc_we_dly1_reg_0;
  wire txc_we_dly2;
  (* RTL_KEEP = "yes" *) wire [3:0]txc_wr_cs;
  wire txc_wr_ns152_out;
  wire txd_mem_afull;
  wire txd_mem_afull1;
  wire txd_mem_afull1_carry_i_1_n_0;
  wire txd_mem_afull1_carry_i_2_n_0;
  wire txd_mem_afull1_carry_i_3_n_0;
  wire txd_mem_afull1_carry_i_4_n_0;
  wire txd_mem_afull1_carry_i_5_n_0;
  wire txd_mem_afull1_carry_i_6_n_0;
  wire txd_mem_afull1_carry_i_7_n_0;
  wire txd_mem_afull1_carry_i_8_n_0;
  wire txd_mem_afull1_carry_n_1;
  wire txd_mem_afull1_carry_n_2;
  wire txd_mem_afull1_carry_n_3;
  wire txd_mem_afull_i_1_n_0;
  wire txd_mem_full;
  wire txd_mem_full0;
  wire txd_mem_full1;
  wire \txd_mem_full1_inferred__0/i__carry_n_0 ;
  wire \txd_mem_full1_inferred__0/i__carry_n_1 ;
  wire \txd_mem_full1_inferred__0/i__carry_n_2 ;
  wire \txd_mem_full1_inferred__0/i__carry_n_3 ;
  wire txd_mem_full_i_1_n_0;
  wire [9:0]txd_rd_pntr;
  wire txd_rd_pntr1;
  wire txd_rd_pntr1_carry_i_1_n_0;
  wire txd_rd_pntr1_carry_n_1;
  wire txd_rd_pntr1_carry_n_2;
  wire txd_rd_pntr1_carry_n_3;
  wire [9:9]txd_rd_pntr_1;
  wire txd_rd_pntr_10;
  wire txd_rd_pntr_2;
  wire [9:0]txd_rd_pntr_hold;
  wire \txd_rd_pntr_hold[9]_i_2_n_0 ;
  wire \txd_rd_pntr_hold[9]_i_4_n_0 ;
  wire txd_rd_pntr_hold_0;
  wire [9:0]txd_rd_pntr_hold_plus3;
  wire \txd_rd_pntr_hold_plus3[0]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[1]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[2]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[3]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[4]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[5]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[6]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[7]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[8]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[9]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[9]_i_2_n_0 ;
  wire [8:0]\txd_rd_pntr_reg[8]_0 ;
  wire txd_rdy;
  wire txd_rdy_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]txd_wr_cs;
  wire [7:0]update_bram_cnt;
  wire \update_bram_cnt[7]_i_1_n_0 ;
  wire \update_bram_cnt[7]_i_2_n_0 ;
  wire \update_bram_cnt[7]_i_4_n_0 ;
  wire \update_bram_cnt[7]_i_5_n_0 ;
  wire \update_bram_cnt_reg_n_0_[0] ;
  wire \update_bram_cnt_reg_n_0_[1] ;
  wire \update_bram_cnt_reg_n_0_[2] ;
  wire \update_bram_cnt_reg_n_0_[3] ;
  wire \update_bram_cnt_reg_n_0_[4] ;
  wire \update_bram_cnt_reg_n_0_[5] ;
  wire \update_bram_cnt_reg_n_0_[6] ;
  wire update_rd_pntrs1;
  wire update_rd_pntrs121_in;
  wire update_rd_pntrs138_in;
  wire \update_rd_pntrs1_inferred__1/i__carry_n_0 ;
  wire \update_rd_pntrs1_inferred__1/i__carry_n_1 ;
  wire \update_rd_pntrs1_inferred__1/i__carry_n_2 ;
  wire \update_rd_pntrs1_inferred__1/i__carry_n_3 ;
  wire wrote_first_packet;
  wire wrote_first_packet_i_1_n_0;
  wire wrote_first_packet_i_2_n_0;
  wire wrote_first_packet_i_3_n_0;
  wire [3:0]NLW_axi_str_txc_tready_int_reg_i_6_O_UNCONNECTED;
  wire [3:0]NLW_disable_txd_trdy_dly_reg_i_12_O_UNCONNECTED;
  wire [3:1]NLW_disable_txd_trdy_dly_reg_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_disable_txd_trdy_dly_reg_i_4_O_UNCONNECTED;
  wire [3:1]NLW_disable_txd_trdy_dly_reg_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_disable_txd_trdy_dly_reg_i_6_O_UNCONNECTED;
  wire [3:0]NLW_disable_txd_trdy_dly_reg_i_8_O_UNCONNECTED;
  wire [3:0]NLW_halt_pntr_update1_carry_O_UNCONNECTED;
  wire [3:0]\NLW_txc_mem_full0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_txc_mem_full_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_txc_rd_addr2_pntr1_carry_O_UNCONNECTED;
  wire [3:0]NLW_txd_mem_afull1_carry_O_UNCONNECTED;
  wire [3:0]\NLW_txd_mem_full1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_txd_rd_pntr1_carry_O_UNCONNECTED;
  wire [3:0]\NLW_update_rd_pntrs1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_update_rd_pntrs1_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_update_rd_pntrs1_inferred__1/i__carry__0_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hBFB0BF80)) 
    \Axi_Str_TxC_2_Mem_Addr_int[0]_i_1 
       (.I0(txc_mem_wr_addr[0]),
        .I1(inc_txd_addr_one),
        .I2(set_txc_we),
        .I3(\Axi_Str_TxC_2_Mem_Addr_int[0]_i_2_n_0 ),
        .I4(set_txc_addr_3),
        .O(Axi_Str_TxC_2_Mem_Addr_int[0]));
  LUT6 #(
    .INIT(64'h0040004040400040)) 
    \Axi_Str_TxC_2_Mem_Addr_int[0]_i_2 
       (.I0(\Axi_Str_TxC_2_Mem_Addr_int[0]_i_3_n_0 ),
        .I1(\Axi_Str_TxC_2_Mem_Addr_int[0]_i_4_n_0 ),
        .I2(txc_wr_cs[3]),
        .I3(set_txc_addr_0),
        .I4(set_txc_we),
        .I5(init_bram),
        .O(\Axi_Str_TxC_2_Mem_Addr_int[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0015FFFF00000000)) 
    \Axi_Str_TxC_2_Mem_Addr_int[0]_i_3 
       (.I0(txc_wr_cs[2]),
        .I1(txc_wr_cs[1]),
        .I2(txc_wr_cs[0]),
        .I3(txc_wr_cs[3]),
        .I4(txc_we_dly1_reg_0),
        .I5(txc_addr_2),
        .O(\Axi_Str_TxC_2_Mem_Addr_int[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0333008803000088)) 
    \Axi_Str_TxC_2_Mem_Addr_int[0]_i_4 
       (.I0(\Axi_Str_TxC_2_Mem_We_int[0]_i_2_n_0 ),
        .I1(txc_wr_cs[1]),
        .I2(disable_txd_trdy_dly),
        .I3(txc_wr_cs[2]),
        .I4(txc_wr_cs[0]),
        .I5(compare_addr0_cmplt),
        .O(\Axi_Str_TxC_2_Mem_Addr_int[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBB8B8B8BBB8)) 
    \Axi_Str_TxC_2_Mem_Addr_int[1]_i_1 
       (.I0(txc_mem_wr_addr[1]),
        .I1(\Axi_Str_TxC_2_Mem_Addr_int[1]_i_2_n_0 ),
        .I2(Axi_Str_TxC_2_Mem_Addr_int1__0),
        .I3(txc_addr_2),
        .I4(txc_we_dly1_reg_0),
        .I5(init_bram),
        .O(Axi_Str_TxC_2_Mem_Addr_int[1]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \Axi_Str_TxC_2_Mem_Addr_int[1]_i_2 
       (.I0(txc_wr_cs[3]),
        .I1(txc_wr_cs[2]),
        .I2(txc_wr_cs[0]),
        .I3(txc_wr_cs[1]),
        .I4(set_txc_we),
        .O(\Axi_Str_TxC_2_Mem_Addr_int[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0015)) 
    \Axi_Str_TxC_2_Mem_Addr_int[1]_i_3 
       (.I0(txc_wr_cs[2]),
        .I1(txc_wr_cs[1]),
        .I2(txc_wr_cs[0]),
        .I3(txc_wr_cs[3]),
        .O(init_bram));
  LUT1 #(
    .INIT(2'h1)) 
    \Axi_Str_TxC_2_Mem_Addr_int[9]_i_1 
       (.I0(\Axi_Str_TxC_2_Mem_Addr_int[1]_i_2_n_0 ),
        .O(\Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Addr_int[0]),
        .Q(Axi_Str_TxC_2_Mem_Addr[0]),
        .R(1'b0));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[1] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Addr_int[1]),
        .Q(Axi_Str_TxC_2_Mem_Addr[1]),
        .R(1'b0));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[2] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_mem_wr_addr[2]),
        .Q(Axi_Str_TxC_2_Mem_Addr[2]),
        .R(\Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[3] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_mem_wr_addr[3]),
        .Q(Axi_Str_TxC_2_Mem_Addr[3]),
        .R(\Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[4] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_mem_wr_addr[4]),
        .Q(Axi_Str_TxC_2_Mem_Addr[4]),
        .R(\Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[5] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_mem_wr_addr[5]),
        .Q(Axi_Str_TxC_2_Mem_Addr[5]),
        .R(\Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[6] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_mem_wr_addr[6]),
        .Q(Axi_Str_TxC_2_Mem_Addr[6]),
        .R(\Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[7] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_mem_wr_addr[7]),
        .Q(Axi_Str_TxC_2_Mem_Addr[7]),
        .R(\Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[8] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_mem_wr_addr[8]),
        .Q(Axi_Str_TxC_2_Mem_Addr[8]),
        .R(\Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[9] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_mem_wr_addr[9]),
        .Q(Axi_Str_TxC_2_Mem_Addr[9]),
        .R(\Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFB100B1)) 
    \Axi_Str_TxC_2_Mem_Din_int[0]_i_1 
       (.I0(set_txc_addr_3),
        .I1(Q[0]),
        .I2(txc_mem_wr_addr[0]),
        .I3(inc_txd_addr_one),
        .I4(\end_addr_byte_offset_reg_n_0_[0] ),
        .O(Axi_Str_TxC_2_Mem_Din_int[0]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \Axi_Str_TxC_2_Mem_Din_int[10]_i_1 
       (.I0(Q[8]),
        .I1(txc_wr_cs[1]),
        .I2(txc_wr_cs[0]),
        .I3(txc_wr_cs[2]),
        .I4(txc_wr_cs[3]),
        .I5(sync_rst1_reg),
        .O(\Axi_Str_TxC_2_Mem_Din_int[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \Axi_Str_TxC_2_Mem_Din_int[11]_i_1 
       (.I0(Q[9]),
        .I1(txc_wr_cs[1]),
        .I2(txc_wr_cs[0]),
        .I3(txc_wr_cs[2]),
        .I4(txc_wr_cs[3]),
        .I5(sync_rst1_reg),
        .O(\Axi_Str_TxC_2_Mem_Din_int[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBE140000BE14)) 
    \Axi_Str_TxC_2_Mem_Din_int[1]_i_1 
       (.I0(set_txc_addr_3),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(txc_mem_wr_addr[1]),
        .I4(inc_txd_addr_one),
        .I5(\end_addr_byte_offset_reg_n_0_[1] ),
        .O(Axi_Str_TxC_2_Mem_Din_int[1]));
  LUT6 #(
    .INIT(64'hFFFFBE140000EE44)) 
    \Axi_Str_TxC_2_Mem_Din_int[2]_i_1 
       (.I0(set_txc_addr_3),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(txc_mem_wr_addr[2]),
        .I4(inc_txd_addr_one),
        .I5(Q[0]),
        .O(Axi_Str_TxC_2_Mem_Din_int[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \Axi_Str_TxC_2_Mem_Din_int[3]_i_1 
       (.I0(set_txc_addr_3),
        .I1(p_0_in[3]),
        .I2(txc_mem_wr_addr[3]),
        .I3(inc_txd_addr_one),
        .I4(Q[1]),
        .O(Axi_Str_TxC_2_Mem_Din_int[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \Axi_Str_TxC_2_Mem_Din_int[4]_i_1 
       (.I0(set_txc_addr_3),
        .I1(p_0_in[4]),
        .I2(txc_mem_wr_addr[4]),
        .I3(inc_txd_addr_one),
        .I4(Q[2]),
        .O(Axi_Str_TxC_2_Mem_Din_int[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \Axi_Str_TxC_2_Mem_Din_int[5]_i_1 
       (.I0(set_txc_addr_3),
        .I1(p_0_in[5]),
        .I2(txc_mem_wr_addr[5]),
        .I3(inc_txd_addr_one),
        .I4(Q[3]),
        .O(Axi_Str_TxC_2_Mem_Din_int[5]));
  LUT6 #(
    .INIT(64'hFFFFBE140000BE14)) 
    \Axi_Str_TxC_2_Mem_Din_int[6]_i_1 
       (.I0(set_txc_addr_3),
        .I1(Q[6]),
        .I2(\Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0 ),
        .I3(txc_mem_wr_addr[6]),
        .I4(inc_txd_addr_one),
        .I5(Q[4]),
        .O(Axi_Str_TxC_2_Mem_Din_int[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \Axi_Str_TxC_2_Mem_Din_int[6]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \Axi_Str_TxC_2_Mem_Din_int[7]_i_1 
       (.I0(set_txc_addr_3),
        .I1(p_0_in[7]),
        .I2(txc_mem_wr_addr[7]),
        .I3(inc_txd_addr_one),
        .I4(Q[5]),
        .O(Axi_Str_TxC_2_Mem_Din_int[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \Axi_Str_TxC_2_Mem_Din_int[8]_i_1 
       (.I0(set_txc_addr_3),
        .I1(p_0_in[8]),
        .I2(txc_mem_wr_addr[8]),
        .I3(inc_txd_addr_one),
        .I4(Q[6]),
        .O(Axi_Str_TxC_2_Mem_Din_int[8]));
  LUT5 #(
    .INIT(32'hAAAAABBB)) 
    \Axi_Str_TxC_2_Mem_Din_int[9]_i_1 
       (.I0(sync_rst1_reg),
        .I1(txc_wr_cs[3]),
        .I2(txc_wr_cs[0]),
        .I3(txc_wr_cs[1]),
        .I4(txc_wr_cs[2]),
        .O(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \Axi_Str_TxC_2_Mem_Din_int[9]_i_2 
       (.I0(set_txc_addr_3),
        .I1(p_0_in[9]),
        .I2(txc_mem_wr_addr[9]),
        .I3(inc_txd_addr_one),
        .I4(Q[7]),
        .O(Axi_Str_TxC_2_Mem_Din_int[9]));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[0]),
        .Q(Axi_Str_TxC_2_Mem_Din[0]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[10] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\Axi_Str_TxC_2_Mem_Din_int[10]_i_1_n_0 ),
        .Q(Axi_Str_TxC_2_Mem_Din[10]),
        .R(1'b0));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[11] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\Axi_Str_TxC_2_Mem_Din_int[11]_i_1_n_0 ),
        .Q(Axi_Str_TxC_2_Mem_Din[11]),
        .R(1'b0));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[1] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[1]),
        .Q(Axi_Str_TxC_2_Mem_Din[1]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[2] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[2]),
        .Q(Axi_Str_TxC_2_Mem_Din[2]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[3] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[3]),
        .Q(Axi_Str_TxC_2_Mem_Din[3]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[4] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[4]),
        .Q(Axi_Str_TxC_2_Mem_Din[4]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[5] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[5]),
        .Q(Axi_Str_TxC_2_Mem_Din[5]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[6] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[6]),
        .Q(Axi_Str_TxC_2_Mem_Din[6]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[7] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[7]),
        .Q(Axi_Str_TxC_2_Mem_Din[7]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[8] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[8]),
        .Q(Axi_Str_TxC_2_Mem_Din[8]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[9] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[9]),
        .Q(Axi_Str_TxC_2_Mem_Din[9]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    Axi_Str_TxC_2_Mem_En_i_1
       (.I0(addr_2_en),
        .I1(init_bram),
        .I2(set_txc_addr_2),
        .I3(set_txc_en),
        .O(Axi_Str_TxC_2_Mem_En0));
  FDRE Axi_Str_TxC_2_Mem_En_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_En0),
        .Q(Axi_Str_TxC_2_Mem_En),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000C0C0F0AFCFCF)) 
    \Axi_Str_TxC_2_Mem_We_int[0]_i_1 
       (.I0(\Axi_Str_TxC_2_Mem_We_int[0]_i_2_n_0 ),
        .I1(\Axi_Str_TxC_2_Mem_We_int[0]_i_3_n_0 ),
        .I2(txc_wr_cs[3]),
        .I3(txc_wr_cs[0]),
        .I4(txc_wr_cs[1]),
        .I5(txc_wr_cs[2]),
        .O(set_txc_we));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hF4444444)) 
    \Axi_Str_TxC_2_Mem_We_int[0]_i_2 
       (.I0(disable_txd_trdy_dly),
        .I1(p_0_in25_in),
        .I2(axi_str_txd_tlast_dly0),
        .I3(axi_str_txd_tready_int_dly),
        .I4(axi_str_txd_tvalid_dly0),
        .O(\Axi_Str_TxC_2_Mem_We_int[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5F305030)) 
    \Axi_Str_TxC_2_Mem_We_int[0]_i_3 
       (.I0(disable_txd_trdy_dly),
        .I1(disable_txc_trdy_dly),
        .I2(txc_wr_cs[2]),
        .I3(txc_wr_cs[0]),
        .I4(compare_addr0_cmplt),
        .O(\Axi_Str_TxC_2_Mem_We_int[0]_i_3_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_We_int_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(set_txc_we),
        .Q(txc_we_dly1_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Axi_Str_TxD_2_Mem_We[3]_i_1 
       (.I0(set_txd_we[3]),
        .I1(set_txd_we[2]),
        .I2(set_txd_we[0]),
        .I3(set_txd_we[1]),
        .O(\Axi_Str_TxD_2_Mem_We[3]_i_1_n_0 ));
  FDRE \Axi_Str_TxD_2_Mem_We_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\Axi_Str_TxD_2_Mem_We[3]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_We),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \FSM_sequential_txc_wr_cs[0]_i_1 
       (.I0(\FSM_sequential_txc_wr_cs[0]_i_2_n_0 ),
        .I1(txc_wr_cs[1]),
        .I2(\FSM_sequential_txc_wr_cs[0]_i_3_n_0 ),
        .I3(txc_wr_cs[3]),
        .I4(\FSM_sequential_txc_wr_cs[0]_i_4_n_0 ),
        .O(\FSM_sequential_txc_wr_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055554000)) 
    \FSM_sequential_txc_wr_cs[0]_i_2 
       (.I0(txc_wr_cs[0]),
        .I1(axi_str_txd_tlast_dly0),
        .I2(axi_str_txd_tready_int_dly),
        .I3(axi_str_txd_tvalid_dly0),
        .I4(disable_txd_trdy_dly),
        .I5(txc_wr_cs[2]),
        .O(\FSM_sequential_txc_wr_cs[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hC5FFC500)) 
    \FSM_sequential_txc_wr_cs[0]_i_3 
       (.I0(disable_txc_trdy_dly),
        .I1(disable_txd_trdy_dly),
        .I2(txc_wr_cs[0]),
        .I3(txc_wr_cs[2]),
        .I4(\FSM_sequential_txc_wr_cs[0]_i_5_n_0 ),
        .O(\FSM_sequential_txc_wr_cs[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FF40F0FF00FFFF)) 
    \FSM_sequential_txc_wr_cs[0]_i_4 
       (.I0(txc_addr_3_dly),
        .I1(wrote_first_packet),
        .I2(txc_wr_cs[1]),
        .I3(p_51_in),
        .I4(txc_wr_cs[2]),
        .I5(txc_wr_cs[0]),
        .O(\FSM_sequential_txc_wr_cs[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h74444444)) 
    \FSM_sequential_txc_wr_cs[0]_i_5 
       (.I0(compare_addr0_cmplt),
        .I1(txc_wr_cs[0]),
        .I2(axi_str_txc_tvalid_dly0),
        .I3(axi_str_txc_tready_int_dly),
        .I4(axi_str_txc_tlast_dly0),
        .O(\FSM_sequential_txc_wr_cs[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \FSM_sequential_txc_wr_cs[1]_i_1 
       (.I0(\FSM_sequential_txc_wr_cs[1]_i_2_n_0 ),
        .I1(txc_wr_cs[1]),
        .I2(\FSM_sequential_txc_wr_cs[1]_i_3_n_0 ),
        .I3(txc_wr_cs[3]),
        .I4(\FSM_sequential_txc_wr_cs[1]_i_4_n_0 ),
        .O(\FSM_sequential_txc_wr_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051111111)) 
    \FSM_sequential_txc_wr_cs[1]_i_2 
       (.I0(txc_wr_cs[0]),
        .I1(disable_txd_trdy_dly),
        .I2(axi_str_txd_tlast_dly0),
        .I3(axi_str_txd_tready_int_dly),
        .I4(axi_str_txd_tvalid_dly0),
        .I5(txc_wr_cs[2]),
        .O(\FSM_sequential_txc_wr_cs[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h3F503050)) 
    \FSM_sequential_txc_wr_cs[1]_i_3 
       (.I0(disable_txc_trdy_dly),
        .I1(disable_txd_trdy_dly),
        .I2(txc_wr_cs[2]),
        .I3(txc_wr_cs[0]),
        .I4(compare_addr0_cmplt),
        .O(\FSM_sequential_txc_wr_cs[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3CCC7777CCFC4444)) 
    \FSM_sequential_txc_wr_cs[1]_i_4 
       (.I0(\FSM_sequential_txc_wr_cs[1]_i_5_n_0 ),
        .I1(txc_wr_cs[1]),
        .I2(axi_str_txc_tvalid_dly0),
        .I3(axi_str_txc_tready_int_dly),
        .I4(txc_wr_cs[2]),
        .I5(txc_wr_cs[0]),
        .O(\FSM_sequential_txc_wr_cs[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h88080000)) 
    \FSM_sequential_txc_wr_cs[1]_i_5 
       (.I0(axi_str_txc_tvalid_dly0),
        .I1(axi_str_txc_tready_int_dly),
        .I2(wrote_first_packet),
        .I3(txc_addr_3_dly),
        .I4(txc_wr_cs[0]),
        .O(\FSM_sequential_txc_wr_cs[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h55FFFFFFA2000000)) 
    \FSM_sequential_txc_wr_cs[2]_i_2 
       (.I0(p_51_in),
        .I1(wrote_first_packet),
        .I2(txc_addr_3_dly),
        .I3(txc_wr_cs[0]),
        .I4(txc_wr_cs[1]),
        .I5(txc_wr_cs[2]),
        .O(\FSM_sequential_txc_wr_cs[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30FF30CCCC40CC40)) 
    \FSM_sequential_txc_wr_cs[2]_i_3 
       (.I0(end_addr_byte_offset0),
        .I1(txc_wr_cs[1]),
        .I2(disable_txd_trdy_dly),
        .I3(txc_wr_cs[0]),
        .I4(disable_txc_trdy_dly),
        .I5(txc_wr_cs[2]),
        .O(\FSM_sequential_txc_wr_cs[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h54FFFFFF54FF0000)) 
    \FSM_sequential_txc_wr_cs[3]_i_2 
       (.I0(txc_wr_cs[1]),
        .I1(txc_wr_cs[0]),
        .I2(disable_txc_trdy_dly),
        .I3(txc_wr_cs[2]),
        .I4(txc_wr_cs[3]),
        .I5(\FSM_sequential_txc_wr_cs[3]_i_3_n_0 ),
        .O(\FSM_sequential_txc_wr_cs[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80040000)) 
    \FSM_sequential_txc_wr_cs[3]_i_3 
       (.I0(txc_wr_cs[1]),
        .I1(axi_str_txc_tvalid_dly0),
        .I2(axi_str_txc_tready_int_dly),
        .I3(txc_wr_cs[0]),
        .I4(txc_wr_cs[2]),
        .O(\FSM_sequential_txc_wr_cs[3]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_txc_wr_cs_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_txc_wr_cs[0]_i_1_n_0 ),
        .Q(txc_wr_cs[0]),
        .R(sync_rst1_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_txc_wr_cs_reg[1] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_txc_wr_cs[1]_i_1_n_0 ),
        .Q(txc_wr_cs[1]),
        .R(sync_rst1_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_txc_wr_cs_reg[2] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_txc_wr_cs_reg[2]_i_1_n_0 ),
        .Q(txc_wr_cs[2]),
        .R(sync_rst1_reg));
  MUXF7 \FSM_sequential_txc_wr_cs_reg[2]_i_1 
       (.I0(\FSM_sequential_txc_wr_cs[2]_i_2_n_0 ),
        .I1(\FSM_sequential_txc_wr_cs[2]_i_3_n_0 ),
        .O(\FSM_sequential_txc_wr_cs_reg[2]_i_1_n_0 ),
        .S(txc_wr_cs[3]));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_txc_wr_cs_reg[3] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_txc_wr_cs[3]_i_2_n_0 ),
        .Q(txc_wr_cs[3]),
        .R(sync_rst1_reg));
  LUT6 #(
    .INIT(64'h0F007F7F0F007070)) 
    \FSM_sequential_txd_wr_cs[0]_i_2 
       (.I0(axi_str_txd_tvalid_dly0),
        .I1(axi_str_txd_tready_int_dly),
        .I2(txd_wr_cs[0]),
        .I3(check_full),
        .I4(txd_wr_cs[2]),
        .I5(compare_addr0_cmplt),
        .O(\FSM_sequential_txd_wr_cs[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h111188B8)) 
    \FSM_sequential_txd_wr_cs[0]_i_3 
       (.I0(\FSM_sequential_txd_wr_cs[0]_i_4_n_0 ),
        .I1(txd_wr_cs[2]),
        .I2(txd_mem_full),
        .I3(axi_str_txd_tready_int_dly),
        .I4(txd_wr_cs[0]),
        .O(\FSM_sequential_txd_wr_cs[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEF808)) 
    \FSM_sequential_txd_wr_cs[0]_i_4 
       (.I0(update_rd_pntrs1),
        .I1(update_rd_pntrs138_in),
        .I2(disable_txd_trdy_dly_i_5_n_0),
        .I3(update_rd_pntrs121_in),
        .I4(disable_txd_trdy_dly_i_7_n_0),
        .I5(halt_pntr_update1),
        .O(\FSM_sequential_txd_wr_cs[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3F3C3F3C8C8C8080)) 
    \FSM_sequential_txd_wr_cs[1]_i_1 
       (.I0(disable_txc_trdy0),
        .I1(txd_wr_cs[0]),
        .I2(txd_wr_cs[2]),
        .I3(\FSM_sequential_txd_wr_cs[2]_i_3_n_0 ),
        .I4(p_44_in),
        .I5(txd_wr_cs[1]),
        .O(\FSM_sequential_txd_wr_cs[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_txd_wr_cs[1]_i_2 
       (.I0(txd_mem_full),
        .I1(txd_mem_afull),
        .O(disable_txc_trdy0));
  LUT6 #(
    .INIT(64'h0000E0E0F0FFF0F0)) 
    \FSM_sequential_txd_wr_cs[2]_i_2 
       (.I0(txd_mem_full),
        .I1(txd_mem_afull),
        .I2(txd_wr_cs[2]),
        .I3(\FSM_sequential_txd_wr_cs[2]_i_3_n_0 ),
        .I4(txd_wr_cs[1]),
        .I5(txd_wr_cs[0]),
        .O(\FSM_sequential_txd_wr_cs[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \FSM_sequential_txd_wr_cs[2]_i_3 
       (.I0(axi_str_txd_tvalid_dly0),
        .I1(axi_str_txd_tready_int_dly),
        .I2(axi_str_txd_tlast_dly0),
        .O(\FSM_sequential_txd_wr_cs[2]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_txd_wr_cs_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_txd_wr_cs_reg[0]_i_1_n_0 ),
        .Q(txd_wr_cs[0]),
        .R(reset2axi_str_txd));
  MUXF7 \FSM_sequential_txd_wr_cs_reg[0]_i_1 
       (.I0(\FSM_sequential_txd_wr_cs[0]_i_2_n_0 ),
        .I1(\FSM_sequential_txd_wr_cs[0]_i_3_n_0 ),
        .O(\FSM_sequential_txd_wr_cs_reg[0]_i_1_n_0 ),
        .S(txd_wr_cs[1]));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_txd_wr_cs_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_txd_wr_cs[1]_i_1_n_0 ),
        .Q(txd_wr_cs[1]),
        .R(reset2axi_str_txd));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_txd_wr_cs_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_txd_wr_cs[2]_i_2_n_0 ),
        .Q(txd_wr_cs[2]),
        .R(reset2axi_str_txd));
  FDRE addr_2_en_dly1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(addr_2_en),
        .Q(addr_2_en_dly1),
        .R(1'b0));
  FDRE addr_2_en_dly2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(addr_2_en_dly1),
        .Q(addr_2_en_dly2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    addr_2_en_i_1
       (.I0(set_txc_addr_2),
        .I1(set_txc_en),
        .O(addr_2_en0));
  LUT6 #(
    .INIT(64'hA0FFA000CFFFCFFF)) 
    addr_2_en_i_3
       (.I0(p_51_in),
        .I1(txc_wr_ns152_out),
        .I2(txc_wr_cs[0]),
        .I3(txc_wr_cs[1]),
        .I4(txc_addr_2_i_2_n_0),
        .I5(txc_wr_cs[2]),
        .O(addr_2_en_i_3_n_0));
  LUT5 #(
    .INIT(32'h3F3FCBFB)) 
    addr_2_en_i_4
       (.I0(addr_2_en_i_6_n_0),
        .I1(txc_wr_cs[1]),
        .I2(txc_wr_cs[0]),
        .I3(compare_addr0_cmplt),
        .I4(txc_wr_cs[2]),
        .O(addr_2_en_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    addr_2_en_i_5
       (.I0(txc_addr_3_dly),
        .I1(wrote_first_packet),
        .I2(axi_str_txc_tready_int_dly),
        .I3(axi_str_txc_tvalid_dly0),
        .O(txc_wr_ns152_out));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    addr_2_en_i_6
       (.I0(p_0_in25_in),
        .I1(disable_txd_trdy_dly),
        .I2(axi_str_txd_tlast_dly0),
        .I3(axi_str_txd_tready_int_dly),
        .I4(axi_str_txd_tvalid_dly0),
        .O(addr_2_en_i_6_n_0));
  FDRE addr_2_en_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(addr_2_en0),
        .Q(addr_2_en),
        .R(1'b0));
  MUXF7 addr_2_en_reg_i_2
       (.I0(addr_2_en_i_3_n_0),
        .I1(addr_2_en_i_4_n_0),
        .O(set_txc_en),
        .S(txc_wr_cs[3]));
  FDRE axi_str_txc_tlast_dly0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXC_TLAST),
        .Q(axi_str_txc_tlast_dly0),
        .R(sync_rst1_reg));
  FDRE axi_str_txc_tready_int_dly_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXC_TREADY),
        .Q(axi_str_txc_tready_int_dly),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    axi_str_txc_tready_int_i_1
       (.I0(axi_str_txc_tready_int_i_2_n_0),
        .I1(disable_txc_trdy),
        .I2(sync_rst1_reg),
        .I3(clr_txc_trdy),
        .I4(axi_str_txc_tready_int_i_3_n_0),
        .I5(axi_str_txc_tready_int_i_4_n_0),
        .O(axi_str_txc_tready_int_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    axi_str_txc_tready_int_i_10
       (.I0(txc_rd_addr2_pntr[9]),
        .I1(txc_mem_wr_addr[9]),
        .O(axi_str_txc_tready_int_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_str_txc_tready_int_i_11
       (.I0(txc_mem_wr_addr[7]),
        .I1(txc_rd_addr2_pntr[7]),
        .I2(txc_mem_wr_addr[6]),
        .I3(txc_rd_addr2_pntr[6]),
        .I4(txc_mem_wr_addr[8]),
        .I5(txc_rd_addr2_pntr[8]),
        .O(axi_str_txc_tready_int_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_str_txc_tready_int_i_12
       (.I0(txc_mem_wr_addr[4]),
        .I1(txc_rd_addr2_pntr[4]),
        .I2(txc_mem_wr_addr[3]),
        .I3(txc_rd_addr2_pntr[3]),
        .I4(txc_mem_wr_addr[5]),
        .I5(txc_rd_addr2_pntr[5]),
        .O(axi_str_txc_tready_int_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_str_txc_tready_int_i_13
       (.I0(txc_mem_wr_addr[1]),
        .I1(txc_rd_addr2_pntr[1]),
        .I2(txc_mem_wr_addr[0]),
        .I3(txc_rd_addr2_pntr[0]),
        .I4(txc_mem_wr_addr[2]),
        .I5(txc_rd_addr2_pntr[2]),
        .O(axi_str_txc_tready_int_i_13_n_0));
  LUT4 #(
    .INIT(16'hFFAE)) 
    axi_str_txc_tready_int_i_2
       (.I0(axi_str_txc_tready_int_i_5_n_0),
        .I1(set_txc_addr_3),
        .I2(txc_addr_3_dly),
        .I3(AXI_STR_TXC_TREADY),
        .O(axi_str_txc_tready_int_i_2_n_0));
  LUT4 #(
    .INIT(16'h8880)) 
    axi_str_txc_tready_int_i_3
       (.I0(axi_str_txc_tready_int2),
        .I1(txc_addr_3_dly),
        .I2(txc_mem_full_reg_n_0),
        .I3(txc_we_dly1_reg_0),
        .O(axi_str_txc_tready_int_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    axi_str_txc_tready_int_i_4
       (.I0(clr_txc_trdy0),
        .I1(p_51_in),
        .I2(compare_addr2),
        .I3(axi_str_txd_tready_int01_out),
        .I4(axi_str_txc_tready_int_i_8_n_0),
        .I5(txc_wr_cs[3]),
        .O(axi_str_txc_tready_int_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000005001010)) 
    axi_str_txc_tready_int_i_5
       (.I0(txc_wr_cs[3]),
        .I1(txc_wr_cs[0]),
        .I2(txc_wr_cs[1]),
        .I3(axi_str_txc_tready_int_i_9_n_0),
        .I4(txc_wr_cs[2]),
        .I5(txc_addr_3_dly),
        .O(axi_str_txc_tready_int_i_5_n_0));
  LUT6 #(
    .INIT(64'h7433740030003000)) 
    axi_str_txc_tready_int_i_7
       (.I0(txc_wr_cs[0]),
        .I1(txc_wr_cs[3]),
        .I2(txc_addr_3_dly_i_3_n_0),
        .I3(txc_wr_cs[1]),
        .I4(txc_addr_2_i_2_n_0),
        .I5(txc_wr_cs[2]),
        .O(compare_addr2));
  LUT3 #(
    .INIT(8'h40)) 
    axi_str_txc_tready_int_i_8
       (.I0(txc_wr_cs[0]),
        .I1(txc_wr_cs[2]),
        .I2(txc_wr_cs[1]),
        .O(axi_str_txc_tready_int_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000054FF0000)) 
    axi_str_txc_tready_int_i_9
       (.I0(txc_mem_full_reg_n_0),
        .I1(compare_addr2_cmplt),
        .I2(compare_addr2_cmplt_dly),
        .I3(txc_wr_cs[0]),
        .I4(axi_str_txc_tvalid_dly0),
        .I5(axi_str_txc_tready_int_dly),
        .O(axi_str_txc_tready_int_i_9_n_0));
  FDRE axi_str_txc_tready_int_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axi_str_txc_tready_int_i_1_n_0),
        .Q(AXI_STR_TXC_TREADY),
        .R(1'b0));
  CARRY4 axi_str_txc_tready_int_reg_i_6
       (.CI(1'b0),
        .CO({axi_str_txc_tready_int2,axi_str_txc_tready_int_reg_i_6_n_1,axi_str_txc_tready_int_reg_i_6_n_2,axi_str_txc_tready_int_reg_i_6_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_str_txc_tready_int_reg_i_6_O_UNCONNECTED[3:0]),
        .S({axi_str_txc_tready_int_i_10_n_0,axi_str_txc_tready_int_i_11_n_0,axi_str_txc_tready_int_i_12_n_0,axi_str_txc_tready_int_i_13_n_0}));
  FDRE axi_str_txc_tvalid_dly0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXC_TVALID),
        .Q(axi_str_txc_tvalid_dly0),
        .R(sync_rst1_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \axi_str_txd_2_mem_addr_int[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi_str_txd_2_mem_addr_int[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \axi_str_txd_2_mem_addr_int[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \axi_str_txd_2_mem_addr_int[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \axi_str_txd_2_mem_addr_int[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \axi_str_txd_2_mem_addr_int[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi_str_txd_2_mem_addr_int[6]_i_1 
       (.I0(\Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0 ),
        .I1(Q[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \axi_str_txd_2_mem_addr_int[7]_i_1 
       (.I0(\Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \axi_str_txd_2_mem_addr_int[8]_i_1 
       (.I0(Q[6]),
        .I1(\Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \axi_str_txd_2_mem_addr_int[9]_i_1 
       (.I0(txd_wr_cs[2]),
        .I1(txd_wr_cs[0]),
        .I2(txd_wr_cs[1]),
        .I3(\update_bram_cnt[7]_i_4_n_0 ),
        .I4(inc_txd_addr_one),
        .O(txd_mem_full1));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \axi_str_txd_2_mem_addr_int[9]_i_2 
       (.I0(Q[7]),
        .I1(\Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(p_0_in[9]));
  FDRE \axi_str_txd_2_mem_addr_int_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(p_0_in[9]),
        .Q(Q[9]),
        .R(reset2axi_str_txd));
  LUT5 #(
    .INIT(32'h14000000)) 
    axi_str_txd_2_mem_en_int_i_1
       (.I0(txd_wr_cs[2]),
        .I1(txd_wr_cs[0]),
        .I2(txd_wr_cs[1]),
        .I3(axi_str_txd_tready_int_dly),
        .I4(axi_str_txd_tvalid_dly0),
        .O(set_txd_en));
  FDRE axi_str_txd_2_mem_en_int_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(set_txd_en),
        .Q(Axi_Str_TxD_2_Mem_En),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0320002000000000)) 
    \axi_str_txd_2_mem_we_int[0]_i_1 
       (.I0(p_44_in),
        .I1(txd_wr_cs[2]),
        .I2(txd_wr_cs[0]),
        .I3(txd_wr_cs[1]),
        .I4(\update_bram_cnt[7]_i_4_n_0 ),
        .I5(axi_str_txd_tstrb_dly0[0]),
        .O(set_txd_we[0]));
  LUT6 #(
    .INIT(64'h0320002000000000)) 
    \axi_str_txd_2_mem_we_int[1]_i_1 
       (.I0(p_44_in),
        .I1(txd_wr_cs[2]),
        .I2(txd_wr_cs[0]),
        .I3(txd_wr_cs[1]),
        .I4(\update_bram_cnt[7]_i_4_n_0 ),
        .I5(axi_str_txd_tstrb_dly0[1]),
        .O(set_txd_we[1]));
  LUT6 #(
    .INIT(64'h0320002000000000)) 
    \axi_str_txd_2_mem_we_int[2]_i_1 
       (.I0(p_44_in),
        .I1(txd_wr_cs[2]),
        .I2(txd_wr_cs[0]),
        .I3(txd_wr_cs[1]),
        .I4(\update_bram_cnt[7]_i_4_n_0 ),
        .I5(axi_str_txd_tstrb_dly0[2]),
        .O(set_txd_we[2]));
  LUT6 #(
    .INIT(64'h0320002000000000)) 
    \axi_str_txd_2_mem_we_int[3]_i_1 
       (.I0(p_44_in),
        .I1(txd_wr_cs[2]),
        .I2(txd_wr_cs[0]),
        .I3(txd_wr_cs[1]),
        .I4(\update_bram_cnt[7]_i_4_n_0 ),
        .I5(axi_str_txd_tstrb_dly0[3]),
        .O(set_txd_we[3]));
  FDRE \axi_str_txd_2_mem_we_int_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(set_txd_we[0]),
        .Q(Axi_Str_TxD_2_Mem_Din[8]),
        .R(1'b0));
  FDRE \axi_str_txd_2_mem_we_int_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(set_txd_we[1]),
        .Q(Axi_Str_TxD_2_Mem_Din[17]),
        .R(1'b0));
  FDRE \axi_str_txd_2_mem_we_int_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(set_txd_we[2]),
        .Q(Axi_Str_TxD_2_Mem_Din[26]),
        .R(1'b0));
  FDRE \axi_str_txd_2_mem_we_int_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(set_txd_we[3]),
        .Q(Axi_Str_TxD_2_Mem_Din[35]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[0]),
        .Q(axi_str_txd_tdata_dly0[0]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[10]),
        .Q(axi_str_txd_tdata_dly0[10]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[11] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[11]),
        .Q(axi_str_txd_tdata_dly0[11]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[12] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[12]),
        .Q(axi_str_txd_tdata_dly0[12]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[13] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[13]),
        .Q(axi_str_txd_tdata_dly0[13]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[14] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[14]),
        .Q(axi_str_txd_tdata_dly0[14]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[15] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[15]),
        .Q(axi_str_txd_tdata_dly0[15]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[16] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[16]),
        .Q(axi_str_txd_tdata_dly0[16]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[17] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[17]),
        .Q(axi_str_txd_tdata_dly0[17]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[18] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[18]),
        .Q(axi_str_txd_tdata_dly0[18]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[19] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[19]),
        .Q(axi_str_txd_tdata_dly0[19]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[1]),
        .Q(axi_str_txd_tdata_dly0[1]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[20] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[20]),
        .Q(axi_str_txd_tdata_dly0[20]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[21] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[21]),
        .Q(axi_str_txd_tdata_dly0[21]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[22] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[22]),
        .Q(axi_str_txd_tdata_dly0[22]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[23] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[23]),
        .Q(axi_str_txd_tdata_dly0[23]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[24] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[24]),
        .Q(axi_str_txd_tdata_dly0[24]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[25] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[25]),
        .Q(axi_str_txd_tdata_dly0[25]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[26] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[26]),
        .Q(axi_str_txd_tdata_dly0[26]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[27] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[27]),
        .Q(axi_str_txd_tdata_dly0[27]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[28] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[28]),
        .Q(axi_str_txd_tdata_dly0[28]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[29] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[29]),
        .Q(axi_str_txd_tdata_dly0[29]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[2]),
        .Q(axi_str_txd_tdata_dly0[2]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[30] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[30]),
        .Q(axi_str_txd_tdata_dly0[30]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[31] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[31]),
        .Q(axi_str_txd_tdata_dly0[31]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[3]),
        .Q(axi_str_txd_tdata_dly0[3]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[4]),
        .Q(axi_str_txd_tdata_dly0[4]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[5]),
        .Q(axi_str_txd_tdata_dly0[5]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[6]),
        .Q(axi_str_txd_tdata_dly0[6]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[7]),
        .Q(axi_str_txd_tdata_dly0[7]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[8]),
        .Q(axi_str_txd_tdata_dly0[8]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[9]),
        .Q(axi_str_txd_tdata_dly0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \axi_str_txd_tdata_dly1[31]_i_1 
       (.I0(axi_str_txd_tready_int_dly),
        .I1(axi_str_txd_tvalid_dly0),
        .O(p_44_in));
  FDRE \axi_str_txd_tdata_dly1_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[0]),
        .Q(Axi_Str_TxD_2_Mem_Din[0]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[10]),
        .Q(Axi_Str_TxD_2_Mem_Din[11]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[11] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[11]),
        .Q(Axi_Str_TxD_2_Mem_Din[12]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[12] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[12]),
        .Q(Axi_Str_TxD_2_Mem_Din[13]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[13] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[13]),
        .Q(Axi_Str_TxD_2_Mem_Din[14]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[14] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[14]),
        .Q(Axi_Str_TxD_2_Mem_Din[15]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[15] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[15]),
        .Q(Axi_Str_TxD_2_Mem_Din[16]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[16] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[16]),
        .Q(Axi_Str_TxD_2_Mem_Din[18]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[17] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[17]),
        .Q(Axi_Str_TxD_2_Mem_Din[19]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[18] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[18]),
        .Q(Axi_Str_TxD_2_Mem_Din[20]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[19] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[19]),
        .Q(Axi_Str_TxD_2_Mem_Din[21]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[1]),
        .Q(Axi_Str_TxD_2_Mem_Din[1]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[20] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[20]),
        .Q(Axi_Str_TxD_2_Mem_Din[22]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[21] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[21]),
        .Q(Axi_Str_TxD_2_Mem_Din[23]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[22] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[22]),
        .Q(Axi_Str_TxD_2_Mem_Din[24]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[23] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[23]),
        .Q(Axi_Str_TxD_2_Mem_Din[25]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[24] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[24]),
        .Q(Axi_Str_TxD_2_Mem_Din[27]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[25] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[25]),
        .Q(Axi_Str_TxD_2_Mem_Din[28]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[26] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[26]),
        .Q(Axi_Str_TxD_2_Mem_Din[29]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[27] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[27]),
        .Q(Axi_Str_TxD_2_Mem_Din[30]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[28] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[28]),
        .Q(Axi_Str_TxD_2_Mem_Din[31]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[29] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[29]),
        .Q(Axi_Str_TxD_2_Mem_Din[32]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[2]),
        .Q(Axi_Str_TxD_2_Mem_Din[2]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[30] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[30]),
        .Q(Axi_Str_TxD_2_Mem_Din[33]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[31] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[31]),
        .Q(Axi_Str_TxD_2_Mem_Din[34]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[3]),
        .Q(Axi_Str_TxD_2_Mem_Din[3]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[4]),
        .Q(Axi_Str_TxD_2_Mem_Din[4]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[5]),
        .Q(Axi_Str_TxD_2_Mem_Din[5]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[6]),
        .Q(Axi_Str_TxD_2_Mem_Din[6]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[7]),
        .Q(Axi_Str_TxD_2_Mem_Din[7]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[8]),
        .Q(Axi_Str_TxD_2_Mem_Din[9]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(p_44_in),
        .D(axi_str_txd_tdata_dly0[9]),
        .Q(Axi_Str_TxD_2_Mem_Din[10]),
        .R(1'b0));
  FDRE axi_str_txd_tlast_dly0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TLAST),
        .Q(axi_str_txd_tlast_dly0),
        .R(reset2axi_str_txd));
  FDRE axi_str_txd_tready_int_dly_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TREADY),
        .Q(axi_str_txd_tready_int_dly),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000002202)) 
    axi_str_txd_tready_int_i_1
       (.I0(axi_str_txd_tready_int01_out),
        .I1(disable_txd_trdy),
        .I2(clr_txd_trdy),
        .I3(disable_txd_trdy_dly),
        .I4(clr_txd_trdy0),
        .I5(axi_str_txd_tready_int_i_3_n_0),
        .O(axi_str_txd_tready_int_i_1_n_0));
  LUT6 #(
    .INIT(64'h4444444444444F44)) 
    axi_str_txd_tready_int_i_2
       (.I0(clr_txd_rdy),
        .I1(txd_rdy),
        .I2(txd_wr_cs[1]),
        .I3(compare_addr0_cmplt),
        .I4(txd_wr_cs[2]),
        .I5(txd_wr_cs[0]),
        .O(axi_str_txd_tready_int01_out));
  LUT6 #(
    .INIT(64'hFF00A800A800A800)) 
    axi_str_txd_tready_int_i_3
       (.I0(txd_mem_full),
        .I1(axi_str_txd_tready_int_i_4_n_0),
        .I2(disable_txd_trdy_dly_i_3_n_0),
        .I3(axi_str_txd_tready_int01_out),
        .I4(\txd_mem_full1_inferred__0/i__carry_n_0 ),
        .I5(inc_txd_wr_addr),
        .O(axi_str_txd_tready_int_i_3_n_0));
  LUT3 #(
    .INIT(8'hD7)) 
    axi_str_txd_tready_int_i_4
       (.I0(txd_wr_cs[1]),
        .I1(txd_wr_cs[0]),
        .I2(txd_wr_cs[2]),
        .O(axi_str_txd_tready_int_i_4_n_0));
  FDRE axi_str_txd_tready_int_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axi_str_txd_tready_int_i_1_n_0),
        .Q(AXI_STR_TXD_TREADY),
        .R(1'b0));
  FDRE \axi_str_txd_tstrb_dly0_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TKEEP[0]),
        .Q(axi_str_txd_tstrb_dly0[0]),
        .R(1'b0));
  FDRE \axi_str_txd_tstrb_dly0_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TKEEP[1]),
        .Q(axi_str_txd_tstrb_dly0[1]),
        .R(1'b0));
  FDRE \axi_str_txd_tstrb_dly0_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TKEEP[2]),
        .Q(axi_str_txd_tstrb_dly0[2]),
        .R(1'b0));
  FDRE \axi_str_txd_tstrb_dly0_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TKEEP[3]),
        .Q(axi_str_txd_tstrb_dly0[3]),
        .R(1'b0));
  FDRE axi_str_txd_tvalid_dly0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TVALID),
        .Q(axi_str_txd_tvalid_dly0),
        .R(reset2axi_str_txd));
  LUT4 #(
    .INIT(16'h0800)) 
    check_full_i_1
       (.I0(txc_wr_cs[1]),
        .I1(txc_wr_cs[0]),
        .I2(txc_wr_cs[2]),
        .I3(txc_wr_cs[3]),
        .O(inc_txd_addr_one));
  FDRE check_full_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(inc_txd_addr_one),
        .Q(check_full),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    clr_txc_trdy_i_1
       (.I0(AXI_STR_TXC_TVALID),
        .I1(AXI_STR_TXC_TLAST),
        .I2(AXI_STR_TXC_TREADY),
        .O(clr_txc_trdy0));
  FDRE clr_txc_trdy_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(clr_txc_trdy0),
        .Q(clr_txc_trdy),
        .R(sync_rst1_reg));
  LUT3 #(
    .INIT(8'h80)) 
    clr_txd_trdy_i_1
       (.I0(AXI_STR_TXD_TREADY),
        .I1(AXI_STR_TXD_TVALID),
        .I2(AXI_STR_TXD_TLAST),
        .O(clr_txd_trdy0));
  FDRE clr_txd_trdy_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(clr_txd_trdy0),
        .Q(clr_txd_trdy),
        .R(reset2axi_str_txd));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    compare_addr0_cmplt_i_1
       (.I0(txc_wr_cs[3]),
        .I1(compare_addr0_cmplt_i_2_n_0),
        .I2(compare_addr0_cmplt),
        .I3(txd_rd_pntr_10),
        .I4(reset2axi_str_txd),
        .I5(txd_rd_pntr1),
        .O(compare_addr0_cmplt_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000015101010)) 
    compare_addr0_cmplt_i_2
       (.I0(txc_wr_cs[2]),
        .I1(compare_addr0_cmplt),
        .I2(txc_wr_cs[0]),
        .I3(p_51_in),
        .I4(axi_str_txc_tlast_dly0),
        .I5(txc_wr_cs[1]),
        .O(compare_addr0_cmplt_i_2_n_0));
  FDRE compare_addr0_cmplt_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(compare_addr0_cmplt_i_1_n_0),
        .Q(compare_addr0_cmplt),
        .R(1'b0));
  FDRE compare_addr2_cmplt_dly_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(compare_addr2_cmplt),
        .Q(compare_addr2_cmplt_dly),
        .R(sync_rst1_reg));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    compare_addr2_cmplt_i_1
       (.I0(txc_we_dly2),
        .I1(set_txc_addr_2),
        .I2(addr_2_en_dly2),
        .I3(compare_addr2_cmplt),
        .I4(txc_rd_addr2_pntr1),
        .I5(sync_rst1_reg),
        .O(compare_addr2_cmplt_i_1_n_0));
  FDRE compare_addr2_cmplt_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(compare_addr2_cmplt_i_1_n_0),
        .Q(compare_addr2_cmplt),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5000D0D0)) 
    disable_txc_trdy_dly_i_1
       (.I0(txd_wr_cs[1]),
        .I1(disable_txd_trdy_dly_i_3_n_0),
        .I2(txd_wr_cs[2]),
        .I3(disable_txc_trdy0),
        .I4(txd_wr_cs[0]),
        .I5(clr_txd_rdy),
        .O(disable_txc_trdy));
  LUT5 #(
    .INIT(32'h00000080)) 
    disable_txc_trdy_dly_i_2
       (.I0(axi_str_txd_tlast_dly0),
        .I1(\update_bram_cnt[7]_i_4_n_0 ),
        .I2(txd_wr_cs[1]),
        .I3(txd_wr_cs[0]),
        .I4(txd_wr_cs[2]),
        .O(clr_txd_rdy));
  FDRE disable_txc_trdy_dly_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(disable_txc_trdy),
        .Q(disable_txc_trdy_dly),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3C0CC8C830000808)) 
    disable_txd_trdy_dly_i_1
       (.I0(clr_txd_rdy1),
        .I1(txd_wr_cs[1]),
        .I2(txd_wr_cs[0]),
        .I3(disable_txc_trdy0),
        .I4(txd_wr_cs[2]),
        .I5(disable_txd_trdy_dly_i_3_n_0),
        .O(disable_txd_trdy));
  LUT4 #(
    .INIT(16'h9009)) 
    disable_txd_trdy_dly_i_10
       (.I0(txd_rd_pntr_hold[8]),
        .I1(txd_rd_pntr[8]),
        .I2(txd_rd_pntr_hold[9]),
        .I3(txd_rd_pntr[9]),
        .O(disable_txd_trdy_dly_i_10_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    disable_txd_trdy_dly_i_11
       (.I0(txd_rd_pntr_hold_plus3[4]),
        .I1(txd_rd_pntr_hold_plus3[5]),
        .I2(txd_rd_pntr_hold_plus3[6]),
        .I3(txd_rd_pntr_hold_plus3[7]),
        .I4(txd_rd_pntr_hold_plus3[9]),
        .I5(txd_rd_pntr_hold_plus3[8]),
        .O(disable_txd_trdy_dly_i_11_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    disable_txd_trdy_dly_i_13
       (.I0(txd_rd_pntr_hold[8]),
        .I1(txd_rd_pntr[8]),
        .I2(txd_rd_pntr[9]),
        .I3(txd_rd_pntr_hold[9]),
        .O(disable_txd_trdy_dly_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    disable_txd_trdy_dly_i_14
       (.I0(txd_rd_pntr_hold[8]),
        .I1(txd_rd_pntr[8]),
        .I2(txd_rd_pntr_hold[9]),
        .I3(txd_rd_pntr[9]),
        .O(disable_txd_trdy_dly_i_14_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    disable_txd_trdy_dly_i_15
       (.I0(txd_rd_pntr_hold[5]),
        .I1(txd_rd_pntr_hold[4]),
        .I2(txd_rd_pntr_hold[3]),
        .I3(txd_rd_pntr_hold[2]),
        .O(disable_txd_trdy_dly_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    disable_txd_trdy_dly_i_16
       (.I0(txd_rd_pntr_hold[6]),
        .I1(txd_rd_pntr[6]),
        .I2(txd_rd_pntr[7]),
        .I3(txd_rd_pntr_hold[7]),
        .O(disable_txd_trdy_dly_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    disable_txd_trdy_dly_i_17
       (.I0(txd_rd_pntr_hold[4]),
        .I1(txd_rd_pntr[4]),
        .I2(txd_rd_pntr[5]),
        .I3(txd_rd_pntr_hold[5]),
        .O(disable_txd_trdy_dly_i_17_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    disable_txd_trdy_dly_i_18
       (.I0(txd_rd_pntr_hold[2]),
        .I1(txd_rd_pntr[2]),
        .I2(txd_rd_pntr[3]),
        .I3(txd_rd_pntr_hold[3]),
        .O(disable_txd_trdy_dly_i_18_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    disable_txd_trdy_dly_i_19
       (.I0(txd_rd_pntr_hold[0]),
        .I1(txd_rd_pntr[0]),
        .I2(txd_rd_pntr[1]),
        .I3(txd_rd_pntr_hold[1]),
        .O(disable_txd_trdy_dly_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    disable_txd_trdy_dly_i_2
       (.I0(txd_mem_full),
        .I1(axi_str_txd_tready_int_dly),
        .O(clr_txd_rdy1));
  LUT4 #(
    .INIT(16'h9009)) 
    disable_txd_trdy_dly_i_20
       (.I0(txd_rd_pntr_hold[6]),
        .I1(txd_rd_pntr[6]),
        .I2(txd_rd_pntr_hold[7]),
        .I3(txd_rd_pntr[7]),
        .O(disable_txd_trdy_dly_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    disable_txd_trdy_dly_i_21
       (.I0(txd_rd_pntr_hold[4]),
        .I1(txd_rd_pntr[4]),
        .I2(txd_rd_pntr_hold[5]),
        .I3(txd_rd_pntr[5]),
        .O(disable_txd_trdy_dly_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    disable_txd_trdy_dly_i_22
       (.I0(txd_rd_pntr_hold[2]),
        .I1(txd_rd_pntr[2]),
        .I2(txd_rd_pntr_hold[3]),
        .I3(txd_rd_pntr[3]),
        .O(disable_txd_trdy_dly_i_22_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    disable_txd_trdy_dly_i_23
       (.I0(txd_rd_pntr[0]),
        .I1(txd_rd_pntr_hold[0]),
        .I2(txd_rd_pntr[1]),
        .I3(txd_rd_pntr_hold[1]),
        .O(disable_txd_trdy_dly_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    disable_txd_trdy_dly_i_24
       (.I0(txd_rd_pntr_hold[6]),
        .I1(txd_rd_pntr[6]),
        .I2(txd_rd_pntr[7]),
        .I3(txd_rd_pntr_hold[7]),
        .O(disable_txd_trdy_dly_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    disable_txd_trdy_dly_i_25
       (.I0(txd_rd_pntr_hold[4]),
        .I1(txd_rd_pntr[4]),
        .I2(txd_rd_pntr[5]),
        .I3(txd_rd_pntr_hold[5]),
        .O(disable_txd_trdy_dly_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    disable_txd_trdy_dly_i_26
       (.I0(txd_rd_pntr_hold[2]),
        .I1(txd_rd_pntr[2]),
        .I2(txd_rd_pntr[3]),
        .I3(txd_rd_pntr_hold[3]),
        .O(disable_txd_trdy_dly_i_26_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    disable_txd_trdy_dly_i_27
       (.I0(txd_rd_pntr_hold[0]),
        .I1(txd_rd_pntr[0]),
        .I2(txd_rd_pntr[1]),
        .I3(txd_rd_pntr_hold[1]),
        .O(disable_txd_trdy_dly_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    disable_txd_trdy_dly_i_28
       (.I0(txd_rd_pntr_hold[6]),
        .I1(txd_rd_pntr[6]),
        .I2(txd_rd_pntr_hold[7]),
        .I3(txd_rd_pntr[7]),
        .O(disable_txd_trdy_dly_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    disable_txd_trdy_dly_i_29
       (.I0(txd_rd_pntr_hold[4]),
        .I1(txd_rd_pntr[4]),
        .I2(txd_rd_pntr_hold[5]),
        .I3(txd_rd_pntr[5]),
        .O(disable_txd_trdy_dly_i_29_n_0));
  LUT6 #(
    .INIT(64'hABABABABFFBFAABF)) 
    disable_txd_trdy_dly_i_3
       (.I0(halt_pntr_update1),
        .I1(update_rd_pntrs138_in),
        .I2(update_rd_pntrs1),
        .I3(disable_txd_trdy_dly_i_5_n_0),
        .I4(disable_txd_trdy_dly_reg_i_6_n_6),
        .I5(disable_txd_trdy_dly_i_7_n_0),
        .O(disable_txd_trdy_dly_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    disable_txd_trdy_dly_i_30
       (.I0(txd_rd_pntr_hold[2]),
        .I1(txd_rd_pntr[2]),
        .I2(txd_rd_pntr_hold[3]),
        .I3(txd_rd_pntr[3]),
        .O(disable_txd_trdy_dly_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    disable_txd_trdy_dly_i_31
       (.I0(txd_rd_pntr[0]),
        .I1(txd_rd_pntr_hold[0]),
        .I2(txd_rd_pntr[1]),
        .I3(txd_rd_pntr_hold[1]),
        .O(disable_txd_trdy_dly_i_31_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    disable_txd_trdy_dly_i_5
       (.I0(disable_txd_trdy_dly_i_11_n_0),
        .I1(txd_rd_pntr_hold_plus3[2]),
        .I2(txd_rd_pntr_hold_plus3[3]),
        .I3(txd_rd_pntr_hold_plus3[0]),
        .I4(txd_rd_pntr_hold_plus3[1]),
        .O(disable_txd_trdy_dly_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    disable_txd_trdy_dly_i_7
       (.I0(txd_rd_pntr_hold[6]),
        .I1(txd_rd_pntr_hold[7]),
        .I2(txd_rd_pntr_hold[9]),
        .I3(txd_rd_pntr_hold[8]),
        .I4(disable_txd_trdy_dly_i_15_n_0),
        .O(disable_txd_trdy_dly_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    disable_txd_trdy_dly_i_9
       (.I0(txd_rd_pntr_hold[8]),
        .I1(txd_rd_pntr[8]),
        .I2(txd_rd_pntr[9]),
        .I3(txd_rd_pntr_hold[9]),
        .O(disable_txd_trdy_dly_i_9_n_0));
  FDRE disable_txd_trdy_dly_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(disable_txd_trdy),
        .Q(disable_txd_trdy_dly),
        .R(1'b0));
  CARRY4 disable_txd_trdy_dly_reg_i_12
       (.CI(1'b0),
        .CO({disable_txd_trdy_dly_reg_i_12_n_0,disable_txd_trdy_dly_reg_i_12_n_1,disable_txd_trdy_dly_reg_i_12_n_2,disable_txd_trdy_dly_reg_i_12_n_3}),
        .CYINIT(1'b1),
        .DI({disable_txd_trdy_dly_i_24_n_0,disable_txd_trdy_dly_i_25_n_0,disable_txd_trdy_dly_i_26_n_0,disable_txd_trdy_dly_i_27_n_0}),
        .O(NLW_disable_txd_trdy_dly_reg_i_12_O_UNCONNECTED[3:0]),
        .S({disable_txd_trdy_dly_i_28_n_0,disable_txd_trdy_dly_i_29_n_0,disable_txd_trdy_dly_i_30_n_0,disable_txd_trdy_dly_i_31_n_0}));
  CARRY4 disable_txd_trdy_dly_reg_i_4
       (.CI(disable_txd_trdy_dly_reg_i_8_n_0),
        .CO({NLW_disable_txd_trdy_dly_reg_i_4_CO_UNCONNECTED[3:1],update_rd_pntrs1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,disable_txd_trdy_dly_i_9_n_0}),
        .O(NLW_disable_txd_trdy_dly_reg_i_4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,disable_txd_trdy_dly_i_10_n_0}));
  CARRY4 disable_txd_trdy_dly_reg_i_6
       (.CI(disable_txd_trdy_dly_reg_i_12_n_0),
        .CO({NLW_disable_txd_trdy_dly_reg_i_6_CO_UNCONNECTED[3:1],update_rd_pntrs121_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,disable_txd_trdy_dly_i_13_n_0}),
        .O({NLW_disable_txd_trdy_dly_reg_i_6_O_UNCONNECTED[3:2],disable_txd_trdy_dly_reg_i_6_n_6,NLW_disable_txd_trdy_dly_reg_i_6_O_UNCONNECTED[0]}),
        .S({1'b0,1'b0,1'b1,disable_txd_trdy_dly_i_14_n_0}));
  CARRY4 disable_txd_trdy_dly_reg_i_8
       (.CI(1'b0),
        .CO({disable_txd_trdy_dly_reg_i_8_n_0,disable_txd_trdy_dly_reg_i_8_n_1,disable_txd_trdy_dly_reg_i_8_n_2,disable_txd_trdy_dly_reg_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({disable_txd_trdy_dly_i_16_n_0,disable_txd_trdy_dly_i_17_n_0,disable_txd_trdy_dly_i_18_n_0,disable_txd_trdy_dly_i_19_n_0}),
        .O(NLW_disable_txd_trdy_dly_reg_i_8_O_UNCONNECTED[3:0]),
        .S({disable_txd_trdy_dly_i_20_n_0,disable_txd_trdy_dly_i_21_n_0,disable_txd_trdy_dly_i_22_n_0,disable_txd_trdy_dly_i_23_n_0}));
  LUT6 #(
    .INIT(64'h8008FFFF80080000)) 
    \end_addr_byte_offset[0]_i_1 
       (.I0(axi_str_txd_tstrb_dly0[1]),
        .I1(axi_str_txd_tstrb_dly0[0]),
        .I2(axi_str_txd_tstrb_dly0[3]),
        .I3(axi_str_txd_tstrb_dly0[2]),
        .I4(end_addr_byte_offset0),
        .I5(\end_addr_byte_offset_reg_n_0_[0] ),
        .O(\end_addr_byte_offset[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \end_addr_byte_offset[0]_i_2 
       (.I0(axi_str_txd_tvalid_dly0),
        .I1(axi_str_txd_tready_int_dly),
        .I2(axi_str_txd_tlast_dly0),
        .O(end_addr_byte_offset0));
  LUT6 #(
    .INIT(64'h80FFFFFF80000000)) 
    \end_addr_byte_offset[1]_i_1 
       (.I0(axi_str_txd_tstrb_dly0[2]),
        .I1(axi_str_txd_tstrb_dly0[1]),
        .I2(axi_str_txd_tstrb_dly0[0]),
        .I3(p_44_in),
        .I4(axi_str_txd_tlast_dly0),
        .I5(\end_addr_byte_offset_reg_n_0_[1] ),
        .O(\end_addr_byte_offset[1]_i_1_n_0 ));
  FDRE \end_addr_byte_offset_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\end_addr_byte_offset[0]_i_1_n_0 ),
        .Q(\end_addr_byte_offset_reg_n_0_[0] ),
        .R(reset2axi_str_txd));
  FDRE \end_addr_byte_offset_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\end_addr_byte_offset[1]_i_1_n_0 ),
        .Q(\end_addr_byte_offset_reg_n_0_[1] ),
        .R(reset2axi_str_txd));
  CARRY4 halt_pntr_update1_carry
       (.CI(1'b0),
        .CO({halt_pntr_update1,halt_pntr_update1_carry_n_1,halt_pntr_update1_carry_n_2,halt_pntr_update1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_halt_pntr_update1_carry_O_UNCONNECTED[3:0]),
        .S({halt_pntr_update1_carry_i_1_n_0,halt_pntr_update1_carry_i_2_n_0,halt_pntr_update1_carry_i_3_n_0,halt_pntr_update1_carry_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    halt_pntr_update1_carry_i_1
       (.I0(txd_rd_pntr_hold[9]),
        .I1(txd_rd_pntr[9]),
        .O(halt_pntr_update1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    halt_pntr_update1_carry_i_2
       (.I0(txd_rd_pntr[8]),
        .I1(txd_rd_pntr_hold[8]),
        .I2(txd_rd_pntr[7]),
        .I3(txd_rd_pntr_hold[7]),
        .I4(txd_rd_pntr_hold[6]),
        .I5(txd_rd_pntr[6]),
        .O(halt_pntr_update1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    halt_pntr_update1_carry_i_3
       (.I0(txd_rd_pntr[5]),
        .I1(txd_rd_pntr_hold[5]),
        .I2(txd_rd_pntr[4]),
        .I3(txd_rd_pntr_hold[4]),
        .I4(txd_rd_pntr_hold[3]),
        .I5(txd_rd_pntr[3]),
        .O(halt_pntr_update1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    halt_pntr_update1_carry_i_4
       (.I0(txd_rd_pntr[2]),
        .I1(txd_rd_pntr_hold[2]),
        .I2(txd_rd_pntr_hold[1]),
        .I3(txd_rd_pntr[1]),
        .I4(txd_rd_pntr[0]),
        .I5(txd_rd_pntr_hold[0]),
        .O(halt_pntr_update1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__0
       (.I0(txd_rd_pntr[8]),
        .I1(txd_rd_pntr_hold_plus3[8]),
        .I2(txd_rd_pntr_hold_plus3[9]),
        .I3(txd_rd_pntr[9]),
        .O(i__carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2
       (.I0(txd_rd_pntr_hold_plus3[9]),
        .I1(txd_rd_pntr[9]),
        .I2(txd_rd_pntr_hold_plus3[8]),
        .I3(txd_rd_pntr[8]),
        .O(i__carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__2
       (.I0(txd_rd_pntr[6]),
        .I1(txd_rd_pntr_hold_plus3[6]),
        .I2(txd_rd_pntr_hold_plus3[7]),
        .I3(txd_rd_pntr[7]),
        .O(i__carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h6999999999999999)) 
    i__carry_i_1__3
       (.I0(txd_rd_pntr[9]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(i__carry_i_5__0_n_0),
        .I5(Q[7]),
        .O(i__carry_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__4
       (.I0(txc_rd_addr2_pntr[9]),
        .I1(txc_mem_wr_addr_0[9]),
        .O(i__carry_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h6108086100000000)) 
    i__carry_i_2__2
       (.I0(Q[6]),
        .I1(i__carry_i_5__0_n_0),
        .I2(txd_rd_pntr[6]),
        .I3(Q[7]),
        .I4(txd_rd_pntr[7]),
        .I5(i__carry_i_6__0_n_0),
        .O(i__carry_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__3
       (.I0(txd_rd_pntr[4]),
        .I1(txd_rd_pntr_hold_plus3[4]),
        .I2(txd_rd_pntr_hold_plus3[5]),
        .I3(txd_rd_pntr[5]),
        .O(i__carry_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__4
       (.I0(txc_mem_wr_addr_0[7]),
        .I1(txc_rd_addr2_pntr[7]),
        .I2(txc_mem_wr_addr_0[6]),
        .I3(txc_rd_addr2_pntr[6]),
        .I4(txc_rd_addr2_pntr[8]),
        .I5(txc_mem_wr_addr_0[8]),
        .O(i__carry_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h0280802020080802)) 
    i__carry_i_3__2
       (.I0(i__carry_i_7__0_n_0),
        .I1(txd_rd_pntr[4]),
        .I2(txd_rd_pntr[5]),
        .I3(i__carry_i_8__0_n_0),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(i__carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__3
       (.I0(txd_rd_pntr[2]),
        .I1(txd_rd_pntr_hold_plus3[2]),
        .I2(txd_rd_pntr_hold_plus3[3]),
        .I3(txd_rd_pntr[3]),
        .O(i__carry_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__4
       (.I0(txc_mem_wr_addr_0[4]),
        .I1(txc_rd_addr2_pntr[4]),
        .I2(txc_mem_wr_addr_0[3]),
        .I3(txc_rd_addr2_pntr[3]),
        .I4(txc_rd_addr2_pntr[5]),
        .I5(txc_mem_wr_addr_0[5]),
        .O(i__carry_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h0401028040102008)) 
    i__carry_i_4__1
       (.I0(txd_rd_pntr[0]),
        .I1(txd_rd_pntr[1]),
        .I2(txd_rd_pntr[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(i__carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__2
       (.I0(txd_rd_pntr[0]),
        .I1(txd_rd_pntr_hold_plus3[0]),
        .I2(txd_rd_pntr_hold_plus3[1]),
        .I3(txd_rd_pntr[1]),
        .O(i__carry_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__3
       (.I0(txc_mem_wr_addr_0[1]),
        .I1(txc_rd_addr2_pntr[1]),
        .I2(txc_mem_wr_addr_0[0]),
        .I3(txc_rd_addr2_pntr[0]),
        .I4(txc_rd_addr2_pntr[2]),
        .I5(txc_mem_wr_addr_0[2]),
        .O(i__carry_i_4__3_n_0));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    i__carry_i_5__0
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(i__carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__1
       (.I0(txd_rd_pntr_hold_plus3[7]),
        .I1(txd_rd_pntr[7]),
        .I2(txd_rd_pntr_hold_plus3[6]),
        .I3(txd_rd_pntr[6]),
        .O(i__carry_i_5__1_n_0));
  LUT5 #(
    .INIT(32'h6AAA9555)) 
    i__carry_i_6__0
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(i__carry_i_5__0_n_0),
        .I3(Q[6]),
        .I4(txd_rd_pntr[8]),
        .O(i__carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__1
       (.I0(txd_rd_pntr_hold_plus3[5]),
        .I1(txd_rd_pntr[5]),
        .I2(txd_rd_pntr_hold_plus3[4]),
        .I3(txd_rd_pntr[4]),
        .O(i__carry_i_6__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h666A9995)) 
    i__carry_i_7__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(txd_rd_pntr[3]),
        .O(i__carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__1
       (.I0(txd_rd_pntr_hold_plus3[3]),
        .I1(txd_rd_pntr[3]),
        .I2(txd_rd_pntr_hold_plus3[2]),
        .I3(txd_rd_pntr[2]),
        .O(i__carry_i_7__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    i__carry_i_8__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(i__carry_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__1
       (.I0(txd_rd_pntr_hold_plus3[1]),
        .I1(txd_rd_pntr[1]),
        .I2(txd_rd_pntr_hold_plus3[0]),
        .I3(txd_rd_pntr[0]),
        .O(i__carry_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tx_init_in_prog_int_i_1
       (.I0(ClkARst),
        .I1(txc_addr_3_dly3),
        .O(tx_init_in_prog_int_i_1_n_0));
  FDSE tx_init_in_prog_int_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(tx_init_in_prog_int_i_1_n_0),
        .Q(ClkARst),
        .S(sync_rst1_reg));
  LUT6 #(
    .INIT(64'hB888888888BBBB88)) 
    txc_addr_0_dly1_i_1
       (.I0(txc_addr_0_dly1_reg_i_2_n_0),
        .I1(txc_wr_cs[3]),
        .I2(p_51_in),
        .I3(txc_wr_cs[1]),
        .I4(txc_wr_cs[0]),
        .I5(txc_wr_cs[2]),
        .O(set_txc_addr_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    txc_addr_0_dly1_i_3
       (.I0(axi_str_txc_tready_int_dly),
        .I1(axi_str_txc_tvalid_dly0),
        .O(p_51_in));
  LUT5 #(
    .INIT(32'hC0CFAFAF)) 
    txc_addr_0_dly1_i_4
       (.I0(disable_txc_trdy_dly),
        .I1(disable_txd_trdy_dly),
        .I2(txc_wr_cs[2]),
        .I3(compare_addr0_cmplt),
        .I4(txc_wr_cs[0]),
        .O(txc_addr_0_dly1_i_4_n_0));
  LUT6 #(
    .INIT(64'h0111111100000000)) 
    txc_addr_0_dly1_i_5
       (.I0(txc_wr_cs[2]),
        .I1(txc_wr_cs[0]),
        .I2(axi_str_txd_tvalid_dly0),
        .I3(axi_str_txd_tready_int_dly),
        .I4(axi_str_txd_tlast_dly0),
        .I5(disable_txd_trdy_dly),
        .O(txc_addr_0_dly1_i_5_n_0));
  FDRE txc_addr_0_dly1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(set_txc_addr_0),
        .Q(txc_addr_0_dly1),
        .R(1'b0));
  MUXF7 txc_addr_0_dly1_reg_i_2
       (.I0(txc_addr_0_dly1_i_4_n_0),
        .I1(txc_addr_0_dly1_i_5_n_0),
        .O(txc_addr_0_dly1_reg_i_2_n_0),
        .S(txc_wr_cs[1]));
  FDRE txc_addr_0_dly2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_addr_0_dly1),
        .Q(txc_addr_0_dly2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h45404040E5E04545)) 
    txc_addr_2_i_1
       (.I0(txc_wr_cs[3]),
        .I1(txc_addr_3_dly_i_3_n_0),
        .I2(txc_wr_cs[1]),
        .I3(txc_addr_2_i_2_n_0),
        .I4(txc_wr_cs[2]),
        .I5(txc_wr_cs[0]),
        .O(set_txc_addr_2));
  LUT6 #(
    .INIT(64'h73737377FFFFFFFF)) 
    txc_addr_2_i_2
       (.I0(axi_str_txc_tready_int_dly),
        .I1(axi_str_txc_tvalid_dly0),
        .I2(txc_mem_full_reg_n_0),
        .I3(compare_addr2_cmplt_dly),
        .I4(compare_addr2_cmplt),
        .I5(txc_wr_cs[0]),
        .O(txc_addr_2_i_2_n_0));
  FDRE txc_addr_2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(set_txc_addr_2),
        .Q(txc_addr_2),
        .R(1'b0));
  FDRE txc_addr_3_dly2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_addr_3_dly),
        .Q(txc_addr_3_dly2),
        .R(sync_rst1_reg));
  FDRE txc_addr_3_dly3_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_addr_3_dly2),
        .Q(txc_addr_3_dly3),
        .R(sync_rst1_reg));
  LUT6 #(
    .INIT(64'h00000000EEEE0EEE)) 
    txc_addr_3_dly_i_1
       (.I0(txc_addr_3_dly),
        .I1(set_txc_addr_3),
        .I2(txc_wr_cs[1]),
        .I3(txc_addr_3_dly_i_3_n_0),
        .I4(txc_wr_cs[3]),
        .I5(sync_rst1_reg),
        .O(txc_addr_3_dly_i_1_n_0));
  LUT5 #(
    .INIT(32'h01000000)) 
    txc_addr_3_dly_i_2
       (.I0(txc_wr_cs[1]),
        .I1(disable_txc_trdy_dly),
        .I2(txc_wr_cs[0]),
        .I3(txc_wr_cs[2]),
        .I4(txc_wr_cs[3]),
        .O(set_txc_addr_3));
  LUT6 #(
    .INIT(64'h000000008A000000)) 
    txc_addr_3_dly_i_3
       (.I0(txc_wr_cs[0]),
        .I1(txc_addr_3_dly),
        .I2(wrote_first_packet),
        .I3(axi_str_txc_tready_int_dly),
        .I4(axi_str_txc_tvalid_dly0),
        .I5(txc_wr_cs[2]),
        .O(txc_addr_3_dly_i_3_n_0));
  FDRE txc_addr_3_dly_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_addr_3_dly_i_1_n_0),
        .Q(txc_addr_3_dly),
        .R(1'b0));
  CARRY4 \txc_mem_full0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({txc_mem_full0,\txc_mem_full0_inferred__0/i__carry_n_1 ,\txc_mem_full0_inferred__0/i__carry_n_2 ,\txc_mem_full0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_txc_mem_full0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__4_n_0,i__carry_i_2__4_n_0,i__carry_i_3__4_n_0,i__carry_i_4__3_n_0}));
  LUT6 #(
    .INIT(64'h000000E200FF00E2)) 
    txc_mem_full_i_1
       (.I0(txc_mem_full_reg_n_0),
        .I1(Axi_Str_TxC_2_Mem_Addr_int1__0),
        .I2(txc_mem_full0),
        .I3(sync_rst1_reg),
        .I4(txc_mem_full1),
        .I5(txc_mem_full_reg_i_4_n_0),
        .O(txc_mem_full_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    txc_mem_full_i_2
       (.I0(set_txc_we),
        .I1(txc_wr_cs[3]),
        .I2(txc_wr_cs[2]),
        .I3(txc_wr_cs[0]),
        .I4(disable_txc_trdy_dly),
        .I5(txc_wr_cs[1]),
        .O(Axi_Str_TxC_2_Mem_Addr_int1__0));
  LUT3 #(
    .INIT(8'h40)) 
    txc_mem_full_i_3
       (.I0(compare_addr2_cmplt_dly),
        .I1(txc_mem_full_reg_n_0),
        .I2(compare_addr2_cmplt),
        .O(txc_mem_full1));
  LUT2 #(
    .INIT(4'h9)) 
    txc_mem_full_i_5
       (.I0(txc_rd_addr2_pntr[9]),
        .I1(txc_mem_wr_addr[9]),
        .O(txc_mem_full_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txc_mem_full_i_6
       (.I0(txc_mem_wr_addr[7]),
        .I1(txc_rd_addr2_pntr[7]),
        .I2(txc_mem_wr_addr[6]),
        .I3(txc_rd_addr2_pntr[6]),
        .I4(txc_mem_wr_addr[8]),
        .I5(txc_rd_addr2_pntr[8]),
        .O(txc_mem_full_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txc_mem_full_i_7
       (.I0(txc_mem_wr_addr[4]),
        .I1(txc_rd_addr2_pntr[4]),
        .I2(txc_mem_wr_addr[3]),
        .I3(txc_rd_addr2_pntr[3]),
        .I4(txc_mem_wr_addr[5]),
        .I5(txc_rd_addr2_pntr[5]),
        .O(txc_mem_full_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txc_mem_full_i_8
       (.I0(txc_mem_wr_addr[1]),
        .I1(txc_rd_addr2_pntr[1]),
        .I2(txc_mem_wr_addr[0]),
        .I3(txc_rd_addr2_pntr[0]),
        .I4(txc_mem_wr_addr[2]),
        .I5(txc_rd_addr2_pntr[2]),
        .O(txc_mem_full_i_8_n_0));
  FDRE txc_mem_full_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(txc_mem_full_i_1_n_0),
        .Q(txc_mem_full_reg_n_0),
        .R(1'b0));
  CARRY4 txc_mem_full_reg_i_4
       (.CI(1'b0),
        .CO({txc_mem_full_reg_i_4_n_0,txc_mem_full_reg_i_4_n_1,txc_mem_full_reg_i_4_n_2,txc_mem_full_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_txc_mem_full_reg_i_4_O_UNCONNECTED[3:0]),
        .S({txc_mem_full_i_5_n_0,txc_mem_full_i_6_n_0,txc_mem_full_i_7_n_0,txc_mem_full_i_8_n_0}));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEA)) 
    \txc_mem_wr_addr_0[9]_i_1 
       (.I0(sync_rst1_reg),
        .I1(txc_wr_cs[3]),
        .I2(txc_wr_cs[2]),
        .I3(txc_wr_cs[0]),
        .I4(disable_txc_trdy_dly),
        .I5(txc_wr_cs[1]),
        .O(txc_mem_wr_addr_1));
  FDSE \txc_mem_wr_addr_0_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[0]),
        .Q(txc_mem_wr_addr_0[0]),
        .S(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_0_reg[1] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[1]),
        .Q(txc_mem_wr_addr_0[1]),
        .R(sync_rst1_reg));
  FDSE \txc_mem_wr_addr_0_reg[2] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[2]),
        .Q(txc_mem_wr_addr_0[2]),
        .S(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_0_reg[3] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[3]),
        .Q(txc_mem_wr_addr_0[3]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_0_reg[4] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[4]),
        .Q(txc_mem_wr_addr_0[4]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_0_reg[5] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[5]),
        .Q(txc_mem_wr_addr_0[5]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_0_reg[6] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[6]),
        .Q(txc_mem_wr_addr_0[6]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_0_reg[7] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[7]),
        .Q(txc_mem_wr_addr_0[7]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_0_reg[8] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[8]),
        .Q(txc_mem_wr_addr_0[8]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_0_reg[9] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[9]),
        .Q(txc_mem_wr_addr_0[9]),
        .R(sync_rst1_reg));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \txc_mem_wr_addr_1[0]_i_1 
       (.I0(load),
        .I1(txc_mem_wr_addr_1_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txc_mem_wr_addr_1[1]_i_1 
       (.I0(txc_mem_wr_addr_1_reg__0[1]),
        .I1(txc_mem_wr_addr_1_reg__0[0]),
        .I2(load),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFF6A)) 
    \txc_mem_wr_addr_1[2]_i_1 
       (.I0(txc_mem_wr_addr_1_reg__0[2]),
        .I1(txc_mem_wr_addr_1_reg__0[1]),
        .I2(txc_mem_wr_addr_1_reg__0[0]),
        .I3(load),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \txc_mem_wr_addr_1[3]_i_1 
       (.I0(load),
        .I1(txc_mem_wr_addr_1_reg__0[1]),
        .I2(txc_mem_wr_addr_1_reg__0[0]),
        .I3(txc_mem_wr_addr_1_reg__0[2]),
        .I4(txc_mem_wr_addr_1_reg__0[3]),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \txc_mem_wr_addr_1[4]_i_1 
       (.I0(load),
        .I1(txc_mem_wr_addr_1_reg__0[2]),
        .I2(txc_mem_wr_addr_1_reg__0[0]),
        .I3(txc_mem_wr_addr_1_reg__0[1]),
        .I4(txc_mem_wr_addr_1_reg__0[3]),
        .I5(txc_mem_wr_addr_1_reg__0[4]),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \txc_mem_wr_addr_1[5]_i_1 
       (.I0(load),
        .I1(\txc_mem_wr_addr_1[5]_i_2_n_0 ),
        .I2(txc_mem_wr_addr_1_reg__0[5]),
        .O(p_0_in__0[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \txc_mem_wr_addr_1[5]_i_2 
       (.I0(txc_mem_wr_addr_1_reg__0[4]),
        .I1(txc_mem_wr_addr_1_reg__0[2]),
        .I2(txc_mem_wr_addr_1_reg__0[0]),
        .I3(txc_mem_wr_addr_1_reg__0[1]),
        .I4(txc_mem_wr_addr_1_reg__0[3]),
        .O(\txc_mem_wr_addr_1[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \txc_mem_wr_addr_1[6]_i_1 
       (.I0(\txc_mem_wr_addr_1[9]_i_2_n_0 ),
        .I1(load),
        .I2(txc_mem_wr_addr_1_reg__0[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \txc_mem_wr_addr_1[7]_i_1 
       (.I0(txc_mem_wr_addr_1_reg__0[6]),
        .I1(\txc_mem_wr_addr_1[9]_i_2_n_0 ),
        .I2(load),
        .I3(txc_mem_wr_addr_1_reg__0[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \txc_mem_wr_addr_1[8]_i_1 
       (.I0(txc_mem_wr_addr_1_reg__0[7]),
        .I1(\txc_mem_wr_addr_1[9]_i_2_n_0 ),
        .I2(txc_mem_wr_addr_1_reg__0[6]),
        .I3(load),
        .I4(txc_mem_wr_addr_1_reg__0[8]),
        .O(p_0_in__0[8]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \txc_mem_wr_addr_1[9]_i_1 
       (.I0(txc_mem_wr_addr_1_reg__0[8]),
        .I1(txc_mem_wr_addr_1_reg__0[6]),
        .I2(\txc_mem_wr_addr_1[9]_i_2_n_0 ),
        .I3(txc_mem_wr_addr_1_reg__0[7]),
        .I4(load),
        .I5(txc_mem_wr_addr_1_reg__0[9]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \txc_mem_wr_addr_1[9]_i_2 
       (.I0(txc_mem_wr_addr_1_reg__0[5]),
        .I1(txc_mem_wr_addr_1_reg__0[3]),
        .I2(txc_mem_wr_addr_1_reg__0[1]),
        .I3(txc_mem_wr_addr_1_reg__0[0]),
        .I4(txc_mem_wr_addr_1_reg__0[2]),
        .I5(txc_mem_wr_addr_1_reg__0[4]),
        .O(\txc_mem_wr_addr_1[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \txc_mem_wr_addr_1[9]_i_3 
       (.I0(\txc_mem_wr_addr_1[9]_i_4_n_0 ),
        .I1(txc_mem_wr_addr[2]),
        .I2(txc_mem_wr_addr[3]),
        .I3(txc_mem_wr_addr[0]),
        .I4(txc_mem_wr_addr[1]),
        .O(load));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \txc_mem_wr_addr_1[9]_i_4 
       (.I0(txc_mem_wr_addr[4]),
        .I1(txc_mem_wr_addr[5]),
        .I2(txc_mem_wr_addr[6]),
        .I3(txc_mem_wr_addr[7]),
        .I4(txc_mem_wr_addr[9]),
        .I5(txc_mem_wr_addr[8]),
        .O(\txc_mem_wr_addr_1[9]_i_4_n_0 ));
  FDRE \txc_mem_wr_addr_1_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(p_0_in__0[0]),
        .Q(txc_mem_wr_addr_1_reg__0[0]),
        .R(sync_rst1_reg));
  FDSE \txc_mem_wr_addr_1_reg[1] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(p_0_in__0[1]),
        .Q(txc_mem_wr_addr_1_reg__0[1]),
        .S(sync_rst1_reg));
  FDSE \txc_mem_wr_addr_1_reg[2] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(p_0_in__0[2]),
        .Q(txc_mem_wr_addr_1_reg__0[2]),
        .S(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_1_reg[3] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(p_0_in__0[3]),
        .Q(txc_mem_wr_addr_1_reg__0[3]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_1_reg[4] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(p_0_in__0[4]),
        .Q(txc_mem_wr_addr_1_reg__0[4]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_1_reg[5] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(p_0_in__0[5]),
        .Q(txc_mem_wr_addr_1_reg__0[5]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_1_reg[6] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(p_0_in__0[6]),
        .Q(txc_mem_wr_addr_1_reg__0[6]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_1_reg[7] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(p_0_in__0[7]),
        .Q(txc_mem_wr_addr_1_reg__0[7]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_1_reg[8] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(p_0_in__0[8]),
        .Q(txc_mem_wr_addr_1_reg__0[8]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_1_reg[9] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(p_0_in__0[9]),
        .Q(txc_mem_wr_addr_1_reg__0[9]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[0]),
        .Q(txc_mem_wr_addr[0]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_reg[1] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[1]),
        .Q(txc_mem_wr_addr[1]),
        .R(sync_rst1_reg));
  FDSE \txc_mem_wr_addr_reg[2] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[2]),
        .Q(txc_mem_wr_addr[2]),
        .S(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_reg[3] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[3]),
        .Q(txc_mem_wr_addr[3]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_reg[4] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[4]),
        .Q(txc_mem_wr_addr[4]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_reg[5] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[5]),
        .Q(txc_mem_wr_addr[5]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_reg[6] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[6]),
        .Q(txc_mem_wr_addr[6]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_reg[7] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[7]),
        .Q(txc_mem_wr_addr[7]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_reg[8] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[8]),
        .Q(txc_mem_wr_addr[8]),
        .R(sync_rst1_reg));
  FDRE \txc_mem_wr_addr_reg[9] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[9]),
        .Q(txc_mem_wr_addr[9]),
        .R(sync_rst1_reg));
  CARRY4 txc_rd_addr2_pntr1_carry
       (.CI(1'b0),
        .CO({txc_rd_addr2_pntr1,txc_rd_addr2_pntr1_carry_n_1,txc_rd_addr2_pntr1_carry_n_2,txc_rd_addr2_pntr1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_txc_rd_addr2_pntr1_carry_O_UNCONNECTED[3:0]),
        .S({txc_rd_addr2_pntr1_carry_i_1_n_0,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram }));
  LUT2 #(
    .INIT(4'h9)) 
    txc_rd_addr2_pntr1_carry_i_1
       (.I0(txc_rd_addr2_pntr_1),
        .I1(Axi_Str_TxC_2_Mem_Dout[9]),
        .O(txc_rd_addr2_pntr1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \txc_rd_addr2_pntr[9]_i_1 
       (.I0(txc_we_dly2),
        .I1(set_txc_addr_2),
        .I2(addr_2_en_dly2),
        .I3(txc_rd_addr2_pntr1),
        .I4(compare_addr2_cmplt),
        .I5(sync_rst1_reg),
        .O(\txc_rd_addr2_pntr[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \txc_rd_addr2_pntr_1[9]_i_1 
       (.I0(txc_we_dly2),
        .I1(set_txc_addr_2),
        .I2(addr_2_en_dly2),
        .O(txc_rd_addr2_pntr_10));
  FDRE \txc_rd_addr2_pntr_1_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[0]),
        .Q(\txc_rd_addr2_pntr_reg[8]_0 [0]),
        .R(sync_rst1_reg));
  FDRE \txc_rd_addr2_pntr_1_reg[1] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[1]),
        .Q(\txc_rd_addr2_pntr_reg[8]_0 [1]),
        .R(sync_rst1_reg));
  FDRE \txc_rd_addr2_pntr_1_reg[2] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[2]),
        .Q(\txc_rd_addr2_pntr_reg[8]_0 [2]),
        .R(sync_rst1_reg));
  FDRE \txc_rd_addr2_pntr_1_reg[3] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[3]),
        .Q(\txc_rd_addr2_pntr_reg[8]_0 [3]),
        .R(sync_rst1_reg));
  FDRE \txc_rd_addr2_pntr_1_reg[4] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[4]),
        .Q(\txc_rd_addr2_pntr_reg[8]_0 [4]),
        .R(sync_rst1_reg));
  FDRE \txc_rd_addr2_pntr_1_reg[5] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[5]),
        .Q(\txc_rd_addr2_pntr_reg[8]_0 [5]),
        .R(sync_rst1_reg));
  FDRE \txc_rd_addr2_pntr_1_reg[6] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[6]),
        .Q(\txc_rd_addr2_pntr_reg[8]_0 [6]),
        .R(sync_rst1_reg));
  FDRE \txc_rd_addr2_pntr_1_reg[7] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[7]),
        .Q(\txc_rd_addr2_pntr_reg[8]_0 [7]),
        .R(sync_rst1_reg));
  FDRE \txc_rd_addr2_pntr_1_reg[8] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[8]),
        .Q(\txc_rd_addr2_pntr_reg[8]_0 [8]),
        .R(sync_rst1_reg));
  FDRE \txc_rd_addr2_pntr_1_reg[9] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[9]),
        .Q(txc_rd_addr2_pntr_1),
        .R(sync_rst1_reg));
  FDRE \txc_rd_addr2_pntr_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(\txc_rd_addr2_pntr_reg[8]_0 [0]),
        .Q(txc_rd_addr2_pntr[0]),
        .R(sync_rst1_reg));
  FDRE \txc_rd_addr2_pntr_reg[1] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(\txc_rd_addr2_pntr_reg[8]_0 [1]),
        .Q(txc_rd_addr2_pntr[1]),
        .R(sync_rst1_reg));
  FDSE \txc_rd_addr2_pntr_reg[2] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(\txc_rd_addr2_pntr_reg[8]_0 [2]),
        .Q(txc_rd_addr2_pntr[2]),
        .S(sync_rst1_reg));
  FDRE \txc_rd_addr2_pntr_reg[3] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(\txc_rd_addr2_pntr_reg[8]_0 [3]),
        .Q(txc_rd_addr2_pntr[3]),
        .R(sync_rst1_reg));
  FDRE \txc_rd_addr2_pntr_reg[4] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(\txc_rd_addr2_pntr_reg[8]_0 [4]),
        .Q(txc_rd_addr2_pntr[4]),
        .R(sync_rst1_reg));
  FDRE \txc_rd_addr2_pntr_reg[5] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(\txc_rd_addr2_pntr_reg[8]_0 [5]),
        .Q(txc_rd_addr2_pntr[5]),
        .R(sync_rst1_reg));
  FDRE \txc_rd_addr2_pntr_reg[6] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(\txc_rd_addr2_pntr_reg[8]_0 [6]),
        .Q(txc_rd_addr2_pntr[6]),
        .R(sync_rst1_reg));
  FDRE \txc_rd_addr2_pntr_reg[7] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(\txc_rd_addr2_pntr_reg[8]_0 [7]),
        .Q(txc_rd_addr2_pntr[7]),
        .R(sync_rst1_reg));
  FDRE \txc_rd_addr2_pntr_reg[8] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(\txc_rd_addr2_pntr_reg[8]_0 [8]),
        .Q(txc_rd_addr2_pntr[8]),
        .R(sync_rst1_reg));
  FDRE \txc_rd_addr2_pntr_reg[9] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(txc_rd_addr2_pntr_1),
        .Q(txc_rd_addr2_pntr[9]),
        .R(sync_rst1_reg));
  FDRE txc_we_dly1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_we_dly1_reg_0),
        .Q(txc_we_dly1),
        .R(1'b0));
  FDRE txc_we_dly2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_we_dly1),
        .Q(txc_we_dly2),
        .R(1'b0));
  CARRY4 txd_mem_afull1_carry
       (.CI(1'b0),
        .CO({txd_mem_afull1,txd_mem_afull1_carry_n_1,txd_mem_afull1_carry_n_2,txd_mem_afull1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_txd_mem_afull1_carry_O_UNCONNECTED[3:0]),
        .S({txd_mem_afull1_carry_i_1_n_0,txd_mem_afull1_carry_i_2_n_0,txd_mem_afull1_carry_i_3_n_0,txd_mem_afull1_carry_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6999)) 
    txd_mem_afull1_carry_i_1
       (.I0(txd_rd_pntr[9]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(txd_mem_afull1_carry_i_5_n_0),
        .O(txd_mem_afull1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h0280802020080802)) 
    txd_mem_afull1_carry_i_2
       (.I0(txd_mem_afull1_carry_i_6_n_0),
        .I1(txd_rd_pntr[7]),
        .I2(txd_rd_pntr[8]),
        .I3(txd_mem_afull1_carry_i_7_n_0),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(txd_mem_afull1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h6108086100000000)) 
    txd_mem_afull1_carry_i_3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(txd_rd_pntr[3]),
        .I3(Q[4]),
        .I4(txd_rd_pntr[4]),
        .I5(txd_mem_afull1_carry_i_8_n_0),
        .O(txd_mem_afull1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    txd_mem_afull1_carry_i_4
       (.I0(Q[0]),
        .I1(txd_rd_pntr[0]),
        .I2(Q[1]),
        .I3(txd_rd_pntr[1]),
        .I4(Q[2]),
        .I5(txd_rd_pntr[2]),
        .O(txd_mem_afull1_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    txd_mem_afull1_carry_i_5
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(txd_mem_afull1_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h6AAAAAAA95555555)) 
    txd_mem_afull1_carry_i_6
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(txd_rd_pntr[6]),
        .O(txd_mem_afull1_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    txd_mem_afull1_carry_i_7
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(txd_mem_afull1_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h6AAA9555)) 
    txd_mem_afull1_carry_i_8
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(txd_rd_pntr[5]),
        .O(txd_mem_afull1_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h00EA)) 
    txd_mem_afull_i_1
       (.I0(txd_mem_afull),
        .I1(txd_mem_afull1),
        .I2(txd_mem_full1),
        .I3(txd_mem_full0),
        .O(txd_mem_afull_i_1_n_0));
  FDRE txd_mem_afull_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(txd_mem_afull_i_1_n_0),
        .Q(txd_mem_afull),
        .R(1'b0));
  CARRY4 \txd_mem_full1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\txd_mem_full1_inferred__0/i__carry_n_0 ,\txd_mem_full1_inferred__0/i__carry_n_1 ,\txd_mem_full1_inferred__0/i__carry_n_2 ,\txd_mem_full1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_txd_mem_full1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__3_n_0,i__carry_i_2__2_n_0,i__carry_i_3__2_n_0,i__carry_i_4__1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    txd_mem_full_i_1
       (.I0(txd_mem_full),
        .I1(txd_mem_full1),
        .I2(\txd_mem_full1_inferred__0/i__carry_n_0 ),
        .I3(txd_mem_full0),
        .O(txd_mem_full_i_1_n_0));
  LUT5 #(
    .INIT(32'hAAAAAEEA)) 
    txd_mem_full_i_2
       (.I0(reset2axi_str_txd),
        .I1(txd_wr_cs[1]),
        .I2(txd_wr_cs[0]),
        .I3(txd_wr_cs[2]),
        .I4(disable_txd_trdy_dly_i_3_n_0),
        .O(txd_mem_full0));
  FDRE txd_mem_full_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(txd_mem_full_i_1_n_0),
        .Q(txd_mem_full),
        .R(1'b0));
  CARRY4 txd_rd_pntr1_carry
       (.CI(1'b0),
        .CO({txd_rd_pntr1,txd_rd_pntr1_carry_n_1,txd_rd_pntr1_carry_n_2,txd_rd_pntr1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_txd_rd_pntr1_carry_O_UNCONNECTED[3:0]),
        .S({txd_rd_pntr1_carry_i_1_n_0,S}));
  LUT2 #(
    .INIT(4'h9)) 
    txd_rd_pntr1_carry_i_1
       (.I0(txd_rd_pntr_1),
        .I1(Axi_Str_TxC_2_Mem_Dout[9]),
        .O(txd_rd_pntr1_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    \txd_rd_pntr[9]_i_1 
       (.I0(compare_addr0_cmplt),
        .I1(txd_rd_pntr1),
        .I2(txd_rd_pntr_10),
        .O(txd_rd_pntr_2));
  LUT3 #(
    .INIT(8'h40)) 
    \txd_rd_pntr_1[9]_i_1 
       (.I0(txc_we_dly2),
        .I1(set_txc_addr_0),
        .I2(txc_addr_0_dly2),
        .O(txd_rd_pntr_10));
  FDRE \txd_rd_pntr_1_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[0]),
        .Q(\txd_rd_pntr_reg[8]_0 [0]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[1]),
        .Q(\txd_rd_pntr_reg[8]_0 [1]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[2]),
        .Q(\txd_rd_pntr_reg[8]_0 [2]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[3]),
        .Q(\txd_rd_pntr_reg[8]_0 [3]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[4]),
        .Q(\txd_rd_pntr_reg[8]_0 [4]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[5]),
        .Q(\txd_rd_pntr_reg[8]_0 [5]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[6]),
        .Q(\txd_rd_pntr_reg[8]_0 [6]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[7]),
        .Q(\txd_rd_pntr_reg[8]_0 [7]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[8]),
        .Q(\txd_rd_pntr_reg[8]_0 [8]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[9]),
        .Q(txd_rd_pntr_1),
        .R(reset2axi_str_txd));
  LUT4 #(
    .INIT(16'hAABA)) 
    \txd_rd_pntr_hold[9]_i_1 
       (.I0(\txd_rd_pntr_hold[9]_i_2_n_0 ),
        .I1(halt_pntr_update),
        .I2(txc_addr_0_dly2),
        .I3(txd_mem_full),
        .O(txd_rd_pntr_hold_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEEAAAAA)) 
    \txd_rd_pntr_hold[9]_i_2 
       (.I0(reset2axi_str_txd),
        .I1(txd_wr_cs[1]),
        .I2(txd_wr_cs[0]),
        .I3(txd_wr_cs[2]),
        .I4(\txd_rd_pntr_hold[9]_i_4_n_0 ),
        .I5(halt_pntr_update1),
        .O(\txd_rd_pntr_hold[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \txd_rd_pntr_hold[9]_i_3 
       (.I0(txd_wr_cs[0]),
        .I1(txd_wr_cs[1]),
        .I2(disable_txd_trdy_dly_i_3_n_0),
        .I3(txd_wr_cs[2]),
        .O(halt_pntr_update));
  LUT5 #(
    .INIT(32'h404545EF)) 
    \txd_rd_pntr_hold[9]_i_4 
       (.I0(disable_txd_trdy_dly_i_7_n_0),
        .I1(disable_txd_trdy_dly_reg_i_6_n_6),
        .I2(disable_txd_trdy_dly_i_5_n_0),
        .I3(update_rd_pntrs1),
        .I4(update_rd_pntrs138_in),
        .O(\txd_rd_pntr_hold[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \txd_rd_pntr_hold_plus3[0]_i_1 
       (.I0(txd_rd_pntr[0]),
        .O(\txd_rd_pntr_hold_plus3[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \txd_rd_pntr_hold_plus3[1]_i_1 
       (.I0(txd_rd_pntr[0]),
        .I1(txd_rd_pntr[1]),
        .O(\txd_rd_pntr_hold_plus3[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \txd_rd_pntr_hold_plus3[2]_i_1 
       (.I0(txd_rd_pntr[1]),
        .I1(txd_rd_pntr[0]),
        .I2(txd_rd_pntr[2]),
        .O(\txd_rd_pntr_hold_plus3[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \txd_rd_pntr_hold_plus3[3]_i_1 
       (.I0(txd_rd_pntr[0]),
        .I1(txd_rd_pntr[1]),
        .I2(txd_rd_pntr[2]),
        .I3(txd_rd_pntr[3]),
        .O(\txd_rd_pntr_hold_plus3[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h57FFA800)) 
    \txd_rd_pntr_hold_plus3[4]_i_1 
       (.I0(txd_rd_pntr[2]),
        .I1(txd_rd_pntr[1]),
        .I2(txd_rd_pntr[0]),
        .I3(txd_rd_pntr[3]),
        .I4(txd_rd_pntr[4]),
        .O(\txd_rd_pntr_hold_plus3[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h57FFFFFFA8000000)) 
    \txd_rd_pntr_hold_plus3[5]_i_1 
       (.I0(txd_rd_pntr[3]),
        .I1(txd_rd_pntr[0]),
        .I2(txd_rd_pntr[1]),
        .I3(txd_rd_pntr[2]),
        .I4(txd_rd_pntr[4]),
        .I5(txd_rd_pntr[5]),
        .O(\txd_rd_pntr_hold_plus3[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \txd_rd_pntr_hold_plus3[6]_i_1 
       (.I0(\txd_rd_pntr_hold_plus3[9]_i_2_n_0 ),
        .I1(txd_rd_pntr[6]),
        .O(\txd_rd_pntr_hold_plus3[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \txd_rd_pntr_hold_plus3[7]_i_1 
       (.I0(\txd_rd_pntr_hold_plus3[9]_i_2_n_0 ),
        .I1(txd_rd_pntr[6]),
        .I2(txd_rd_pntr[7]),
        .O(\txd_rd_pntr_hold_plus3[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \txd_rd_pntr_hold_plus3[8]_i_1 
       (.I0(txd_rd_pntr[6]),
        .I1(\txd_rd_pntr_hold_plus3[9]_i_2_n_0 ),
        .I2(txd_rd_pntr[7]),
        .I3(txd_rd_pntr[8]),
        .O(\txd_rd_pntr_hold_plus3[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \txd_rd_pntr_hold_plus3[9]_i_1 
       (.I0(txd_rd_pntr[7]),
        .I1(\txd_rd_pntr_hold_plus3[9]_i_2_n_0 ),
        .I2(txd_rd_pntr[6]),
        .I3(txd_rd_pntr[8]),
        .I4(txd_rd_pntr[9]),
        .O(\txd_rd_pntr_hold_plus3[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \txd_rd_pntr_hold_plus3[9]_i_2 
       (.I0(txd_rd_pntr[5]),
        .I1(txd_rd_pntr[3]),
        .I2(txd_rd_pntr[0]),
        .I3(txd_rd_pntr[1]),
        .I4(txd_rd_pntr[2]),
        .I5(txd_rd_pntr[4]),
        .O(\txd_rd_pntr_hold_plus3[9]_i_2_n_0 ));
  FDSE \txd_rd_pntr_hold_plus3_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(\txd_rd_pntr_hold_plus3[0]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[0]),
        .S(reset2axi_str_txd));
  FDSE \txd_rd_pntr_hold_plus3_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(\txd_rd_pntr_hold_plus3[1]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[1]),
        .S(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus3_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(\txd_rd_pntr_hold_plus3[2]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[2]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus3_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(\txd_rd_pntr_hold_plus3[3]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[3]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus3_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(\txd_rd_pntr_hold_plus3[4]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[4]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus3_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(\txd_rd_pntr_hold_plus3[5]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[5]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus3_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(\txd_rd_pntr_hold_plus3[6]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[6]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus3_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(\txd_rd_pntr_hold_plus3[7]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[7]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus3_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(\txd_rd_pntr_hold_plus3[8]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[8]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus3_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(\txd_rd_pntr_hold_plus3[9]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[9]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(txd_rd_pntr[0]),
        .Q(txd_rd_pntr_hold[0]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(txd_rd_pntr[1]),
        .Q(txd_rd_pntr_hold[1]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(txd_rd_pntr[2]),
        .Q(txd_rd_pntr_hold[2]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(txd_rd_pntr[3]),
        .Q(txd_rd_pntr_hold[3]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(txd_rd_pntr[4]),
        .Q(txd_rd_pntr_hold[4]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(txd_rd_pntr[5]),
        .Q(txd_rd_pntr_hold[5]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(txd_rd_pntr[6]),
        .Q(txd_rd_pntr_hold[6]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(txd_rd_pntr[7]),
        .Q(txd_rd_pntr_hold[7]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(txd_rd_pntr[8]),
        .Q(txd_rd_pntr_hold[8]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold_0),
        .D(txd_rd_pntr[9]),
        .Q(txd_rd_pntr_hold[9]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_2),
        .D(\txd_rd_pntr_reg[8]_0 [0]),
        .Q(txd_rd_pntr[0]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_2),
        .D(\txd_rd_pntr_reg[8]_0 [1]),
        .Q(txd_rd_pntr[1]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_2),
        .D(\txd_rd_pntr_reg[8]_0 [2]),
        .Q(txd_rd_pntr[2]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_2),
        .D(\txd_rd_pntr_reg[8]_0 [3]),
        .Q(txd_rd_pntr[3]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_2),
        .D(\txd_rd_pntr_reg[8]_0 [4]),
        .Q(txd_rd_pntr[4]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_2),
        .D(\txd_rd_pntr_reg[8]_0 [5]),
        .Q(txd_rd_pntr[5]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_2),
        .D(\txd_rd_pntr_reg[8]_0 [6]),
        .Q(txd_rd_pntr[6]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_2),
        .D(\txd_rd_pntr_reg[8]_0 [7]),
        .Q(txd_rd_pntr[7]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_2),
        .D(\txd_rd_pntr_reg[8]_0 [8]),
        .Q(txd_rd_pntr[8]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_2),
        .D(txd_rd_pntr_1),
        .Q(txd_rd_pntr[9]),
        .R(reset2axi_str_txd));
  LUT6 #(
    .INIT(64'h00000000AAAAABAA)) 
    txd_rdy_i_1
       (.I0(txd_rdy),
        .I1(txd_wr_cs[0]),
        .I2(txd_wr_cs[2]),
        .I3(compare_addr0_cmplt),
        .I4(txd_wr_cs[1]),
        .I5(\update_bram_cnt[7]_i_1_n_0 ),
        .O(txd_rdy_i_1_n_0));
  FDRE txd_rdy_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(txd_rdy_i_1_n_0),
        .Q(txd_rdy),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \update_bram_cnt[0]_i_1 
       (.I0(\update_bram_cnt_reg_n_0_[0] ),
        .O(update_bram_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \update_bram_cnt[1]_i_1 
       (.I0(\update_bram_cnt_reg_n_0_[0] ),
        .I1(\update_bram_cnt_reg_n_0_[1] ),
        .O(update_bram_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \update_bram_cnt[2]_i_1 
       (.I0(\update_bram_cnt_reg_n_0_[0] ),
        .I1(\update_bram_cnt_reg_n_0_[1] ),
        .I2(\update_bram_cnt_reg_n_0_[2] ),
        .O(update_bram_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \update_bram_cnt[3]_i_1 
       (.I0(\update_bram_cnt_reg_n_0_[1] ),
        .I1(\update_bram_cnt_reg_n_0_[0] ),
        .I2(\update_bram_cnt_reg_n_0_[2] ),
        .I3(\update_bram_cnt_reg_n_0_[3] ),
        .O(update_bram_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \update_bram_cnt[4]_i_1 
       (.I0(\update_bram_cnt_reg_n_0_[2] ),
        .I1(\update_bram_cnt_reg_n_0_[0] ),
        .I2(\update_bram_cnt_reg_n_0_[1] ),
        .I3(\update_bram_cnt_reg_n_0_[3] ),
        .I4(\update_bram_cnt_reg_n_0_[4] ),
        .O(update_bram_cnt[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \update_bram_cnt[5]_i_1 
       (.I0(\update_bram_cnt_reg_n_0_[3] ),
        .I1(\update_bram_cnt_reg_n_0_[1] ),
        .I2(\update_bram_cnt_reg_n_0_[0] ),
        .I3(\update_bram_cnt_reg_n_0_[2] ),
        .I4(\update_bram_cnt_reg_n_0_[4] ),
        .I5(\update_bram_cnt_reg_n_0_[5] ),
        .O(update_bram_cnt[5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \update_bram_cnt[6]_i_1 
       (.I0(\update_bram_cnt[7]_i_5_n_0 ),
        .I1(\update_bram_cnt_reg_n_0_[6] ),
        .O(update_bram_cnt[6]));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \update_bram_cnt[7]_i_1 
       (.I0(reset2axi_str_txd),
        .I1(txd_wr_cs[2]),
        .I2(txd_wr_cs[0]),
        .I3(txd_wr_cs[1]),
        .I4(\update_bram_cnt[7]_i_4_n_0 ),
        .I5(axi_str_txd_tlast_dly0),
        .O(\update_bram_cnt[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \update_bram_cnt[7]_i_2 
       (.I0(txd_wr_cs[2]),
        .I1(txd_wr_cs[0]),
        .I2(txd_wr_cs[1]),
        .I3(\update_bram_cnt[7]_i_4_n_0 ),
        .O(\update_bram_cnt[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h8788)) 
    \update_bram_cnt[7]_i_3 
       (.I0(\update_bram_cnt[7]_i_5_n_0 ),
        .I1(\update_bram_cnt_reg_n_0_[6] ),
        .I2(inc_txd_wr_addr),
        .I3(p_0_in25_in),
        .O(update_bram_cnt[7]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \update_bram_cnt[7]_i_4 
       (.I0(axi_str_txd_tvalid_dly0),
        .I1(axi_str_txd_tready_int_dly),
        .O(\update_bram_cnt[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \update_bram_cnt[7]_i_5 
       (.I0(\update_bram_cnt_reg_n_0_[5] ),
        .I1(\update_bram_cnt_reg_n_0_[3] ),
        .I2(\update_bram_cnt_reg_n_0_[1] ),
        .I3(\update_bram_cnt_reg_n_0_[0] ),
        .I4(\update_bram_cnt_reg_n_0_[2] ),
        .I5(\update_bram_cnt_reg_n_0_[4] ),
        .O(\update_bram_cnt[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \update_bram_cnt[7]_i_6 
       (.I0(axi_str_txd_tready_int_dly),
        .I1(axi_str_txd_tvalid_dly0),
        .I2(txd_wr_cs[1]),
        .I3(txd_wr_cs[0]),
        .I4(txd_wr_cs[2]),
        .O(inc_txd_wr_addr));
  FDRE \update_bram_cnt_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\update_bram_cnt[7]_i_2_n_0 ),
        .D(update_bram_cnt[0]),
        .Q(\update_bram_cnt_reg_n_0_[0] ),
        .R(\update_bram_cnt[7]_i_1_n_0 ));
  FDRE \update_bram_cnt_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\update_bram_cnt[7]_i_2_n_0 ),
        .D(update_bram_cnt[1]),
        .Q(\update_bram_cnt_reg_n_0_[1] ),
        .R(\update_bram_cnt[7]_i_1_n_0 ));
  FDRE \update_bram_cnt_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\update_bram_cnt[7]_i_2_n_0 ),
        .D(update_bram_cnt[2]),
        .Q(\update_bram_cnt_reg_n_0_[2] ),
        .R(\update_bram_cnt[7]_i_1_n_0 ));
  FDRE \update_bram_cnt_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\update_bram_cnt[7]_i_2_n_0 ),
        .D(update_bram_cnt[3]),
        .Q(\update_bram_cnt_reg_n_0_[3] ),
        .R(\update_bram_cnt[7]_i_1_n_0 ));
  FDRE \update_bram_cnt_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\update_bram_cnt[7]_i_2_n_0 ),
        .D(update_bram_cnt[4]),
        .Q(\update_bram_cnt_reg_n_0_[4] ),
        .R(\update_bram_cnt[7]_i_1_n_0 ));
  FDRE \update_bram_cnt_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\update_bram_cnt[7]_i_2_n_0 ),
        .D(update_bram_cnt[5]),
        .Q(\update_bram_cnt_reg_n_0_[5] ),
        .R(\update_bram_cnt[7]_i_1_n_0 ));
  FDRE \update_bram_cnt_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\update_bram_cnt[7]_i_2_n_0 ),
        .D(update_bram_cnt[6]),
        .Q(\update_bram_cnt_reg_n_0_[6] ),
        .R(\update_bram_cnt[7]_i_1_n_0 ));
  FDRE \update_bram_cnt_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\update_bram_cnt[7]_i_2_n_0 ),
        .D(update_bram_cnt[7]),
        .Q(p_0_in25_in),
        .R(\update_bram_cnt[7]_i_1_n_0 ));
  CARRY4 \update_rd_pntrs1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\update_rd_pntrs1_inferred__1/i__carry_n_0 ,\update_rd_pntrs1_inferred__1/i__carry_n_1 ,\update_rd_pntrs1_inferred__1/i__carry_n_2 ,\update_rd_pntrs1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__2_n_0,i__carry_i_2__3_n_0,i__carry_i_3__3_n_0,i__carry_i_4__2_n_0}),
        .O(\NLW_update_rd_pntrs1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__1_n_0,i__carry_i_6__1_n_0,i__carry_i_7__1_n_0,i__carry_i_8__1_n_0}));
  CARRY4 \update_rd_pntrs1_inferred__1/i__carry__0 
       (.CI(\update_rd_pntrs1_inferred__1/i__carry_n_0 ),
        .CO({\NLW_update_rd_pntrs1_inferred__1/i__carry__0_CO_UNCONNECTED [3:1],update_rd_pntrs138_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__0_i_1__0_n_0}),
        .O(\NLW_update_rd_pntrs1_inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,i__carry__0_i_2_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEAAA)) 
    wrote_first_packet_i_1
       (.I0(wrote_first_packet_i_2_n_0),
        .I1(wrote_first_packet_i_3_n_0),
        .I2(axi_str_txd_tlast_dly0),
        .I3(\update_bram_cnt[7]_i_4_n_0 ),
        .I4(txd_wr_cs[2]),
        .I5(wrote_first_packet),
        .O(wrote_first_packet_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    wrote_first_packet_i_2
       (.I0(txd_wr_cs[2]),
        .I1(txd_mem_afull),
        .I2(txd_mem_full),
        .I3(wrote_first_packet),
        .I4(txd_wr_cs[1]),
        .I5(txd_wr_cs[0]),
        .O(wrote_first_packet_i_2_n_0));
  LUT5 #(
    .INIT(32'h00404444)) 
    wrote_first_packet_i_3
       (.I0(txd_wr_cs[0]),
        .I1(txd_wr_cs[1]),
        .I2(set_first_packet18_in),
        .I3(halt_pntr_update1),
        .I4(txd_wr_cs[2]),
        .O(wrote_first_packet_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000A8E8FDE8)) 
    wrote_first_packet_i_4
       (.I0(disable_txd_trdy_dly_i_7_n_0),
        .I1(update_rd_pntrs138_in),
        .I2(update_rd_pntrs1),
        .I3(disable_txd_trdy_dly_i_5_n_0),
        .I4(disable_txd_trdy_dly_reg_i_6_n_6),
        .I5(wrote_first_packet),
        .O(set_first_packet18_in));
  FDRE wrote_first_packet_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(wrote_first_packet_i_1_n_0),
        .Q(wrote_first_packet),
        .R(reset2axi_str_txd));
endmodule

(* ORIG_REF_NAME = "tx_emac_if" *) 
module bd_929b_eth_buf_0_tx_emac_if
   (Tx_Client_TxD_2_Mem_En,
    Tx_Client_TxC_2_Mem_En,
    WEA,
    tx_cmplt,
    tx_axis_mac_tlast,
    out,
    Q,
    Tx_Client_TxC_2_Mem_Addr,
    tx_axis_mac_tdata,
    tx_axis_mac_tvalid,
    tx_axis_mac_tready,
    tx_mac_aclk,
    tx_reset,
    tx_init_in_prog_cross,
    Tx_Client_TxC_2_Mem_Dout,
    Tx_Client_TxD_2_Mem_Dout,
    speed_is_10_100);
  output Tx_Client_TxD_2_Mem_En;
  output Tx_Client_TxC_2_Mem_En;
  output [0:0]WEA;
  output tx_cmplt;
  output tx_axis_mac_tlast;
  output [11:0]out;
  output [9:0]Q;
  output [9:0]Tx_Client_TxC_2_Mem_Addr;
  output [7:0]tx_axis_mac_tdata;
  output tx_axis_mac_tvalid;
  input tx_axis_mac_tready;
  input tx_mac_aclk;
  input tx_reset;
  input tx_init_in_prog_cross;
  input [11:0]Tx_Client_TxC_2_Mem_Dout;
  input [7:0]Tx_Client_TxD_2_Mem_Dout;
  input speed_is_10_100;

  wire \FSM_sequential_txc_rd_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_txc_rd_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_txc_rd_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_txc_rd_cs[2]_i_1_n_0 ;
  wire \FSM_sequential_txd_rd_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_txd_rd_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_txd_rd_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_txd_rd_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_txd_rd_cs[2]_i_1_n_0 ;
  wire \FSM_sequential_txd_rd_cs[3]_i_1_n_0 ;
  wire \FSM_sequential_txd_rd_cs[3]_i_2_n_0 ;
  wire [9:0]Q;
  wire [9:0]Tx_Client_TxC_2_Mem_Addr;
  wire [2:0]Tx_Client_TxC_2_Mem_Addr_int0_in;
  wire \Tx_Client_TxC_2_Mem_Addr_int[0]_i_2_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Addr_int[9]_i_2_n_0 ;
  wire Tx_Client_TxC_2_Mem_Din_int;
  wire \Tx_Client_TxC_2_Mem_Din_int[0]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[1]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[2]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[3]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[4]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[5]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[6]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[7]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[8]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[9]_i_2_n_0 ;
  wire [11:0]Tx_Client_TxC_2_Mem_Dout;
  wire Tx_Client_TxC_2_Mem_En;
  wire [7:0]Tx_Client_TxD_2_Mem_Dout;
  wire Tx_Client_TxD_2_Mem_En;
  wire Tx_Client_TxD_2_Mem_En_int_i_2_n_0;
  wire [0:0]WEA;
  wire align_start_addr;
  wire clr_txd_vld;
  wire clr_txd_vld1;
  wire clr_txd_vld1_carry_i_1_n_0;
  wire clr_txd_vld1_carry_i_2_n_0;
  wire clr_txd_vld1_carry_i_3_n_0;
  wire clr_txd_vld1_carry_i_4_n_0;
  wire clr_txd_vld1_carry_n_1;
  wire clr_txd_vld1_carry_n_2;
  wire clr_txd_vld1_carry_n_3;
  wire compare_addr3_cmplt;
  wire compare_addr3_cmplt_i_1_n_0;
  wire [11:0]end_addr;
  wire first_bytes;
  wire first_bytes_i_1_n_0;
  wire first_bytes_i_2_n_0;
  wire first_rd;
  wire first_rd_i_1_n_0;
  wire i__carry_i_1__5_n_0;
  wire i__carry_i_2__5_n_0;
  wire i__carry_i_3__5_n_0;
  wire i__carry_i_4__4_n_0;
  wire inc_txd_rd_addr;
  wire mux_b3;
  wire [11:0]out;
  wire p_0_in;
  wire [9:1]p_1_in;
  wire set_byte_en;
  wire [1:0]set_byte_en_pipe;
  wire set_start_txd_fsm;
  wire set_txc_addr2;
  wire set_txc_addr3;
  wire set_txc_addr3_d1;
  wire set_txc_addr3_d1_i_1_n_0;
  wire set_txc_en;
  wire set_txc_wr;
  wire set_txd_en;
  wire set_txd_vld;
  wire speed_is_10_100;
  wire start_txd_fsm;
  wire [7:0]tx_axis_mac_tdata;
  wire tx_axis_mac_tlast;
  wire tx_axis_mac_tlast_int_i_1_n_0;
  wire tx_axis_mac_tready;
  wire tx_axis_mac_tready_dly;
  wire tx_axis_mac_tvalid;
  wire tx_cmplt;
  wire tx_cmplt_i_2_n_0;
  wire tx_init_in_prog_cross;
  wire tx_mac_aclk;
  wire tx_reset;
  wire \txc_mem_rd_addr[0]_i_1_n_0 ;
  wire \txc_mem_rd_addr_0[0]_i_1_n_0 ;
  wire \txc_mem_rd_addr_0[1]_i_1_n_0 ;
  wire \txc_mem_rd_addr_0_reg_n_0_[0] ;
  wire \txc_mem_rd_addr_0_reg_n_0_[1] ;
  wire \txc_mem_rd_addr_0_reg_n_0_[2] ;
  wire \txc_mem_rd_addr_0_reg_n_0_[3] ;
  wire \txc_mem_rd_addr_0_reg_n_0_[4] ;
  wire \txc_mem_rd_addr_0_reg_n_0_[5] ;
  wire \txc_mem_rd_addr_0_reg_n_0_[6] ;
  wire \txc_mem_rd_addr_0_reg_n_0_[7] ;
  wire \txc_mem_rd_addr_0_reg_n_0_[8] ;
  wire \txc_mem_rd_addr_0_reg_n_0_[9] ;
  wire [9:0]txc_mem_rd_addr_1;
  wire \txc_mem_rd_addr_1[0]_i_1_n_0 ;
  wire \txc_mem_rd_addr_1[0]_i_2_n_0 ;
  wire \txc_mem_rd_addr_1[5]_i_2_n_0 ;
  wire \txc_mem_rd_addr_1[9]_i_4_n_0 ;
  wire \txc_mem_rd_addr_1[9]_i_5_n_0 ;
  wire \txc_mem_rd_addr_1[9]_i_6_n_0 ;
  wire txc_mem_rd_addr_1_0;
  wire \txc_mem_rd_addr_reg_n_0_[0] ;
  wire \txc_mem_rd_addr_reg_n_0_[1] ;
  wire \txc_mem_rd_addr_reg_n_0_[2] ;
  wire \txc_mem_rd_addr_reg_n_0_[3] ;
  wire \txc_mem_rd_addr_reg_n_0_[4] ;
  wire \txc_mem_rd_addr_reg_n_0_[5] ;
  wire \txc_mem_rd_addr_reg_n_0_[6] ;
  wire \txc_mem_rd_addr_reg_n_0_[7] ;
  wire \txc_mem_rd_addr_reg_n_0_[8] ;
  wire \txc_mem_rd_addr_reg_n_0_[9] ;
  wire [9:9]txc_rd_addr_cmp;
  wire \txc_rd_addr_cmp[2]_i_1_n_0 ;
  wire \txc_rd_addr_cmp[9]_i_1_n_0 ;
  wire \txc_rd_addr_cmp_reg_n_0_[0] ;
  wire \txc_rd_addr_cmp_reg_n_0_[1] ;
  wire \txc_rd_addr_cmp_reg_n_0_[2] ;
  wire \txc_rd_addr_cmp_reg_n_0_[3] ;
  wire \txc_rd_addr_cmp_reg_n_0_[4] ;
  wire \txc_rd_addr_cmp_reg_n_0_[5] ;
  wire \txc_rd_addr_cmp_reg_n_0_[6] ;
  wire \txc_rd_addr_cmp_reg_n_0_[7] ;
  wire \txc_rd_addr_cmp_reg_n_0_[8] ;
  wire \txc_rd_addr_cmp_reg_n_0_[9] ;
  (* RTL_KEEP = "yes" *) wire [2:0]txc_rd_cs;
  wire txc_rd_end;
  wire txc_rd_end_dly1;
  wire txc_rd_ns122_in;
  wire \txc_rd_ns1_inferred__1/i__carry_n_1 ;
  wire \txc_rd_ns1_inferred__1/i__carry_n_2 ;
  wire \txc_rd_ns1_inferred__1/i__carry_n_3 ;
  wire [9:0]txc_wr_pntr;
  wire txc_wr_pntr119_in;
  wire txc_wr_pntr1_carry_i_1_n_0;
  wire txc_wr_pntr1_carry_i_2_n_0;
  wire txc_wr_pntr1_carry_i_3_n_0;
  wire txc_wr_pntr1_carry_i_4_n_0;
  wire txc_wr_pntr1_carry_n_1;
  wire txc_wr_pntr1_carry_n_2;
  wire txc_wr_pntr1_carry_n_3;
  wire [9:0]txc_wr_pntr_1;
  wire [9:0]txc_wr_pntr_2;
  wire txc_wr_pntr_3;
  wire txc_wr_pntr_en;
  wire txcl_init_in_prog_dly1;
  wire txcl_init_in_prog_dly2;
  wire txcl_init_in_prog_dly3;
  wire txcl_init_in_prog_dly4;
  wire txd;
  wire \txd[0]_i_1_n_0 ;
  wire \txd[0]_i_2_n_0 ;
  wire \txd[1]_i_1_n_0 ;
  wire \txd[1]_i_2_n_0 ;
  wire \txd[2]_i_1_n_0 ;
  wire \txd[2]_i_2_n_0 ;
  wire \txd[3]_i_1_n_0 ;
  wire \txd[3]_i_2_n_0 ;
  wire \txd[4]_i_1_n_0 ;
  wire \txd[4]_i_2_n_0 ;
  wire \txd[5]_i_1_n_0 ;
  wire \txd[5]_i_2_n_0 ;
  wire \txd[6]_i_1_n_0 ;
  wire \txd[6]_i_2_n_0 ;
  wire \txd[7]_i_2_n_0 ;
  wire \txd[7]_i_5_n_0 ;
  wire \txd[7]_i_6_n_0 ;
  wire \txd[7]_i_7_n_0 ;
  wire \txd[7]_i_8_n_0 ;
  wire \txd[7]_i_9_n_0 ;
  wire [7:0]txd_1;
  wire [7:0]txd_2;
  wire [7:0]txd_3;
  wire \txd_rd_addr[0]_i_1_n_0 ;
  wire \txd_rd_addr[0]_i_4_n_0 ;
  wire \txd_rd_addr[0]_i_5_n_0 ;
  wire \txd_rd_addr[0]_i_6_n_0 ;
  wire \txd_rd_addr[0]_i_7_n_0 ;
  wire \txd_rd_addr[0]_i_8_n_0 ;
  wire \txd_rd_addr[0]_i_9_n_0 ;
  wire \txd_rd_addr[4]_i_2_n_0 ;
  wire \txd_rd_addr[4]_i_3_n_0 ;
  wire \txd_rd_addr[4]_i_4_n_0 ;
  wire \txd_rd_addr[4]_i_5_n_0 ;
  wire \txd_rd_addr[4]_i_6_n_0 ;
  wire \txd_rd_addr[8]_i_2_n_0 ;
  wire \txd_rd_addr[8]_i_3_n_0 ;
  wire \txd_rd_addr[8]_i_4_n_0 ;
  wire \txd_rd_addr[8]_i_5_n_0 ;
  wire \txd_rd_addr[8]_i_6_n_0 ;
  wire \txd_rd_addr_reg[0]_i_2_n_0 ;
  wire \txd_rd_addr_reg[0]_i_2_n_1 ;
  wire \txd_rd_addr_reg[0]_i_2_n_2 ;
  wire \txd_rd_addr_reg[0]_i_2_n_3 ;
  wire \txd_rd_addr_reg[0]_i_2_n_4 ;
  wire \txd_rd_addr_reg[0]_i_2_n_5 ;
  wire \txd_rd_addr_reg[0]_i_2_n_6 ;
  wire \txd_rd_addr_reg[0]_i_2_n_7 ;
  wire \txd_rd_addr_reg[4]_i_1_n_0 ;
  wire \txd_rd_addr_reg[4]_i_1_n_1 ;
  wire \txd_rd_addr_reg[4]_i_1_n_2 ;
  wire \txd_rd_addr_reg[4]_i_1_n_3 ;
  wire \txd_rd_addr_reg[4]_i_1_n_4 ;
  wire \txd_rd_addr_reg[4]_i_1_n_5 ;
  wire \txd_rd_addr_reg[4]_i_1_n_6 ;
  wire \txd_rd_addr_reg[4]_i_1_n_7 ;
  wire \txd_rd_addr_reg[8]_i_1_n_1 ;
  wire \txd_rd_addr_reg[8]_i_1_n_2 ;
  wire \txd_rd_addr_reg[8]_i_1_n_3 ;
  wire \txd_rd_addr_reg[8]_i_1_n_4 ;
  wire \txd_rd_addr_reg[8]_i_1_n_5 ;
  wire \txd_rd_addr_reg[8]_i_1_n_6 ;
  wire \txd_rd_addr_reg[8]_i_1_n_7 ;
  (* RTL_KEEP = "yes" *) wire [3:0]txd_rd_cs;
  wire txd_rd_ns111_out;
  wire txd_vld_i_1_n_0;
  wire update_bram_cnt0;
  wire \update_bram_cnt[0]_i_1__0_n_0 ;
  wire \update_bram_cnt[1]_i_1__0_n_0 ;
  wire \update_bram_cnt[2]_i_1__0_n_0 ;
  wire \update_bram_cnt[3]_i_1__0_n_0 ;
  wire \update_bram_cnt[4]_i_1__0_n_0 ;
  wire \update_bram_cnt[5]_i_1__0_n_0 ;
  wire \update_bram_cnt[6]_i_1__0_n_0 ;
  wire \update_bram_cnt[7]_i_1__0_n_0 ;
  wire \update_bram_cnt[8]_i_1_n_0 ;
  wire \update_bram_cnt[9]_i_3_n_0 ;
  wire \update_bram_cnt[9]_i_4_n_0 ;
  wire \update_bram_cnt[9]_i_5_n_0 ;
  wire \update_bram_cnt[9]_i_6_n_0 ;
  wire \update_bram_cnt[9]_i_7_n_0 ;
  wire \update_bram_cnt_reg_n_0_[0] ;
  wire \update_bram_cnt_reg_n_0_[1] ;
  wire \update_bram_cnt_reg_n_0_[2] ;
  wire \update_bram_cnt_reg_n_0_[3] ;
  wire \update_bram_cnt_reg_n_0_[4] ;
  wire \update_bram_cnt_reg_n_0_[5] ;
  wire \update_bram_cnt_reg_n_0_[6] ;
  wire \update_bram_cnt_reg_n_0_[7] ;
  wire \update_bram_cnt_reg_n_0_[8] ;
  wire [3:0]NLW_clr_txd_vld1_carry_O_UNCONNECTED;
  wire [3:0]\NLW_txc_rd_ns1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_txc_wr_pntr1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_txd_rd_addr_reg[8]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h040CFC3C040CFF3F)) 
    \FSM_sequential_txc_rd_cs[0]_i_1 
       (.I0(clr_txd_vld),
        .I1(txc_rd_cs[2]),
        .I2(txc_rd_cs[1]),
        .I3(tx_axis_mac_tready),
        .I4(txc_rd_cs[0]),
        .I5(\FSM_sequential_txc_rd_cs[0]_i_2_n_0 ),
        .O(\FSM_sequential_txc_rd_cs[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \FSM_sequential_txc_rd_cs[0]_i_2 
       (.I0(compare_addr3_cmplt),
        .I1(txc_rd_ns122_in),
        .I2(txcl_init_in_prog_dly4),
        .O(\FSM_sequential_txc_rd_cs[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00FF8F00)) 
    \FSM_sequential_txc_rd_cs[1]_i_1 
       (.I0(clr_txd_vld),
        .I1(tx_axis_mac_tready),
        .I2(txc_rd_cs[2]),
        .I3(txc_rd_cs[0]),
        .I4(txc_rd_cs[1]),
        .O(\FSM_sequential_txc_rd_cs[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \FSM_sequential_txc_rd_cs[2]_i_1 
       (.I0(txc_rd_cs[1]),
        .I1(txc_rd_cs[0]),
        .I2(txc_rd_cs[2]),
        .O(\FSM_sequential_txc_rd_cs[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_txc_rd_cs_reg[0] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_txc_rd_cs[0]_i_1_n_0 ),
        .Q(txc_rd_cs[0]),
        .R(tx_reset));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_txc_rd_cs_reg[1] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_txc_rd_cs[1]_i_1_n_0 ),
        .Q(txc_rd_cs[1]),
        .R(tx_reset));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_txc_rd_cs_reg[2] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_txc_rd_cs[2]_i_1_n_0 ),
        .Q(txc_rd_cs[2]),
        .R(tx_reset));
  LUT6 #(
    .INIT(64'h000000002AAAAAAA)) 
    \FSM_sequential_txd_rd_cs[0]_i_1 
       (.I0(\FSM_sequential_txd_rd_cs[0]_i_2_n_0 ),
        .I1(txd_rd_cs[0]),
        .I2(txd_rd_cs[1]),
        .I3(clr_txd_vld1),
        .I4(tx_axis_mac_tready),
        .I5(txd_rd_cs[3]),
        .O(\FSM_sequential_txd_rd_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CFB0FFF0CFB0F0)) 
    \FSM_sequential_txd_rd_cs[0]_i_2 
       (.I0(first_bytes),
        .I1(tx_axis_mac_tready),
        .I2(txd_rd_cs[2]),
        .I3(txd_rd_cs[0]),
        .I4(txd_rd_cs[1]),
        .I5(start_txd_fsm),
        .O(\FSM_sequential_txd_rd_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007FFF)) 
    \FSM_sequential_txd_rd_cs[1]_i_1 
       (.I0(txd_rd_cs[0]),
        .I1(txd_rd_cs[1]),
        .I2(clr_txd_vld1),
        .I3(tx_axis_mac_tready),
        .I4(txd_rd_cs[3]),
        .I5(\FSM_sequential_txd_rd_cs[1]_i_2_n_0 ),
        .O(\FSM_sequential_txd_rd_cs[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h66463333)) 
    \FSM_sequential_txd_rd_cs[1]_i_2 
       (.I0(txd_rd_cs[2]),
        .I1(txd_rd_cs[1]),
        .I2(tx_axis_mac_tready),
        .I3(first_bytes),
        .I4(txd_rd_cs[0]),
        .O(\FSM_sequential_txd_rd_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1555444455550000)) 
    \FSM_sequential_txd_rd_cs[2]_i_1 
       (.I0(txd_rd_cs[3]),
        .I1(txd_rd_cs[1]),
        .I2(tx_axis_mac_tready),
        .I3(clr_txd_vld1),
        .I4(txd_rd_cs[2]),
        .I5(txd_rd_cs[0]),
        .O(\FSM_sequential_txd_rd_cs[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \FSM_sequential_txd_rd_cs[3]_i_1 
       (.I0(\FSM_sequential_txd_rd_cs[3]_i_2_n_0 ),
        .I1(clr_txd_vld1),
        .I2(txd_rd_cs[1]),
        .I3(txd_rd_cs[0]),
        .I4(tx_axis_mac_tready),
        .O(\FSM_sequential_txd_rd_cs[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \FSM_sequential_txd_rd_cs[3]_i_2 
       (.I0(speed_is_10_100),
        .I1(txd_rd_cs[2]),
        .I2(txd_rd_cs[3]),
        .O(\FSM_sequential_txd_rd_cs[3]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_txd_rd_cs_reg[0] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_txd_rd_cs[0]_i_1_n_0 ),
        .Q(txd_rd_cs[0]),
        .R(tx_reset));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_txd_rd_cs_reg[1] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_txd_rd_cs[1]_i_1_n_0 ),
        .Q(txd_rd_cs[1]),
        .R(tx_reset));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_txd_rd_cs_reg[2] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_txd_rd_cs[2]_i_1_n_0 ),
        .Q(txd_rd_cs[2]),
        .R(tx_reset));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_txd_rd_cs_reg[3] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_txd_rd_cs[3]_i_1_n_0 ),
        .Q(txd_rd_cs[3]),
        .R(tx_reset));
  LUT5 #(
    .INIT(32'h008800F0)) 
    \Tx_Client_TxC_2_Mem_Addr_int[0]_i_1 
       (.I0(\txc_mem_rd_addr_reg_n_0_[0] ),
        .I1(first_rd),
        .I2(\Tx_Client_TxC_2_Mem_Addr_int[0]_i_2_n_0 ),
        .I3(set_txc_wr),
        .I4(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .O(Tx_Client_TxC_2_Mem_Addr_int0_in[0]));
  LUT5 #(
    .INIT(32'hBB109910)) 
    \Tx_Client_TxC_2_Mem_Addr_int[0]_i_2 
       (.I0(txc_rd_cs[2]),
        .I1(txc_rd_cs[0]),
        .I2(\FSM_sequential_txc_rd_cs[0]_i_2_n_0 ),
        .I3(txc_rd_cs[1]),
        .I4(tx_axis_mac_tready),
        .O(\Tx_Client_TxC_2_Mem_Addr_int[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0CCAACC00CCAA)) 
    \Tx_Client_TxC_2_Mem_Addr_int[1]_i_1 
       (.I0(set_txc_addr3),
        .I1(set_txc_addr2),
        .I2(\txc_mem_rd_addr_reg_n_0_[1] ),
        .I3(set_txc_wr),
        .I4(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .I5(first_rd),
        .O(Tx_Client_TxC_2_Mem_Addr_int0_in[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \Tx_Client_TxC_2_Mem_Addr_int[1]_i_2 
       (.I0(txc_rd_cs[0]),
        .I1(txc_rd_cs[2]),
        .I2(txc_rd_cs[1]),
        .O(set_txc_addr2));
  LUT6 #(
    .INIT(64'hFFCCC800FFFFFFFF)) 
    \Tx_Client_TxC_2_Mem_Addr_int[2]_i_1 
       (.I0(p_0_in),
        .I1(tx_axis_mac_tready),
        .I2(clr_txd_vld),
        .I3(txc_rd_cs[0]),
        .I4(txc_rd_cs[1]),
        .I5(txc_rd_cs[2]),
        .O(\Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00B0)) 
    \Tx_Client_TxC_2_Mem_Addr_int[2]_i_2 
       (.I0(\txc_mem_rd_addr_reg_n_0_[2] ),
        .I1(first_rd),
        .I2(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .I3(set_txc_wr),
        .O(Tx_Client_TxC_2_Mem_Addr_int0_in[2]));
  LUT5 #(
    .INIT(32'hAAAA0FCC)) 
    \Tx_Client_TxC_2_Mem_Addr_int[9]_i_1 
       (.I0(\Tx_Client_TxC_2_Mem_Addr_int[9]_i_2_n_0 ),
        .I1(\Tx_Client_TxC_2_Mem_Addr_int[0]_i_2_n_0 ),
        .I2(first_rd),
        .I3(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .I4(set_txc_wr),
        .O(\Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7733733300000000)) 
    \Tx_Client_TxC_2_Mem_Addr_int[9]_i_2 
       (.I0(txc_rd_cs[1]),
        .I1(txc_rd_cs[2]),
        .I2(clr_txd_vld),
        .I3(tx_axis_mac_tready),
        .I4(p_0_in),
        .I5(txc_rd_cs[0]),
        .O(\Tx_Client_TxC_2_Mem_Addr_int[9]_i_2_n_0 ));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[0] 
       (.C(tx_mac_aclk),
        .CE(\Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0 ),
        .D(Tx_Client_TxC_2_Mem_Addr_int0_in[0]),
        .Q(Tx_Client_TxC_2_Mem_Addr[0]),
        .R(1'b0));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[1] 
       (.C(tx_mac_aclk),
        .CE(\Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0 ),
        .D(Tx_Client_TxC_2_Mem_Addr_int0_in[1]),
        .Q(Tx_Client_TxC_2_Mem_Addr[1]),
        .R(1'b0));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[2] 
       (.C(tx_mac_aclk),
        .CE(\Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0 ),
        .D(Tx_Client_TxC_2_Mem_Addr_int0_in[2]),
        .Q(Tx_Client_TxC_2_Mem_Addr[2]),
        .R(1'b0));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[3] 
       (.C(tx_mac_aclk),
        .CE(\Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_reg_n_0_[3] ),
        .Q(Tx_Client_TxC_2_Mem_Addr[3]),
        .R(\Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[4] 
       (.C(tx_mac_aclk),
        .CE(\Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_reg_n_0_[4] ),
        .Q(Tx_Client_TxC_2_Mem_Addr[4]),
        .R(\Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[5] 
       (.C(tx_mac_aclk),
        .CE(\Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_reg_n_0_[5] ),
        .Q(Tx_Client_TxC_2_Mem_Addr[5]),
        .R(\Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[6] 
       (.C(tx_mac_aclk),
        .CE(\Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_reg_n_0_[6] ),
        .Q(Tx_Client_TxC_2_Mem_Addr[6]),
        .R(\Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[7] 
       (.C(tx_mac_aclk),
        .CE(\Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_reg_n_0_[7] ),
        .Q(Tx_Client_TxC_2_Mem_Addr[7]),
        .R(\Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[8] 
       (.C(tx_mac_aclk),
        .CE(\Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_reg_n_0_[8] ),
        .Q(Tx_Client_TxC_2_Mem_Addr[8]),
        .R(\Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[9] 
       (.C(tx_mac_aclk),
        .CE(\Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_reg_n_0_[9] ),
        .Q(Tx_Client_TxC_2_Mem_Addr[9]),
        .R(\Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \Tx_Client_TxC_2_Mem_Din_int[0]_i_1 
       (.I0(\txc_rd_addr_cmp_reg_n_0_[0] ),
        .I1(txc_rd_cs[0]),
        .I2(txc_rd_cs[2]),
        .I3(txc_rd_cs[1]),
        .I4(out[2]),
        .O(\Tx_Client_TxC_2_Mem_Din_int[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \Tx_Client_TxC_2_Mem_Din_int[1]_i_1 
       (.I0(\txc_rd_addr_cmp_reg_n_0_[1] ),
        .I1(txc_rd_cs[0]),
        .I2(txc_rd_cs[2]),
        .I3(txc_rd_cs[1]),
        .I4(out[3]),
        .O(\Tx_Client_TxC_2_Mem_Din_int[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \Tx_Client_TxC_2_Mem_Din_int[2]_i_1 
       (.I0(\txc_rd_addr_cmp_reg_n_0_[2] ),
        .I1(txc_rd_cs[0]),
        .I2(txc_rd_cs[2]),
        .I3(txc_rd_cs[1]),
        .I4(out[4]),
        .O(\Tx_Client_TxC_2_Mem_Din_int[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \Tx_Client_TxC_2_Mem_Din_int[3]_i_1 
       (.I0(\txc_rd_addr_cmp_reg_n_0_[3] ),
        .I1(txc_rd_cs[0]),
        .I2(txc_rd_cs[2]),
        .I3(txc_rd_cs[1]),
        .I4(out[5]),
        .O(\Tx_Client_TxC_2_Mem_Din_int[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \Tx_Client_TxC_2_Mem_Din_int[4]_i_1 
       (.I0(\txc_rd_addr_cmp_reg_n_0_[4] ),
        .I1(txc_rd_cs[0]),
        .I2(txc_rd_cs[2]),
        .I3(txc_rd_cs[1]),
        .I4(out[6]),
        .O(\Tx_Client_TxC_2_Mem_Din_int[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \Tx_Client_TxC_2_Mem_Din_int[5]_i_1 
       (.I0(\txc_rd_addr_cmp_reg_n_0_[5] ),
        .I1(txc_rd_cs[0]),
        .I2(txc_rd_cs[2]),
        .I3(txc_rd_cs[1]),
        .I4(out[7]),
        .O(\Tx_Client_TxC_2_Mem_Din_int[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \Tx_Client_TxC_2_Mem_Din_int[6]_i_1 
       (.I0(\txc_rd_addr_cmp_reg_n_0_[6] ),
        .I1(txc_rd_cs[0]),
        .I2(txc_rd_cs[2]),
        .I3(txc_rd_cs[1]),
        .I4(out[8]),
        .O(\Tx_Client_TxC_2_Mem_Din_int[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \Tx_Client_TxC_2_Mem_Din_int[7]_i_1 
       (.I0(\txc_rd_addr_cmp_reg_n_0_[7] ),
        .I1(txc_rd_cs[0]),
        .I2(txc_rd_cs[2]),
        .I3(txc_rd_cs[1]),
        .I4(out[9]),
        .O(\Tx_Client_TxC_2_Mem_Din_int[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \Tx_Client_TxC_2_Mem_Din_int[8]_i_1 
       (.I0(\txc_rd_addr_cmp_reg_n_0_[8] ),
        .I1(txc_rd_cs[0]),
        .I2(txc_rd_cs[2]),
        .I3(txc_rd_cs[1]),
        .I4(out[10]),
        .O(\Tx_Client_TxC_2_Mem_Din_int[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF55555F7F5555)) 
    \Tx_Client_TxC_2_Mem_Din_int[9]_i_1 
       (.I0(txc_rd_cs[0]),
        .I1(p_0_in),
        .I2(tx_axis_mac_tready),
        .I3(clr_txd_vld),
        .I4(txc_rd_cs[2]),
        .I5(txc_rd_cs[1]),
        .O(Tx_Client_TxC_2_Mem_Din_int));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \Tx_Client_TxC_2_Mem_Din_int[9]_i_2 
       (.I0(\txc_rd_addr_cmp_reg_n_0_[9] ),
        .I1(txc_rd_cs[0]),
        .I2(txc_rd_cs[2]),
        .I3(txc_rd_cs[1]),
        .I4(out[11]),
        .O(\Tx_Client_TxC_2_Mem_Din_int[9]_i_2_n_0 ));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[0] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[1] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[2] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[3] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[4] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[5] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[6] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[7] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[8] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[9] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[9]_i_2_n_0 ),
        .Q(Q[9]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  LUT6 #(
    .INIT(64'hFFF0E000FFFFFFFF)) 
    Tx_Client_TxC_2_Mem_En_int_i_1
       (.I0(clr_txd_vld),
        .I1(p_0_in),
        .I2(txc_rd_cs[0]),
        .I3(tx_axis_mac_tready),
        .I4(txc_rd_cs[1]),
        .I5(txc_rd_cs[2]),
        .O(set_txc_en));
  FDRE Tx_Client_TxC_2_Mem_En_int_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_txc_en),
        .Q(Tx_Client_TxC_2_Mem_En),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22002000AAAAAAAA)) 
    \Tx_Client_TxC_2_Mem_We_int[0]_i_1 
       (.I0(txc_rd_cs[0]),
        .I1(txc_rd_cs[1]),
        .I2(clr_txd_vld),
        .I3(tx_axis_mac_tready),
        .I4(p_0_in),
        .I5(txc_rd_cs[2]),
        .O(set_txc_wr));
  FDRE \Tx_Client_TxC_2_Mem_We_int_reg[0] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_txc_wr),
        .Q(WEA),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4545454545454544)) 
    Tx_Client_TxD_2_Mem_En_int_i_1
       (.I0(txd_rd_cs[3]),
        .I1(Tx_Client_TxD_2_Mem_En_int_i_2_n_0),
        .I2(txd_rd_cs[2]),
        .I3(start_txd_fsm),
        .I4(txc_rd_end),
        .I5(txd_rd_cs[1]),
        .O(set_txd_en));
  LUT6 #(
    .INIT(64'h3FFFAF000F00AF00)) 
    Tx_Client_TxD_2_Mem_En_int_i_2
       (.I0(txd_rd_ns111_out),
        .I1(clr_txd_vld1),
        .I2(txd_rd_cs[2]),
        .I3(txd_rd_cs[0]),
        .I4(txd_rd_cs[1]),
        .I5(tx_axis_mac_tready),
        .O(Tx_Client_TxD_2_Mem_En_int_i_2_n_0));
  FDRE Tx_Client_TxD_2_Mem_En_int_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_txd_en),
        .Q(Tx_Client_TxD_2_Mem_En),
        .R(1'b0));
  CARRY4 clr_txd_vld1_carry
       (.CI(1'b0),
        .CO({clr_txd_vld1,clr_txd_vld1_carry_n_1,clr_txd_vld1_carry_n_2,clr_txd_vld1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clr_txd_vld1_carry_O_UNCONNECTED[3:0]),
        .S({clr_txd_vld1_carry_i_1_n_0,clr_txd_vld1_carry_i_2_n_0,clr_txd_vld1_carry_i_3_n_0,clr_txd_vld1_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clr_txd_vld1_carry_i_1
       (.I0(out[11]),
        .I1(end_addr[11]),
        .I2(out[10]),
        .I3(end_addr[10]),
        .I4(end_addr[9]),
        .I5(out[9]),
        .O(clr_txd_vld1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clr_txd_vld1_carry_i_2
       (.I0(out[8]),
        .I1(end_addr[8]),
        .I2(out[7]),
        .I3(end_addr[7]),
        .I4(end_addr[6]),
        .I5(out[6]),
        .O(clr_txd_vld1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clr_txd_vld1_carry_i_3
       (.I0(out[5]),
        .I1(end_addr[5]),
        .I2(out[4]),
        .I3(end_addr[4]),
        .I4(end_addr[3]),
        .I5(out[3]),
        .O(clr_txd_vld1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clr_txd_vld1_carry_i_4
       (.I0(out[2]),
        .I1(end_addr[2]),
        .I2(out[1]),
        .I3(end_addr[1]),
        .I4(end_addr[0]),
        .I5(out[0]),
        .O(clr_txd_vld1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h0040)) 
    compare_addr3_cmplt_i_1
       (.I0(compare_addr3_cmplt),
        .I1(txc_wr_pntr119_in),
        .I2(set_txc_addr3_d1),
        .I3(tx_reset),
        .O(compare_addr3_cmplt_i_1_n_0));
  FDRE compare_addr3_cmplt_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(compare_addr3_cmplt_i_1_n_0),
        .Q(compare_addr3_cmplt),
        .R(1'b0));
  FDRE \end_addr_reg[0] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(Tx_Client_TxC_2_Mem_Dout[0]),
        .Q(end_addr[0]),
        .R(tx_reset));
  FDRE \end_addr_reg[10] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(Tx_Client_TxC_2_Mem_Dout[10]),
        .Q(end_addr[10]),
        .R(tx_reset));
  FDRE \end_addr_reg[11] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(Tx_Client_TxC_2_Mem_Dout[11]),
        .Q(end_addr[11]),
        .R(tx_reset));
  FDRE \end_addr_reg[1] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(Tx_Client_TxC_2_Mem_Dout[1]),
        .Q(end_addr[1]),
        .R(tx_reset));
  FDRE \end_addr_reg[2] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(Tx_Client_TxC_2_Mem_Dout[2]),
        .Q(end_addr[2]),
        .R(tx_reset));
  FDRE \end_addr_reg[3] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(Tx_Client_TxC_2_Mem_Dout[3]),
        .Q(end_addr[3]),
        .R(tx_reset));
  FDRE \end_addr_reg[4] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(Tx_Client_TxC_2_Mem_Dout[4]),
        .Q(end_addr[4]),
        .R(tx_reset));
  FDRE \end_addr_reg[5] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(Tx_Client_TxC_2_Mem_Dout[5]),
        .Q(end_addr[5]),
        .R(tx_reset));
  FDRE \end_addr_reg[6] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(Tx_Client_TxC_2_Mem_Dout[6]),
        .Q(end_addr[6]),
        .R(tx_reset));
  FDRE \end_addr_reg[7] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(Tx_Client_TxC_2_Mem_Dout[7]),
        .Q(end_addr[7]),
        .R(tx_reset));
  FDRE \end_addr_reg[8] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(Tx_Client_TxC_2_Mem_Dout[8]),
        .Q(end_addr[8]),
        .R(tx_reset));
  FDRE \end_addr_reg[9] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(Tx_Client_TxC_2_Mem_Dout[9]),
        .Q(end_addr[9]),
        .R(tx_reset));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h2202)) 
    first_bytes_i_1
       (.I0(first_bytes_i_2_n_0),
        .I1(tx_reset),
        .I2(tx_axis_mac_tready_dly),
        .I3(tx_axis_mac_tready),
        .O(first_bytes_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    first_bytes_i_2
       (.I0(txd_rd_cs[2]),
        .I1(txd_rd_cs[1]),
        .I2(txd_rd_cs[0]),
        .I3(txd_rd_cs[3]),
        .I4(start_txd_fsm),
        .I5(first_bytes),
        .O(first_bytes_i_2_n_0));
  FDRE first_bytes_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(first_bytes_i_1_n_0),
        .Q(first_bytes),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'hE)) 
    first_rd_i_1
       (.I0(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .I1(first_rd),
        .O(first_rd_i_1_n_0));
  FDRE first_rd_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(first_rd_i_1_n_0),
        .Q(first_rd),
        .R(tx_reset));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__5
       (.I0(txc_wr_pntr[9]),
        .I1(\txc_rd_addr_cmp_reg_n_0_[9] ),
        .O(i__carry_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__5
       (.I0(txc_wr_pntr[8]),
        .I1(\txc_rd_addr_cmp_reg_n_0_[8] ),
        .I2(txc_wr_pntr[7]),
        .I3(\txc_rd_addr_cmp_reg_n_0_[7] ),
        .I4(\txc_rd_addr_cmp_reg_n_0_[6] ),
        .I5(txc_wr_pntr[6]),
        .O(i__carry_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__5
       (.I0(txc_wr_pntr[5]),
        .I1(\txc_rd_addr_cmp_reg_n_0_[5] ),
        .I2(txc_wr_pntr[4]),
        .I3(\txc_rd_addr_cmp_reg_n_0_[4] ),
        .I4(\txc_rd_addr_cmp_reg_n_0_[3] ),
        .I5(txc_wr_pntr[3]),
        .O(i__carry_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__4
       (.I0(txc_wr_pntr[2]),
        .I1(\txc_rd_addr_cmp_reg_n_0_[2] ),
        .I2(txc_wr_pntr[1]),
        .I3(\txc_rd_addr_cmp_reg_n_0_[1] ),
        .I4(\txc_rd_addr_cmp_reg_n_0_[0] ),
        .I5(txc_wr_pntr[0]),
        .O(i__carry_i_4__4_n_0));
  FDRE \set_byte_en_pipe_reg[0] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_byte_en),
        .Q(set_byte_en_pipe[0]),
        .R(1'b0));
  FDRE \set_byte_en_pipe_reg[1] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_byte_en_pipe[0]),
        .Q(set_byte_en_pipe[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB888)) 
    set_txc_addr3_d1_i_1
       (.I0(set_txc_addr3_d1),
        .I1(tx_reset),
        .I2(txc_wr_pntr_en),
        .I3(set_txc_addr3),
        .O(set_txc_addr3_d1_i_1_n_0));
  FDRE set_txc_addr3_d1_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_txc_addr3_d1_i_1_n_0),
        .Q(set_txc_addr3_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    start_txd_fsm_i_1
       (.I0(txc_rd_cs[2]),
        .I1(txc_rd_cs[0]),
        .I2(txc_rd_cs[1]),
        .O(set_start_txd_fsm));
  FDRE start_txd_fsm_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_start_txd_fsm),
        .Q(start_txd_fsm),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    tx_axis_mac_tlast_int_i_1
       (.I0(clr_txd_vld),
        .I1(tx_axis_mac_tready),
        .I2(tx_axis_mac_tlast),
        .O(tx_axis_mac_tlast_int_i_1_n_0));
  FDRE tx_axis_mac_tlast_int_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(tx_axis_mac_tlast_int_i_1_n_0),
        .Q(tx_axis_mac_tlast),
        .R(tx_reset));
  FDRE tx_axis_mac_tready_dly_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(tx_axis_mac_tready),
        .Q(tx_axis_mac_tready_dly),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0810001000100010)) 
    tx_cmplt_i_1
       (.I0(txd_rd_cs[1]),
        .I1(txd_rd_cs[0]),
        .I2(txd_rd_cs[3]),
        .I3(txd_rd_cs[2]),
        .I4(tx_cmplt_i_2_n_0),
        .I5(clr_txd_vld1),
        .O(clr_txd_vld));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tx_cmplt_i_2
       (.I0(tx_axis_mac_tready),
        .I1(speed_is_10_100),
        .O(tx_cmplt_i_2_n_0));
  FDRE tx_cmplt_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(clr_txd_vld),
        .Q(tx_cmplt),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hAAAE)) 
    \txc_mem_rd_addr[0]_i_1 
       (.I0(\txc_mem_rd_addr_0_reg_n_0_[0] ),
        .I1(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .I2(first_rd),
        .I3(tx_reset),
        .O(\txc_mem_rd_addr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAA2)) 
    \txc_mem_rd_addr_0[0]_i_1 
       (.I0(txc_mem_rd_addr_1[0]),
        .I1(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .I2(first_rd),
        .I3(tx_reset),
        .O(\txc_mem_rd_addr_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hAAAE)) 
    \txc_mem_rd_addr_0[1]_i_1 
       (.I0(txc_mem_rd_addr_1[1]),
        .I1(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .I2(first_rd),
        .I3(tx_reset),
        .O(\txc_mem_rd_addr_0[1]_i_1_n_0 ));
  FDSE \txc_mem_rd_addr_0_reg[0] 
       (.C(tx_mac_aclk),
        .CE(\txc_mem_rd_addr_1[0]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_0[0]_i_1_n_0 ),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[0] ),
        .S(tx_reset));
  FDRE \txc_mem_rd_addr_0_reg[1] 
       (.C(tx_mac_aclk),
        .CE(\txc_mem_rd_addr_1[0]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_0[1]_i_1_n_0 ),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[1] ),
        .R(tx_reset));
  FDSE \txc_mem_rd_addr_0_reg[2] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(txc_mem_rd_addr_1[2]),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[2] ),
        .S(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_0_reg[3] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(txc_mem_rd_addr_1[3]),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[3] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_0_reg[4] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(txc_mem_rd_addr_1[4]),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[4] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_0_reg[5] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(txc_mem_rd_addr_1[5]),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[5] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_0_reg[6] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(txc_mem_rd_addr_1[6]),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[6] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_0_reg[7] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(txc_mem_rd_addr_1[7]),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[7] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_0_reg[8] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(txc_mem_rd_addr_1[8]),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[8] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_0_reg[9] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(txc_mem_rd_addr_1[9]),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[9] ),
        .R(txc_rd_addr_cmp));
  LUT2 #(
    .INIT(4'hE)) 
    \txc_mem_rd_addr_1[0]_i_1 
       (.I0(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .I1(tx_reset),
        .O(\txc_mem_rd_addr_1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h444444F4)) 
    \txc_mem_rd_addr_1[0]_i_2 
       (.I0(txc_mem_rd_addr_1[0]),
        .I1(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .I2(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .I3(first_rd),
        .I4(tx_reset),
        .O(\txc_mem_rd_addr_1[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \txc_mem_rd_addr_1[1]_i_1 
       (.I0(txc_mem_rd_addr_1[1]),
        .I1(txc_mem_rd_addr_1[0]),
        .I2(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h6AFF)) 
    \txc_mem_rd_addr_1[2]_i_1 
       (.I0(txc_mem_rd_addr_1[2]),
        .I1(txc_mem_rd_addr_1[0]),
        .I2(txc_mem_rd_addr_1[1]),
        .I3(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'h28888888)) 
    \txc_mem_rd_addr_1[3]_i_1 
       (.I0(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .I1(txc_mem_rd_addr_1[3]),
        .I2(txc_mem_rd_addr_1[1]),
        .I3(txc_mem_rd_addr_1[0]),
        .I4(txc_mem_rd_addr_1[2]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \txc_mem_rd_addr_1[4]_i_1 
       (.I0(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .I1(txc_mem_rd_addr_1[4]),
        .I2(txc_mem_rd_addr_1[2]),
        .I3(txc_mem_rd_addr_1[0]),
        .I4(txc_mem_rd_addr_1[1]),
        .I5(txc_mem_rd_addr_1[3]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \txc_mem_rd_addr_1[5]_i_1 
       (.I0(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .I1(txc_mem_rd_addr_1[5]),
        .I2(\txc_mem_rd_addr_1[5]_i_2_n_0 ),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \txc_mem_rd_addr_1[5]_i_2 
       (.I0(txc_mem_rd_addr_1[3]),
        .I1(txc_mem_rd_addr_1[1]),
        .I2(txc_mem_rd_addr_1[0]),
        .I3(txc_mem_rd_addr_1[2]),
        .I4(txc_mem_rd_addr_1[4]),
        .O(\txc_mem_rd_addr_1[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \txc_mem_rd_addr_1[6]_i_1 
       (.I0(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .I1(txc_mem_rd_addr_1[6]),
        .I2(\txc_mem_rd_addr_1[9]_i_5_n_0 ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \txc_mem_rd_addr_1[7]_i_1 
       (.I0(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .I1(txc_mem_rd_addr_1[7]),
        .I2(\txc_mem_rd_addr_1[9]_i_5_n_0 ),
        .I3(txc_mem_rd_addr_1[6]),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \txc_mem_rd_addr_1[8]_i_1 
       (.I0(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .I1(txc_mem_rd_addr_1[8]),
        .I2(txc_mem_rd_addr_1[7]),
        .I3(txc_mem_rd_addr_1[6]),
        .I4(\txc_mem_rd_addr_1[9]_i_5_n_0 ),
        .O(p_1_in[8]));
  LUT3 #(
    .INIT(8'hF4)) 
    \txc_mem_rd_addr_1[9]_i_1 
       (.I0(first_rd),
        .I1(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .I2(tx_reset),
        .O(txc_rd_addr_cmp));
  LUT2 #(
    .INIT(4'hE)) 
    \txc_mem_rd_addr_1[9]_i_2 
       (.I0(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .I1(tx_reset),
        .O(txc_mem_rd_addr_1_0));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \txc_mem_rd_addr_1[9]_i_3 
       (.I0(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .I1(txc_mem_rd_addr_1[9]),
        .I2(txc_mem_rd_addr_1[6]),
        .I3(txc_mem_rd_addr_1[7]),
        .I4(txc_mem_rd_addr_1[8]),
        .I5(\txc_mem_rd_addr_1[9]_i_5_n_0 ),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \txc_mem_rd_addr_1[9]_i_4 
       (.I0(\txc_mem_rd_addr_1[9]_i_6_n_0 ),
        .I1(\txc_mem_rd_addr_reg_n_0_[4] ),
        .I2(\txc_mem_rd_addr_reg_n_0_[5] ),
        .I3(\txc_mem_rd_addr_reg_n_0_[2] ),
        .I4(\txc_mem_rd_addr_reg_n_0_[3] ),
        .O(\txc_mem_rd_addr_1[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \txc_mem_rd_addr_1[9]_i_5 
       (.I0(txc_mem_rd_addr_1[4]),
        .I1(txc_mem_rd_addr_1[2]),
        .I2(txc_mem_rd_addr_1[0]),
        .I3(txc_mem_rd_addr_1[1]),
        .I4(txc_mem_rd_addr_1[3]),
        .I5(txc_mem_rd_addr_1[5]),
        .O(\txc_mem_rd_addr_1[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \txc_mem_rd_addr_1[9]_i_6 
       (.I0(\txc_mem_rd_addr_reg_n_0_[8] ),
        .I1(\txc_mem_rd_addr_reg_n_0_[9] ),
        .I2(\txc_mem_rd_addr_reg_n_0_[6] ),
        .I3(\txc_mem_rd_addr_reg_n_0_[7] ),
        .I4(\txc_mem_rd_addr_reg_n_0_[1] ),
        .I5(\txc_mem_rd_addr_reg_n_0_[0] ),
        .O(\txc_mem_rd_addr_1[9]_i_6_n_0 ));
  FDRE \txc_mem_rd_addr_1_reg[0] 
       (.C(tx_mac_aclk),
        .CE(\txc_mem_rd_addr_1[0]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_1[0]_i_2_n_0 ),
        .Q(txc_mem_rd_addr_1[0]),
        .R(tx_reset));
  FDSE \txc_mem_rd_addr_1_reg[1] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(p_1_in[1]),
        .Q(txc_mem_rd_addr_1[1]),
        .S(txc_rd_addr_cmp));
  FDSE \txc_mem_rd_addr_1_reg[2] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(p_1_in[2]),
        .Q(txc_mem_rd_addr_1[2]),
        .S(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_1_reg[3] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(p_1_in[3]),
        .Q(txc_mem_rd_addr_1[3]),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_1_reg[4] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(p_1_in[4]),
        .Q(txc_mem_rd_addr_1[4]),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_1_reg[5] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(p_1_in[5]),
        .Q(txc_mem_rd_addr_1[5]),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_1_reg[6] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(p_1_in[6]),
        .Q(txc_mem_rd_addr_1[6]),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_1_reg[7] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(p_1_in[7]),
        .Q(txc_mem_rd_addr_1[7]),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_1_reg[8] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(p_1_in[8]),
        .Q(txc_mem_rd_addr_1[8]),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_1_reg[9] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(p_1_in[9]),
        .Q(txc_mem_rd_addr_1[9]),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_reg[0] 
       (.C(tx_mac_aclk),
        .CE(\txc_mem_rd_addr_1[0]_i_1_n_0 ),
        .D(\txc_mem_rd_addr[0]_i_1_n_0 ),
        .Q(\txc_mem_rd_addr_reg_n_0_[0] ),
        .R(tx_reset));
  FDRE \txc_mem_rd_addr_reg[1] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(\txc_mem_rd_addr_0_reg_n_0_[1] ),
        .Q(\txc_mem_rd_addr_reg_n_0_[1] ),
        .R(txc_rd_addr_cmp));
  FDSE \txc_mem_rd_addr_reg[2] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(\txc_mem_rd_addr_0_reg_n_0_[2] ),
        .Q(\txc_mem_rd_addr_reg_n_0_[2] ),
        .S(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_reg[3] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(\txc_mem_rd_addr_0_reg_n_0_[3] ),
        .Q(\txc_mem_rd_addr_reg_n_0_[3] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_reg[4] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(\txc_mem_rd_addr_0_reg_n_0_[4] ),
        .Q(\txc_mem_rd_addr_reg_n_0_[4] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_reg[5] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(\txc_mem_rd_addr_0_reg_n_0_[5] ),
        .Q(\txc_mem_rd_addr_reg_n_0_[5] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_reg[6] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(\txc_mem_rd_addr_0_reg_n_0_[6] ),
        .Q(\txc_mem_rd_addr_reg_n_0_[6] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_reg[7] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(\txc_mem_rd_addr_0_reg_n_0_[7] ),
        .Q(\txc_mem_rd_addr_reg_n_0_[7] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_reg[8] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(\txc_mem_rd_addr_0_reg_n_0_[8] ),
        .Q(\txc_mem_rd_addr_reg_n_0_[8] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_reg[9] 
       (.C(tx_mac_aclk),
        .CE(txc_mem_rd_addr_1_0),
        .D(\txc_mem_rd_addr_0_reg_n_0_[9] ),
        .Q(\txc_mem_rd_addr_reg_n_0_[9] ),
        .R(txc_rd_addr_cmp));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \txc_rd_addr_cmp[2]_i_1 
       (.I0(\txc_mem_rd_addr_reg_n_0_[2] ),
        .I1(first_rd),
        .I2(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .I3(\txc_rd_addr_cmp_reg_n_0_[2] ),
        .O(\txc_rd_addr_cmp[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \txc_rd_addr_cmp[9]_i_1 
       (.I0(txc_rd_cs[2]),
        .I1(txc_rd_cs[0]),
        .I2(compare_addr3_cmplt),
        .I3(txc_rd_ns122_in),
        .I4(txcl_init_in_prog_dly4),
        .I5(txc_rd_cs[1]),
        .O(\txc_rd_addr_cmp[9]_i_1_n_0 ));
  FDRE \txc_rd_addr_cmp_reg[0] 
       (.C(tx_mac_aclk),
        .CE(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_reg_n_0_[0] ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[0] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_rd_addr_cmp_reg[1] 
       (.C(tx_mac_aclk),
        .CE(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_reg_n_0_[1] ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[1] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_rd_addr_cmp_reg[2] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\txc_rd_addr_cmp[2]_i_1_n_0 ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[2] ),
        .R(tx_reset));
  FDRE \txc_rd_addr_cmp_reg[3] 
       (.C(tx_mac_aclk),
        .CE(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_reg_n_0_[3] ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[3] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_rd_addr_cmp_reg[4] 
       (.C(tx_mac_aclk),
        .CE(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_reg_n_0_[4] ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[4] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_rd_addr_cmp_reg[5] 
       (.C(tx_mac_aclk),
        .CE(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_reg_n_0_[5] ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[5] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_rd_addr_cmp_reg[6] 
       (.C(tx_mac_aclk),
        .CE(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_reg_n_0_[6] ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[6] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_rd_addr_cmp_reg[7] 
       (.C(tx_mac_aclk),
        .CE(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_reg_n_0_[7] ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[7] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_rd_addr_cmp_reg[8] 
       (.C(tx_mac_aclk),
        .CE(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_reg_n_0_[8] ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[8] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_rd_addr_cmp_reg[9] 
       (.C(tx_mac_aclk),
        .CE(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .D(\txc_mem_rd_addr_reg_n_0_[9] ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[9] ),
        .R(txc_rd_addr_cmp));
  FDRE txc_rd_end_dly1_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(txc_rd_end),
        .Q(txc_rd_end_dly1),
        .R(1'b0));
  FDRE txc_rd_end_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\txc_rd_addr_cmp[9]_i_1_n_0 ),
        .Q(txc_rd_end),
        .R(1'b0));
  CARRY4 \txc_rd_ns1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({txc_rd_ns122_in,\txc_rd_ns1_inferred__1/i__carry_n_1 ,\txc_rd_ns1_inferred__1/i__carry_n_2 ,\txc_rd_ns1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_txc_rd_ns1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__5_n_0,i__carry_i_2__5_n_0,i__carry_i_3__5_n_0,i__carry_i_4__4_n_0}));
  CARRY4 txc_wr_pntr1_carry
       (.CI(1'b0),
        .CO({txc_wr_pntr119_in,txc_wr_pntr1_carry_n_1,txc_wr_pntr1_carry_n_2,txc_wr_pntr1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_txc_wr_pntr1_carry_O_UNCONNECTED[3:0]),
        .S({txc_wr_pntr1_carry_i_1_n_0,txc_wr_pntr1_carry_i_2_n_0,txc_wr_pntr1_carry_i_3_n_0,txc_wr_pntr1_carry_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    txc_wr_pntr1_carry_i_1
       (.I0(txc_wr_pntr_2[9]),
        .I1(txc_wr_pntr_1[9]),
        .O(txc_wr_pntr1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txc_wr_pntr1_carry_i_2
       (.I0(txc_wr_pntr_2[8]),
        .I1(txc_wr_pntr_1[8]),
        .I2(txc_wr_pntr_2[7]),
        .I3(txc_wr_pntr_1[7]),
        .I4(txc_wr_pntr_1[6]),
        .I5(txc_wr_pntr_2[6]),
        .O(txc_wr_pntr1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txc_wr_pntr1_carry_i_3
       (.I0(txc_wr_pntr_2[5]),
        .I1(txc_wr_pntr_1[5]),
        .I2(txc_wr_pntr_2[4]),
        .I3(txc_wr_pntr_1[4]),
        .I4(txc_wr_pntr_1[3]),
        .I5(txc_wr_pntr_2[3]),
        .O(txc_wr_pntr1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txc_wr_pntr1_carry_i_4
       (.I0(txc_wr_pntr_2[2]),
        .I1(txc_wr_pntr_1[2]),
        .I2(txc_wr_pntr_2[1]),
        .I3(txc_wr_pntr_1[1]),
        .I4(txc_wr_pntr_1[0]),
        .I5(txc_wr_pntr_2[0]),
        .O(txc_wr_pntr1_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    \txc_wr_pntr[9]_i_1 
       (.I0(set_txc_addr3_d1),
        .I1(txc_wr_pntr119_in),
        .I2(compare_addr3_cmplt),
        .O(txc_wr_pntr_3));
  FDRE \txc_wr_pntr_1_reg[0] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[0]),
        .Q(txc_wr_pntr_1[0]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_1_reg[1] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[1]),
        .Q(txc_wr_pntr_1[1]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_1_reg[2] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[2]),
        .Q(txc_wr_pntr_1[2]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_1_reg[3] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[3]),
        .Q(txc_wr_pntr_1[3]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_1_reg[4] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[4]),
        .Q(txc_wr_pntr_1[4]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_1_reg[5] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[5]),
        .Q(txc_wr_pntr_1[5]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_1_reg[6] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[6]),
        .Q(txc_wr_pntr_1[6]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_1_reg[7] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[7]),
        .Q(txc_wr_pntr_1[7]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_1_reg[8] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[8]),
        .Q(txc_wr_pntr_1[8]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_1_reg[9] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[9]),
        .Q(txc_wr_pntr_1[9]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[0] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(Tx_Client_TxC_2_Mem_Dout[0]),
        .Q(txc_wr_pntr_2[0]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[1] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(Tx_Client_TxC_2_Mem_Dout[1]),
        .Q(txc_wr_pntr_2[1]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[2] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(Tx_Client_TxC_2_Mem_Dout[2]),
        .Q(txc_wr_pntr_2[2]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[3] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(Tx_Client_TxC_2_Mem_Dout[3]),
        .Q(txc_wr_pntr_2[3]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[4] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(Tx_Client_TxC_2_Mem_Dout[4]),
        .Q(txc_wr_pntr_2[4]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[5] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(Tx_Client_TxC_2_Mem_Dout[5]),
        .Q(txc_wr_pntr_2[5]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[6] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(Tx_Client_TxC_2_Mem_Dout[6]),
        .Q(txc_wr_pntr_2[6]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[7] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(Tx_Client_TxC_2_Mem_Dout[7]),
        .Q(txc_wr_pntr_2[7]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[8] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(Tx_Client_TxC_2_Mem_Dout[8]),
        .Q(txc_wr_pntr_2[8]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[9] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(Tx_Client_TxC_2_Mem_Dout[9]),
        .Q(txc_wr_pntr_2[9]),
        .R(tx_reset));
  LUT5 #(
    .INIT(32'hCC880030)) 
    txc_wr_pntr_en_i_1
       (.I0(tx_axis_mac_tready),
        .I1(txc_rd_cs[1]),
        .I2(\FSM_sequential_txc_rd_cs[0]_i_2_n_0 ),
        .I3(txc_rd_cs[0]),
        .I4(txc_rd_cs[2]),
        .O(set_txc_addr3));
  FDRE txc_wr_pntr_en_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_txc_addr3),
        .Q(txc_wr_pntr_en),
        .R(1'b0));
  FDRE \txc_wr_pntr_reg[0] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_3),
        .D(txc_wr_pntr_1[0]),
        .Q(txc_wr_pntr[0]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_reg[1] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_3),
        .D(txc_wr_pntr_1[1]),
        .Q(txc_wr_pntr[1]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_reg[2] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_3),
        .D(txc_wr_pntr_1[2]),
        .Q(txc_wr_pntr[2]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_reg[3] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_3),
        .D(txc_wr_pntr_1[3]),
        .Q(txc_wr_pntr[3]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_reg[4] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_3),
        .D(txc_wr_pntr_1[4]),
        .Q(txc_wr_pntr[4]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_reg[5] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_3),
        .D(txc_wr_pntr_1[5]),
        .Q(txc_wr_pntr[5]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_reg[6] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_3),
        .D(txc_wr_pntr_1[6]),
        .Q(txc_wr_pntr[6]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_reg[7] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_3),
        .D(txc_wr_pntr_1[7]),
        .Q(txc_wr_pntr[7]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_reg[8] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_3),
        .D(txc_wr_pntr_1[8]),
        .Q(txc_wr_pntr[8]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_reg[9] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_3),
        .D(txc_wr_pntr_1[9]),
        .Q(txc_wr_pntr[9]),
        .R(tx_reset));
  FDSE txcl_init_in_prog_dly1_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(tx_init_in_prog_cross),
        .Q(txcl_init_in_prog_dly1),
        .S(tx_reset));
  FDSE txcl_init_in_prog_dly2_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(txcl_init_in_prog_dly1),
        .Q(txcl_init_in_prog_dly2),
        .S(tx_reset));
  FDSE txcl_init_in_prog_dly3_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(txcl_init_in_prog_dly2),
        .Q(txcl_init_in_prog_dly3),
        .S(tx_reset));
  FDSE txcl_init_in_prog_dly4_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(txcl_init_in_prog_dly3),
        .Q(txcl_init_in_prog_dly4),
        .S(tx_reset));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \txd[0]_i_1 
       (.I0(Tx_Client_TxD_2_Mem_Dout[0]),
        .I1(\txd[7]_i_5_n_0 ),
        .I2(\txd[0]_i_2_n_0 ),
        .O(\txd[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \txd[0]_i_2 
       (.I0(\txd[7]_i_7_n_0 ),
        .I1(txd_3[0]),
        .I2(\txd[7]_i_8_n_0 ),
        .I3(txd_1[0]),
        .I4(txd_2[0]),
        .I5(\txd[7]_i_9_n_0 ),
        .O(\txd[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \txd[1]_i_1 
       (.I0(Tx_Client_TxD_2_Mem_Dout[1]),
        .I1(\txd[7]_i_5_n_0 ),
        .I2(\txd[1]_i_2_n_0 ),
        .O(\txd[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \txd[1]_i_2 
       (.I0(\txd[7]_i_7_n_0 ),
        .I1(txd_3[1]),
        .I2(\txd[7]_i_8_n_0 ),
        .I3(txd_1[1]),
        .I4(txd_2[1]),
        .I5(\txd[7]_i_9_n_0 ),
        .O(\txd[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \txd[2]_i_1 
       (.I0(Tx_Client_TxD_2_Mem_Dout[2]),
        .I1(\txd[7]_i_5_n_0 ),
        .I2(\txd[2]_i_2_n_0 ),
        .O(\txd[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \txd[2]_i_2 
       (.I0(\txd[7]_i_7_n_0 ),
        .I1(txd_3[2]),
        .I2(\txd[7]_i_8_n_0 ),
        .I3(txd_1[2]),
        .I4(txd_2[2]),
        .I5(\txd[7]_i_9_n_0 ),
        .O(\txd[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \txd[3]_i_1 
       (.I0(Tx_Client_TxD_2_Mem_Dout[3]),
        .I1(\txd[7]_i_5_n_0 ),
        .I2(\txd[3]_i_2_n_0 ),
        .O(\txd[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \txd[3]_i_2 
       (.I0(\txd[7]_i_7_n_0 ),
        .I1(txd_3[3]),
        .I2(\txd[7]_i_8_n_0 ),
        .I3(txd_1[3]),
        .I4(txd_2[3]),
        .I5(\txd[7]_i_9_n_0 ),
        .O(\txd[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \txd[4]_i_1 
       (.I0(Tx_Client_TxD_2_Mem_Dout[4]),
        .I1(\txd[7]_i_5_n_0 ),
        .I2(\txd[4]_i_2_n_0 ),
        .O(\txd[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \txd[4]_i_2 
       (.I0(\txd[7]_i_7_n_0 ),
        .I1(txd_3[4]),
        .I2(\txd[7]_i_8_n_0 ),
        .I3(txd_1[4]),
        .I4(txd_2[4]),
        .I5(\txd[7]_i_9_n_0 ),
        .O(\txd[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \txd[5]_i_1 
       (.I0(Tx_Client_TxD_2_Mem_Dout[5]),
        .I1(\txd[7]_i_5_n_0 ),
        .I2(\txd[5]_i_2_n_0 ),
        .O(\txd[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \txd[5]_i_2 
       (.I0(\txd[7]_i_7_n_0 ),
        .I1(txd_3[5]),
        .I2(\txd[7]_i_8_n_0 ),
        .I3(txd_1[5]),
        .I4(txd_2[5]),
        .I5(\txd[7]_i_9_n_0 ),
        .O(\txd[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \txd[6]_i_1 
       (.I0(Tx_Client_TxD_2_Mem_Dout[6]),
        .I1(\txd[7]_i_5_n_0 ),
        .I2(\txd[6]_i_2_n_0 ),
        .O(\txd[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \txd[6]_i_2 
       (.I0(\txd[7]_i_7_n_0 ),
        .I1(txd_3[6]),
        .I2(\txd[7]_i_8_n_0 ),
        .I3(txd_1[6]),
        .I4(txd_2[6]),
        .I5(\txd[7]_i_9_n_0 ),
        .O(\txd[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \txd[7]_i_1 
       (.I0(mux_b3),
        .I1(tx_axis_mac_tready_dly),
        .I2(first_bytes),
        .I3(tx_axis_mac_tready),
        .I4(set_txd_vld),
        .O(txd));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \txd[7]_i_2 
       (.I0(Tx_Client_TxD_2_Mem_Dout[7]),
        .I1(\txd[7]_i_5_n_0 ),
        .I2(\txd[7]_i_6_n_0 ),
        .O(\txd[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \txd[7]_i_3 
       (.I0(txd_rd_cs[3]),
        .I1(txd_rd_cs[2]),
        .I2(txd_rd_cs[0]),
        .I3(txd_rd_cs[1]),
        .I4(first_bytes),
        .I5(tx_axis_mac_tready),
        .O(mux_b3));
  LUT4 #(
    .INIT(16'h0010)) 
    \txd[7]_i_4 
       (.I0(txd_rd_cs[3]),
        .I1(txd_rd_cs[2]),
        .I2(txd_rd_cs[0]),
        .I3(txd_rd_cs[1]),
        .O(set_txd_vld));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hFFFF0155)) 
    \txd[7]_i_5 
       (.I0(mux_b3),
        .I1(tx_axis_mac_tready),
        .I2(tx_axis_mac_tready_dly),
        .I3(first_bytes),
        .I4(set_txd_vld),
        .O(\txd[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \txd[7]_i_6 
       (.I0(\txd[7]_i_7_n_0 ),
        .I1(txd_3[7]),
        .I2(\txd[7]_i_8_n_0 ),
        .I3(txd_1[7]),
        .I4(txd_2[7]),
        .I5(\txd[7]_i_9_n_0 ),
        .O(\txd[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h04040444)) 
    \txd[7]_i_7 
       (.I0(set_txd_vld),
        .I1(mux_b3),
        .I2(first_bytes),
        .I3(tx_axis_mac_tready_dly),
        .I4(tx_axis_mac_tready),
        .O(\txd[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \txd[7]_i_8 
       (.I0(tx_axis_mac_tready_dly),
        .I1(tx_axis_mac_tready),
        .I2(set_txd_vld),
        .I3(first_bytes),
        .O(\txd[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \txd[7]_i_9 
       (.I0(txd_rd_cs[3]),
        .I1(txd_rd_cs[2]),
        .I2(txd_rd_cs[0]),
        .I3(txd_rd_cs[1]),
        .I4(first_bytes),
        .I5(tx_axis_mac_tready_dly),
        .O(\txd[7]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \txd_1[7]_i_1 
       (.I0(txd_rd_cs[3]),
        .I1(txd_rd_cs[2]),
        .I2(txd_rd_cs[1]),
        .I3(txd_rd_cs[0]),
        .O(set_byte_en));
  FDRE \txd_1_reg[0] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en),
        .D(Tx_Client_TxD_2_Mem_Dout[0]),
        .Q(txd_1[0]),
        .R(tx_reset));
  FDRE \txd_1_reg[1] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en),
        .D(Tx_Client_TxD_2_Mem_Dout[1]),
        .Q(txd_1[1]),
        .R(tx_reset));
  FDRE \txd_1_reg[2] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en),
        .D(Tx_Client_TxD_2_Mem_Dout[2]),
        .Q(txd_1[2]),
        .R(tx_reset));
  FDRE \txd_1_reg[3] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en),
        .D(Tx_Client_TxD_2_Mem_Dout[3]),
        .Q(txd_1[3]),
        .R(tx_reset));
  FDRE \txd_1_reg[4] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en),
        .D(Tx_Client_TxD_2_Mem_Dout[4]),
        .Q(txd_1[4]),
        .R(tx_reset));
  FDRE \txd_1_reg[5] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en),
        .D(Tx_Client_TxD_2_Mem_Dout[5]),
        .Q(txd_1[5]),
        .R(tx_reset));
  FDRE \txd_1_reg[6] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en),
        .D(Tx_Client_TxD_2_Mem_Dout[6]),
        .Q(txd_1[6]),
        .R(tx_reset));
  FDRE \txd_1_reg[7] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en),
        .D(Tx_Client_TxD_2_Mem_Dout[7]),
        .Q(txd_1[7]),
        .R(tx_reset));
  FDRE \txd_2_reg[0] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[0]),
        .D(Tx_Client_TxD_2_Mem_Dout[0]),
        .Q(txd_2[0]),
        .R(tx_reset));
  FDRE \txd_2_reg[1] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[0]),
        .D(Tx_Client_TxD_2_Mem_Dout[1]),
        .Q(txd_2[1]),
        .R(tx_reset));
  FDRE \txd_2_reg[2] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[0]),
        .D(Tx_Client_TxD_2_Mem_Dout[2]),
        .Q(txd_2[2]),
        .R(tx_reset));
  FDRE \txd_2_reg[3] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[0]),
        .D(Tx_Client_TxD_2_Mem_Dout[3]),
        .Q(txd_2[3]),
        .R(tx_reset));
  FDRE \txd_2_reg[4] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[0]),
        .D(Tx_Client_TxD_2_Mem_Dout[4]),
        .Q(txd_2[4]),
        .R(tx_reset));
  FDRE \txd_2_reg[5] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[0]),
        .D(Tx_Client_TxD_2_Mem_Dout[5]),
        .Q(txd_2[5]),
        .R(tx_reset));
  FDRE \txd_2_reg[6] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[0]),
        .D(Tx_Client_TxD_2_Mem_Dout[6]),
        .Q(txd_2[6]),
        .R(tx_reset));
  FDRE \txd_2_reg[7] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[0]),
        .D(Tx_Client_TxD_2_Mem_Dout[7]),
        .Q(txd_2[7]),
        .R(tx_reset));
  FDRE \txd_3_reg[0] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[1]),
        .D(Tx_Client_TxD_2_Mem_Dout[0]),
        .Q(txd_3[0]),
        .R(tx_reset));
  FDRE \txd_3_reg[1] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[1]),
        .D(Tx_Client_TxD_2_Mem_Dout[1]),
        .Q(txd_3[1]),
        .R(tx_reset));
  FDRE \txd_3_reg[2] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[1]),
        .D(Tx_Client_TxD_2_Mem_Dout[2]),
        .Q(txd_3[2]),
        .R(tx_reset));
  FDRE \txd_3_reg[3] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[1]),
        .D(Tx_Client_TxD_2_Mem_Dout[3]),
        .Q(txd_3[3]),
        .R(tx_reset));
  FDRE \txd_3_reg[4] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[1]),
        .D(Tx_Client_TxD_2_Mem_Dout[4]),
        .Q(txd_3[4]),
        .R(tx_reset));
  FDRE \txd_3_reg[5] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[1]),
        .D(Tx_Client_TxD_2_Mem_Dout[5]),
        .Q(txd_3[5]),
        .R(tx_reset));
  FDRE \txd_3_reg[6] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[1]),
        .D(Tx_Client_TxD_2_Mem_Dout[6]),
        .Q(txd_3[6]),
        .R(tx_reset));
  FDRE \txd_3_reg[7] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[1]),
        .D(Tx_Client_TxD_2_Mem_Dout[7]),
        .Q(txd_3[7]),
        .R(tx_reset));
  LUT4 #(
    .INIT(16'h7F70)) 
    \txd_rd_addr[0]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(align_start_addr),
        .I3(inc_txd_rd_addr),
        .O(\txd_rd_addr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \txd_rd_addr[0]_i_3 
       (.I0(txd_rd_cs[3]),
        .I1(txd_rd_cs[1]),
        .I2(txd_rd_cs[0]),
        .I3(\txd_rd_addr[0]_i_9_n_0 ),
        .I4(tx_axis_mac_tready),
        .I5(txd_rd_cs[2]),
        .O(align_start_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \txd_rd_addr[0]_i_4 
       (.I0(out[0]),
        .I1(align_start_addr),
        .O(\txd_rd_addr[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \txd_rd_addr[0]_i_5 
       (.I0(out[2]),
        .I1(align_start_addr),
        .I2(out[3]),
        .O(\txd_rd_addr[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \txd_rd_addr[0]_i_6 
       (.I0(align_start_addr),
        .I1(out[2]),
        .O(\txd_rd_addr[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \txd_rd_addr[0]_i_7 
       (.I0(out[1]),
        .I1(align_start_addr),
        .O(\txd_rd_addr[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \txd_rd_addr[0]_i_8 
       (.I0(out[0]),
        .I1(align_start_addr),
        .O(\txd_rd_addr[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \txd_rd_addr[0]_i_9 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(clr_txd_vld1),
        .O(\txd_rd_addr[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \txd_rd_addr[4]_i_2 
       (.I0(\txd_rd_addr[4]_i_6_n_0 ),
        .I1(align_start_addr),
        .I2(out[7]),
        .O(\txd_rd_addr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \txd_rd_addr[4]_i_3 
       (.I0(out[5]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[4]),
        .I4(align_start_addr),
        .I5(out[6]),
        .O(\txd_rd_addr[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \txd_rd_addr[4]_i_4 
       (.I0(out[4]),
        .I1(out[2]),
        .I2(out[3]),
        .I3(align_start_addr),
        .I4(out[5]),
        .O(\txd_rd_addr[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \txd_rd_addr[4]_i_5 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(align_start_addr),
        .I3(out[4]),
        .O(\txd_rd_addr[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \txd_rd_addr[4]_i_6 
       (.I0(out[5]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[4]),
        .I4(out[6]),
        .O(\txd_rd_addr[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \txd_rd_addr[8]_i_2 
       (.I0(\txd_rd_addr[8]_i_6_n_0 ),
        .I1(out[10]),
        .I2(out[9]),
        .I3(out[8]),
        .I4(align_start_addr),
        .I5(out[11]),
        .O(\txd_rd_addr[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \txd_rd_addr[8]_i_3 
       (.I0(\txd_rd_addr[8]_i_6_n_0 ),
        .I1(out[8]),
        .I2(out[9]),
        .I3(align_start_addr),
        .I4(out[10]),
        .O(\txd_rd_addr[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \txd_rd_addr[8]_i_4 
       (.I0(out[8]),
        .I1(\txd_rd_addr[8]_i_6_n_0 ),
        .I2(align_start_addr),
        .I3(out[9]),
        .O(\txd_rd_addr[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \txd_rd_addr[8]_i_5 
       (.I0(\txd_rd_addr[8]_i_6_n_0 ),
        .I1(align_start_addr),
        .I2(out[8]),
        .O(\txd_rd_addr[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \txd_rd_addr[8]_i_6 
       (.I0(out[6]),
        .I1(out[4]),
        .I2(out[2]),
        .I3(out[3]),
        .I4(out[5]),
        .I5(out[7]),
        .O(\txd_rd_addr[8]_i_6_n_0 ));
  FDRE \txd_rd_addr_reg[0] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[0]_i_2_n_7 ),
        .Q(out[0]),
        .R(tx_reset));
  CARRY4 \txd_rd_addr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\txd_rd_addr_reg[0]_i_2_n_0 ,\txd_rd_addr_reg[0]_i_2_n_1 ,\txd_rd_addr_reg[0]_i_2_n_2 ,\txd_rd_addr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\txd_rd_addr[0]_i_4_n_0 }),
        .O({\txd_rd_addr_reg[0]_i_2_n_4 ,\txd_rd_addr_reg[0]_i_2_n_5 ,\txd_rd_addr_reg[0]_i_2_n_6 ,\txd_rd_addr_reg[0]_i_2_n_7 }),
        .S({\txd_rd_addr[0]_i_5_n_0 ,\txd_rd_addr[0]_i_6_n_0 ,\txd_rd_addr[0]_i_7_n_0 ,\txd_rd_addr[0]_i_8_n_0 }));
  FDRE \txd_rd_addr_reg[10] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[8]_i_1_n_5 ),
        .Q(out[10]),
        .R(tx_reset));
  FDRE \txd_rd_addr_reg[11] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[8]_i_1_n_4 ),
        .Q(out[11]),
        .R(tx_reset));
  FDRE \txd_rd_addr_reg[1] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[0]_i_2_n_6 ),
        .Q(out[1]),
        .R(tx_reset));
  FDRE \txd_rd_addr_reg[2] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[0]_i_2_n_5 ),
        .Q(out[2]),
        .R(tx_reset));
  FDRE \txd_rd_addr_reg[3] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[0]_i_2_n_4 ),
        .Q(out[3]),
        .R(tx_reset));
  FDRE \txd_rd_addr_reg[4] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[4]_i_1_n_7 ),
        .Q(out[4]),
        .R(tx_reset));
  CARRY4 \txd_rd_addr_reg[4]_i_1 
       (.CI(\txd_rd_addr_reg[0]_i_2_n_0 ),
        .CO({\txd_rd_addr_reg[4]_i_1_n_0 ,\txd_rd_addr_reg[4]_i_1_n_1 ,\txd_rd_addr_reg[4]_i_1_n_2 ,\txd_rd_addr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\txd_rd_addr_reg[4]_i_1_n_4 ,\txd_rd_addr_reg[4]_i_1_n_5 ,\txd_rd_addr_reg[4]_i_1_n_6 ,\txd_rd_addr_reg[4]_i_1_n_7 }),
        .S({\txd_rd_addr[4]_i_2_n_0 ,\txd_rd_addr[4]_i_3_n_0 ,\txd_rd_addr[4]_i_4_n_0 ,\txd_rd_addr[4]_i_5_n_0 }));
  FDRE \txd_rd_addr_reg[5] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[4]_i_1_n_6 ),
        .Q(out[5]),
        .R(tx_reset));
  FDRE \txd_rd_addr_reg[6] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[4]_i_1_n_5 ),
        .Q(out[6]),
        .R(tx_reset));
  FDRE \txd_rd_addr_reg[7] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[4]_i_1_n_4 ),
        .Q(out[7]),
        .R(tx_reset));
  FDRE \txd_rd_addr_reg[8] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[8]_i_1_n_7 ),
        .Q(out[8]),
        .R(tx_reset));
  CARRY4 \txd_rd_addr_reg[8]_i_1 
       (.CI(\txd_rd_addr_reg[4]_i_1_n_0 ),
        .CO({\NLW_txd_rd_addr_reg[8]_i_1_CO_UNCONNECTED [3],\txd_rd_addr_reg[8]_i_1_n_1 ,\txd_rd_addr_reg[8]_i_1_n_2 ,\txd_rd_addr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\txd_rd_addr_reg[8]_i_1_n_4 ,\txd_rd_addr_reg[8]_i_1_n_5 ,\txd_rd_addr_reg[8]_i_1_n_6 ,\txd_rd_addr_reg[8]_i_1_n_7 }),
        .S({\txd_rd_addr[8]_i_2_n_0 ,\txd_rd_addr[8]_i_3_n_0 ,\txd_rd_addr[8]_i_4_n_0 ,\txd_rd_addr[8]_i_5_n_0 }));
  FDRE \txd_rd_addr_reg[9] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[8]_i_1_n_6 ),
        .Q(out[9]),
        .R(tx_reset));
  FDRE \txd_reg[0] 
       (.C(tx_mac_aclk),
        .CE(txd),
        .D(\txd[0]_i_1_n_0 ),
        .Q(tx_axis_mac_tdata[0]),
        .R(tx_reset));
  FDRE \txd_reg[1] 
       (.C(tx_mac_aclk),
        .CE(txd),
        .D(\txd[1]_i_1_n_0 ),
        .Q(tx_axis_mac_tdata[1]),
        .R(tx_reset));
  FDRE \txd_reg[2] 
       (.C(tx_mac_aclk),
        .CE(txd),
        .D(\txd[2]_i_1_n_0 ),
        .Q(tx_axis_mac_tdata[2]),
        .R(tx_reset));
  FDRE \txd_reg[3] 
       (.C(tx_mac_aclk),
        .CE(txd),
        .D(\txd[3]_i_1_n_0 ),
        .Q(tx_axis_mac_tdata[3]),
        .R(tx_reset));
  FDRE \txd_reg[4] 
       (.C(tx_mac_aclk),
        .CE(txd),
        .D(\txd[4]_i_1_n_0 ),
        .Q(tx_axis_mac_tdata[4]),
        .R(tx_reset));
  FDRE \txd_reg[5] 
       (.C(tx_mac_aclk),
        .CE(txd),
        .D(\txd[5]_i_1_n_0 ),
        .Q(tx_axis_mac_tdata[5]),
        .R(tx_reset));
  FDRE \txd_reg[6] 
       (.C(tx_mac_aclk),
        .CE(txd),
        .D(\txd[6]_i_1_n_0 ),
        .Q(tx_axis_mac_tdata[6]),
        .R(tx_reset));
  FDRE \txd_reg[7] 
       (.C(tx_mac_aclk),
        .CE(txd),
        .D(\txd[7]_i_2_n_0 ),
        .Q(tx_axis_mac_tdata[7]),
        .R(tx_reset));
  LUT5 #(
    .INIT(32'h000E0E0E)) 
    txd_vld_i_1
       (.I0(tx_axis_mac_tvalid),
        .I1(set_txd_vld),
        .I2(tx_reset),
        .I3(tx_axis_mac_tlast),
        .I4(tx_axis_mac_tready),
        .O(txd_vld_i_1_n_0));
  FDRE txd_vld_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(txd_vld_i_1_n_0),
        .Q(tx_axis_mac_tvalid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \update_bram_cnt[0]_i_1__0 
       (.I0(\update_bram_cnt_reg_n_0_[0] ),
        .O(\update_bram_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \update_bram_cnt[1]_i_1__0 
       (.I0(\update_bram_cnt_reg_n_0_[0] ),
        .I1(\update_bram_cnt_reg_n_0_[1] ),
        .O(\update_bram_cnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \update_bram_cnt[2]_i_1__0 
       (.I0(\update_bram_cnt_reg_n_0_[1] ),
        .I1(\update_bram_cnt_reg_n_0_[0] ),
        .I2(\update_bram_cnt_reg_n_0_[2] ),
        .O(\update_bram_cnt[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \update_bram_cnt[3]_i_1__0 
       (.I0(\update_bram_cnt_reg_n_0_[2] ),
        .I1(\update_bram_cnt_reg_n_0_[0] ),
        .I2(\update_bram_cnt_reg_n_0_[1] ),
        .I3(\update_bram_cnt_reg_n_0_[3] ),
        .O(\update_bram_cnt[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \update_bram_cnt[4]_i_1__0 
       (.I0(\update_bram_cnt_reg_n_0_[3] ),
        .I1(\update_bram_cnt_reg_n_0_[1] ),
        .I2(\update_bram_cnt_reg_n_0_[0] ),
        .I3(\update_bram_cnt_reg_n_0_[2] ),
        .I4(\update_bram_cnt_reg_n_0_[4] ),
        .O(\update_bram_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \update_bram_cnt[5]_i_1__0 
       (.I0(\update_bram_cnt_reg_n_0_[4] ),
        .I1(\update_bram_cnt_reg_n_0_[2] ),
        .I2(\update_bram_cnt_reg_n_0_[0] ),
        .I3(\update_bram_cnt_reg_n_0_[1] ),
        .I4(\update_bram_cnt_reg_n_0_[3] ),
        .I5(\update_bram_cnt_reg_n_0_[5] ),
        .O(\update_bram_cnt[5]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \update_bram_cnt[6]_i_1__0 
       (.I0(\update_bram_cnt[9]_i_7_n_0 ),
        .I1(\update_bram_cnt_reg_n_0_[6] ),
        .O(\update_bram_cnt[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \update_bram_cnt[7]_i_1__0 
       (.I0(\update_bram_cnt_reg_n_0_[6] ),
        .I1(\update_bram_cnt[9]_i_7_n_0 ),
        .I2(\update_bram_cnt_reg_n_0_[7] ),
        .O(\update_bram_cnt[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \update_bram_cnt[8]_i_1 
       (.I0(\update_bram_cnt[9]_i_7_n_0 ),
        .I1(\update_bram_cnt_reg_n_0_[6] ),
        .I2(\update_bram_cnt_reg_n_0_[7] ),
        .I3(\update_bram_cnt_reg_n_0_[8] ),
        .O(\update_bram_cnt[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \update_bram_cnt[9]_i_1 
       (.I0(tx_reset),
        .I1(clr_txd_vld),
        .O(update_bram_cnt0));
  LUT6 #(
    .INIT(64'h5555555545554500)) 
    \update_bram_cnt[9]_i_2 
       (.I0(txd_rd_cs[3]),
        .I1(\update_bram_cnt[9]_i_4_n_0 ),
        .I2(txd_rd_cs[2]),
        .I3(txd_rd_cs[0]),
        .I4(\update_bram_cnt[9]_i_5_n_0 ),
        .I5(\update_bram_cnt[9]_i_6_n_0 ),
        .O(inc_txd_rd_addr));
  LUT6 #(
    .INIT(64'h80007FFF80008000)) 
    \update_bram_cnt[9]_i_3 
       (.I0(\update_bram_cnt[9]_i_7_n_0 ),
        .I1(\update_bram_cnt_reg_n_0_[8] ),
        .I2(\update_bram_cnt_reg_n_0_[7] ),
        .I3(\update_bram_cnt_reg_n_0_[6] ),
        .I4(inc_txd_rd_addr),
        .I5(p_0_in),
        .O(\update_bram_cnt[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    \update_bram_cnt[9]_i_4 
       (.I0(clr_txd_vld1),
        .I1(out[0]),
        .I2(out[1]),
        .I3(tx_axis_mac_tready),
        .I4(txd_rd_cs[1]),
        .I5(txd_rd_ns111_out),
        .O(\update_bram_cnt[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \update_bram_cnt[9]_i_5 
       (.I0(txd_rd_cs[1]),
        .I1(tx_axis_mac_tready),
        .O(\update_bram_cnt[9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \update_bram_cnt[9]_i_6 
       (.I0(txd_rd_cs[2]),
        .I1(start_txd_fsm),
        .I2(txd_rd_cs[1]),
        .O(\update_bram_cnt[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \update_bram_cnt[9]_i_7 
       (.I0(\update_bram_cnt_reg_n_0_[4] ),
        .I1(\update_bram_cnt_reg_n_0_[2] ),
        .I2(\update_bram_cnt_reg_n_0_[0] ),
        .I3(\update_bram_cnt_reg_n_0_[1] ),
        .I4(\update_bram_cnt_reg_n_0_[3] ),
        .I5(\update_bram_cnt_reg_n_0_[5] ),
        .O(\update_bram_cnt[9]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \update_bram_cnt[9]_i_8 
       (.I0(speed_is_10_100),
        .I1(tx_axis_mac_tready),
        .I2(first_bytes),
        .O(txd_rd_ns111_out));
  FDRE \update_bram_cnt_reg[0] 
       (.C(tx_mac_aclk),
        .CE(inc_txd_rd_addr),
        .D(\update_bram_cnt[0]_i_1__0_n_0 ),
        .Q(\update_bram_cnt_reg_n_0_[0] ),
        .R(update_bram_cnt0));
  FDRE \update_bram_cnt_reg[1] 
       (.C(tx_mac_aclk),
        .CE(inc_txd_rd_addr),
        .D(\update_bram_cnt[1]_i_1__0_n_0 ),
        .Q(\update_bram_cnt_reg_n_0_[1] ),
        .R(update_bram_cnt0));
  FDRE \update_bram_cnt_reg[2] 
       (.C(tx_mac_aclk),
        .CE(inc_txd_rd_addr),
        .D(\update_bram_cnt[2]_i_1__0_n_0 ),
        .Q(\update_bram_cnt_reg_n_0_[2] ),
        .R(update_bram_cnt0));
  FDRE \update_bram_cnt_reg[3] 
       (.C(tx_mac_aclk),
        .CE(inc_txd_rd_addr),
        .D(\update_bram_cnt[3]_i_1__0_n_0 ),
        .Q(\update_bram_cnt_reg_n_0_[3] ),
        .R(update_bram_cnt0));
  FDRE \update_bram_cnt_reg[4] 
       (.C(tx_mac_aclk),
        .CE(inc_txd_rd_addr),
        .D(\update_bram_cnt[4]_i_1__0_n_0 ),
        .Q(\update_bram_cnt_reg_n_0_[4] ),
        .R(update_bram_cnt0));
  FDRE \update_bram_cnt_reg[5] 
       (.C(tx_mac_aclk),
        .CE(inc_txd_rd_addr),
        .D(\update_bram_cnt[5]_i_1__0_n_0 ),
        .Q(\update_bram_cnt_reg_n_0_[5] ),
        .R(update_bram_cnt0));
  FDRE \update_bram_cnt_reg[6] 
       (.C(tx_mac_aclk),
        .CE(inc_txd_rd_addr),
        .D(\update_bram_cnt[6]_i_1__0_n_0 ),
        .Q(\update_bram_cnt_reg_n_0_[6] ),
        .R(update_bram_cnt0));
  FDRE \update_bram_cnt_reg[7] 
       (.C(tx_mac_aclk),
        .CE(inc_txd_rd_addr),
        .D(\update_bram_cnt[7]_i_1__0_n_0 ),
        .Q(\update_bram_cnt_reg_n_0_[7] ),
        .R(update_bram_cnt0));
  FDRE \update_bram_cnt_reg[8] 
       (.C(tx_mac_aclk),
        .CE(inc_txd_rd_addr),
        .D(\update_bram_cnt[8]_i_1_n_0 ),
        .Q(\update_bram_cnt_reg_n_0_[8] ),
        .R(update_bram_cnt0));
  FDRE \update_bram_cnt_reg[9] 
       (.C(tx_mac_aclk),
        .CE(inc_txd_rd_addr),
        .D(\update_bram_cnt[9]_i_3_n_0 ),
        .Q(p_0_in),
        .R(update_bram_cnt0));
endmodule

(* ORIG_REF_NAME = "tx_if" *) 
module bd_929b_eth_buf_0_tx_if
   (ClkARst,
    AXI_STR_TXD_TREADY,
    AXI_STR_TXC_TREADY,
    tx_axis_mac_tdata,
    tx_axis_mac_tvalid,
    tx_axis_mac_tlast,
    tx_cmplt,
    tx_reset,
    tx_axis_mac_tready,
    sync_rst1_reg,
    reset2axi_str_txd,
    AXI_STR_TXD_ACLK,
    AXI_STR_TXC_ACLK,
    tx_mac_aclk,
    speed_is_10_100,
    AXI_STR_TXD_TVALID,
    AXI_STR_TXD_TKEEP,
    AXI_STR_TXD_TLAST,
    AXI_STR_TXC_TVALID,
    AXI_STR_TXC_TLAST,
    AXI_STR_TXD_TDATA,
    tx_init_in_prog_cross);
  output ClkARst;
  output AXI_STR_TXD_TREADY;
  output AXI_STR_TXC_TREADY;
  output [7:0]tx_axis_mac_tdata;
  output tx_axis_mac_tvalid;
  output tx_axis_mac_tlast;
  output tx_cmplt;
  input tx_reset;
  input tx_axis_mac_tready;
  input sync_rst1_reg;
  input reset2axi_str_txd;
  input AXI_STR_TXD_ACLK;
  input AXI_STR_TXC_ACLK;
  input tx_mac_aclk;
  input speed_is_10_100;
  input AXI_STR_TXD_TVALID;
  input [3:0]AXI_STR_TXD_TKEEP;
  input AXI_STR_TXD_TLAST;
  input AXI_STR_TXC_TVALID;
  input AXI_STR_TXC_TLAST;
  input [31:0]AXI_STR_TXD_TDATA;
  input tx_init_in_prog_cross;

  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_TLAST;
  wire AXI_STR_TXC_TREADY;
  wire AXI_STR_TXC_TVALID;
  wire AXI_STR_TXD_ACLK;
  wire [31:0]AXI_STR_TXD_TDATA;
  wire [3:0]AXI_STR_TXD_TKEEP;
  wire AXI_STR_TXD_TLAST;
  wire AXI_STR_TXD_TREADY;
  wire AXI_STR_TXD_TVALID;
  wire [9:0]Axi_Str_TxC_2_Mem_Addr;
  wire [11:0]Axi_Str_TxC_2_Mem_Din;
  wire [9:0]Axi_Str_TxC_2_Mem_Dout;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [9:0]Axi_Str_TxD_2_Mem_Addr;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire [3:3]Axi_Str_TxD_2_Mem_We;
  wire ClkARst;
  wire TX_MEM_INTERFACE_n_0;
  wire TX_MEM_INTERFACE_n_1;
  wire TX_MEM_INTERFACE_n_13;
  wire TX_MEM_INTERFACE_n_14;
  wire TX_MEM_INTERFACE_n_15;
  wire TX_MEM_INTERFACE_n_2;
  wire [9:0]Tx_Client_TxC_2_Mem_Addr;
  wire [9:0]Tx_Client_TxC_2_Mem_Din;
  wire [11:0]Tx_Client_TxC_2_Mem_Dout;
  wire Tx_Client_TxC_2_Mem_En;
  wire Tx_Client_TxC_2_Mem_We;
  wire [11:0]Tx_Client_TxD_2_Mem_Addr;
  wire [7:0]Tx_Client_TxD_2_Mem_Dout;
  wire Tx_Client_TxD_2_Mem_En;
  wire reset2axi_str_txd;
  wire speed_is_10_100;
  wire sync_rst1_reg;
  wire [7:0]tx_axis_mac_tdata;
  wire tx_axis_mac_tlast;
  wire tx_axis_mac_tready;
  wire tx_axis_mac_tvalid;
  wire tx_cmplt;
  wire tx_init_in_prog_cross;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [8:0]txc_rd_addr2_pntr_1;
  wire [8:0]txd_rd_pntr_1;

  bd_929b_eth_buf_0_tx_axistream_if TX_AXISTREAM_INTERFACE
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_TLAST(AXI_STR_TXC_TLAST),
        .AXI_STR_TXC_TREADY(AXI_STR_TXC_TREADY),
        .AXI_STR_TXC_TVALID(AXI_STR_TXC_TVALID),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_TDATA(AXI_STR_TXD_TDATA),
        .AXI_STR_TXD_TKEEP(AXI_STR_TXD_TKEEP),
        .AXI_STR_TXD_TLAST(AXI_STR_TXD_TLAST),
        .AXI_STR_TXD_TREADY(AXI_STR_TXD_TREADY),
        .AXI_STR_TXD_TVALID(AXI_STR_TXD_TVALID),
        .Axi_Str_TxC_2_Mem_Addr(Axi_Str_TxC_2_Mem_Addr),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_Dout(Axi_Str_TxC_2_Mem_Dout),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxC_2_Mem_We(Axi_Str_TxC_2_Mem_We),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .Axi_Str_TxD_2_Mem_We(Axi_Str_TxD_2_Mem_We),
        .ClkARst(ClkARst),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({TX_MEM_INTERFACE_n_13,TX_MEM_INTERFACE_n_14,TX_MEM_INTERFACE_n_15}),
        .Q(Axi_Str_TxD_2_Mem_Addr),
        .S({TX_MEM_INTERFACE_n_0,TX_MEM_INTERFACE_n_1,TX_MEM_INTERFACE_n_2}),
        .reset2axi_str_txd(reset2axi_str_txd),
        .sync_rst1_reg(sync_rst1_reg),
        .\txc_rd_addr2_pntr_reg[8] (txc_rd_addr2_pntr_1),
        .\txd_rd_pntr_reg[8] (txd_rd_pntr_1));
  bd_929b_eth_buf_0_tx_emac_if TX_EMAC_INTERFACE
       (.Q(Tx_Client_TxC_2_Mem_Din),
        .Tx_Client_TxC_2_Mem_Addr(Tx_Client_TxC_2_Mem_Addr),
        .Tx_Client_TxC_2_Mem_Dout(Tx_Client_TxC_2_Mem_Dout),
        .Tx_Client_TxC_2_Mem_En(Tx_Client_TxC_2_Mem_En),
        .Tx_Client_TxD_2_Mem_Dout(Tx_Client_TxD_2_Mem_Dout),
        .Tx_Client_TxD_2_Mem_En(Tx_Client_TxD_2_Mem_En),
        .WEA(Tx_Client_TxC_2_Mem_We),
        .out(Tx_Client_TxD_2_Mem_Addr),
        .speed_is_10_100(speed_is_10_100),
        .tx_axis_mac_tdata(tx_axis_mac_tdata),
        .tx_axis_mac_tlast(tx_axis_mac_tlast),
        .tx_axis_mac_tready(tx_axis_mac_tready),
        .tx_axis_mac_tvalid(tx_axis_mac_tvalid),
        .tx_cmplt(tx_cmplt),
        .tx_init_in_prog_cross(tx_init_in_prog_cross),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset));
  bd_929b_eth_buf_0_tx_mem_if TX_MEM_INTERFACE
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Axi_Str_TxC_2_Mem_Addr(Axi_Str_TxC_2_Mem_Addr),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxC_2_Mem_We(Axi_Str_TxC_2_Mem_We),
        .Axi_Str_TxD_2_Mem_Addr(Axi_Str_TxD_2_Mem_Addr),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .Axi_Str_TxD_2_Mem_We(Axi_Str_TxD_2_Mem_We),
        .S({TX_MEM_INTERFACE_n_0,TX_MEM_INTERFACE_n_1,TX_MEM_INTERFACE_n_2}),
        .Tx_Client_TxC_2_Mem_Addr(Tx_Client_TxC_2_Mem_Addr),
        .Tx_Client_TxC_2_Mem_Din(Tx_Client_TxC_2_Mem_Din),
        .Tx_Client_TxC_2_Mem_En(Tx_Client_TxC_2_Mem_En),
        .Tx_Client_TxD_2_Mem_Addr(Tx_Client_TxD_2_Mem_Addr),
        .Tx_Client_TxD_2_Mem_En(Tx_Client_TxD_2_Mem_En),
        .WEA(Tx_Client_TxC_2_Mem_We),
        .\end_addr_reg[11] (Tx_Client_TxC_2_Mem_Dout),
        .reset2axi_str_txd(reset2axi_str_txd),
        .sync_rst1_reg(sync_rst1_reg),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txc_rd_addr2_pntr_1_reg[8] (txc_rd_addr2_pntr_1),
        .\txc_rd_addr2_pntr_1_reg[9] (Axi_Str_TxC_2_Mem_Dout),
        .\txc_rd_addr2_pntr_reg[0] ({TX_MEM_INTERFACE_n_13,TX_MEM_INTERFACE_n_14,TX_MEM_INTERFACE_n_15}),
        .\txd_1_reg[7] (Tx_Client_TxD_2_Mem_Dout),
        .\txd_rd_pntr_1_reg[8] (txd_rd_pntr_1));
endmodule

(* ORIG_REF_NAME = "tx_mem_if" *) 
module bd_929b_eth_buf_0_tx_mem_if
   (S,
    \txc_rd_addr2_pntr_1_reg[9] ,
    \txc_rd_addr2_pntr_reg[0] ,
    \txd_1_reg[7] ,
    \end_addr_reg[11] ,
    \txd_rd_pntr_1_reg[8] ,
    \txc_rd_addr2_pntr_1_reg[8] ,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    Tx_Client_TxD_2_Mem_En,
    Axi_Str_TxD_2_Mem_En,
    tx_reset,
    reset2axi_str_txd,
    Tx_Client_TxD_2_Mem_Addr,
    Axi_Str_TxD_2_Mem_Addr,
    Axi_Str_TxD_2_Mem_Din,
    Axi_Str_TxD_2_Mem_We,
    AXI_STR_TXC_ACLK,
    Tx_Client_TxC_2_Mem_En,
    Axi_Str_TxC_2_Mem_En,
    sync_rst1_reg,
    Tx_Client_TxC_2_Mem_Addr,
    Axi_Str_TxC_2_Mem_Addr,
    Tx_Client_TxC_2_Mem_Din,
    Axi_Str_TxC_2_Mem_Din,
    WEA,
    Axi_Str_TxC_2_Mem_We);
  output [2:0]S;
  output [9:0]\txc_rd_addr2_pntr_1_reg[9] ;
  output [2:0]\txc_rd_addr2_pntr_reg[0] ;
  output [7:0]\txd_1_reg[7] ;
  output [11:0]\end_addr_reg[11] ;
  input [8:0]\txd_rd_pntr_1_reg[8] ;
  input [8:0]\txc_rd_addr2_pntr_1_reg[8] ;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input Tx_Client_TxD_2_Mem_En;
  input Axi_Str_TxD_2_Mem_En;
  input tx_reset;
  input reset2axi_str_txd;
  input [11:0]Tx_Client_TxD_2_Mem_Addr;
  input [9:0]Axi_Str_TxD_2_Mem_Addr;
  input [35:0]Axi_Str_TxD_2_Mem_Din;
  input [0:0]Axi_Str_TxD_2_Mem_We;
  input AXI_STR_TXC_ACLK;
  input Tx_Client_TxC_2_Mem_En;
  input Axi_Str_TxC_2_Mem_En;
  input sync_rst1_reg;
  input [9:0]Tx_Client_TxC_2_Mem_Addr;
  input [9:0]Axi_Str_TxC_2_Mem_Addr;
  input [9:0]Tx_Client_TxC_2_Mem_Din;
  input [11:0]Axi_Str_TxC_2_Mem_Din;
  input [0:0]WEA;
  input Axi_Str_TxC_2_Mem_We;

  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXD_ACLK;
  wire [9:0]Axi_Str_TxC_2_Mem_Addr;
  wire [11:0]Axi_Str_TxC_2_Mem_Din;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [9:0]Axi_Str_TxD_2_Mem_Addr;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire [0:0]Axi_Str_TxD_2_Mem_We;
  wire [2:0]S;
  wire [9:0]Tx_Client_TxC_2_Mem_Addr;
  wire [9:0]Tx_Client_TxC_2_Mem_Din;
  wire Tx_Client_TxC_2_Mem_En;
  wire [11:0]Tx_Client_TxD_2_Mem_Addr;
  wire Tx_Client_TxD_2_Mem_En;
  wire [0:0]WEA;
  wire [11:0]\end_addr_reg[11] ;
  wire reset2axi_str_txd;
  wire sync_rst1_reg;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [8:0]\txc_rd_addr2_pntr_1_reg[8] ;
  wire [9:0]\txc_rd_addr2_pntr_1_reg[9] ;
  wire [2:0]\txc_rd_addr2_pntr_reg[0] ;
  wire [7:0]\txd_1_reg[7] ;
  wire [8:0]\txd_rd_pntr_1_reg[8] ;

  bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized2 TXC_MEM
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .Axi_Str_TxC_2_Mem_Addr(Axi_Str_TxC_2_Mem_Addr),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxC_2_Mem_We(Axi_Str_TxC_2_Mem_We),
        .S(S),
        .Tx_Client_TxC_2_Mem_Addr(Tx_Client_TxC_2_Mem_Addr),
        .Tx_Client_TxC_2_Mem_Din(Tx_Client_TxC_2_Mem_Din),
        .Tx_Client_TxC_2_Mem_En(Tx_Client_TxC_2_Mem_En),
        .WEA(WEA),
        .\end_addr_reg[11] (\end_addr_reg[11] ),
        .sync_rst1_reg(sync_rst1_reg),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txc_rd_addr2_pntr_1_reg[8] (\txc_rd_addr2_pntr_1_reg[8] ),
        .\txc_rd_addr2_pntr_1_reg[9] (\txc_rd_addr2_pntr_1_reg[9] ),
        .\txc_rd_addr2_pntr_reg[0] (\txc_rd_addr2_pntr_reg[0] ),
        .\txd_rd_pntr_1_reg[8] (\txd_rd_pntr_1_reg[8] ));
  bd_929b_eth_buf_0_blk_mem_gen_wrapper__parameterized1 TXD_MEM
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Axi_Str_TxD_2_Mem_Addr(Axi_Str_TxD_2_Mem_Addr),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .Axi_Str_TxD_2_Mem_We(Axi_Str_TxD_2_Mem_We),
        .Tx_Client_TxD_2_Mem_Addr(Tx_Client_TxD_2_Mem_Addr),
        .Tx_Client_TxD_2_Mem_En(Tx_Client_TxD_2_Mem_En),
        .reset2axi_str_txd(reset2axi_str_txd),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txd_1_reg[7] (\txd_1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module bd_929b_eth_buf_0_updn_cntr
   (\rxd_mem_last_read_out_ptr_gray_d1_reg[0] ,
    AXI_STR_RXD_LAST,
    \rxd_mem_addr_cntr_reg[0] ,
    \rxd_mem_addr_cntr_reg[0]_0 ,
    \rxd_mem_last_read_out_ptr_reg_reg[0] ,
    D,
    ram_rd_en_temp__0,
    out,
    RD_EN,
    reset2axi_str_rxd,
    AXI_STR_RXD_READY,
    \FSM_sequential_rxs_axistream_current_state_reg[4] ,
    \FSM_sequential_rxd_axistream_current_state_reg[3] ,
    CO,
    empty_fwft_i_reg,
    \rxd_word_cnt_reg[12] ,
    \FSM_sequential_rxd_axistream_current_state_reg[2] ,
    E,
    AXI_STR_RXD_ACLK);
  output [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[0] ;
  output AXI_STR_RXD_LAST;
  output [0:0]\rxd_mem_addr_cntr_reg[0] ;
  output \rxd_mem_addr_cntr_reg[0]_0 ;
  output [0:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  output [0:0]D;
  input ram_rd_en_temp__0;
  input out;
  input RD_EN;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_READY;
  input [4:0]\FSM_sequential_rxs_axistream_current_state_reg[4] ;
  input [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  input [0:0]CO;
  input empty_fwft_i_reg;
  input [0:0]\rxd_word_cnt_reg[12] ;
  input \FSM_sequential_rxd_axistream_current_state_reg[2] ;
  input [0:0]E;
  input AXI_STR_RXD_ACLK;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_LAST_INST_0_i_1_n_0;
  wire AXI_STR_RXD_READY;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_rxd_axistream_current_state[0]_i_2_n_0 ;
  wire \FSM_sequential_rxd_axistream_current_state[2]_i_5_n_0 ;
  wire \FSM_sequential_rxd_axistream_current_state_reg[2] ;
  wire [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  wire [4:0]\FSM_sequential_rxs_axistream_current_state_reg[4] ;
  wire RD_EN;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire \count[2]_i_1_n_0 ;
  wire \count[3]_i_1_n_0 ;
  wire \count[4]_i_1_n_0 ;
  wire \count[5]_i_2_n_0 ;
  wire \count[5]_i_3_n_0 ;
  wire empty_fwft_i_reg;
  wire [0:5]fifoDataCount;
  wire out;
  wire ram_rd_en_temp__0;
  wire reset2axi_str_rxd;
  wire [0:0]\rxd_mem_addr_cntr_reg[0] ;
  wire \rxd_mem_addr_cntr_reg[0]_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[35]_i_2_n_0 ;
  wire [0:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[0] ;
  wire [0:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  wire [0:0]\rxd_word_cnt_reg[12] ;

  LUT6 #(
    .INIT(64'h0000000000001000)) 
    AXI_STR_RXD_LAST_INST_0
       (.I0(fifoDataCount[0]),
        .I1(fifoDataCount[4]),
        .I2(fifoDataCount[5]),
        .I3(AXI_STR_RXD_LAST_INST_0_i_1_n_0),
        .I4(fifoDataCount[1]),
        .I5(fifoDataCount[2]),
        .O(AXI_STR_RXD_LAST));
  LUT5 #(
    .INIT(32'h00000008)) 
    AXI_STR_RXD_LAST_INST_0_i_1
       (.I0(\FSM_sequential_rxd_axistream_current_state_reg[3] [1]),
        .I1(\FSM_sequential_rxd_axistream_current_state_reg[3] [0]),
        .I2(\FSM_sequential_rxd_axistream_current_state_reg[3] [2]),
        .I3(\FSM_sequential_rxd_axistream_current_state_reg[3] [3]),
        .I4(fifoDataCount[3]),
        .O(AXI_STR_RXD_LAST_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0101015101010101)) 
    \FSM_sequential_rxd_axistream_current_state[0]_i_1 
       (.I0(\FSM_sequential_rxd_axistream_current_state_reg[3] [3]),
        .I1(\FSM_sequential_rxd_axistream_current_state[0]_i_2_n_0 ),
        .I2(\FSM_sequential_rxd_axistream_current_state_reg[3] [0]),
        .I3(empty_fwft_i_reg),
        .I4(\FSM_sequential_rxd_axistream_current_state_reg[3] [2]),
        .I5(\FSM_sequential_rxd_axistream_current_state_reg[3] [1]),
        .O(D));
  LUT6 #(
    .INIT(64'hAA45FFFFAA450000)) 
    \FSM_sequential_rxd_axistream_current_state[0]_i_2 
       (.I0(\rxd_mem_addr_cntr_reg[0]_0 ),
        .I1(empty_fwft_i_reg),
        .I2(\rxd_word_cnt_reg[12] ),
        .I3(\FSM_sequential_rxd_axistream_current_state_reg[3] [2]),
        .I4(\FSM_sequential_rxd_axistream_current_state_reg[3] [1]),
        .I5(\FSM_sequential_rxd_axistream_current_state_reg[2] ),
        .O(\FSM_sequential_rxd_axistream_current_state[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_rxd_axistream_current_state[2]_i_4 
       (.I0(\FSM_sequential_rxd_axistream_current_state[2]_i_5_n_0 ),
        .I1(empty_fwft_i_reg),
        .O(\rxd_mem_addr_cntr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0000000)) 
    \FSM_sequential_rxd_axistream_current_state[2]_i_5 
       (.I0(fifoDataCount[5]),
        .I1(fifoDataCount[4]),
        .I2(fifoDataCount[2]),
        .I3(fifoDataCount[3]),
        .I4(fifoDataCount[1]),
        .I5(fifoDataCount[0]),
        .O(\FSM_sequential_rxd_axistream_current_state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(fifoDataCount[5]),
        .O(\count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hA95556AA)) 
    \count[1]_i_1 
       (.I0(fifoDataCount[5]),
        .I1(reset2axi_str_rxd),
        .I2(AXI_STR_RXD_READY),
        .I3(out),
        .I4(fifoDataCount[4]),
        .O(\count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFD5502AAABFF5400)) 
    \count[2]_i_1 
       (.I0(fifoDataCount[5]),
        .I1(reset2axi_str_rxd),
        .I2(AXI_STR_RXD_READY),
        .I3(out),
        .I4(fifoDataCount[3]),
        .I5(fifoDataCount[4]),
        .O(\count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \count[3]_i_1 
       (.I0(out),
        .I1(RD_EN),
        .I2(fifoDataCount[5]),
        .I3(fifoDataCount[4]),
        .I4(fifoDataCount[2]),
        .I5(fifoDataCount[3]),
        .O(\count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \count[4]_i_1 
       (.I0(fifoDataCount[4]),
        .I1(fifoDataCount[5]),
        .I2(ram_rd_en_temp__0),
        .I3(fifoDataCount[3]),
        .I4(fifoDataCount[1]),
        .I5(fifoDataCount[2]),
        .O(\count[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \count[5]_i_2 
       (.I0(fifoDataCount[3]),
        .I1(\count[5]_i_3_n_0 ),
        .I2(fifoDataCount[2]),
        .I3(fifoDataCount[0]),
        .I4(fifoDataCount[1]),
        .O(\count[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h545454D5D5D5D5D5)) 
    \count[5]_i_3 
       (.I0(fifoDataCount[3]),
        .I1(fifoDataCount[4]),
        .I2(fifoDataCount[5]),
        .I3(reset2axi_str_rxd),
        .I4(AXI_STR_RXD_READY),
        .I5(out),
        .O(\count[5]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(\count[0]_i_1_n_0 ),
        .Q(fifoDataCount[5]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(\count[1]_i_1_n_0 ),
        .Q(fifoDataCount[4]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(\count[2]_i_1_n_0 ),
        .Q(fifoDataCount[3]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(\count[3]_i_1_n_0 ),
        .Q(fifoDataCount[2]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(\count[4]_i_1_n_0 ),
        .Q(fifoDataCount[1]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(\count[5]_i_2_n_0 ),
        .Q(fifoDataCount[0]),
        .R(reset2axi_str_rxd));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \rxd_mem_addr_cntr[9]_i_1 
       (.I0(\FSM_sequential_rxd_axistream_current_state_reg[3] [1]),
        .I1(\FSM_sequential_rxd_axistream_current_state_reg[3] [0]),
        .I2(\FSM_sequential_rxd_axistream_current_state_reg[3] [2]),
        .I3(\FSM_sequential_rxd_axistream_current_state_reg[3] [3]),
        .I4(\rxd_mem_last_read_out_ptr_gray_d1[35]_i_2_n_0 ),
        .O(\rxd_mem_addr_cntr_reg[0] ));
  LUT6 #(
    .INIT(64'h2228282822202828)) 
    \rxd_mem_last_read_out_ptr_gray_d1[35]_i_1 
       (.I0(\FSM_sequential_rxs_axistream_current_state_reg[4] [4]),
        .I1(\FSM_sequential_rxs_axistream_current_state_reg[4] [3]),
        .I2(\FSM_sequential_rxs_axistream_current_state_reg[4] [2]),
        .I3(\FSM_sequential_rxs_axistream_current_state_reg[4] [1]),
        .I4(\FSM_sequential_rxs_axistream_current_state_reg[4] [0]),
        .I5(\rxd_mem_last_read_out_ptr_gray_d1[35]_i_2_n_0 ),
        .O(\rxd_mem_last_read_out_ptr_gray_d1_reg[0] ));
  LUT6 #(
    .INIT(64'h0010011200100010)) 
    \rxd_mem_last_read_out_ptr_gray_d1[35]_i_2 
       (.I0(\FSM_sequential_rxd_axistream_current_state_reg[3] [3]),
        .I1(\FSM_sequential_rxd_axistream_current_state_reg[3] [2]),
        .I2(\FSM_sequential_rxd_axistream_current_state_reg[3] [0]),
        .I3(\FSM_sequential_rxd_axistream_current_state_reg[3] [1]),
        .I4(\rxd_mem_addr_cntr_reg[0]_0 ),
        .I5(CO),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000C0050CC800000)) 
    \rxd_mem_last_read_out_ptr_reg[9]_i_1 
       (.I0(\FSM_sequential_rxs_axistream_current_state_reg[4] [0]),
        .I1(\rxd_mem_last_read_out_ptr_gray_d1[35]_i_2_n_0 ),
        .I2(\FSM_sequential_rxs_axistream_current_state_reg[4] [1]),
        .I3(\FSM_sequential_rxs_axistream_current_state_reg[4] [2]),
        .I4(\FSM_sequential_rxs_axistream_current_state_reg[4] [4]),
        .I5(\FSM_sequential_rxs_axistream_current_state_reg[4] [3]),
        .O(\rxd_mem_last_read_out_ptr_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module bd_929b_eth_buf_0_wr_bin_cntr
   (ram_empty_i_reg,
    Q,
    ram_full_i_reg,
    out,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[4] ,
    ram_full_fb_i_reg,
    \gc0.count_reg[4] ,
    reset2axi_str_rxd,
    AXI_STR_RXD_ACLK);
  output ram_empty_i_reg;
  output [4:0]Q;
  output ram_full_i_reg;
  input out;
  input [0:0]ram_empty_fb_i_reg;
  input [0:0]E;
  input [4:0]\gc0.count_d1_reg[4] ;
  input ram_full_fb_i_reg;
  input [4:0]\gc0.count_reg[4] ;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_ACLK;

  wire AXI_STR_RXD_ACLK;
  wire [0:0]E;
  wire [4:0]Q;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gc0.count_reg[4] ;
  wire \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ;
  wire \gwss.wsts/comp0 ;
  wire out;
  wire [4:0]p_12_out;
  wire [4:0]plusOp__0;
  wire ram_empty_fb_i_i_3_n_0;
  wire ram_empty_fb_i_i_4_n_0;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_i_3_n_0;
  wire ram_full_fb_i_i_4_n_0;
  wire ram_full_fb_i_i_5_n_0;
  wire ram_full_fb_i_i_6_n_0;
  wire ram_full_fb_i_i_7_n_0;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire reset2axi_str_rxd;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(p_12_out[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .O(plusOp__0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .I2(p_12_out[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(p_12_out[1]),
        .I1(p_12_out[0]),
        .I2(p_12_out[2]),
        .I3(p_12_out[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(p_12_out[2]),
        .I1(p_12_out[0]),
        .I2(p_12_out[1]),
        .I3(p_12_out[3]),
        .I4(p_12_out[4]),
        .O(plusOp__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_12_out[0]),
        .Q(Q[0]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_12_out[1]),
        .Q(Q[1]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_12_out[2]),
        .Q(Q[2]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_12_out[3]),
        .Q(Q[3]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_12_out[4]),
        .Q(Q[4]),
        .R(reset2axi_str_rxd));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(p_12_out[0]),
        .S(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(p_12_out[1]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(p_12_out[2]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(p_12_out[3]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(p_12_out[4]),
        .R(reset2axi_str_rxd));
  LUT5 #(
    .INIT(32'h4444FCCC)) 
    ram_empty_fb_i_i_1
       (.I0(\gwss.wsts/comp0 ),
        .I1(out),
        .I2(ram_empty_fb_i_reg),
        .I3(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ),
        .I4(E),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h0009)) 
    ram_empty_fb_i_i_2
       (.I0(Q[3]),
        .I1(\gc0.count_reg[4] [3]),
        .I2(ram_empty_fb_i_i_3_n_0),
        .I3(ram_empty_fb_i_i_4_n_0),
        .O(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_3
       (.I0(Q[1]),
        .I1(\gc0.count_reg[4] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_reg[4] [0]),
        .O(ram_empty_fb_i_i_3_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_4
       (.I0(Q[4]),
        .I1(\gc0.count_reg[4] [4]),
        .I2(Q[2]),
        .I3(\gc0.count_reg[4] [2]),
        .O(ram_empty_fb_i_i_4_n_0));
  LUT4 #(
    .INIT(16'h444F)) 
    ram_full_fb_i_i_1
       (.I0(\gwss.wsts/comp0 ),
        .I1(ram_full_fb_i_reg),
        .I2(ram_full_fb_i_i_3_n_0),
        .I3(ram_empty_fb_i_reg),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'h0009)) 
    ram_full_fb_i_i_2
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[4] [3]),
        .I2(ram_full_fb_i_i_4_n_0),
        .I3(ram_full_fb_i_i_5_n_0),
        .O(\gwss.wsts/comp0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFF7D)) 
    ram_full_fb_i_i_3
       (.I0(E),
        .I1(p_12_out[3]),
        .I2(\gc0.count_d1_reg[4] [3]),
        .I3(ram_full_fb_i_i_6_n_0),
        .I4(ram_full_fb_i_i_7_n_0),
        .I5(ram_full_fb_i_reg),
        .O(ram_full_fb_i_i_3_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_4
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[4] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[4] [0]),
        .O(ram_full_fb_i_i_4_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_5
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[4] [4]),
        .I2(Q[2]),
        .I3(\gc0.count_d1_reg[4] [2]),
        .O(ram_full_fb_i_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_6
       (.I0(p_12_out[1]),
        .I1(\gc0.count_d1_reg[4] [1]),
        .I2(p_12_out[0]),
        .I3(\gc0.count_d1_reg[4] [0]),
        .O(ram_full_fb_i_i_6_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_7
       (.I0(p_12_out[4]),
        .I1(\gc0.count_d1_reg[4] [4]),
        .I2(p_12_out[2]),
        .I3(\gc0.count_d1_reg[4] [2]),
        .O(ram_full_fb_i_i_7_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module bd_929b_eth_buf_0_wr_logic
   (ram_empty_i_reg,
    \gcc0.gc0.count_d1_reg[4] ,
    Q,
    reset2axi_str_rxd,
    AXI_STR_RXD_ACLK,
    out,
    ram_empty_fb_i_reg,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[4] ,
    \FSM_sequential_rxd_axistream_current_state_reg[3] );
  output ram_empty_i_reg;
  output \gcc0.gc0.count_d1_reg[4] ;
  output [4:0]Q;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_ACLK;
  input out;
  input [0:0]ram_empty_fb_i_reg;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gc0.count_reg[4] ;
  input [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;

  wire AXI_STR_RXD_ACLK;
  wire [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  wire [4:0]Q;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gc0.count_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gwss.wsts_n_0 ;
  wire out;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire reset2axi_str_rxd;
  wire wpntr_n_6;

  bd_929b_eth_buf_0_wr_status_flags_ss \gwss.wsts 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .E(\gcc0.gc0.count_d1_reg[4] ),
        .\FSM_sequential_rxd_axistream_current_state_reg[3] (\FSM_sequential_rxd_axistream_current_state_reg[3] ),
        .out(\gwss.wsts_n_0 ),
        .ram_full_fb_i_reg_0(wpntr_n_6),
        .reset2axi_str_rxd(reset2axi_str_rxd));
  bd_929b_eth_buf_0_wr_bin_cntr wpntr
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .E(\gcc0.gc0.count_d1_reg[4] ),
        .Q(Q),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gc0.count_reg[4] (\gc0.count_reg[4] ),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_full_fb_i_reg(\gwss.wsts_n_0 ),
        .ram_full_i_reg(wpntr_n_6),
        .reset2axi_str_rxd(reset2axi_str_rxd));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module bd_929b_eth_buf_0_wr_status_flags_ss
   (out,
    E,
    reset2axi_str_rxd,
    ram_full_fb_i_reg_0,
    AXI_STR_RXD_ACLK,
    \FSM_sequential_rxd_axistream_current_state_reg[3] );
  output out;
  output [0:0]E;
  input reset2axi_str_rxd;
  input ram_full_fb_i_reg_0;
  input AXI_STR_RXD_ACLK;
  input [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;

  wire AXI_STR_RXD_ACLK;
  wire [0:0]E;
  wire [3:0]\FSM_sequential_rxd_axistream_current_state_reg[3] ;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;
  wire reset2axi_str_rxd;

  assign out = ram_full_fb_i;
  LUT5 #(
    .INIT(32'h00000004)) 
    \gcc0.gc0.count_d1[4]_i_1 
       (.I0(\FSM_sequential_rxd_axistream_current_state_reg[3] [0]),
        .I1(\FSM_sequential_rxd_axistream_current_state_reg[3] [1]),
        .I2(\FSM_sequential_rxd_axistream_current_state_reg[3] [2]),
        .I3(\FSM_sequential_rxd_axistream_current_state_reg[3] [3]),
        .I4(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_fb_i),
        .R(reset2axi_str_rxd));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_i),
        .R(reset2axi_str_rxd));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
