\hypertarget{struct_s_d_m_m_c___type_def}{}\section{S\+D\+M\+M\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_d_m_m_c___type_def}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}}


SD host Interface.  




{\ttfamily \#include $<$stm32f722xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_ab241f9bc57b5606c7cdad92a94130b5e}{P\+O\+W\+ER}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_ac432d7f247e2f199f387a9d81a70dbe3}{C\+L\+K\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_aa4a8ca4a55a6c1b0d2837bb1490efea6}{A\+RG}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_ad67342999b4fb5e7c7249935ea96d02f}{C\+MD}}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a33c78086429a7eed4d57a5633a9d78f2}{R\+E\+S\+P\+C\+MD}}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_aca71c167ec5fbe3884109e0bd3fb51fb}{R\+E\+S\+P1}}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a3f1ab9eeca1d08e5fc50b6a8a0ee0257}{R\+E\+S\+P2}}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_ae4a9250b0100c1a251354d64dde42300}{R\+E\+S\+P3}}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_aebd8ffdd133537059f29fd5fecd6e290}{R\+E\+S\+P4}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_abce8a3725f3ea302da79e28f75ed8e5f}{D\+T\+I\+M\+ER}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a4e2ca4e135c5074163d108bea39330fc}{D\+L\+EN}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_aa179173b3d0e158365b13f9ccdad1665}{D\+C\+T\+RL}}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a8f6c92b986930f9f8a9f9ec3b557bb9a}{D\+C\+O\+U\+NT}}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a9bbd3a78b1a7fb30c53e1d17a31b9b32}{S\+TA}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a99775edb5f62c67e26fa0aa00293d51c}{I\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a8f40e43afa9cf4ecf21c0cd1b2650560}{M\+A\+SK}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a858b42d5c1c7bdd5b1936dbc87c7e6d0}{R\+E\+S\+E\+R\+V\+E\+D0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a2a18f6abcd9b7fb698d77f02ecca5b82}{F\+I\+F\+O\+C\+NT}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a76b438476c886819ad3ff76435cc805b}{R\+E\+S\+E\+R\+V\+E\+D1}} \mbox{[}13\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_abf434e9dc8f9269c8bc0e703d0999f35}{F\+I\+FO}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
SD host Interface. 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_s_d_m_m_c___type_def_aa4a8ca4a55a6c1b0d2837bb1490efea6}\label{struct_s_d_m_m_c___type_def_aa4a8ca4a55a6c1b0d2837bb1490efea6}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!ARG@{ARG}}
\index{ARG@{ARG}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{ARG}{ARG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+A\+RG}

S\+D\+M\+MC argument register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_ac432d7f247e2f199f387a9d81a70dbe3}\label{struct_s_d_m_m_c___type_def_ac432d7f247e2f199f387a9d81a70dbe3}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!CLKCR@{CLKCR}}
\index{CLKCR@{CLKCR}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{CLKCR}{CLKCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+C\+L\+K\+CR}

S\+D\+M\+M\+Clock control register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_ad67342999b4fb5e7c7249935ea96d02f}\label{struct_s_d_m_m_c___type_def_ad67342999b4fb5e7c7249935ea96d02f}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!CMD@{CMD}}
\index{CMD@{CMD}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{CMD}{CMD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+C\+MD}

S\+D\+M\+MC command register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_a8f6c92b986930f9f8a9f9ec3b557bb9a}\label{struct_s_d_m_m_c___type_def_a8f6c92b986930f9f8a9f9ec3b557bb9a}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!DCOUNT@{DCOUNT}}
\index{DCOUNT@{DCOUNT}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{DCOUNT}{DCOUNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+D\+C\+O\+U\+NT}

S\+D\+M\+MC data counter register, Address offset\+: 0x30 \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_aa179173b3d0e158365b13f9ccdad1665}\label{struct_s_d_m_m_c___type_def_aa179173b3d0e158365b13f9ccdad1665}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!DCTRL@{DCTRL}}
\index{DCTRL@{DCTRL}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{DCTRL}{DCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+D\+C\+T\+RL}

S\+D\+M\+MC data control register, Address offset\+: 0x2C \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_a4e2ca4e135c5074163d108bea39330fc}\label{struct_s_d_m_m_c___type_def_a4e2ca4e135c5074163d108bea39330fc}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!DLEN@{DLEN}}
\index{DLEN@{DLEN}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{DLEN}{DLEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+D\+L\+EN}

S\+D\+M\+MC data length register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_abce8a3725f3ea302da79e28f75ed8e5f}\label{struct_s_d_m_m_c___type_def_abce8a3725f3ea302da79e28f75ed8e5f}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!DTIMER@{DTIMER}}
\index{DTIMER@{DTIMER}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{DTIMER}{DTIMER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+D\+T\+I\+M\+ER}

S\+D\+M\+MC data timer register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_abf434e9dc8f9269c8bc0e703d0999f35}\label{struct_s_d_m_m_c___type_def_abf434e9dc8f9269c8bc0e703d0999f35}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!FIFO@{FIFO}}
\index{FIFO@{FIFO}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{FIFO}{FIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+F\+I\+FO}

S\+D\+M\+MC data F\+I\+FO register, Address offset\+: 0x80 \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_a2a18f6abcd9b7fb698d77f02ecca5b82}\label{struct_s_d_m_m_c___type_def_a2a18f6abcd9b7fb698d77f02ecca5b82}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!FIFOCNT@{FIFOCNT}}
\index{FIFOCNT@{FIFOCNT}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{FIFOCNT}{FIFOCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+F\+I\+F\+O\+C\+NT}

S\+D\+M\+MC F\+I\+FO counter register, Address offset\+: 0x48 \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_a99775edb5f62c67e26fa0aa00293d51c}\label{struct_s_d_m_m_c___type_def_a99775edb5f62c67e26fa0aa00293d51c}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+I\+CR}

S\+D\+M\+MC interrupt clear register, Address offset\+: 0x38 \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_a8f40e43afa9cf4ecf21c0cd1b2650560}\label{struct_s_d_m_m_c___type_def_a8f40e43afa9cf4ecf21c0cd1b2650560}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!MASK@{MASK}}
\index{MASK@{MASK}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{MASK}{MASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+M\+A\+SK}

S\+D\+M\+MC mask register, Address offset\+: 0x3C \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_ab241f9bc57b5606c7cdad92a94130b5e}\label{struct_s_d_m_m_c___type_def_ab241f9bc57b5606c7cdad92a94130b5e}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!POWER@{POWER}}
\index{POWER@{POWER}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{POWER}{POWER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+P\+O\+W\+ER}

S\+D\+M\+MC power control register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_a858b42d5c1c7bdd5b1936dbc87c7e6d0}\label{struct_s_d_m_m_c___type_def_a858b42d5c1c7bdd5b1936dbc87c7e6d0}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}2\mbox{]}}

Reserved, 0x40-\/0x44 \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_a76b438476c886819ad3ff76435cc805b}\label{struct_s_d_m_m_c___type_def_a76b438476c886819ad3ff76435cc805b}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}13\mbox{]}}

Reserved, 0x4\+C-\/0x7C \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_aca71c167ec5fbe3884109e0bd3fb51fb}\label{struct_s_d_m_m_c___type_def_aca71c167ec5fbe3884109e0bd3fb51fb}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!RESP1@{RESP1}}
\index{RESP1@{RESP1}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{RESP1}{RESP1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+P1}

S\+D\+M\+MC response 1 register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_a3f1ab9eeca1d08e5fc50b6a8a0ee0257}\label{struct_s_d_m_m_c___type_def_a3f1ab9eeca1d08e5fc50b6a8a0ee0257}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!RESP2@{RESP2}}
\index{RESP2@{RESP2}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{RESP2}{RESP2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+P2}

S\+D\+M\+MC response 2 register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_ae4a9250b0100c1a251354d64dde42300}\label{struct_s_d_m_m_c___type_def_ae4a9250b0100c1a251354d64dde42300}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!RESP3@{RESP3}}
\index{RESP3@{RESP3}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{RESP3}{RESP3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+P3}

S\+D\+M\+MC response 3 register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_aebd8ffdd133537059f29fd5fecd6e290}\label{struct_s_d_m_m_c___type_def_aebd8ffdd133537059f29fd5fecd6e290}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!RESP4@{RESP4}}
\index{RESP4@{RESP4}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{RESP4}{RESP4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+P4}

S\+D\+M\+MC response 4 register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_a33c78086429a7eed4d57a5633a9d78f2}\label{struct_s_d_m_m_c___type_def_a33c78086429a7eed4d57a5633a9d78f2}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!RESPCMD@{RESPCMD}}
\index{RESPCMD@{RESPCMD}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{RESPCMD}{RESPCMD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+P\+C\+MD}

S\+D\+M\+MC command response register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_s_d_m_m_c___type_def_a9bbd3a78b1a7fb30c53e1d17a31b9b32}\label{struct_s_d_m_m_c___type_def_a9bbd3a78b1a7fb30c53e1d17a31b9b32}} 
\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!STA@{STA}}
\index{STA@{STA}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\subsubsection{\texorpdfstring{STA}{STA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Type\+Def\+::\+S\+TA}

S\+D\+M\+MC status register, Address offset\+: 0x34 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F7xx/\+Include/\mbox{\hyperlink{stm32f722xx_8h}{stm32f722xx.\+h}}\end{DoxyCompactItemize}
