//
// Module mopshub_lib.mopshub_top_diff_ports.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 19:49:07 01/07/22
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module mopshub_top_diff_ports( 
   // Port Declarations
   input   wire           clk, 
   input   wire           clk_100, 
   input   wire           clk_80, 
   input   wire           end_cnt_dbg, 
   input   wire           locked, 
   input   wire           osc_auto_trim_mopshub, 
   input   wire           reset, 
   input   wire           rx0, 
   input   wire           rx1, 
   input   wire           rx2, 
   input   wire           rx3, 
   input   wire           rx4, 
   input   wire           rx5, 
   input   wire           rx6, 
   input   wire           rx7, 
   input   wire    [1:0]  rx_elink2bit, 
   output  wire           can_rec_dbg, 
   output  wire           can_tra_dbg, 
   output  wire           clk_100out_n, 
   output  wire           clk_100out_p, 
   output  wire           irq_elink_rec_dbg, 
   output  wire           irq_elink_tra_dbg, 
   output  wire           led, 
   output  wire           rx_data_rdy, 
   output  wire           tx0, 
   output  wire           tx1, 
   output  wire           tx2, 
   output  wire           tx3, 
   output  wire           tx4, 
   output  wire           tx5, 
   output  wire           tx6, 
   output  wire           tx7, 
   output  wire           tx_data_rdy, 
   output  wire    [1:0]  tx_elink2bit, 
   output  wire           tx_fifo_full_rdy
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire   erx_elink_n;
wire   erx_elink_p;
wire   etx_elink_P;
wire   etx_elink_n;
wire   irq_can_rec_dbg;
wire   irq_can_tra_dbg;
wire   irq_elink_rec;
wire   irq_elink_tra;
wire   rx_data_rdy_in;
wire   rx_elink1bit;
wire   rx_fifo_full_in;
wire   rx_fifo_full_rdy;
wire   tx_data_rdy_in;
wire   tx_efifo_full_in;
wire   tx_elink1bit;


// Instances 
mopshub_top #(5'b00111,1'b0,1) mopshub_top_0( 
   .clk                   (clk), 
   .clk_80                (clk_80), 
   .end_cnt_dbg           (end_cnt_dbg), 
   .osc_auto_trim_mopshub (osc_auto_trim_mopshub), 
   .reset                 (reset), 
   .rx0                   (rx0), 
   .rx1                   (rx1), 
   .rx2                   (rx2), 
   .rx3                   (rx3), 
   .rx4                   (rx4), 
   .rx5                   (rx5), 
   .rx6                   (rx6), 
   .rx7                   (rx7), 
   .rx_elink1bit          (rx_elink1bit), 
   .rx_elink2bit          (rx_elink2bit), 
   .irq_can_rec           (irq_can_rec_dbg), 
   .irq_can_tra           (irq_can_tra_dbg), 
   .irq_elink_rec         (irq_elink_rec), 
   .irq_elink_tra         (irq_elink_tra), 
   .power_bus_en          (), 
   .rx_data_rdy           (rx_data_rdy_in), 
   .rx_fifo_full          (rx_fifo_full_in), 
   .tx0                   (tx0), 
   .tx1                   (tx1), 
   .tx2                   (tx2), 
   .tx3                   (tx3), 
   .tx4                   (tx4), 
   .tx5                   (tx5), 
   .tx6                   (tx6), 
   .tx7                   (tx7), 
   .tx_data_rdy           (tx_data_rdy_in), 
   .tx_efifo_full         (tx_efifo_full_in), 
   .tx_elink1bit          (tx_elink1bit), 
   .tx_elink2bit          (tx_elink2bit)
); 

output_diff_buff_clk U_0( 
   .clk_in    (clk_100), 
   .locked    (locked), 
   .clk_out_p (clk_100out_p), 
   .clk_out_n (clk_100out_n)
); 

top_led_for_synth top_led_for_synth0( 
   .clk                 (clk), 
   .irq_can_rec_dbg     (irq_can_rec_dbg), 
   .irq_can_tra_dbg     (irq_can_tra_dbg), 
   .irq_elink_rec       (irq_elink_rec), 
   .irq_elink_tra       (irq_elink_tra), 
   .reset               (reset), 
   .rx_data_rdy_in      (rx_data_rdy_in), 
   .rx_fifo_full_rdy_in (rx_fifo_full_in), 
   .tx_data_rdy_in      (tx_data_rdy_in), 
   .tx_fifo_full_rdy_in (tx_efifo_full_in), 
   .can_rec_dbg         (can_rec_dbg), 
   .can_tra_dbg         (can_tra_dbg), 
   .irq_elink_rec_dbg   (irq_elink_rec_dbg), 
   .irq_elink_tra_dbg   (irq_elink_tra_dbg), 
   .rx_data_rdy         (rx_data_rdy), 
   .rx_fifo_full_rdy    (rx_fifo_full_rdy), 
   .tx_data_rdy         (tx_data_rdy), 
   .tx_fifo_full_rdy    (tx_fifo_full_rdy)
); 

top_led_test top_led_test( 
   .reset (reset), 
   .clk   (clk), 
   .led   (led)
); 

// HDL Embedded Text Block 1 eb1
// eb1 1                                        

//edout buffer
OBUFDS edout_buf (
        .I(etx_elink_P),
        .O(etx_elink_n),
        .OB(tx_elink1bit)
    );
        
//edin buffer
IBUFDS edin_buf (
        .I(erx_elink_P),
        .IB(erx_elink_n),
        .O(rx_elink1bit)
    );

endmodule // mopshub_top_diff_ports

