INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang++"
   Compiling DelayAndSumTB.cpp_pre.cpp.tb.cpp
   Compiling apatb_DelayAndSum_util.cpp
   Compiling apatb_DelayAndSum.cpp
   Compiling DelayAndSum.cpp_pre.cpp.tb.cpp
   Compiling CalculateWeights.cpp_pre.cpp.tb.cpp
   Compiling apatb_DelayAndSum_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
WARNING: [COSIM-376] This design uses AXI slave interface and pipeline mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1

C:\Users\matt\OneDrive\Dokumente\__Master\Vivado\Vitis_HLS\DelayAndSum\DelayAndSum\DelayAndSum\hls\sim\verilog>set PATH= 

C:\Users\matt\OneDrive\Dokumente\__Master\Vivado\Vitis_HLS\DelayAndSum\DelayAndSum\DelayAndSum\hls\sim\verilog>call C:/Xilinx/Vivado/2024.1/bin/xelab xil_defaultlib.apatb_DelayAndSum_top glbl -Oenable_linking_all_libraries  -prj DelayAndSum.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib "ieee_proposed=./ieee_proposed" -s DelayAndSum -debug all 
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_DelayAndSum_top glbl -Oenable_linking_all_libraries -prj DelayAndSum.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s DelayAndSum -debug all 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_in1_imag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in1_imag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_in1_real.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in1_real
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_in2_imag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in2_imag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_in2_real.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in2_real
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_in3_imag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in3_imag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_in3_real.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in3_real
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_in4_imag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in4_imag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_in4_real.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in4_real
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_out_imag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_imag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_axi_s_out_real.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_real
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_DelayAndSum_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_frp_fifoout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_frp_fifoout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_frp_pipeline_valid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_frp_pipeline_valid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mac_muladd_16s_16s_31s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_muladd_16s_16s_31s_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_muladd_16s_16s_31s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mac_muladd_8ns_3ns_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_muladd_8ns_3ns_10ns_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_muladd_8ns_3ns_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mul_16ns_19ns_34_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mul_16ns_19ns_34_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mul_16s_16s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mul_16s_16s_31_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mul_32s_32s_63_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mul_32s_32s_63_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mul_63s_7s_69_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mul_63s_7s_69_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mul_69s_32s_85_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mul_69s_32s_85_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mul_8ns_13ns_20_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mul_8ns_13ns_20_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_sparsemux_7_2_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_sparsemux_7_2_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_sparsemux_9_3_7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_sparsemux_9_3_7_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.DelayAndSum_control_s_axi
Compiling module xil_defaultlib.DelayAndSum_mul_32s_32s_63_1_1(N...
Compiling module xil_defaultlib.DelayAndSum_mul_63s_7s_69_3_1(NU...
Compiling module xil_defaultlib.DelayAndSum_mul_69s_32s_85_3_1(N...
Compiling module xil_defaultlib.DelayAndSum_mul_8ns_13ns_20_1_1(...
Compiling module xil_defaultlib.DelayAndSum_sparsemux_9_3_7_1_1(...
Compiling module xil_defaultlib.DelayAndSum_mul_16ns_19ns_34_1_1...
Compiling module xil_defaultlib.DelayAndSum_sparsemux_7_2_17_1_1...
Compiling module xil_defaultlib.DelayAndSum_mul_16s_16s_31_1_1(N...
Compiling module xil_defaultlib.DelayAndSum_mac_muladd_8ns_3ns_1...
Compiling module xil_defaultlib.DelayAndSum_mac_muladd_8ns_3ns_1...
Compiling module xil_defaultlib.DelayAndSum_mac_muladd_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_muladd_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_mulsub_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_mulsub_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_muladd_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_muladd_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_mulsub_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_mulsub_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_frp_pipeline_valid(P...
Compiling module xil_defaultlib.DelayAndSum_frp_fifoout(PipeLate...
Compiling module xil_defaultlib.DelayAndSum_regslice_both(DataWi...
Compiling module xil_defaultlib.DelayAndSum
Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_in1_real
Compiling module xil_defaultlib.AESL_axi_s_in1_imag
Compiling module xil_defaultlib.AESL_axi_s_in2_real
Compiling module xil_defaultlib.AESL_axi_s_in2_imag
Compiling module xil_defaultlib.AESL_axi_s_in3_real
Compiling module xil_defaultlib.AESL_axi_s_in3_imag
Compiling module xil_defaultlib.AESL_axi_s_in4_real
Compiling module xil_defaultlib.AESL_axi_s_in4_imag
Compiling module xil_defaultlib.AESL_axi_s_out_real
Compiling module xil_defaultlib.AESL_axi_s_out_imag
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor
Compiling module xil_defaultlib.apatb_DelayAndSum_top
Compiling module work.glbl
Built simulation snapshot DelayAndSum

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Feb 10 10:49:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/DelayAndSum/xsim_script.tcl
# xsim {DelayAndSum} -view {{DelayAndSum_dataflow_ana.wcfg}} -tclbatch {DelayAndSum.tcl} -protoinst {DelayAndSum.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file DelayAndSum.protoinst
Time resolution is 1 ps
open_wave_config DelayAndSum_dataflow_ana.wcfg
source DelayAndSum.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_imag_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_imag_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_imag_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_real_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_real_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_real_TDATA -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in4_imag_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in4_imag_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in4_imag_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in4_real_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in4_real_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in4_real_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in3_imag_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in3_imag_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in3_imag_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in3_real_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in3_real_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in3_real_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in2_imag_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in2_imag_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in2_imag_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in2_real_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in2_real_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in2_real_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in1_imag_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in1_imag_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in1_imag_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in1_real_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in1_real_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in1_real_TDATA -into $return_group -radix hex
## set phi__fc__xpos1__xpos2__xpos3__xpos4_group [add_wave_group phi__fc__xpos1__xpos2__xpos3__xpos4(axi_slave) -into $cinputgroup]
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_BRESP -into $phi__fc__xpos1__xpos2__xpos3__xpos4_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_BREADY -into $phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_BVALID -into $phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_RRESP -into $phi__fc__xpos1__xpos2__xpos3__xpos4_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_RDATA -into $phi__fc__xpos1__xpos2__xpos3__xpos4_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_RREADY -into $phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_RVALID -into $phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_ARREADY -into $phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_ARVALID -into $phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_ARADDR -into $phi__fc__xpos1__xpos2__xpos3__xpos4_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_WSTRB -into $phi__fc__xpos1__xpos2__xpos3__xpos4_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_WDATA -into $phi__fc__xpos1__xpos2__xpos3__xpos4_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_WREADY -into $phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_WVALID -into $phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_AWREADY -into $phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_AWVALID -into $phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_AWADDR -into $phi__fc__xpos1__xpos2__xpos3__xpos4_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/ap_clk -into $clockgroup
## save_wave_config DelayAndSum.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 64 [0.00%] @ "113000"
// RTL Simulation : 1 / 64 [94.12%] @ "288000"
// RTL Simulation : 2 / 64 [94.12%] @ "293000"
// RTL Simulation : 3 / 64 [94.12%] @ "298000"
// RTL Simulation : 4 / 64 [94.12%] @ "303000"
// RTL Simulation : 5 / 64 [94.12%] @ "308000"
// RTL Simulation : 6 / 64 [94.12%] @ "313000"
// RTL Simulation : 7 / 64 [94.12%] @ "318000"
// RTL Simulation : 8 / 64 [94.12%] @ "323000"
// RTL Simulation : 9 / 64 [94.12%] @ "328000"
// RTL Simulation : 10 / 64 [94.12%] @ "333000"
// RTL Simulation : 11 / 64 [94.12%] @ "338000"
// RTL Simulation : 12 / 64 [94.12%] @ "343000"
// RTL Simulation : 13 / 64 [94.12%] @ "348000"
// RTL Simulation : 14 / 64 [94.12%] @ "353000"
// RTL Simulation : 15 / 64 [94.12%] @ "358000"
// RTL Simulation : 16 / 64 [94.12%] @ "363000"
// RTL Simulation : 17 / 64 [94.12%] @ "368000"
// RTL Simulation : 18 / 64 [94.12%] @ "373000"
// RTL Simulation : 19 / 64 [94.12%] @ "378000"
// RTL Simulation : 20 / 64 [94.12%] @ "383000"
// RTL Simulation : 21 / 64 [94.12%] @ "388000"
// RTL Simulation : 22 / 64 [94.12%] @ "393000"
// RTL Simulation : 23 / 64 [94.12%] @ "398000"
// RTL Simulation : 24 / 64 [94.12%] @ "403000"
// RTL Simulation : 25 / 64 [94.12%] @ "408000"
// RTL Simulation : 26 / 64 [94.12%] @ "413000"
// RTL Simulation : 27 / 64 [94.12%] @ "418000"
// RTL Simulation : 28 / 64 [94.12%] @ "423000"
// RTL Simulation : 29 / 64 [94.12%] @ "428000"
// RTL Simulation : 30 / 64 [94.12%] @ "433000"
// RTL Simulation : 31 / 64 [94.12%] @ "438000"
// RTL Simulation : 32 / 64 [94.12%] @ "443000"
// RTL Simulation : 33 / 64 [94.12%] @ "448000"
// RTL Simulation : 34 / 64 [94.12%] @ "453000"
// RTL Simulation : 35 / 64 [94.12%] @ "458000"
// RTL Simulation : 36 / 64 [94.12%] @ "463000"
// RTL Simulation : 37 / 64 [94.12%] @ "468000"
// RTL Simulation : 38 / 64 [94.12%] @ "473000"
// RTL Simulation : 39 / 64 [94.12%] @ "478000"
// RTL Simulation : 40 / 64 [94.12%] @ "483000"
// RTL Simulation : 41 / 64 [94.12%] @ "488000"
// RTL Simulation : 42 / 64 [94.12%] @ "493000"
// RTL Simulation : 43 / 64 [94.12%] @ "498000"
// RTL Simulation : 44 / 64 [94.12%] @ "503000"
// RTL Simulation : 45 / 64 [94.12%] @ "508000"
// RTL Simulation : 46 / 64 [94.12%] @ "513000"
// RTL Simulation : 47 / 64 [94.12%] @ "518000"
// RTL Simulation : 48 / 64 [94.12%] @ "523000"
// RTL Simulation : 49 / 64 [94.12%] @ "528000"
// RTL Simulation : 50 / 64 [94.12%] @ "533000"
// RTL Simulation : 51 / 64 [94.12%] @ "538000"
// RTL Simulation : 52 / 64 [94.12%] @ "543000"
// RTL Simulation : 53 / 64 [94.12%] @ "548000"
// RTL Simulation : 54 / 64 [94.12%] @ "553000"
// RTL Simulation : 55 / 64 [94.12%] @ "558000"
// RTL Simulation : 56 / 64 [94.12%] @ "563000"
// RTL Simulation : 57 / 64 [94.12%] @ "568000"
// RTL Simulation : 58 / 64 [94.12%] @ "573000"
// RTL Simulation : 59 / 64 [94.12%] @ "578000"
// RTL Simulation : 60 / 64 [94.12%] @ "583000"
// RTL Simulation : 61 / 64 [94.12%] @ "588000"
// RTL Simulation : 62 / 64 [94.12%] @ "593000"
// RTL Simulation : 63 / 64 [94.12%] @ "598000"
// RTL Simulation : 64 / 64 [100.00%] @ "603000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 632500 ps : File "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum.autotb.v" Line 615
## quit
INFO: [Common 17-206] Exiting xsim at Mon Feb 10 10:49:45 2025...
WARNING [HLS SIM]: hls::stream 'hls::stream<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>8' is read while empty, which may result in RTL simulation hanging.
WARNING [HLS SIM]: hls::stream 'hls::stream<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>9' is read while empty, which may result in RTL simulation hanging.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
