Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar 17 13:26:12 2023
| Host         : eldenaspire running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  422         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (422)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2378)
5. checking no_input_delay (19)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (422)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 366 register/latch pins with no clock driven by root clock pin: clk_50_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk_sound_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2378)
---------------------------------------------------
 There are 2378 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.267        0.000                      0                  101        0.158        0.000                      0                  101        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.267        0.000                      0                  101        0.158        0.000                      0                  101        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 1.956ns (37.302%)  route 3.288ns (62.698%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.571     5.092    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.145    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.782 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.782    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.899 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.899    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.214 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.748     7.963    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.307     8.270 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           1.090     9.359    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y6          LUT4 (Prop_lut4_I2_O)        0.124     9.483 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.853    10.336    SSG_DISP/CathMod/clear
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.452    14.793    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y3          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 1.956ns (37.302%)  route 3.288ns (62.698%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.571     5.092    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.145    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.782 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.782    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.899 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.899    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.214 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.748     7.963    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.307     8.270 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           1.090     9.359    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y6          LUT4 (Prop_lut4_I2_O)        0.124     9.483 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.853    10.336    SSG_DISP/CathMod/clear
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.452    14.793    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y3          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 1.956ns (37.302%)  route 3.288ns (62.698%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.571     5.092    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.145    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.782 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.782    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.899 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.899    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.214 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.748     7.963    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.307     8.270 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           1.090     9.359    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y6          LUT4 (Prop_lut4_I2_O)        0.124     9.483 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.853    10.336    SSG_DISP/CathMod/clear
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.452    14.793    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y3          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 1.956ns (37.302%)  route 3.288ns (62.698%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.571     5.092    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.145    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.782 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.782    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.899 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.899    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.214 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.748     7.963    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.307     8.270 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           1.090     9.359    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y6          LUT4 (Prop_lut4_I2_O)        0.124     9.483 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.853    10.336    SSG_DISP/CathMod/clear
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.452    14.793    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y3          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 2.031ns (38.971%)  route 3.181ns (61.029%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.571     5.092    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.087    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X50Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.682 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.682    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.799 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.799    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.916    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.231 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.748     7.980    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.307     8.287 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           1.090     9.376    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y6          LUT4 (Prop_lut4_I2_O)        0.124     9.500 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.804    10.304    SSG_DISP/CathMod/clear
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.452    14.793    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y4          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 2.031ns (38.971%)  route 3.181ns (61.029%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.571     5.092    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.087    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X50Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.682 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.682    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.799 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.799    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.916    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.231 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.748     7.980    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.307     8.287 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           1.090     9.376    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y6          LUT4 (Prop_lut4_I2_O)        0.124     9.500 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.804    10.304    SSG_DISP/CathMod/clear
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.452    14.793    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y4          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 2.031ns (38.971%)  route 3.181ns (61.029%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.571     5.092    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.087    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X50Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.682 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.682    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.799 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.799    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.916    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.231 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.748     7.980    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.307     8.287 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           1.090     9.376    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y6          LUT4 (Prop_lut4_I2_O)        0.124     9.500 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.804    10.304    SSG_DISP/CathMod/clear
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.452    14.793    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y4          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 2.031ns (38.971%)  route 3.181ns (61.029%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.571     5.092    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.087    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X50Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.682 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.682    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.799 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.799    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.916    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.231 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.748     7.980    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.307     8.287 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           1.090     9.376    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y6          LUT4 (Prop_lut4_I2_O)        0.124     9.500 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.804    10.304    SSG_DISP/CathMod/clear
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.452    14.793    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y4          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 2.031ns (41.194%)  route 2.899ns (58.806%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.571     5.092    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.087    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X50Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.682 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.682    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.799 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.799    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.916    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.231 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.748     7.980    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.307     8.287 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           1.090     9.376    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y6          LUT4 (Prop_lut4_I2_O)        0.124     9.500 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.522    10.023    SSG_DISP/CathMod/clear
    SLICE_X51Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.452    14.793    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y6          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 2.031ns (41.194%)  route 2.899ns (58.806%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.571     5.092    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.087    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X50Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.682 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.682    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.799 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.799    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.916    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.231 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.748     7.980    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.307     8.287 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           1.090     9.376    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y6          LUT4 (Prop_lut4_I2_O)        0.124     9.500 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.522    10.023    SSG_DISP/CathMod/clear
    SLICE_X51Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.452    14.793    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y6          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  4.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sound_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.563     1.446    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  count_reg[10]/Q
                         net (fo=4, routed)           0.076     1.663    count_reg[10]
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.708 r  clk_sound_i_1/O
                         net (fo=1, routed)           0.000     1.708    clk_sound_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clk_sound_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.959    CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clk_sound_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    clk_sound_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.449    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.709    SSG_DISP/CathMod/clk_div_counter_reg[11]
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.837     1.964    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X51Y5          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.449    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.709    SSG_DISP/CathMod/clk_div_counter_reg[15]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X51Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.837     1.964    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X51Y6          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.565     1.448    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  SSG_DISP/CathMod/clk_div_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.708    SSG_DISP/CathMod/clk_div_counter_reg[19]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X51Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.836     1.963    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X51Y7          FDRE (Hold_fdre_C_D)         0.105     1.553    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.449    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.709    SSG_DISP/CathMod/clk_div_counter_reg[3]
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.817    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_4
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.837     1.964    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X51Y3          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.449    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.709    SSG_DISP/CathMod/clk_div_counter_reg[7]
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_4
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.837     1.964    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X51Y4          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_50_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_50_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk_50_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  clk_50_reg/Q
                         net (fo=2, routed)           0.168     1.754    clk_50
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.799 r  clk_50_i_1/O
                         net (fo=1, routed)           0.000     1.799    clk_50_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  clk_50_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk_50_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    clk_50_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.449    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.711    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_5
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.837     1.964    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X51Y5          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.449    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.711    SSG_DISP/CathMod/clk_div_counter_reg[14]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_5
    SLICE_X51Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.837     1.964    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X51Y6          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.449    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.711    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.822    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.837     1.964    SSG_DISP/CathMod/dclk_in
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X51Y3          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      ADC/ADC_module/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_50_reg/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X37Y46   clk_sound_reg/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X37Y47   count_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X36Y46   count_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X36Y47   count_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X36Y47   count_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X36Y47   count_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X36Y47   count_reg[4]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_50_reg/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_50_reg/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_sound_reg/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_sound_reg/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y47   count_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y47   count_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y46   count_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y46   count_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y47   count_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y47   count_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_50_reg/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_50_reg/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_sound_reg/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_sound_reg/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y47   count_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y47   count_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y46   count_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y46   count_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y47   count_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y47   count_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2409 Endpoints
Min Delay          2409 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/MEM/memory_reg_mux_sel_b_pos_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/MEM/memory_reg_bram_11/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.958ns  (logic 2.503ns (8.085%)  route 28.455ns (91.915%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT4=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE                         0.000     0.000 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/C
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/Q
                         net (fo=128, routed)         4.188     4.644    CPU/MEM/memory_reg_mux_sel_b_pos_2_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.124     4.768 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_20/O
                         net (fo=1, routed)           1.916     6.685    CPU/MEM/regMem_reg_r2_0_31_0_5_i_20_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.809 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          2.208     9.017    CPU/MEM/memory_reg_mux_sel_b_pos_0_1[11]
    SLICE_X43Y18         LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_74/O
                         net (fo=60, routed)          2.908    12.048    CPU/MEM/regMem_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.152    12.200 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_91/O
                         net (fo=18, routed)          1.296    13.496    CPU/MEM/CSR_RD_bus[4]
    SLICE_X44Y17         LUT6 (Prop_lut6_I4_O)        0.332    13.828 r  CPU/MEM/addRes_carry__0_i_12/O
                         net (fo=119, routed)         4.173    18.001    CPU/MEM/ALU_srcB[4]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124    18.125 r  CPU/MEM/mstatus_reg[1]_i_13/O
                         net (fo=7, routed)           1.229    19.354    CPU/MEM/mstatus_reg[1]_i_13_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I3_O)        0.124    19.478 r  CPU/MEM/mstatus_reg[0]_i_14/O
                         net (fo=1, routed)           1.112    20.590    CPU/MEM/mstatus_reg[0]_i_14_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.124    20.714 r  CPU/MEM/mstatus_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    20.714    CPU/MEM/mstatus_reg[0]_i_8_n_0
    SLICE_X54Y17         MUXF7 (Prop_muxf7_I1_O)      0.247    20.961 r  CPU/MEM/mstatus_reg_reg[0]_i_4/O
                         net (fo=1, routed)           0.431    21.392    CPU/MEM/mstatus_reg_reg[0]_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.298    21.690 r  CPU/MEM/mstatus_reg[0]_i_1/O
                         net (fo=87, routed)          4.664    26.354    CPU/MEM/IOBUS_addr[0]
    SLICE_X41Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.478 r  CPU/MEM/memory_reg_bram_0_i_60/O
                         net (fo=16, routed)          3.637    30.115    CPU/MEM/memory_reg_bram_0_i_60_n_0
    SLICE_X48Y31         LUT4 (Prop_lut4_I2_O)        0.150    30.265 r  CPU/MEM/memory_reg_bram_11_i_5/O
                         net (fo=1, routed)           0.693    30.958    CPU/MEM/memory_reg_bram_11_i_5_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_11/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MEM/memory_reg_mux_sel_b_pos_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/MEM/memory_reg_bram_9/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.850ns  (logic 2.477ns (8.029%)  route 28.373ns (91.971%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT4=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE                         0.000     0.000 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/C
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/Q
                         net (fo=128, routed)         4.188     4.644    CPU/MEM/memory_reg_mux_sel_b_pos_2_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.124     4.768 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_20/O
                         net (fo=1, routed)           1.916     6.685    CPU/MEM/regMem_reg_r2_0_31_0_5_i_20_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.809 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          2.208     9.017    CPU/MEM/memory_reg_mux_sel_b_pos_0_1[11]
    SLICE_X43Y18         LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_74/O
                         net (fo=60, routed)          2.908    12.048    CPU/MEM/regMem_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.152    12.200 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_91/O
                         net (fo=18, routed)          1.296    13.496    CPU/MEM/CSR_RD_bus[4]
    SLICE_X44Y17         LUT6 (Prop_lut6_I4_O)        0.332    13.828 r  CPU/MEM/addRes_carry__0_i_12/O
                         net (fo=119, routed)         4.173    18.001    CPU/MEM/ALU_srcB[4]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124    18.125 r  CPU/MEM/mstatus_reg[1]_i_13/O
                         net (fo=7, routed)           1.229    19.354    CPU/MEM/mstatus_reg[1]_i_13_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I3_O)        0.124    19.478 r  CPU/MEM/mstatus_reg[0]_i_14/O
                         net (fo=1, routed)           1.112    20.590    CPU/MEM/mstatus_reg[0]_i_14_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.124    20.714 r  CPU/MEM/mstatus_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    20.714    CPU/MEM/mstatus_reg[0]_i_8_n_0
    SLICE_X54Y17         MUXF7 (Prop_muxf7_I1_O)      0.247    20.961 r  CPU/MEM/mstatus_reg_reg[0]_i_4/O
                         net (fo=1, routed)           0.431    21.392    CPU/MEM/mstatus_reg_reg[0]_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.298    21.690 r  CPU/MEM/mstatus_reg[0]_i_1/O
                         net (fo=87, routed)          4.664    26.354    CPU/MEM/IOBUS_addr[0]
    SLICE_X41Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.478 r  CPU/MEM/memory_reg_bram_0_i_60/O
                         net (fo=16, routed)          3.414    29.892    CPU/MEM/memory_reg_bram_0_i_60_n_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I2_O)        0.124    30.016 r  CPU/MEM/memory_reg_bram_9_i_5/O
                         net (fo=1, routed)           0.835    30.850    CPU/MEM/memory_reg_bram_9_i_5_n_0
    RAMB36_X1Y4          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_9/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MEM/memory_reg_mux_sel_b_pos_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/MEM/memory_reg_bram_11/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.749ns  (logic 2.562ns (8.332%)  route 28.187ns (91.668%))
  Logic Levels:           14  (FDRE=1 LUT3=1 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE                         0.000     0.000 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/C
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/Q
                         net (fo=128, routed)         4.188     4.644    CPU/MEM/memory_reg_mux_sel_b_pos_2_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.124     4.768 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_20/O
                         net (fo=1, routed)           1.916     6.685    CPU/MEM/regMem_reg_r2_0_31_0_5_i_20_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.809 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          2.208     9.017    CPU/MEM/memory_reg_mux_sel_b_pos_0_1[11]
    SLICE_X43Y18         LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_74/O
                         net (fo=60, routed)          2.908    12.048    CPU/MEM/regMem_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.152    12.200 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_91/O
                         net (fo=18, routed)          1.296    13.496    CPU/MEM/CSR_RD_bus[4]
    SLICE_X44Y17         LUT6 (Prop_lut6_I4_O)        0.332    13.828 r  CPU/MEM/addRes_carry__0_i_12/O
                         net (fo=119, routed)         3.998    17.826    CPU/MEM/ALU_srcB[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.950 f  CPU/MEM/mstatus_reg[13]_i_23/O
                         net (fo=4, routed)           1.337    19.287    CPU/MEM/mstatus_reg[13]_i_23_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I3_O)        0.124    19.411 f  CPU/MEM/mstatus_reg[17]_i_9/O
                         net (fo=2, routed)           0.905    20.316    CPU/MEM/mstatus_reg[17]_i_9_n_0
    SLICE_X57Y22         LUT5 (Prop_lut5_I2_O)        0.124    20.440 f  CPU/MEM/mstatus_reg[16]_i_6/O
                         net (fo=1, routed)           1.195    21.635    CPU/MEM/mstatus_reg[16]_i_6_n_0
    SLICE_X52Y22         LUT5 (Prop_lut5_I3_O)        0.124    21.759 f  CPU/MEM/mstatus_reg[16]_i_2/O
                         net (fo=1, routed)           0.000    21.759    CPU/MEM/mstatus_reg[16]_i_2_n_0
    SLICE_X52Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    21.968 f  CPU/MEM/mstatus_reg_reg[16]_i_1/O
                         net (fo=7, routed)           1.438    23.406    CPU/MEM/IOBUS_addr[16]
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.297    23.703 f  CPU/MEM/regMem_reg_r1_0_31_0_5_i_68/O
                         net (fo=2, routed)           0.678    24.381    CPU/MEM/regMem_reg_r1_0_31_0_5_i_68_n_0
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.124    24.505 f  CPU/MEM/regMem_reg_r1_0_31_0_5_i_22/O
                         net (fo=96, routed)          5.388    29.894    CPU/MEM/regMem_reg_r1_0_31_0_5_i_22_n_0
    SLICE_X48Y32         LUT4 (Prop_lut4_I1_O)        0.124    30.018 r  CPU/MEM/memory_reg_bram_11_i_3/O
                         net (fo=1, routed)           0.731    30.749    CPU/MEM/memory_reg_bram_11_i_3_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_11/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MEM/memory_reg_mux_sel_b_pos_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/MEM/memory_reg_bram_11/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.680ns  (logic 2.590ns (8.442%)  route 28.090ns (91.558%))
  Logic Levels:           14  (FDRE=1 LUT3=1 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE                         0.000     0.000 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/C
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/Q
                         net (fo=128, routed)         4.188     4.644    CPU/MEM/memory_reg_mux_sel_b_pos_2_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.124     4.768 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_20/O
                         net (fo=1, routed)           1.916     6.685    CPU/MEM/regMem_reg_r2_0_31_0_5_i_20_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.809 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          2.208     9.017    CPU/MEM/memory_reg_mux_sel_b_pos_0_1[11]
    SLICE_X43Y18         LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_74/O
                         net (fo=60, routed)          2.908    12.048    CPU/MEM/regMem_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.152    12.200 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_91/O
                         net (fo=18, routed)          1.296    13.496    CPU/MEM/CSR_RD_bus[4]
    SLICE_X44Y17         LUT6 (Prop_lut6_I4_O)        0.332    13.828 r  CPU/MEM/addRes_carry__0_i_12/O
                         net (fo=119, routed)         3.998    17.826    CPU/MEM/ALU_srcB[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.950 f  CPU/MEM/mstatus_reg[13]_i_23/O
                         net (fo=4, routed)           1.337    19.287    CPU/MEM/mstatus_reg[13]_i_23_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I3_O)        0.124    19.411 f  CPU/MEM/mstatus_reg[17]_i_9/O
                         net (fo=2, routed)           0.905    20.316    CPU/MEM/mstatus_reg[17]_i_9_n_0
    SLICE_X57Y22         LUT5 (Prop_lut5_I2_O)        0.124    20.440 f  CPU/MEM/mstatus_reg[16]_i_6/O
                         net (fo=1, routed)           1.195    21.635    CPU/MEM/mstatus_reg[16]_i_6_n_0
    SLICE_X52Y22         LUT5 (Prop_lut5_I3_O)        0.124    21.759 f  CPU/MEM/mstatus_reg[16]_i_2/O
                         net (fo=1, routed)           0.000    21.759    CPU/MEM/mstatus_reg[16]_i_2_n_0
    SLICE_X52Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    21.968 f  CPU/MEM/mstatus_reg_reg[16]_i_1/O
                         net (fo=7, routed)           1.438    23.406    CPU/MEM/IOBUS_addr[16]
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.297    23.703 f  CPU/MEM/regMem_reg_r1_0_31_0_5_i_68/O
                         net (fo=2, routed)           0.678    24.381    CPU/MEM/regMem_reg_r1_0_31_0_5_i_68_n_0
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.124    24.505 f  CPU/MEM/regMem_reg_r1_0_31_0_5_i_22/O
                         net (fo=96, routed)          5.388    29.894    CPU/MEM/regMem_reg_r1_0_31_0_5_i_22_n_0
    SLICE_X48Y32         LUT4 (Prop_lut4_I1_O)        0.152    30.046 r  CPU/MEM/memory_reg_bram_11_i_4/O
                         net (fo=1, routed)           0.634    30.680    CPU/MEM/memory_reg_bram_11_i_4_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_11/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MEM/memory_reg_mux_sel_b_pos_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/MEM/memory_reg_bram_10/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.591ns  (logic 2.477ns (8.097%)  route 28.114ns (91.903%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT4=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE                         0.000     0.000 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/C
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/Q
                         net (fo=128, routed)         4.188     4.644    CPU/MEM/memory_reg_mux_sel_b_pos_2_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.124     4.768 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_20/O
                         net (fo=1, routed)           1.916     6.685    CPU/MEM/regMem_reg_r2_0_31_0_5_i_20_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.809 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          2.208     9.017    CPU/MEM/memory_reg_mux_sel_b_pos_0_1[11]
    SLICE_X43Y18         LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_74/O
                         net (fo=60, routed)          2.908    12.048    CPU/MEM/regMem_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.152    12.200 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_91/O
                         net (fo=18, routed)          1.296    13.496    CPU/MEM/CSR_RD_bus[4]
    SLICE_X44Y17         LUT6 (Prop_lut6_I4_O)        0.332    13.828 r  CPU/MEM/addRes_carry__0_i_12/O
                         net (fo=119, routed)         4.173    18.001    CPU/MEM/ALU_srcB[4]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124    18.125 r  CPU/MEM/mstatus_reg[1]_i_13/O
                         net (fo=7, routed)           1.229    19.354    CPU/MEM/mstatus_reg[1]_i_13_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I3_O)        0.124    19.478 r  CPU/MEM/mstatus_reg[0]_i_14/O
                         net (fo=1, routed)           1.112    20.590    CPU/MEM/mstatus_reg[0]_i_14_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.124    20.714 r  CPU/MEM/mstatus_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    20.714    CPU/MEM/mstatus_reg[0]_i_8_n_0
    SLICE_X54Y17         MUXF7 (Prop_muxf7_I1_O)      0.247    20.961 r  CPU/MEM/mstatus_reg_reg[0]_i_4/O
                         net (fo=1, routed)           0.431    21.392    CPU/MEM/mstatus_reg_reg[0]_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.298    21.690 r  CPU/MEM/mstatus_reg[0]_i_1/O
                         net (fo=87, routed)          4.664    26.354    CPU/MEM/IOBUS_addr[0]
    SLICE_X41Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.478 r  CPU/MEM/memory_reg_bram_0_i_60/O
                         net (fo=16, routed)          3.637    30.115    CPU/MEM/memory_reg_bram_0_i_60_n_0
    SLICE_X48Y31         LUT4 (Prop_lut4_I2_O)        0.124    30.239 r  CPU/MEM/memory_reg_bram_10_i_5/O
                         net (fo=1, routed)           0.352    30.591    CPU/MEM/memory_reg_bram_10_i_5_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_10/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MEM/memory_reg_mux_sel_b_pos_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/MEM/memory_reg_bram_10/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.587ns  (logic 2.590ns (8.468%)  route 27.997ns (91.532%))
  Logic Levels:           14  (FDRE=1 LUT3=1 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE                         0.000     0.000 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/C
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/Q
                         net (fo=128, routed)         4.188     4.644    CPU/MEM/memory_reg_mux_sel_b_pos_2_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.124     4.768 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_20/O
                         net (fo=1, routed)           1.916     6.685    CPU/MEM/regMem_reg_r2_0_31_0_5_i_20_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.809 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          2.208     9.017    CPU/MEM/memory_reg_mux_sel_b_pos_0_1[11]
    SLICE_X43Y18         LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_74/O
                         net (fo=60, routed)          2.908    12.048    CPU/MEM/regMem_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.152    12.200 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_91/O
                         net (fo=18, routed)          1.296    13.496    CPU/MEM/CSR_RD_bus[4]
    SLICE_X44Y17         LUT6 (Prop_lut6_I4_O)        0.332    13.828 r  CPU/MEM/addRes_carry__0_i_12/O
                         net (fo=119, routed)         3.998    17.826    CPU/MEM/ALU_srcB[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.950 f  CPU/MEM/mstatus_reg[13]_i_23/O
                         net (fo=4, routed)           1.337    19.287    CPU/MEM/mstatus_reg[13]_i_23_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I3_O)        0.124    19.411 f  CPU/MEM/mstatus_reg[17]_i_9/O
                         net (fo=2, routed)           0.905    20.316    CPU/MEM/mstatus_reg[17]_i_9_n_0
    SLICE_X57Y22         LUT5 (Prop_lut5_I2_O)        0.124    20.440 f  CPU/MEM/mstatus_reg[16]_i_6/O
                         net (fo=1, routed)           1.195    21.635    CPU/MEM/mstatus_reg[16]_i_6_n_0
    SLICE_X52Y22         LUT5 (Prop_lut5_I3_O)        0.124    21.759 f  CPU/MEM/mstatus_reg[16]_i_2/O
                         net (fo=1, routed)           0.000    21.759    CPU/MEM/mstatus_reg[16]_i_2_n_0
    SLICE_X52Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    21.968 f  CPU/MEM/mstatus_reg_reg[16]_i_1/O
                         net (fo=7, routed)           1.438    23.406    CPU/MEM/IOBUS_addr[16]
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.297    23.703 f  CPU/MEM/regMem_reg_r1_0_31_0_5_i_68/O
                         net (fo=2, routed)           0.678    24.381    CPU/MEM/regMem_reg_r1_0_31_0_5_i_68_n_0
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.124    24.505 f  CPU/MEM/regMem_reg_r1_0_31_0_5_i_22/O
                         net (fo=96, routed)          5.396    29.901    CPU/MEM/regMem_reg_r1_0_31_0_5_i_22_n_0
    SLICE_X48Y32         LUT4 (Prop_lut4_I1_O)        0.152    30.053 r  CPU/MEM/memory_reg_bram_10_i_4/O
                         net (fo=1, routed)           0.534    30.587    CPU/MEM/memory_reg_bram_10_i_4_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_10/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MEM/memory_reg_mux_sel_b_pos_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/MEM/memory_reg_bram_8/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.519ns  (logic 2.477ns (8.116%)  route 28.042ns (91.884%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT4=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE                         0.000     0.000 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/C
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/Q
                         net (fo=128, routed)         4.188     4.644    CPU/MEM/memory_reg_mux_sel_b_pos_2_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.124     4.768 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_20/O
                         net (fo=1, routed)           1.916     6.685    CPU/MEM/regMem_reg_r2_0_31_0_5_i_20_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.809 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          2.208     9.017    CPU/MEM/memory_reg_mux_sel_b_pos_0_1[11]
    SLICE_X43Y18         LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_74/O
                         net (fo=60, routed)          2.908    12.048    CPU/MEM/regMem_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.152    12.200 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_91/O
                         net (fo=18, routed)          1.296    13.496    CPU/MEM/CSR_RD_bus[4]
    SLICE_X44Y17         LUT6 (Prop_lut6_I4_O)        0.332    13.828 r  CPU/MEM/addRes_carry__0_i_12/O
                         net (fo=119, routed)         4.173    18.001    CPU/MEM/ALU_srcB[4]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124    18.125 r  CPU/MEM/mstatus_reg[1]_i_13/O
                         net (fo=7, routed)           1.229    19.354    CPU/MEM/mstatus_reg[1]_i_13_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I3_O)        0.124    19.478 r  CPU/MEM/mstatus_reg[0]_i_14/O
                         net (fo=1, routed)           1.112    20.590    CPU/MEM/mstatus_reg[0]_i_14_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.124    20.714 r  CPU/MEM/mstatus_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    20.714    CPU/MEM/mstatus_reg[0]_i_8_n_0
    SLICE_X54Y17         MUXF7 (Prop_muxf7_I1_O)      0.247    20.961 r  CPU/MEM/mstatus_reg_reg[0]_i_4/O
                         net (fo=1, routed)           0.431    21.392    CPU/MEM/mstatus_reg_reg[0]_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.298    21.690 r  CPU/MEM/mstatus_reg[0]_i_1/O
                         net (fo=87, routed)          4.664    26.354    CPU/MEM/IOBUS_addr[0]
    SLICE_X41Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.478 r  CPU/MEM/memory_reg_bram_0_i_60/O
                         net (fo=16, routed)          3.428    29.906    CPU/MEM/memory_reg_bram_0_i_60_n_0
    SLICE_X50Y27         LUT4 (Prop_lut4_I2_O)        0.124    30.030 r  CPU/MEM/memory_reg_bram_8_i_5/O
                         net (fo=1, routed)           0.489    30.519    CPU/MEM/memory_reg_bram_8_i_5_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_8/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MEM/memory_reg_mux_sel_b_pos_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/MEM/memory_reg_bram_10/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.364ns  (logic 2.562ns (8.438%)  route 27.802ns (91.562%))
  Logic Levels:           14  (FDRE=1 LUT3=1 LUT4=4 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE                         0.000     0.000 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/C
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/Q
                         net (fo=128, routed)         4.188     4.644    CPU/MEM/memory_reg_mux_sel_b_pos_2_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.124     4.768 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_20/O
                         net (fo=1, routed)           1.916     6.685    CPU/MEM/regMem_reg_r2_0_31_0_5_i_20_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.809 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          2.208     9.017    CPU/MEM/memory_reg_mux_sel_b_pos_0_1[11]
    SLICE_X43Y18         LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_74/O
                         net (fo=60, routed)          2.908    12.048    CPU/MEM/regMem_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.152    12.200 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_91/O
                         net (fo=18, routed)          1.296    13.496    CPU/MEM/CSR_RD_bus[4]
    SLICE_X44Y17         LUT6 (Prop_lut6_I4_O)        0.332    13.828 r  CPU/MEM/addRes_carry__0_i_12/O
                         net (fo=119, routed)         3.998    17.826    CPU/MEM/ALU_srcB[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.950 f  CPU/MEM/mstatus_reg[13]_i_23/O
                         net (fo=4, routed)           1.337    19.287    CPU/MEM/mstatus_reg[13]_i_23_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I3_O)        0.124    19.411 f  CPU/MEM/mstatus_reg[17]_i_9/O
                         net (fo=2, routed)           0.905    20.316    CPU/MEM/mstatus_reg[17]_i_9_n_0
    SLICE_X57Y22         LUT5 (Prop_lut5_I2_O)        0.124    20.440 f  CPU/MEM/mstatus_reg[16]_i_6/O
                         net (fo=1, routed)           1.195    21.635    CPU/MEM/mstatus_reg[16]_i_6_n_0
    SLICE_X52Y22         LUT5 (Prop_lut5_I3_O)        0.124    21.759 f  CPU/MEM/mstatus_reg[16]_i_2/O
                         net (fo=1, routed)           0.000    21.759    CPU/MEM/mstatus_reg[16]_i_2_n_0
    SLICE_X52Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    21.968 f  CPU/MEM/mstatus_reg_reg[16]_i_1/O
                         net (fo=7, routed)           1.438    23.406    CPU/MEM/IOBUS_addr[16]
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.297    23.703 f  CPU/MEM/regMem_reg_r1_0_31_0_5_i_68/O
                         net (fo=2, routed)           0.678    24.381    CPU/MEM/regMem_reg_r1_0_31_0_5_i_68_n_0
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.124    24.505 f  CPU/MEM/regMem_reg_r1_0_31_0_5_i_22/O
                         net (fo=96, routed)          5.396    29.901    CPU/MEM/regMem_reg_r1_0_31_0_5_i_22_n_0
    SLICE_X48Y32         LUT4 (Prop_lut4_I1_O)        0.124    30.025 r  CPU/MEM/memory_reg_bram_10_i_3/O
                         net (fo=1, routed)           0.339    30.364    CPU/MEM/memory_reg_bram_10_i_3_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_10/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MEM/memory_reg_mux_sel_b_pos_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/MEM/memory_reg_bram_0/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.325ns  (logic 2.733ns (9.012%)  route 27.592ns (90.988%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT4=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE                         0.000     0.000 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/C
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/Q
                         net (fo=128, routed)         4.188     4.644    CPU/MEM/memory_reg_mux_sel_b_pos_2_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.124     4.768 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_20/O
                         net (fo=1, routed)           1.916     6.685    CPU/MEM/regMem_reg_r2_0_31_0_5_i_20_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.809 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          2.208     9.017    CPU/MEM/memory_reg_mux_sel_b_pos_0_1[11]
    SLICE_X43Y18         LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_74/O
                         net (fo=60, routed)          2.908    12.048    CPU/MEM/regMem_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.152    12.200 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_91/O
                         net (fo=18, routed)          1.296    13.496    CPU/MEM/CSR_RD_bus[4]
    SLICE_X44Y17         LUT6 (Prop_lut6_I4_O)        0.332    13.828 r  CPU/MEM/addRes_carry__0_i_12/O
                         net (fo=119, routed)         4.173    18.001    CPU/MEM/ALU_srcB[4]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124    18.125 r  CPU/MEM/mstatus_reg[1]_i_13/O
                         net (fo=7, routed)           1.229    19.354    CPU/MEM/mstatus_reg[1]_i_13_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I3_O)        0.124    19.478 r  CPU/MEM/mstatus_reg[0]_i_14/O
                         net (fo=1, routed)           1.112    20.590    CPU/MEM/mstatus_reg[0]_i_14_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.124    20.714 r  CPU/MEM/mstatus_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    20.714    CPU/MEM/mstatus_reg[0]_i_8_n_0
    SLICE_X54Y17         MUXF7 (Prop_muxf7_I1_O)      0.247    20.961 r  CPU/MEM/mstatus_reg_reg[0]_i_4/O
                         net (fo=1, routed)           0.431    21.392    CPU/MEM/mstatus_reg_reg[0]_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.298    21.690 r  CPU/MEM/mstatus_reg[0]_i_1/O
                         net (fo=87, routed)          4.664    26.354    CPU/MEM/IOBUS_addr[0]
    SLICE_X41Y15         LUT4 (Prop_lut4_I2_O)        0.150    26.504 r  CPU/MEM/memory_reg_bram_0_i_59/O
                         net (fo=16, routed)          2.837    29.341    CPU/MEM/memory_reg_bram_0_i_59_n_0
    SLICE_X58Y12         LUT4 (Prop_lut4_I2_O)        0.354    29.695 r  CPU/MEM/memory_reg_bram_0_i_36/O
                         net (fo=1, routed)           0.631    30.325    CPU/MEM/memory_reg_bram_0_i_36_n_0
    RAMB36_X2Y2          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_0/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MEM/memory_reg_mux_sel_b_pos_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/MEM/memory_reg_bram_8/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.243ns  (logic 2.562ns (8.471%)  route 27.681ns (91.529%))
  Logic Levels:           14  (FDRE=1 LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE                         0.000     0.000 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/C
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MEM/memory_reg_mux_sel_b_pos_2/Q
                         net (fo=128, routed)         4.188     4.644    CPU/MEM/memory_reg_mux_sel_b_pos_2_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.124     4.768 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_20/O
                         net (fo=1, routed)           1.916     6.685    CPU/MEM/regMem_reg_r2_0_31_0_5_i_20_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.809 f  CPU/MEM/regMem_reg_r2_0_31_0_5_i_4/O
                         net (fo=43, routed)          2.208     9.017    CPU/MEM/memory_reg_mux_sel_b_pos_0_1[11]
    SLICE_X43Y18         LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_74/O
                         net (fo=60, routed)          2.908    12.048    CPU/MEM/regMem_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.152    12.200 r  CPU/MEM/regMem_reg_r1_0_31_0_5_i_91/O
                         net (fo=18, routed)          1.296    13.496    CPU/MEM/CSR_RD_bus[4]
    SLICE_X44Y17         LUT6 (Prop_lut6_I4_O)        0.332    13.828 r  CPU/MEM/addRes_carry__0_i_12/O
                         net (fo=119, routed)         3.998    17.826    CPU/MEM/ALU_srcB[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.950 f  CPU/MEM/mstatus_reg[13]_i_23/O
                         net (fo=4, routed)           1.337    19.287    CPU/MEM/mstatus_reg[13]_i_23_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I3_O)        0.124    19.411 f  CPU/MEM/mstatus_reg[17]_i_9/O
                         net (fo=2, routed)           0.905    20.316    CPU/MEM/mstatus_reg[17]_i_9_n_0
    SLICE_X57Y22         LUT5 (Prop_lut5_I2_O)        0.124    20.440 f  CPU/MEM/mstatus_reg[16]_i_6/O
                         net (fo=1, routed)           1.195    21.635    CPU/MEM/mstatus_reg[16]_i_6_n_0
    SLICE_X52Y22         LUT5 (Prop_lut5_I3_O)        0.124    21.759 f  CPU/MEM/mstatus_reg[16]_i_2/O
                         net (fo=1, routed)           0.000    21.759    CPU/MEM/mstatus_reg[16]_i_2_n_0
    SLICE_X52Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    21.968 f  CPU/MEM/mstatus_reg_reg[16]_i_1/O
                         net (fo=7, routed)           1.438    23.406    CPU/MEM/IOBUS_addr[16]
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.297    23.703 f  CPU/MEM/regMem_reg_r1_0_31_0_5_i_68/O
                         net (fo=2, routed)           0.678    24.381    CPU/MEM/regMem_reg_r1_0_31_0_5_i_68_n_0
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.124    24.505 f  CPU/MEM/regMem_reg_r1_0_31_0_5_i_22/O
                         net (fo=96, routed)          5.061    29.566    CPU/MEM/regMem_reg_r1_0_31_0_5_i_22_n_0
    SLICE_X50Y27         LUT5 (Prop_lut5_I1_O)        0.124    29.690 r  CPU/MEM/memory_reg_bram_8_i_6/O
                         net (fo=1, routed)           0.552    30.243    CPU/MEM/memory_reg_bram_8_i_6_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_8/WEA[0]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/PC/PC_ADDRESS_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/CSR/MEPC_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.810%)  route 0.080ns (30.190%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE                         0.000     0.000 r  CPU/PC/PC_ADDRESS_reg[25]/C
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/PC/PC_ADDRESS_reg[25]/Q
                         net (fo=7, routed)           0.080     0.221    CPU/CUFSM/Q[25]
    SLICE_X30Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.266 r  CPU/CUFSM/MEPC[25]_i_1/O
                         net (fo=1, routed)           0.000     0.266    CPU/CSR/D[25]
    SLICE_X30Y26         FDRE                                         r  CPU/CSR/MEPC_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/MTVEC_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PC/PC_ADDRESS_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE                         0.000     0.000 r  CPU/CSR/MTVEC_reg[14]/C
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/MTVEC_reg[14]/Q
                         net (fo=2, routed)           0.098     0.239    CPU/MEM/PC_ADDRESS_reg[31]_2[14]
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.284 r  CPU/MEM/PC_ADDRESS[14]_i_1/O
                         net (fo=1, routed)           0.000     0.284    CPU/PC/D[14]
    SLICE_X30Y22         FDRE                                         r  CPU/PC/PC_ADDRESS_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regMem_reg_r1_0_31_0_5_i_141/C
                            (rising edge-triggered cell FDRE)
  Destination:            regMem_reg_r1_0_31_6_11_i_52/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.295%)  route 0.151ns (51.705%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE                         0.000     0.000 r  regMem_reg_r1_0_31_0_5_i_141/C
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  regMem_reg_r1_0_31_0_5_i_141/Q
                         net (fo=64, routed)          0.151     0.292    regMem_reg_r1_0_31_0_5_i_141_n_0
    SLICE_X45Y15         FDRE                                         r  regMem_reg_r1_0_31_6_11_i_52/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/MTVEC_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PC/PC_ADDRESS_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.186ns (63.474%)  route 0.107ns (36.526%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE                         0.000     0.000 r  CPU/CSR/MTVEC_reg[16]/C
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/MTVEC_reg[16]/Q
                         net (fo=2, routed)           0.107     0.248    CPU/MEM/PC_ADDRESS_reg[31]_2[16]
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.293 r  CPU/MEM/PC_ADDRESS[16]_i_1/O
                         net (fo=1, routed)           0.000     0.293    CPU/PC/D[16]
    SLICE_X31Y21         FDRE                                         r  CPU/PC/PC_ADDRESS_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/MTVEC_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PC/PC_ADDRESS_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.825%)  route 0.110ns (37.175%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE                         0.000     0.000 r  CPU/CSR/MTVEC_reg[27]/C
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/MTVEC_reg[27]/Q
                         net (fo=2, routed)           0.110     0.251    CPU/MEM/PC_ADDRESS_reg[31]_2[27]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.296 r  CPU/MEM/PC_ADDRESS[27]_i_1/O
                         net (fo=1, routed)           0.000     0.296    CPU/PC/D[27]
    SLICE_X30Y25         FDRE                                         r  CPU/PC/PC_ADDRESS_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/PC/PC_ADDRESS_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/CSR/MEPC_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE                         0.000     0.000 r  CPU/PC/PC_ADDRESS_reg[16]/C
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/PC/PC_ADDRESS_reg[16]/Q
                         net (fo=7, routed)           0.111     0.252    CPU/CUFSM/Q[16]
    SLICE_X30Y21         LUT4 (Prop_lut4_I0_O)        0.045     0.297 r  CPU/CUFSM/MEPC[16]_i_1/O
                         net (fo=1, routed)           0.000     0.297    CPU/CSR/D[16]
    SLICE_X30Y21         FDRE                                         r  CPU/CSR/MEPC_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/MEPC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PC/PC_ADDRESS_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.372%)  route 0.112ns (37.628%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE                         0.000     0.000 r  CPU/CSR/MEPC_reg[4]/C
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/MEPC_reg[4]/Q
                         net (fo=2, routed)           0.112     0.253    CPU/MEM/PC_ADDRESS_reg[31]_1[4]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.045     0.298 r  CPU/MEM/PC_ADDRESS[4]_i_1/O
                         net (fo=1, routed)           0.000     0.298    CPU/PC/D[4]
    SLICE_X31Y13         FDRE                                         r  CPU/PC/PC_ADDRESS_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/PC/PC_ADDRESS_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/CSR/MEPC_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.241%)  route 0.113ns (37.759%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE                         0.000     0.000 r  CPU/PC/PC_ADDRESS_reg[13]/C
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/PC/PC_ADDRESS_reg[13]/Q
                         net (fo=24, routed)          0.113     0.254    CPU/CUFSM/Q[13]
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.299 r  CPU/CUFSM/MEPC[13]_i_1/O
                         net (fo=1, routed)           0.000     0.299    CPU/CSR/D[13]
    SLICE_X30Y20         FDRE                                         r  CPU/CSR/MEPC_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/MEPC_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PC/PC_ADDRESS_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE                         0.000     0.000 r  CPU/CSR/MEPC_reg[13]/C
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CPU/CSR/MEPC_reg[13]/Q
                         net (fo=2, routed)           0.094     0.258    CPU/MEM/PC_ADDRESS_reg[31]_1[13]
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.045     0.303 r  CPU/MEM/PC_ADDRESS[13]_i_1/O
                         net (fo=1, routed)           0.000     0.303    CPU/PC/D[13]
    SLICE_X31Y20         FDRE                                         r  CPU/PC/PC_ADDRESS_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/CSR/MTVEC_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PC/PC_ADDRESS_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.186ns (61.164%)  route 0.118ns (38.836%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE                         0.000     0.000 r  CPU/CSR/MTVEC_reg[29]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/CSR/MTVEC_reg[29]/Q
                         net (fo=2, routed)           0.118     0.259    CPU/MEM/PC_ADDRESS_reg[31]_2[29]
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.304 r  CPU/MEM/PC_ADDRESS[29]_i_1/O
                         net (fo=1, routed)           0.000     0.304    CPU/PC/D[29]
    SLICE_X33Y28         FDRE                                         r  CPU/PC/PC_ADDRESS_reg[29]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.364ns  (logic 0.704ns (16.131%)  route 3.660ns (83.869%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.534     5.055    ADC/dclk_in
    SLICE_X29Y74         FDRE                                         r  ADC/ADC_VALUE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  ADC/ADC_VALUE_reg[0]/Q
                         net (fo=1, routed)           2.862     8.373    CPU/MEM/ioBuffer_reg[11]_0[0]
    SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.497 f  CPU/MEM/ioBuffer[0]_i_3/O
                         net (fo=1, routed)           0.798     9.295    CPU/MEM/ioBuffer[0]_i_3_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.419 r  CPU/MEM/ioBuffer[0]_i_1/O
                         net (fo=1, routed)           0.000     9.419    CPU/MEM/ioBuffer[0]_i_1_n_0
    SLICE_X29Y13         FDRE                                         r  CPU/MEM/ioBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.565ns  (logic 0.580ns (16.271%)  route 2.985ns (83.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.534     5.055    ADC/dclk_in
    SLICE_X29Y74         FDRE                                         r  ADC/ADC_VALUE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  ADC/ADC_VALUE_reg[3]/Q
                         net (fo=1, routed)           2.985     8.496    CPU/MEM/ioBuffer_reg[11]_0[3]
    SLICE_X28Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.620 r  CPU/MEM/ioBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000     8.620    CPU/MEM/ioBuffer[3]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  CPU/MEM/ioBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.372ns  (logic 0.580ns (17.200%)  route 2.792ns (82.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.534     5.055    ADC/dclk_in
    SLICE_X28Y74         FDRE                                         r  ADC/ADC_VALUE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  ADC/ADC_VALUE_reg[5]/Q
                         net (fo=1, routed)           2.792     8.303    CPU/MEM/ioBuffer_reg[11]_0[5]
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.427 r  CPU/MEM/ioBuffer[5]_i_1/O
                         net (fo=1, routed)           0.000     8.427    CPU/MEM/ioBuffer[5]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  CPU/MEM/ioBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.363ns  (logic 0.580ns (17.245%)  route 2.783ns (82.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.534     5.055    ADC/dclk_in
    SLICE_X28Y74         FDRE                                         r  ADC/ADC_VALUE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  ADC/ADC_VALUE_reg[6]/Q
                         net (fo=1, routed)           2.783     8.294    CPU/MEM/ioBuffer_reg[11]_0[6]
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  CPU/MEM/ioBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000     8.418    CPU/MEM/ioBuffer[6]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  CPU/MEM/ioBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.356ns  (logic 0.580ns (17.281%)  route 2.776ns (82.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.534     5.055    ADC/dclk_in
    SLICE_X28Y74         FDRE                                         r  ADC/ADC_VALUE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  ADC/ADC_VALUE_reg[7]/Q
                         net (fo=1, routed)           2.776     8.287    CPU/MEM/ioBuffer_reg[11]_0[7]
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.411 r  CPU/MEM/ioBuffer[7]_i_1/O
                         net (fo=1, routed)           0.000     8.411    CPU/MEM/ioBuffer[7]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  CPU/MEM/ioBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.580ns (17.317%)  route 2.769ns (82.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.534     5.055    ADC/dclk_in
    SLICE_X29Y74         FDRE                                         r  ADC/ADC_VALUE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  ADC/ADC_VALUE_reg[2]/Q
                         net (fo=1, routed)           2.769     8.280    CPU/MEM/ioBuffer_reg[11]_0[2]
    SLICE_X28Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.404 r  CPU/MEM/ioBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000     8.404    CPU/MEM/ioBuffer[2]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  CPU/MEM/ioBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.069ns  (logic 0.580ns (18.897%)  route 2.489ns (81.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.534     5.055    ADC/dclk_in
    SLICE_X28Y75         FDRE                                         r  ADC/ADC_VALUE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  ADC/ADC_VALUE_reg[10]/Q
                         net (fo=1, routed)           2.489     8.000    CPU/MEM/ioBuffer_reg[11]_0[10]
    SLICE_X34Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.124 r  CPU/MEM/ioBuffer[10]_i_1/O
                         net (fo=1, routed)           0.000     8.124    CPU/MEM/ioBuffer[10]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  CPU/MEM/ioBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.049ns  (logic 0.580ns (19.025%)  route 2.469ns (80.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.534     5.055    ADC/dclk_in
    SLICE_X28Y75         FDRE                                         r  ADC/ADC_VALUE_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  ADC/ADC_VALUE_reg[9]/Q
                         net (fo=1, routed)           2.469     7.980    CPU/MEM/ioBuffer_reg[11]_0[9]
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  CPU/MEM/ioBuffer[9]_i_1/O
                         net (fo=1, routed)           0.000     8.104    CPU/MEM/ioBuffer[9]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  CPU/MEM/ioBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.897ns  (logic 0.580ns (20.021%)  route 2.317ns (79.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.534     5.055    ADC/dclk_in
    SLICE_X28Y75         FDRE                                         r  ADC/ADC_VALUE_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  ADC/ADC_VALUE_reg[8]/Q
                         net (fo=1, routed)           2.317     7.828    CPU/MEM/ioBuffer_reg[11]_0[8]
    SLICE_X34Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.952 r  CPU/MEM/ioBuffer[8]_i_1/O
                         net (fo=1, routed)           0.000     7.952    CPU/MEM/ioBuffer[8]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  CPU/MEM/ioBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.822ns  (logic 0.580ns (20.553%)  route 2.242ns (79.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.534     5.055    ADC/dclk_in
    SLICE_X28Y75         FDRE                                         r  ADC/ADC_VALUE_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  ADC/ADC_VALUE_reg[11]/Q
                         net (fo=1, routed)           2.242     7.753    CPU/MEM/ioBuffer_reg[11]_0[11]
    SLICE_X34Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.877 r  CPU/MEM/ioBuffer[11]_i_1/O
                         net (fo=1, routed)           0.000     7.877    CPU/MEM/ioBuffer[11]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  CPU/MEM/ioBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.927ns  (logic 0.186ns (20.068%)  route 0.741ns (79.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.548     1.431    ADC/dclk_in
    SLICE_X28Y74         FDRE                                         r  ADC/ADC_VALUE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  ADC/ADC_VALUE_reg[4]/Q
                         net (fo=1, routed)           0.741     2.313    CPU/MEM/ioBuffer_reg[11]_0[4]
    SLICE_X28Y17         LUT6 (Prop_lut6_I5_O)        0.045     2.358 r  CPU/MEM/ioBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000     2.358    CPU/MEM/ioBuffer[4]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  CPU/MEM/ioBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.075ns  (logic 0.186ns (17.303%)  route 0.889ns (82.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.548     1.431    ADC/dclk_in
    SLICE_X28Y75         FDRE                                         r  ADC/ADC_VALUE_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  ADC/ADC_VALUE_reg[11]/Q
                         net (fo=1, routed)           0.889     2.461    CPU/MEM/ioBuffer_reg[11]_0[11]
    SLICE_X34Y30         LUT6 (Prop_lut6_I5_O)        0.045     2.506 r  CPU/MEM/ioBuffer[11]_i_1/O
                         net (fo=1, routed)           0.000     2.506    CPU/MEM/ioBuffer[11]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  CPU/MEM/ioBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.106ns  (logic 0.186ns (16.818%)  route 0.920ns (83.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.548     1.431    ADC/dclk_in
    SLICE_X28Y75         FDRE                                         r  ADC/ADC_VALUE_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  ADC/ADC_VALUE_reg[8]/Q
                         net (fo=1, routed)           0.920     2.492    CPU/MEM/ioBuffer_reg[11]_0[8]
    SLICE_X34Y30         LUT6 (Prop_lut6_I5_O)        0.045     2.537 r  CPU/MEM/ioBuffer[8]_i_1/O
                         net (fo=1, routed)           0.000     2.537    CPU/MEM/ioBuffer[8]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  CPU/MEM/ioBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.108ns  (logic 0.186ns (16.783%)  route 0.922ns (83.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.548     1.431    ADC/dclk_in
    SLICE_X29Y74         FDRE                                         r  ADC/ADC_VALUE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  ADC/ADC_VALUE_reg[1]/Q
                         net (fo=1, routed)           0.922     2.495    CPU/MEM/ioBuffer_reg[11]_0[1]
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.045     2.540 r  CPU/MEM/ioBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.540    CPU/MEM/ioBuffer[1]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  CPU/MEM/ioBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.154ns  (logic 0.186ns (16.114%)  route 0.968ns (83.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.548     1.431    ADC/dclk_in
    SLICE_X28Y75         FDRE                                         r  ADC/ADC_VALUE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  ADC/ADC_VALUE_reg[10]/Q
                         net (fo=1, routed)           0.968     2.541    CPU/MEM/ioBuffer_reg[11]_0[10]
    SLICE_X34Y30         LUT6 (Prop_lut6_I5_O)        0.045     2.586 r  CPU/MEM/ioBuffer[10]_i_1/O
                         net (fo=1, routed)           0.000     2.586    CPU/MEM/ioBuffer[10]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  CPU/MEM/ioBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.185ns  (logic 0.186ns (15.700%)  route 0.999ns (84.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.548     1.431    ADC/dclk_in
    SLICE_X28Y75         FDRE                                         r  ADC/ADC_VALUE_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  ADC/ADC_VALUE_reg[9]/Q
                         net (fo=1, routed)           0.999     2.571    CPU/MEM/ioBuffer_reg[11]_0[9]
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.045     2.616 r  CPU/MEM/ioBuffer[9]_i_1/O
                         net (fo=1, routed)           0.000     2.616    CPU/MEM/ioBuffer[9]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  CPU/MEM/ioBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.320ns  (logic 0.186ns (14.087%)  route 1.134ns (85.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.548     1.431    ADC/dclk_in
    SLICE_X29Y74         FDRE                                         r  ADC/ADC_VALUE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  ADC/ADC_VALUE_reg[2]/Q
                         net (fo=1, routed)           1.134     2.707    CPU/MEM/ioBuffer_reg[11]_0[2]
    SLICE_X28Y17         LUT6 (Prop_lut6_I5_O)        0.045     2.752 r  CPU/MEM/ioBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000     2.752    CPU/MEM/ioBuffer[2]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  CPU/MEM/ioBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.323ns  (logic 0.186ns (14.059%)  route 1.137ns (85.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.548     1.431    ADC/dclk_in
    SLICE_X28Y74         FDRE                                         r  ADC/ADC_VALUE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  ADC/ADC_VALUE_reg[5]/Q
                         net (fo=1, routed)           1.137     2.709    CPU/MEM/ioBuffer_reg[11]_0[5]
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.045     2.754 r  CPU/MEM/ioBuffer[5]_i_1/O
                         net (fo=1, routed)           0.000     2.754    CPU/MEM/ioBuffer[5]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  CPU/MEM/ioBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.323ns  (logic 0.186ns (14.055%)  route 1.137ns (85.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.548     1.431    ADC/dclk_in
    SLICE_X28Y74         FDRE                                         r  ADC/ADC_VALUE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  ADC/ADC_VALUE_reg[7]/Q
                         net (fo=1, routed)           1.137     2.710    CPU/MEM/ioBuffer_reg[11]_0[7]
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.045     2.755 r  CPU/MEM/ioBuffer[7]_i_1/O
                         net (fo=1, routed)           0.000     2.755    CPU/MEM/ioBuffer[7]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  CPU/MEM/ioBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/ADC_VALUE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/ioBuffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.326ns  (logic 0.186ns (14.025%)  route 1.140ns (85.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.548     1.431    ADC/dclk_in
    SLICE_X28Y74         FDRE                                         r  ADC/ADC_VALUE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  ADC/ADC_VALUE_reg[6]/Q
                         net (fo=1, routed)           1.140     2.712    CPU/MEM/ioBuffer_reg[11]_0[6]
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.045     2.757 r  CPU/MEM/ioBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000     2.757    CPU/MEM/ioBuffer[6]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  CPU/MEM/ioBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------





