git clone --depth 1 --no-tags https://github.com/Xiao215/ECE253.git f:/verilog_sva_gh_scraper/data/full_repos/551562587
git clone --depth 1 --no-tags https://github.com/Roderick-Wu/test.git f:/verilog_sva_gh_scraper/data/full_repos/563660790
git clone --depth 1 --no-tags https://github.com/bryceberger/337-project.git f:/verilog_sva_gh_scraper/data/full_repos/564488253
git clone --depth 1 --no-tags https://github.com/madhu2000u/Multiply-Accumulate-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/560666749
git clone --depth 1 --no-tags https://github.com/luca-valente/sv_exercise.git f:/verilog_sva_gh_scraper/data/full_repos/567818615
git clone --depth 1 --no-tags https://github.com/edoardo-casapieri1/Design-of-a-digital-circuit-performing-the-Vigen-re-Cipher-decryption.git f:/verilog_sva_gh_scraper/data/full_repos/569843255
git clone --depth 1 --no-tags https://github.com/angryflyer/urv32-async.git f:/verilog_sva_gh_scraper/data/full_repos/569976677
git clone --depth 1 --no-tags https://github.com/jishengli65110114/small-tools.git f:/verilog_sva_gh_scraper/data/full_repos/571370564
git clone --depth 1 --no-tags https://github.com/Engghassanali/Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/572004711
git clone --depth 1 --no-tags https://github.com/Engghassanali/UART.git f:/verilog_sva_gh_scraper/data/full_repos/572000058
git clone --depth 1 --no-tags https://github.com/nahmadi95/test1.git f:/verilog_sva_gh_scraper/data/full_repos/573160528
git clone --depth 1 --no-tags https://github.com/anbtrfl/skkv_lab2.git f:/verilog_sva_gh_scraper/data/full_repos/565187397
git clone --depth 1 --no-tags https://github.com/dineshannayya/rtc.git f:/verilog_sva_gh_scraper/data/full_repos/566669926
git clone --depth 1 --no-tags https://github.com/JunnanLi/FL-M32.git f:/verilog_sva_gh_scraper/data/full_repos/565489197
git clone --depth 1 --no-tags https://github.com/deniz-sun/cs224_lab4.git f:/verilog_sva_gh_scraper/data/full_repos/563511617
git clone --depth 1 --no-tags https://github.com/martinKindall/basys3_fpga_sandbox.git f:/verilog_sva_gh_scraper/data/full_repos/567929479
git clone --depth 1 --no-tags https://github.com/wijapiotr/lift.git f:/verilog_sva_gh_scraper/data/full_repos/572944944
git clone --depth 1 --no-tags https://github.com/sapross/Streaming-Trace-Buffer.git f:/verilog_sva_gh_scraper/data/full_repos/572452358
git clone --depth 1 --no-tags https://github.com/bryan-kwan/UART-Tx-Rx.git f:/verilog_sva_gh_scraper/data/full_repos/564418989
git clone --depth 1 --no-tags https://github.com/AhibAlghazali/ESE545-CELL-SPU.git f:/verilog_sva_gh_scraper/data/full_repos/569085604
git clone --depth 1 --no-tags https://github.com/LxsaChn/lab6.git f:/verilog_sva_gh_scraper/data/full_repos/568323267
git clone --depth 1 --no-tags https://github.com/s0321011/ibex_super_system.git f:/verilog_sva_gh_scraper/data/full_repos/549648760
git clone --depth 1 --no-tags https://github.com/rrios19/FPM-VFCI.git f:/verilog_sva_gh_scraper/data/full_repos/551634981
git clone --depth 1 --no-tags https://github.com/timbarrera/Single-Cycle-RISCV-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/547744577
git clone --depth 1 --no-tags https://github.com/alankuo04/AAHLS_LabA.git f:/verilog_sva_gh_scraper/data/full_repos/548794042
git clone --depth 1 --no-tags https://github.com/ArnyminerZ/UPV-ISDIGI-DIVISORBINARIO.git f:/verilog_sva_gh_scraper/data/full_repos/550823487
git clone --depth 1 --no-tags https://github.com/jovigob/Tarea2_ISDIGI_design.git f:/verilog_sva_gh_scraper/data/full_repos/549520628
git clone --depth 1 --no-tags https://github.com/jdm2962/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/561094108
git clone --depth 1 --no-tags https://github.com/FasnaJF/product-list-processor.git f:/verilog_sva_gh_scraper/data/full_repos/562757907
git clone --depth 1 --no-tags https://github.com/HardGraphite/SystemVerilogPlayground.git f:/verilog_sva_gh_scraper/data/full_repos/546373478
git clone --depth 1 --no-tags https://github.com/vayne1125/Computer-System-Design_HW.git f:/verilog_sva_gh_scraper/data/full_repos/544522112
git clone --depth 1 --no-tags https://github.com/ryanbelmont/School_Fall2022.git f:/verilog_sva_gh_scraper/data/full_repos/543723138
git clone --depth 1 --no-tags https://github.com/viceol/Lightelligence-Coding-Challenge-2022.git f:/verilog_sva_gh_scraper/data/full_repos/544681227
git clone --depth 1 --no-tags https://github.com/Kowareta993/riscv-processor-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/547933165
git clone --depth 1 --no-tags https://github.com/hamidkhd/MIPS-SingleCycle.git f:/verilog_sva_gh_scraper/data/full_repos/543068629
git clone --depth 1 --no-tags https://github.com/aaarazm/FPGA_CA1.git f:/verilog_sva_gh_scraper/data/full_repos/548294083
git clone --depth 1 --no-tags https://github.com/dinhviethoa/dinhviethoa.git f:/verilog_sva_gh_scraper/data/full_repos/562340654
git clone --depth 1 --no-tags https://github.com/anmehta4/ece554_minilab5.git f:/verilog_sva_gh_scraper/data/full_repos/542284590
git clone --depth 1 --no-tags https://github.com/grantnedwards/ece748_projects.git f:/verilog_sva_gh_scraper/data/full_repos/542407799
git clone --depth 1 --no-tags https://github.com/shaswat2428/AHB-BUS-Protocol-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/544349356
git clone --depth 1 --no-tags https://github.com/lindaazhao/ECE253-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/551720010
git clone --depth 1 --no-tags https://github.com/BhavikJoshi/RISC-V-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/555217561
git clone --depth 1 --no-tags https://github.com/arquitectura-de-computadores-1/ASIP_alpha.git f:/verilog_sva_gh_scraper/data/full_repos/557214169
git clone --depth 1 --no-tags https://github.com/123orrin/Digital-Logic.git f:/verilog_sva_gh_scraper/data/full_repos/556083965
git clone --depth 1 --no-tags https://github.com/Conquerix/dlx.git f:/verilog_sva_gh_scraper/data/full_repos/558318286
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/OSVVM.git f:/verilog_sva_gh_scraper/data/full_repos/551017367
git clone --depth 1 --no-tags https://github.com/FETup/LLC_Cache_Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/561897403
git clone --depth 1 --no-tags https://github.com/RehanQasim-dev/RISC-V-Single-Cycle-Non-pipelined-Processor-Core.git f:/verilog_sva_gh_scraper/data/full_repos/548225103
git clone --depth 1 --no-tags https://github.com/tvd0405/SVA.git f:/verilog_sva_gh_scraper/data/full_repos/548390353
git clone --depth 1 --no-tags https://github.com/Marwa2019uet/Risc_V.git f:/verilog_sva_gh_scraper/data/full_repos/563011729
git clone --depth 1 --no-tags https://github.com/ece554fall22/toolchain.git f:/verilog_sva_gh_scraper/data/full_repos/555044240
git clone --depth 1 --no-tags https://github.com/w-tess/isa-labs.git f:/verilog_sva_gh_scraper/data/full_repos/552309903
git clone --depth 1 --no-tags https://github.com/adityab82/digital-lock.git f:/verilog_sva_gh_scraper/data/full_repos/557525158
git clone --depth 1 --no-tags https://github.com/AMaldonadoLiu/ECE-485-Project.git f:/verilog_sva_gh_scraper/data/full_repos/560239786
git clone --depth 1 --no-tags https://github.com/alex210-1/VgaTerminal.git f:/verilog_sva_gh_scraper/data/full_repos/558622916
git clone --depth 1 --no-tags https://github.com/bryan-kwan/enel453lab3.git f:/verilog_sva_gh_scraper/data/full_repos/560934517
git clone --depth 1 --no-tags https://github.com/IrenePBGH/UVM_PRUEBA.git f:/verilog_sva_gh_scraper/data/full_repos/546506852
git clone --depth 1 --no-tags https://github.com/P-coryan/SystemVerilogModules.git f:/verilog_sva_gh_scraper/data/full_repos/544165825
git clone --depth 1 --no-tags https://github.com/shaswat2428/APB-BUS-Protocol-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/544346123
git clone --depth 1 --no-tags https://github.com/N-Rolf/CSC244-Project1.git f:/verilog_sva_gh_scraper/data/full_repos/544951051
git clone --depth 1 --no-tags https://github.com/hamidkhd/MIPS-MultiCycle.git f:/verilog_sva_gh_scraper/data/full_repos/543071615
git clone --depth 1 --no-tags https://github.com/JtmVillan/cse140-decryption.git f:/verilog_sva_gh_scraper/data/full_repos/541278981
git clone --depth 1 --no-tags https://github.com/JtmVillan/cse140-trafficLights.git f:/verilog_sva_gh_scraper/data/full_repos/541280017
git clone --depth 1 --no-tags https://github.com/syuredEw/lifegame.git f:/verilog_sva_gh_scraper/data/full_repos/542416148
git clone --depth 1 --no-tags https://github.com/Qrisno/Engineering.git f:/verilog_sva_gh_scraper/data/full_repos/561873507
git clone --depth 1 --no-tags https://github.com/jonathan2503/Sverilog_IEEE_1800_2012.git f:/verilog_sva_gh_scraper/data/full_repos/559360645
git clone --depth 1 --no-tags https://github.com/sv8194/uvm_accumulator.git f:/verilog_sva_gh_scraper/data/full_repos/559651294
git clone --depth 1 --no-tags https://github.com/2019ajn/Veggie-Samurai.git f:/verilog_sva_gh_scraper/data/full_repos/560522712
git clone --depth 1 --no-tags https://github.com/VolkodavValera/-atom.git f:/verilog_sva_gh_scraper/data/full_repos/560300109
git clone --depth 1 --no-tags https://github.com/harshluffy1996/ECE-551.git f:/verilog_sva_gh_scraper/data/full_repos/551718165
git clone --depth 1 --no-tags https://github.com/flaviens/prepbp.git f:/verilog_sva_gh_scraper/data/full_repos/566236004
git clone --depth 1 --no-tags https://github.com/likkaz/HW3.git f:/verilog_sva_gh_scraper/data/full_repos/567881204
git clone --depth 1 --no-tags https://github.com/RaviSingh700/Fifo.git f:/verilog_sva_gh_scraper/data/full_repos/570864638
git clone --depth 1 --no-tags https://github.com/flaviens/veriskewsmall.git f:/verilog_sva_gh_scraper/data/full_repos/569364627
git clone --depth 1 --no-tags https://github.com/BoranSwaid/LSH-minhash-accelerator-project.git f:/verilog_sva_gh_scraper/data/full_repos/559143386
git clone --depth 1 --no-tags https://github.com/oalsafi8/timed_fsms.git f:/verilog_sva_gh_scraper/data/full_repos/571012602
git clone --depth 1 --no-tags https://github.com/MarceloRocha98/Controle-agricultura.git f:/verilog_sva_gh_scraper/data/full_repos/569424269
git clone --depth 1 --no-tags https://github.com/elenaledo/test101.git f:/verilog_sva_gh_scraper/data/full_repos/549360194
git clone --depth 1 --no-tags https://github.com/Fall-2022-Classes/fa22-final-project-team-8.git f:/verilog_sva_gh_scraper/data/full_repos/571804327
git clone --depth 1 --no-tags https://github.com/bhanusahithya/my_projects.git f:/verilog_sva_gh_scraper/data/full_repos/570835021
git clone --depth 1 --no-tags https://github.com/RaviSingh700/fifo_V.git f:/verilog_sva_gh_scraper/data/full_repos/570868111
git clone --depth 1 --no-tags https://github.com/KAMOME-code/256bit-Unsigned-Sequential-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/566634391
git clone --depth 1 --no-tags https://github.com/Zandacrus/Computer-Architecture-and-Microprocessor-Memory-Project.git f:/verilog_sva_gh_scraper/data/full_repos/565942519
git clone --depth 1 --no-tags https://github.com/m3aldabb/riscv-processor.git f:/verilog_sva_gh_scraper/data/full_repos/567120857
git clone --depth 1 --no-tags https://github.com/samuelkravitz/6.111_Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/568152635
git clone --depth 1 --no-tags https://github.com/MathieuSnd/paf-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/570156240
git clone --depth 1 --no-tags https://github.com/Qnixx/Qx1.git f:/verilog_sva_gh_scraper/data/full_repos/570372673
git clone --depth 1 --no-tags https://github.com/noemiabril/AtariST_MiSTer-Arrow_SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/559604359
git clone --depth 1 --no-tags https://github.com/iamazizhaider/singlecycle_riscv_processor.git f:/verilog_sva_gh_scraper/data/full_repos/561447434
git clone --depth 1 --no-tags https://github.com/nnguyendinh/M116C-Honors.git f:/verilog_sva_gh_scraper/data/full_repos/559719542
git clone --depth 1 --no-tags https://github.com/Seema510126/miraculous_treasure.git f:/verilog_sva_gh_scraper/data/full_repos/558332778
git clone --depth 1 --no-tags https://github.com/Seyviour/riscv_pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/541319668
git clone --depth 1 --no-tags https://github.com/za1nrkhan/awesome-dv.git f:/verilog_sva_gh_scraper/data/full_repos/563821349
git clone --depth 1 --no-tags https://github.com/Rupesh1510/UART-sim-in-Verilog-DD-CP.git f:/verilog_sva_gh_scraper/data/full_repos/563648586
git clone --depth 1 --no-tags https://github.com/bryan-kwan/ENEL453Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/564934048
git clone --depth 1 --no-tags https://github.com/Benjamin-Anderson-II/day-counter.git f:/verilog_sva_gh_scraper/data/full_repos/565050009
git clone --depth 1 --no-tags https://github.com/Palavelli-Naidu/UVM_dff.git f:/verilog_sva_gh_scraper/data/full_repos/564446345
git clone --depth 1 --no-tags https://github.com/Jachm11/TallerDigitalesLab4.git f:/verilog_sva_gh_scraper/data/full_repos/542832238
git clone --depth 1 --no-tags https://github.com/DarylFSN/Custom-ISA.git f:/verilog_sva_gh_scraper/data/full_repos/545170891
git clone --depth 1 --no-tags https://github.com/KasperHesse/riscv-core.git f:/verilog_sva_gh_scraper/data/full_repos/542081599
