Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Dec 14 01:41:05 2021
| Host         : QUANTUM-DSKTP running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file Platform_top_timing_summary_routed.rpt -pb Platform_top_timing_summary_routed.pb -rpx Platform_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Platform_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: BTNC (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clkdiv_uut/q_reg[16]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: clkdiv_uut/q_reg[18]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: clkdiv_uut/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sound_main_uut/music_ctrl_MAP/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sound_main_uut/music_ctrl_MAP/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[12]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 829 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.273        0.000                      0                   67        0.093        0.000                      0                   67        4.500        0.000                       0                   214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.273        0.000                      0                   67        0.093        0.000                      0                   67        4.500        0.000                       0                   214  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/aud_pwm_mod_MAP/sound_s_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.735ns  (logic 4.061ns (46.490%)  route 4.674ns (53.510%))
  Logic Levels:           8  (CARRY4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.824     5.426    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X1Y34         RAMB36E1                                     r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.880 f  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.608     9.489    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[223]
    SLICE_X65Y155        LUT6 (Prop_lut6_I0_O)        0.124     9.613 f  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     9.613    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_16_n_0
    SLICE_X65Y155        MUXF7 (Prop_muxf7_I0_O)      0.212     9.825 f  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     9.825    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_7_n_0
    SLICE_X65Y155        MUXF8 (Prop_muxf8_I1_O)      0.094     9.919 f  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.395    11.314    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X52Y133        LUT5 (Prop_lut5_I2_O)        0.316    11.630 f  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.431    12.060    sound_main_uut/music_ctrl_MAP/q_reg[7][7]
    SLICE_X53Y133        LUT5 (Prop_lut5_I0_O)        0.124    12.184 r  sound_main_uut/music_ctrl_MAP/gtOp_carry_i_10/O
                         net (fo=1, routed)           0.438    12.623    sound_main_uut/sound_top_MAP/aud_pwm_mod_MAP/gtOp_carry_10
    SLICE_X54Y131        LUT6 (Prop_lut6_I5_O)        0.124    12.747 r  sound_main_uut/sound_top_MAP/aud_pwm_mod_MAP/gtOp_carry_i_1/O
                         net (fo=1, routed)           0.326    13.073    sound_main_uut/sound_top_MAP/aud_pwm_mod_MAP/gtOp_carry_i_1_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.458 r  sound_main_uut/sound_top_MAP/aud_pwm_mod_MAP/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.458    sound_main_uut/sound_top_MAP/aud_pwm_mod_MAP/gtOp_carry_n_0
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.686 r  sound_main_uut/sound_top_MAP/aud_pwm_mod_MAP/gtOp_carry__0/CO[2]
                         net (fo=1, routed)           0.476    14.161    sound_main_uut/sound_top_MAP/aud_pwm_mod_MAP/gtOp
    SLICE_X55Y131        FDRE                                         r  sound_main_uut/sound_top_MAP/aud_pwm_mod_MAP/sound_s_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.478    14.900    sound_main_uut/sound_top_MAP/aud_pwm_mod_MAP/clka
    SLICE_X55Y131        FDRE                                         r  sound_main_uut/sound_top_MAP/aud_pwm_mod_MAP/sound_s_reg/C
                         clock pessimism              0.188    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X55Y131        FDRE (Setup_fdre_C_R)       -0.618    14.435    sound_main_uut/sound_top_MAP/aud_pwm_mod_MAP/sound_s_reg
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -14.161    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 3.241ns (38.796%)  route 5.113ns (61.204%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.864     5.466    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.920 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.365     9.285    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][7]
    SLICE_X8Y53          LUT6 (Prop_lut6_I0_O)        0.124     9.409 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.409    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X8Y53          MUXF7 (Prop_muxf7_I0_O)      0.241     9.650 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.780    11.430    sound_main_uut/music_ctrl_MAP/q_reg[7]_1[1]
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.298    11.728 r  sound_main_uut/music_ctrl_MAP/q[7]_i_2/O
                         net (fo=1, routed)           1.968    13.696    sound_main_uut/music_ctrl_MAP/q[7]_i_2_n_0
    SLICE_X53Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.820 r  sound_main_uut/music_ctrl_MAP/q[7]_i_1/O
                         net (fo=1, routed)           0.000    13.820    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/D[1]
    SLICE_X53Y104        FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.488    14.910    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X53Y104        FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[7]/C
                         clock pessimism              0.180    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X53Y104        FDCE (Setup_fdce_C_D)        0.029    15.084    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -13.820    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.255ns  (logic 3.208ns (38.860%)  route 5.047ns (61.140%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.864     5.466    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.920 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.221     9.141    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][2]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.265 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.265    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X8Y50          MUXF7 (Prop_muxf7_I0_O)      0.209     9.474 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.970    11.445    sound_main_uut/music_ctrl_MAP/q_reg[7]_1[0]
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.297    11.742 r  sound_main_uut/music_ctrl_MAP/q[2]_i_2/O
                         net (fo=1, routed)           1.856    13.597    sound_main_uut/music_ctrl_MAP/q[2]_i_2_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I0_O)        0.124    13.721 r  sound_main_uut/music_ctrl_MAP/q[2]_i_1/O
                         net (fo=1, routed)           0.000    13.721    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/D[0]
    SLICE_X53Y109        FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.486    14.908    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X53Y109        FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[2]/C
                         clock pessimism              0.180    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X53Y109        FDCE (Setup_fdce_C_D)        0.029    15.082    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 3.241ns (39.440%)  route 4.977ns (60.560%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.864     5.466    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.920 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.329     9.249    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][5]
    SLICE_X8Y52          LUT6 (Prop_lut6_I0_O)        0.124     9.373 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.373    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X8Y52          MUXF7 (Prop_muxf7_I0_O)      0.241     9.614 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           2.031    11.645    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[6]_2[4]
    SLICE_X54Y64         LUT6 (Prop_lut6_I0_O)        0.298    11.943 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[5]_i_2/O
                         net (fo=1, routed)           1.617    13.560    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[5]_i_2_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I0_O)        0.124    13.684 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[5]_i_1/O
                         net (fo=1, routed)           0.000    13.684    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/SFX_MUX_MAP/z[5]
    SLICE_X53Y109        FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.486    14.908    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X53Y109        FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[5]/C
                         clock pessimism              0.180    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X53Y109        FDCE (Setup_fdce_C_D)        0.031    15.084    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -13.684    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 3.367ns (40.637%)  route 4.918ns (59.363%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.749     5.352    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.806 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.802     9.608    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[56]
    SLICE_X65Y110        LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     9.732    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_19_n_0
    SLICE_X65Y110        MUXF7 (Prop_muxf7_I1_O)      0.245     9.977 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.977    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_n_0
    SLICE_X65Y110        MUXF8 (Prop_muxf8_I0_O)      0.104    10.081 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.322    11.403    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X54Y132        LUT5 (Prop_lut5_I4_O)        0.316    11.719 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=3, routed)           1.794    13.513    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[6]_0[0]
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.637 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.637    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/SFX_MUX_MAP/z[0]
    SLICE_X53Y99         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.505    14.928    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X53Y99         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[0]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X53Y99         FDCE (Setup_fdce_C_D)        0.031    15.103    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -13.637    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 3.241ns (40.037%)  route 4.854ns (59.963%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.864     5.466    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.920 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.098     9.018    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][6]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.142 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.142    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X8Y50          MUXF7 (Prop_muxf7_I0_O)      0.241     9.383 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.964    11.347    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[6]_2[5]
    SLICE_X52Y64         LUT6 (Prop_lut6_I4_O)        0.298    11.645 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[6]_i_2/O
                         net (fo=1, routed)           1.792    13.437    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[6]_i_2_n_0
    SLICE_X52Y102        LUT6 (Prop_lut6_I0_O)        0.124    13.561 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[6]_i_1/O
                         net (fo=1, routed)           0.000    13.561    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/SFX_MUX_MAP/z[6]
    SLICE_X52Y102        FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.489    14.911    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X52Y102        FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[6]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y102        FDCE (Setup_fdce_C_D)        0.029    15.085    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -13.561    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.052ns  (logic 3.208ns (39.841%)  route 4.844ns (60.159%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.864     5.466    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.920 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.212     9.133    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][3]
    SLICE_X8Y53          LUT6 (Prop_lut6_I0_O)        0.124     9.257 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.257    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X8Y53          MUXF7 (Prop_muxf7_I0_O)      0.209     9.466 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.946    11.411    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[6]_2[2]
    SLICE_X53Y64         LUT6 (Prop_lut6_I4_O)        0.297    11.708 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[3]_i_2/O
                         net (fo=1, routed)           1.686    13.394    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[3]_i_2_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124    13.518 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[3]_i_1/O
                         net (fo=1, routed)           0.000    13.518    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/SFX_MUX_MAP/z[3]
    SLICE_X53Y99         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.505    14.928    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X53Y99         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[3]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X53Y99         FDCE (Setup_fdce_C_D)        0.029    15.108    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -13.518    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 3.208ns (40.171%)  route 4.778ns (59.829%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.864     5.466    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.920 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.075     8.995    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][1]
    SLICE_X8Y52          LUT6 (Prop_lut6_I0_O)        0.124     9.119 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.119    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X8Y52          MUXF7 (Prop_muxf7_I0_O)      0.209     9.328 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.975    11.303    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[6]_2[1]
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.297    11.600 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[1]_i_2/O
                         net (fo=1, routed)           1.728    13.328    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[1]_i_2_n_0
    SLICE_X52Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.452 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[1]_i_1/O
                         net (fo=1, routed)           0.000    13.452    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/SFX_MUX_MAP/z[1]
    SLICE_X52Y98         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.505    14.928    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X52Y98         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[1]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.029    15.108    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -13.452    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.756ns  (logic 3.241ns (41.789%)  route 4.515ns (58.211%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.864     5.466    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.920 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.451     9.371    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][4]
    SLICE_X8Y51          LUT6 (Prop_lut6_I0_O)        0.124     9.495 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.495    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X8Y51          MUXF7 (Prop_muxf7_I0_O)      0.241     9.736 r  sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.466    11.201    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[6]_2[3]
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.298    11.499 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[4]_i_2/O
                         net (fo=1, routed)           1.598    13.098    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[4]_i_2_n_0
    SLICE_X42Y106        LUT6 (Prop_lut6_I0_O)        0.124    13.222 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[4]_i_1/O
                         net (fo=1, routed)           0.000    13.222    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/SFX_MUX_MAP/z[4]
    SLICE_X42Y106        FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.499    14.921    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X42Y106        FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[4]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X42Y106        FDCE (Setup_fdce_C_D)        0.077    15.143    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -13.222    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.902ns (42.908%)  route 2.531ns (57.092%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.624     5.227    clkdiv_uut/clka
    SLICE_X52Y92         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=1, routed)           0.753     6.436    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.532 r  clk25_BUFG_inst/O
                         net (fo=135, routed)         1.778     8.309    clkdiv_uut/q_reg[3]_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.983 r  clkdiv_uut/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.983    clkdiv_uut/q_reg[0]_i_1__0_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.097 r  clkdiv_uut/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.097    clkdiv_uut/q_reg[4]_i_1__0_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.211 r  clkdiv_uut/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.211    clkdiv_uut/q_reg[8]_i_1__0_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  clkdiv_uut/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.325    clkdiv_uut/q_reg[12]_i_1__0_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.659 r  clkdiv_uut/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.659    clkdiv_uut/q_reg[16]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  clkdiv_uut/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.504    14.927    clkdiv_uut/clka
    SLICE_X52Y96         FDCE                                         r  clkdiv_uut/q_reg[17]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    15.229    clkdiv_uut/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  5.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sound_main_uut/music_ctrl_MAP/FSM_sequential_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.307%)  route 0.264ns (58.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.483    sound_main_uut/music_ctrl_MAP/clka
    SLICE_X51Y92         FDCE                                         r  sound_main_uut/music_ctrl_MAP/FSM_sequential_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  sound_main_uut/music_ctrl_MAP/FSM_sequential_present_state_reg[1]/Q
                         net (fo=31, routed)          0.264     1.889    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/Q[1]
    SLICE_X52Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.934 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.934    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/SFX_MUX_MAP/z[1]
    SLICE_X52Y98         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.835     2.000    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X52Y98         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[1]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.091     1.840    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sound_main_uut/music_ctrl_MAP/FSM_sequential_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.154%)  route 0.359ns (65.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.483    sound_main_uut/music_ctrl_MAP/clka
    SLICE_X51Y92         FDCE                                         r  sound_main_uut/music_ctrl_MAP/FSM_sequential_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  sound_main_uut/music_ctrl_MAP/FSM_sequential_present_state_reg[1]/Q
                         net (fo=31, routed)          0.359     1.983    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/Q[1]
    SLICE_X53Y99         LUT6 (Prop_lut6_I2_O)        0.045     2.028 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.028    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/SFX_MUX_MAP/z[0]
    SLICE_X53Y99         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.835     2.000    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X53Y99         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[0]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X53Y99         FDCE (Hold_fdce_C_D)         0.092     1.841    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 sound_main_uut/music_ctrl_MAP/FSM_sequential_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.177%)  route 0.411ns (68.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.483    sound_main_uut/music_ctrl_MAP/clka
    SLICE_X51Y92         FDCE                                         r  sound_main_uut/music_ctrl_MAP/FSM_sequential_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  sound_main_uut/music_ctrl_MAP/FSM_sequential_present_state_reg[1]/Q
                         net (fo=31, routed)          0.411     2.035    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/Q[1]
    SLICE_X53Y99         LUT6 (Prop_lut6_I2_O)        0.045     2.080 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.080    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/SFX_MUX_MAP/z[3]
    SLICE_X53Y99         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.835     2.000    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X53Y99         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[3]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X53Y99         FDCE (Hold_fdce_C_D)         0.091     1.840    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.483    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y95         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.733    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg_n_0_[11]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]_i_1_n_4
    SLICE_X53Y95         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     1.999    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y95         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.483    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y93         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.733    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg_n_0_[3]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[0]_i_1_n_4
    SLICE_X53Y93         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     1.999    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y93         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y93         FDCE (Hold_fdce_C_D)         0.105     1.588    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.483    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y94         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.733    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg_n_0_[7]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]_i_1_n_4
    SLICE_X53Y94         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     1.999    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y94         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.483    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y94         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]/Q
                         net (fo=1, routed)           0.105     1.730    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg_n_0_[4]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]_i_1_n_7
    SLICE_X53Y94         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     1.999    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y94         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.483    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y95         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]/Q
                         net (fo=1, routed)           0.105     1.730    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg_n_0_[8]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]_i_1_n_7
    SLICE_X53Y95         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     1.999    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y95         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.483    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y95         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]/Q
                         net (fo=1, routed)           0.109     1.734    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg_n_0_[10]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]_i_1_n_5
    SLICE_X53Y95         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     1.999    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y95         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.483    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y93         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[2]/Q
                         net (fo=1, routed)           0.109     1.734    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg_n_0_[2]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[0]_i_1_n_5
    SLICE_X53Y93         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     1.999    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y93         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[2]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y93         FDCE (Hold_fdce_C_D)         0.105     1.588    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15   sound_main_uut/sound_top_MAP/audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15   sound_main_uut/sound_top_MAP/audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y25   sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y25   sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y30   sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y30   sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y26   sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y26   sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23   sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23   sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y134  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y134  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y93   sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95   sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95   sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96   sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y93   sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y93   sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y93   sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y94   sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y51    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y51    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y51    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y51    sound_main_uut/sound_top_MAP/audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y93   sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y93   sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95   sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95   sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95   sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95   sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]/C



