<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc0bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc0bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i.html">Component : ALT_ECC_QSPI</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc0BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5e3df6e6558054564f970ee869b2220a"></a><a class="anchor" id="ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae93657338315129a30af06d365b5dc9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#gae93657338315129a30af06d365b5dc9f">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae93657338315129a30af06d365b5dc9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27ed8649b48a12d53451cb278cccc42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#gaa27ed8649b48a12d53451cb278cccc42">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaa27ed8649b48a12d53451cb278cccc42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c830da70997bd059ef67b607dab5f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#gae7c830da70997bd059ef67b607dab5f0">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gae7c830da70997bd059ef67b607dab5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ef377c79b1cf726877795e8a8ee10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga75ef377c79b1cf726877795e8a8ee10d">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:ga75ef377c79b1cf726877795e8a8ee10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7295767b3777b54c75992637fcd5ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#gae7295767b3777b54c75992637fcd5ccd">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:gae7295767b3777b54c75992637fcd5ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e83b0d680252656c21b0df19ba41a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga2e83b0d680252656c21b0df19ba41a97">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2e83b0d680252656c21b0df19ba41a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd1972a41771e8b5f845765c972002e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga7dd1972a41771e8b5f845765c972002e">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga7dd1972a41771e8b5f845765c972002e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga992f57bde1fe3da3475d99ee12b9dfa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga992f57bde1fe3da3475d99ee12b9dfa6">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:ga992f57bde1fe3da3475d99ee12b9dfa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc1BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd1e983046370db74af2113d04269efb2"></a><a class="anchor" id="ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaec9275c95d9ff85c37387ce189f58f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#gaec9275c95d9ff85c37387ce189f58f2f">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaec9275c95d9ff85c37387ce189f58f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11af58f23c473cdc7960a7d9c55f286a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga11af58f23c473cdc7960a7d9c55f286a">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga11af58f23c473cdc7960a7d9c55f286a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c3e3ed6257b5ea6a9c24df2850c5582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga2c3e3ed6257b5ea6a9c24df2850c5582">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga2c3e3ed6257b5ea6a9c24df2850c5582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0099e663cad9e52a69ede590f82349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga8d0099e663cad9e52a69ede590f82349">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:ga8d0099e663cad9e52a69ede590f82349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5605c2e58599cf11fd253962182996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga8f5605c2e58599cf11fd253962182996">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:ga8f5605c2e58599cf11fd253962182996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42223516935cabec83992a7f3ad4954a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga42223516935cabec83992a7f3ad4954a">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga42223516935cabec83992a7f3ad4954a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae82b09b9d05168745db95c9bc9da7572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#gae82b09b9d05168745db95c9bc9da7572">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:gae82b09b9d05168745db95c9bc9da7572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e5c2c1385a1247585a1f28106ad1a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga6e5c2c1385a1247585a1f28106ad1a80">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:ga6e5c2c1385a1247585a1f28106ad1a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc2BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3e6e147110204250819bb6ea9ce46266"></a><a class="anchor" id="ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7ef82f8293c0e84a7db9bf2d506ee1f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga7ef82f8293c0e84a7db9bf2d506ee1f8">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga7ef82f8293c0e84a7db9bf2d506ee1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b9870ea68de04fe222dfb35136840d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga1b9870ea68de04fe222dfb35136840d6">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga1b9870ea68de04fe222dfb35136840d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga228464d2a33465f7e3fa2c3840d73cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga228464d2a33465f7e3fa2c3840d73cdb">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga228464d2a33465f7e3fa2c3840d73cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436568f3a341a655ac64e0aee66644de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga436568f3a341a655ac64e0aee66644de">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:ga436568f3a341a655ac64e0aee66644de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffc8c397cedef8158456a2791b57833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga3ffc8c397cedef8158456a2791b57833">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:ga3ffc8c397cedef8158456a2791b57833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab783975d47d39dcc711ef13ea2c15e8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#gab783975d47d39dcc711ef13ea2c15e8d">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab783975d47d39dcc711ef13ea2c15e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a1f246d85aff9707e613f4be561c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga96a1f246d85aff9707e613f4be561c71">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga96a1f246d85aff9707e613f4be561c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b12319ef128b80d077497189c7d5bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga5b12319ef128b80d077497189c7d5bee">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga5b12319ef128b80d077497189c7d5bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc3BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcf22e4f53b2e1871d2ccb0d29761b7dc"></a><a class="anchor" id="ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf5718a964cb300827da3abc07842efaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#gaf5718a964cb300827da3abc07842efaa">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gaf5718a964cb300827da3abc07842efaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ee244074e56b2b06a263b0864c9a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#gad9ee244074e56b2b06a263b0864c9a3f">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gad9ee244074e56b2b06a263b0864c9a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702b3f6ef778fe83cdc7143de515674a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga702b3f6ef778fe83cdc7143de515674a">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga702b3f6ef778fe83cdc7143de515674a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3804b48d5301a1447ff45646430160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga3d3804b48d5301a1447ff45646430160">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:ga3d3804b48d5301a1447ff45646430160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa760b1ecb43b9fb56fae84f663737ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#gaaa760b1ecb43b9fb56fae84f663737ed">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:gaaa760b1ecb43b9fb56fae84f663737ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577702161ceef6765cdbf93b3853aab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga577702161ceef6765cdbf93b3853aab8">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga577702161ceef6765cdbf93b3853aab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f811e6b8c33fc9f414012db2745823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga89f811e6b8c33fc9f414012db2745823">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga89f811e6b8c33fc9f414012db2745823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e99daa010ac8e09ea330f7c04b1e757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga0e99daa010ac8e09ea330f7c04b1e757">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:ga0e99daa010ac8e09ea330f7c04b1e757"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_QSPI_WDATAECC0BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga965c370bef57c2b9eb61d1bd26a7dadc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga965c370bef57c2b9eb61d1bd26a7dadc">ALT_ECC_QSPI_WDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga965c370bef57c2b9eb61d1bd26a7dadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga406dc14b092597a85d55a4d2794fc741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga406dc14b092597a85d55a4d2794fc741">ALT_ECC_QSPI_WDATAECC0BUS_OFST</a>&#160;&#160;&#160;0x6c</td></tr>
<tr class="separator:ga406dc14b092597a85d55a4d2794fc741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1781bb2a18972d8159abc578d44b168f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga1781bb2a18972d8159abc578d44b168f">ALT_ECC_QSPI_WDATAECC0BUS_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga406dc14b092597a85d55a4d2794fc741">ALT_ECC_QSPI_WDATAECC0BUS_OFST</a>))</td></tr>
<tr class="separator:ga1781bb2a18972d8159abc578d44b168f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga3f9762faf83e43f8578d2310236258e0"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_QSPI_WDATAECC0BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga3f9762faf83e43f8578d2310236258e0">ALT_ECC_QSPI_WDATAECC0BUS_t</a></td></tr>
<tr class="separator:ga3f9762faf83e43f8578d2310236258e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s__s" id="struct_a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_QSPI_WDATAECC0BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_QSPI_WDATAECC0BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a94790eb09f8e61772f57894db16be768"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc0BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abc0f05e731580d9a0ef50408c02a183d"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a03ac58349d9751df0a4151b8b1499f03"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc1BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a716dd670dd7fd428a980b24d83f179a3"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9daa3a705cafa968e34382b14deea817"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc2BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a31f7fc73f3451fd002c75b420243fb99"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6730077e78f950da2ed347bec221055e"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc3BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4f82e93216411ec694479c1840039d39"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gae93657338315129a30af06d365b5dc9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa27ed8649b48a12d53451cb278cccc42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae7c830da70997bd059ef67b607dab5f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga75ef377c79b1cf726877795e8a8ee10d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae7295767b3777b54c75992637fcd5ccd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2e83b0d680252656c21b0df19ba41a97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7dd1972a41771e8b5f845765c972002e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga992f57bde1fe3da3475d99ee12b9dfa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaec9275c95d9ff85c37387ce189f58f2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga11af58f23c473cdc7960a7d9c55f286a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2c3e3ed6257b5ea6a9c24df2850c5582"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8d0099e663cad9e52a69ede590f82349"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8f5605c2e58599cf11fd253962182996"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga42223516935cabec83992a7f3ad4954a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae82b09b9d05168745db95c9bc9da7572"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6e5c2c1385a1247585a1f28106ad1a80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7ef82f8293c0e84a7db9bf2d506ee1f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1b9870ea68de04fe222dfb35136840d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga228464d2a33465f7e3fa2c3840d73cdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga436568f3a341a655ac64e0aee66644de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3ffc8c397cedef8158456a2791b57833"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab783975d47d39dcc711ef13ea2c15e8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga96a1f246d85aff9707e613f4be561c71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5b12319ef128b80d077497189c7d5bee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf5718a964cb300827da3abc07842efaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad9ee244074e56b2b06a263b0864c9a3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga702b3f6ef778fe83cdc7143de515674a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3d3804b48d5301a1447ff45646430160"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaaa760b1ecb43b9fb56fae84f663737ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga577702161ceef6765cdbf93b3853aab8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga89f811e6b8c33fc9f414012db2745823"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0e99daa010ac8e09ea330f7c04b1e757"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_QSPI_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga965c370bef57c2b9eb61d1bd26a7dadc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_QSPI_WDATAECC0BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga406dc14b092597a85d55a4d2794fc741"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_OFST&#160;&#160;&#160;0x6c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_QSPI_WDATAECC0BUS</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="ga1781bb2a18972d8159abc578d44b168f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC0BUS_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga406dc14b092597a85d55a4d2794fc741">ALT_ECC_QSPI_WDATAECC0BUS_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_QSPI_WDATAECC0BUS</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga3f9762faf83e43f8578d2310236258e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_QSPI_WDATAECC0BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html#ga3f9762faf83e43f8578d2310236258e0">ALT_ECC_QSPI_WDATAECC0BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_QSPI_WDATAECC0BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:40 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
