
hourglass.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064fc  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000188  08006610  08006610  00007610  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006798  08006798  000080f8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006798  08006798  000080f8  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006798  08006798  000080f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006798  08006798  00007798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800679c  0800679c  0000779c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000f8  20000000  080067a0  00008000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a0  200000f8  08006898  000080f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000498  08006898  00008498  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000080f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009903  00000000  00000000  00008121  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e81  00000000  00000000  00011a24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa0  00000000  00000000  000138a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000816  00000000  00000000  00014348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018657  00000000  00000000  00014b5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dd16  00000000  00000000  0002d1b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086796  00000000  00000000  0003aecb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c1661  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000379c  00000000  00000000  000c16a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000c4e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000f8 	.word	0x200000f8
 800012c:	00000000 	.word	0x00000000
 8000130:	080065f4 	.word	0x080065f4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000fc 	.word	0x200000fc
 800014c:	080065f4 	.word	0x080065f4

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_frsub>:
 8000a28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a2c:	e002      	b.n	8000a34 <__addsf3>
 8000a2e:	bf00      	nop

08000a30 <__aeabi_fsub>:
 8000a30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a34 <__addsf3>:
 8000a34:	0042      	lsls	r2, r0, #1
 8000a36:	bf1f      	itttt	ne
 8000a38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a3c:	ea92 0f03 	teqne	r2, r3
 8000a40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a48:	d06a      	beq.n	8000b20 <__addsf3+0xec>
 8000a4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a52:	bfc1      	itttt	gt
 8000a54:	18d2      	addgt	r2, r2, r3
 8000a56:	4041      	eorgt	r1, r0
 8000a58:	4048      	eorgt	r0, r1
 8000a5a:	4041      	eorgt	r1, r0
 8000a5c:	bfb8      	it	lt
 8000a5e:	425b      	neglt	r3, r3
 8000a60:	2b19      	cmp	r3, #25
 8000a62:	bf88      	it	hi
 8000a64:	4770      	bxhi	lr
 8000a66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000a6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000a72:	bf18      	it	ne
 8000a74:	4240      	negne	r0, r0
 8000a76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000a7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000a82:	bf18      	it	ne
 8000a84:	4249      	negne	r1, r1
 8000a86:	ea92 0f03 	teq	r2, r3
 8000a8a:	d03f      	beq.n	8000b0c <__addsf3+0xd8>
 8000a8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000a90:	fa41 fc03 	asr.w	ip, r1, r3
 8000a94:	eb10 000c 	adds.w	r0, r0, ip
 8000a98:	f1c3 0320 	rsb	r3, r3, #32
 8000a9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000aa0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000aa4:	d502      	bpl.n	8000aac <__addsf3+0x78>
 8000aa6:	4249      	negs	r1, r1
 8000aa8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000aac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000ab0:	d313      	bcc.n	8000ada <__addsf3+0xa6>
 8000ab2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000ab6:	d306      	bcc.n	8000ac6 <__addsf3+0x92>
 8000ab8:	0840      	lsrs	r0, r0, #1
 8000aba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000abe:	f102 0201 	add.w	r2, r2, #1
 8000ac2:	2afe      	cmp	r2, #254	@ 0xfe
 8000ac4:	d251      	bcs.n	8000b6a <__addsf3+0x136>
 8000ac6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000aca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ace:	bf08      	it	eq
 8000ad0:	f020 0001 	biceq.w	r0, r0, #1
 8000ad4:	ea40 0003 	orr.w	r0, r0, r3
 8000ad8:	4770      	bx	lr
 8000ada:	0049      	lsls	r1, r1, #1
 8000adc:	eb40 0000 	adc.w	r0, r0, r0
 8000ae0:	3a01      	subs	r2, #1
 8000ae2:	bf28      	it	cs
 8000ae4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000ae8:	d2ed      	bcs.n	8000ac6 <__addsf3+0x92>
 8000aea:	fab0 fc80 	clz	ip, r0
 8000aee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000af2:	ebb2 020c 	subs.w	r2, r2, ip
 8000af6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000afa:	bfaa      	itet	ge
 8000afc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b00:	4252      	neglt	r2, r2
 8000b02:	4318      	orrge	r0, r3
 8000b04:	bfbc      	itt	lt
 8000b06:	40d0      	lsrlt	r0, r2
 8000b08:	4318      	orrlt	r0, r3
 8000b0a:	4770      	bx	lr
 8000b0c:	f092 0f00 	teq	r2, #0
 8000b10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b14:	bf06      	itte	eq
 8000b16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b1a:	3201      	addeq	r2, #1
 8000b1c:	3b01      	subne	r3, #1
 8000b1e:	e7b5      	b.n	8000a8c <__addsf3+0x58>
 8000b20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b28:	bf18      	it	ne
 8000b2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b2e:	d021      	beq.n	8000b74 <__addsf3+0x140>
 8000b30:	ea92 0f03 	teq	r2, r3
 8000b34:	d004      	beq.n	8000b40 <__addsf3+0x10c>
 8000b36:	f092 0f00 	teq	r2, #0
 8000b3a:	bf08      	it	eq
 8000b3c:	4608      	moveq	r0, r1
 8000b3e:	4770      	bx	lr
 8000b40:	ea90 0f01 	teq	r0, r1
 8000b44:	bf1c      	itt	ne
 8000b46:	2000      	movne	r0, #0
 8000b48:	4770      	bxne	lr
 8000b4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000b4e:	d104      	bne.n	8000b5a <__addsf3+0x126>
 8000b50:	0040      	lsls	r0, r0, #1
 8000b52:	bf28      	it	cs
 8000b54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000b58:	4770      	bx	lr
 8000b5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000b5e:	bf3c      	itt	cc
 8000b60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bxcc	lr
 8000b66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000b6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b72:	4770      	bx	lr
 8000b74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b78:	bf16      	itet	ne
 8000b7a:	4608      	movne	r0, r1
 8000b7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b80:	4601      	movne	r1, r0
 8000b82:	0242      	lsls	r2, r0, #9
 8000b84:	bf06      	itte	eq
 8000b86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b8a:	ea90 0f01 	teqeq	r0, r1
 8000b8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000b92:	4770      	bx	lr

08000b94 <__aeabi_ui2f>:
 8000b94:	f04f 0300 	mov.w	r3, #0
 8000b98:	e004      	b.n	8000ba4 <__aeabi_i2f+0x8>
 8000b9a:	bf00      	nop

08000b9c <__aeabi_i2f>:
 8000b9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ba0:	bf48      	it	mi
 8000ba2:	4240      	negmi	r0, r0
 8000ba4:	ea5f 0c00 	movs.w	ip, r0
 8000ba8:	bf08      	it	eq
 8000baa:	4770      	bxeq	lr
 8000bac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000bb0:	4601      	mov	r1, r0
 8000bb2:	f04f 0000 	mov.w	r0, #0
 8000bb6:	e01c      	b.n	8000bf2 <__aeabi_l2f+0x2a>

08000bb8 <__aeabi_ul2f>:
 8000bb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000bbc:	bf08      	it	eq
 8000bbe:	4770      	bxeq	lr
 8000bc0:	f04f 0300 	mov.w	r3, #0
 8000bc4:	e00a      	b.n	8000bdc <__aeabi_l2f+0x14>
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_l2f>:
 8000bc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000bcc:	bf08      	it	eq
 8000bce:	4770      	bxeq	lr
 8000bd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000bd4:	d502      	bpl.n	8000bdc <__aeabi_l2f+0x14>
 8000bd6:	4240      	negs	r0, r0
 8000bd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bdc:	ea5f 0c01 	movs.w	ip, r1
 8000be0:	bf02      	ittt	eq
 8000be2:	4684      	moveq	ip, r0
 8000be4:	4601      	moveq	r1, r0
 8000be6:	2000      	moveq	r0, #0
 8000be8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000bec:	bf08      	it	eq
 8000bee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000bf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000bf6:	fabc f28c 	clz	r2, ip
 8000bfa:	3a08      	subs	r2, #8
 8000bfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c00:	db10      	blt.n	8000c24 <__aeabi_l2f+0x5c>
 8000c02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c06:	4463      	add	r3, ip
 8000c08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c0c:	f1c2 0220 	rsb	r2, r2, #32
 8000c10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c14:	fa20 f202 	lsr.w	r2, r0, r2
 8000c18:	eb43 0002 	adc.w	r0, r3, r2
 8000c1c:	bf08      	it	eq
 8000c1e:	f020 0001 	biceq.w	r0, r0, #1
 8000c22:	4770      	bx	lr
 8000c24:	f102 0220 	add.w	r2, r2, #32
 8000c28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c2c:	f1c2 0220 	rsb	r2, r2, #32
 8000c30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c34:	fa21 f202 	lsr.w	r2, r1, r2
 8000c38:	eb43 0002 	adc.w	r0, r3, r2
 8000c3c:	bf08      	it	eq
 8000c3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c42:	4770      	bx	lr

08000c44 <__aeabi_fmul>:
 8000c44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000c48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c52:	ea92 0f0c 	teqne	r2, ip
 8000c56:	ea93 0f0c 	teqne	r3, ip
 8000c5a:	d06f      	beq.n	8000d3c <__aeabi_fmul+0xf8>
 8000c5c:	441a      	add	r2, r3
 8000c5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000c62:	0240      	lsls	r0, r0, #9
 8000c64:	bf18      	it	ne
 8000c66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000c6a:	d01e      	beq.n	8000caa <__aeabi_fmul+0x66>
 8000c6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000c70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000c74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000c78:	fba0 3101 	umull	r3, r1, r0, r1
 8000c7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000c80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000c84:	bf3e      	ittt	cc
 8000c86:	0049      	lslcc	r1, r1, #1
 8000c88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c8c:	005b      	lslcc	r3, r3, #1
 8000c8e:	ea40 0001 	orr.w	r0, r0, r1
 8000c92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000c96:	2afd      	cmp	r2, #253	@ 0xfd
 8000c98:	d81d      	bhi.n	8000cd6 <__aeabi_fmul+0x92>
 8000c9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ca2:	bf08      	it	eq
 8000ca4:	f020 0001 	biceq.w	r0, r0, #1
 8000ca8:	4770      	bx	lr
 8000caa:	f090 0f00 	teq	r0, #0
 8000cae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000cb2:	bf08      	it	eq
 8000cb4:	0249      	lsleq	r1, r1, #9
 8000cb6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000cbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000cc0:	bfc2      	ittt	gt
 8000cc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000cc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000cca:	4770      	bxgt	lr
 8000ccc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd0:	f04f 0300 	mov.w	r3, #0
 8000cd4:	3a01      	subs	r2, #1
 8000cd6:	dc5d      	bgt.n	8000d94 <__aeabi_fmul+0x150>
 8000cd8:	f112 0f19 	cmn.w	r2, #25
 8000cdc:	bfdc      	itt	le
 8000cde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000ce2:	4770      	bxle	lr
 8000ce4:	f1c2 0200 	rsb	r2, r2, #0
 8000ce8:	0041      	lsls	r1, r0, #1
 8000cea:	fa21 f102 	lsr.w	r1, r1, r2
 8000cee:	f1c2 0220 	rsb	r2, r2, #32
 8000cf2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cf6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000cfa:	f140 0000 	adc.w	r0, r0, #0
 8000cfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d02:	bf08      	it	eq
 8000d04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d08:	4770      	bx	lr
 8000d0a:	f092 0f00 	teq	r2, #0
 8000d0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d12:	bf02      	ittt	eq
 8000d14:	0040      	lsleq	r0, r0, #1
 8000d16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d1a:	3a01      	subeq	r2, #1
 8000d1c:	d0f9      	beq.n	8000d12 <__aeabi_fmul+0xce>
 8000d1e:	ea40 000c 	orr.w	r0, r0, ip
 8000d22:	f093 0f00 	teq	r3, #0
 8000d26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d2a:	bf02      	ittt	eq
 8000d2c:	0049      	lsleq	r1, r1, #1
 8000d2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d32:	3b01      	subeq	r3, #1
 8000d34:	d0f9      	beq.n	8000d2a <__aeabi_fmul+0xe6>
 8000d36:	ea41 010c 	orr.w	r1, r1, ip
 8000d3a:	e78f      	b.n	8000c5c <__aeabi_fmul+0x18>
 8000d3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d40:	ea92 0f0c 	teq	r2, ip
 8000d44:	bf18      	it	ne
 8000d46:	ea93 0f0c 	teqne	r3, ip
 8000d4a:	d00a      	beq.n	8000d62 <__aeabi_fmul+0x11e>
 8000d4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000d50:	bf18      	it	ne
 8000d52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000d56:	d1d8      	bne.n	8000d0a <__aeabi_fmul+0xc6>
 8000d58:	ea80 0001 	eor.w	r0, r0, r1
 8000d5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d60:	4770      	bx	lr
 8000d62:	f090 0f00 	teq	r0, #0
 8000d66:	bf17      	itett	ne
 8000d68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000d6c:	4608      	moveq	r0, r1
 8000d6e:	f091 0f00 	teqne	r1, #0
 8000d72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000d76:	d014      	beq.n	8000da2 <__aeabi_fmul+0x15e>
 8000d78:	ea92 0f0c 	teq	r2, ip
 8000d7c:	d101      	bne.n	8000d82 <__aeabi_fmul+0x13e>
 8000d7e:	0242      	lsls	r2, r0, #9
 8000d80:	d10f      	bne.n	8000da2 <__aeabi_fmul+0x15e>
 8000d82:	ea93 0f0c 	teq	r3, ip
 8000d86:	d103      	bne.n	8000d90 <__aeabi_fmul+0x14c>
 8000d88:	024b      	lsls	r3, r1, #9
 8000d8a:	bf18      	it	ne
 8000d8c:	4608      	movne	r0, r1
 8000d8e:	d108      	bne.n	8000da2 <__aeabi_fmul+0x15e>
 8000d90:	ea80 0001 	eor.w	r0, r0, r1
 8000d94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000da0:	4770      	bx	lr
 8000da2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000da6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_fdiv>:
 8000dac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000db0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000db4:	bf1e      	ittt	ne
 8000db6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dba:	ea92 0f0c 	teqne	r2, ip
 8000dbe:	ea93 0f0c 	teqne	r3, ip
 8000dc2:	d069      	beq.n	8000e98 <__aeabi_fdiv+0xec>
 8000dc4:	eba2 0203 	sub.w	r2, r2, r3
 8000dc8:	ea80 0c01 	eor.w	ip, r0, r1
 8000dcc:	0249      	lsls	r1, r1, #9
 8000dce:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000dd2:	d037      	beq.n	8000e44 <__aeabi_fdiv+0x98>
 8000dd4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000dd8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ddc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000de0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000de4:	428b      	cmp	r3, r1
 8000de6:	bf38      	it	cc
 8000de8:	005b      	lslcc	r3, r3, #1
 8000dea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000dee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000df2:	428b      	cmp	r3, r1
 8000df4:	bf24      	itt	cs
 8000df6:	1a5b      	subcs	r3, r3, r1
 8000df8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000dfc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e00:	bf24      	itt	cs
 8000e02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e0e:	bf24      	itt	cs
 8000e10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e1c:	bf24      	itt	cs
 8000e1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e26:	011b      	lsls	r3, r3, #4
 8000e28:	bf18      	it	ne
 8000e2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e2e:	d1e0      	bne.n	8000df2 <__aeabi_fdiv+0x46>
 8000e30:	2afd      	cmp	r2, #253	@ 0xfd
 8000e32:	f63f af50 	bhi.w	8000cd6 <__aeabi_fmul+0x92>
 8000e36:	428b      	cmp	r3, r1
 8000e38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e3c:	bf08      	it	eq
 8000e3e:	f020 0001 	biceq.w	r0, r0, #1
 8000e42:	4770      	bx	lr
 8000e44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e4c:	327f      	adds	r2, #127	@ 0x7f
 8000e4e:	bfc2      	ittt	gt
 8000e50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e58:	4770      	bxgt	lr
 8000e5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e5e:	f04f 0300 	mov.w	r3, #0
 8000e62:	3a01      	subs	r2, #1
 8000e64:	e737      	b.n	8000cd6 <__aeabi_fmul+0x92>
 8000e66:	f092 0f00 	teq	r2, #0
 8000e6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e6e:	bf02      	ittt	eq
 8000e70:	0040      	lsleq	r0, r0, #1
 8000e72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e76:	3a01      	subeq	r2, #1
 8000e78:	d0f9      	beq.n	8000e6e <__aeabi_fdiv+0xc2>
 8000e7a:	ea40 000c 	orr.w	r0, r0, ip
 8000e7e:	f093 0f00 	teq	r3, #0
 8000e82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e86:	bf02      	ittt	eq
 8000e88:	0049      	lsleq	r1, r1, #1
 8000e8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e8e:	3b01      	subeq	r3, #1
 8000e90:	d0f9      	beq.n	8000e86 <__aeabi_fdiv+0xda>
 8000e92:	ea41 010c 	orr.w	r1, r1, ip
 8000e96:	e795      	b.n	8000dc4 <__aeabi_fdiv+0x18>
 8000e98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e9c:	ea92 0f0c 	teq	r2, ip
 8000ea0:	d108      	bne.n	8000eb4 <__aeabi_fdiv+0x108>
 8000ea2:	0242      	lsls	r2, r0, #9
 8000ea4:	f47f af7d 	bne.w	8000da2 <__aeabi_fmul+0x15e>
 8000ea8:	ea93 0f0c 	teq	r3, ip
 8000eac:	f47f af70 	bne.w	8000d90 <__aeabi_fmul+0x14c>
 8000eb0:	4608      	mov	r0, r1
 8000eb2:	e776      	b.n	8000da2 <__aeabi_fmul+0x15e>
 8000eb4:	ea93 0f0c 	teq	r3, ip
 8000eb8:	d104      	bne.n	8000ec4 <__aeabi_fdiv+0x118>
 8000eba:	024b      	lsls	r3, r1, #9
 8000ebc:	f43f af4c 	beq.w	8000d58 <__aeabi_fmul+0x114>
 8000ec0:	4608      	mov	r0, r1
 8000ec2:	e76e      	b.n	8000da2 <__aeabi_fmul+0x15e>
 8000ec4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ec8:	bf18      	it	ne
 8000eca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000ece:	d1ca      	bne.n	8000e66 <__aeabi_fdiv+0xba>
 8000ed0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000ed4:	f47f af5c 	bne.w	8000d90 <__aeabi_fmul+0x14c>
 8000ed8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000edc:	f47f af3c 	bne.w	8000d58 <__aeabi_fmul+0x114>
 8000ee0:	e75f      	b.n	8000da2 <__aeabi_fmul+0x15e>
 8000ee2:	bf00      	nop

08000ee4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b086      	sub	sp, #24
 8000ee8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eea:	f107 0308 	add.w	r3, r7, #8
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef8:	4b17      	ldr	r3, [pc, #92]	@ (8000f58 <MX_GPIO_Init+0x74>)
 8000efa:	699b      	ldr	r3, [r3, #24]
 8000efc:	4a16      	ldr	r2, [pc, #88]	@ (8000f58 <MX_GPIO_Init+0x74>)
 8000efe:	f043 0304 	orr.w	r3, r3, #4
 8000f02:	6193      	str	r3, [r2, #24]
 8000f04:	4b14      	ldr	r3, [pc, #80]	@ (8000f58 <MX_GPIO_Init+0x74>)
 8000f06:	699b      	ldr	r3, [r3, #24]
 8000f08:	f003 0304 	and.w	r3, r3, #4
 8000f0c:	607b      	str	r3, [r7, #4]
 8000f0e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f10:	4b11      	ldr	r3, [pc, #68]	@ (8000f58 <MX_GPIO_Init+0x74>)
 8000f12:	699b      	ldr	r3, [r3, #24]
 8000f14:	4a10      	ldr	r2, [pc, #64]	@ (8000f58 <MX_GPIO_Init+0x74>)
 8000f16:	f043 0308 	orr.w	r3, r3, #8
 8000f1a:	6193      	str	r3, [r2, #24]
 8000f1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f58 <MX_GPIO_Init+0x74>)
 8000f1e:	699b      	ldr	r3, [r3, #24]
 8000f20:	f003 0308 	and.w	r3, r3, #8
 8000f24:	603b      	str	r3, [r7, #0]
 8000f26:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8000f28:	2200      	movs	r2, #0
 8000f2a:	2110      	movs	r1, #16
 8000f2c:	480b      	ldr	r0, [pc, #44]	@ (8000f5c <MX_GPIO_Init+0x78>)
 8000f2e:	f002 f91d 	bl	800316c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 8000f32:	2310      	movs	r3, #16
 8000f34:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f36:	2301      	movs	r3, #1
 8000f38:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f3e:	2302      	movs	r3, #2
 8000f40:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8000f42:	f107 0308 	add.w	r3, r7, #8
 8000f46:	4619      	mov	r1, r3
 8000f48:	4804      	ldr	r0, [pc, #16]	@ (8000f5c <MX_GPIO_Init+0x78>)
 8000f4a:	f001 ff8b 	bl	8002e64 <HAL_GPIO_Init>

}
 8000f4e:	bf00      	nop
 8000f50:	3718      	adds	r7, #24
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	40010800 	.word	0x40010800

08000f60 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f64:	4b12      	ldr	r3, [pc, #72]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f66:	4a13      	ldr	r2, [pc, #76]	@ (8000fb4 <MX_I2C1_Init+0x54>)
 8000f68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000f6a:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f6c:	4a12      	ldr	r2, [pc, #72]	@ (8000fb8 <MX_I2C1_Init+0x58>)
 8000f6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f70:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f76:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f7e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f82:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f84:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f8a:	4b09      	ldr	r3, [pc, #36]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f90:	4b07      	ldr	r3, [pc, #28]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f96:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f9c:	4804      	ldr	r0, [pc, #16]	@ (8000fb0 <MX_I2C1_Init+0x50>)
 8000f9e:	f002 f8fd 	bl	800319c <HAL_I2C_Init>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000fa8:	f001 f89b 	bl	80020e2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	20000114 	.word	0x20000114
 8000fb4:	40005400 	.word	0x40005400
 8000fb8:	00061a80 	.word	0x00061a80

08000fbc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b088      	sub	sp, #32
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc4:	f107 0310 	add.w	r3, r7, #16
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
 8000fd0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a15      	ldr	r2, [pc, #84]	@ (800102c <HAL_I2C_MspInit+0x70>)
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d123      	bne.n	8001024 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fdc:	4b14      	ldr	r3, [pc, #80]	@ (8001030 <HAL_I2C_MspInit+0x74>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	4a13      	ldr	r2, [pc, #76]	@ (8001030 <HAL_I2C_MspInit+0x74>)
 8000fe2:	f043 0308 	orr.w	r3, r3, #8
 8000fe6:	6193      	str	r3, [r2, #24]
 8000fe8:	4b11      	ldr	r3, [pc, #68]	@ (8001030 <HAL_I2C_MspInit+0x74>)
 8000fea:	699b      	ldr	r3, [r3, #24]
 8000fec:	f003 0308 	and.w	r3, r3, #8
 8000ff0:	60fb      	str	r3, [r7, #12]
 8000ff2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ff4:	23c0      	movs	r3, #192	@ 0xc0
 8000ff6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ff8:	2312      	movs	r3, #18
 8000ffa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ffc:	2303      	movs	r3, #3
 8000ffe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001000:	f107 0310 	add.w	r3, r7, #16
 8001004:	4619      	mov	r1, r3
 8001006:	480b      	ldr	r0, [pc, #44]	@ (8001034 <HAL_I2C_MspInit+0x78>)
 8001008:	f001 ff2c 	bl	8002e64 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800100c:	4b08      	ldr	r3, [pc, #32]	@ (8001030 <HAL_I2C_MspInit+0x74>)
 800100e:	69db      	ldr	r3, [r3, #28]
 8001010:	4a07      	ldr	r2, [pc, #28]	@ (8001030 <HAL_I2C_MspInit+0x74>)
 8001012:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001016:	61d3      	str	r3, [r2, #28]
 8001018:	4b05      	ldr	r3, [pc, #20]	@ (8001030 <HAL_I2C_MspInit+0x74>)
 800101a:	69db      	ldr	r3, [r3, #28]
 800101c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001020:	60bb      	str	r3, [r7, #8]
 8001022:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001024:	bf00      	nop
 8001026:	3720      	adds	r7, #32
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	40005400 	.word	0x40005400
 8001030:	40021000 	.word	0x40021000
 8001034:	40010c00 	.word	0x40010c00

08001038 <MAX7219_Send>:

//ghi trng thi hin ti vo ma trn ny !!

/*---------Hm send data s cp nht  s dng cho gi hm Init  ri------------*/

void MAX7219_Send(uint8_t add, uint8_t data) {
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	4603      	mov	r3, r0
 8001040:	460a      	mov	r2, r1
 8001042:	71fb      	strb	r3, [r7, #7]
 8001044:	4613      	mov	r3, r2
 8001046:	71bb      	strb	r3, [r7, #6]
	uint16_t writeData = (add<<8)|data;
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	b21b      	sxth	r3, r3
 800104c:	021b      	lsls	r3, r3, #8
 800104e:	b21a      	sxth	r2, r3
 8001050:	79bb      	ldrb	r3, [r7, #6]
 8001052:	b21b      	sxth	r3, r3
 8001054:	4313      	orrs	r3, r2
 8001056:	b21b      	sxth	r3, r3
 8001058:	b29b      	uxth	r3, r3
 800105a:	817b      	strh	r3, [r7, #10]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); // Ko CS xung
 800105c:	2200      	movs	r2, #0
 800105e:	2110      	movs	r1, #16
 8001060:	480d      	ldr	r0, [pc, #52]	@ (8001098 <MAX7219_Send+0x60>)
 8001062:	f002 f883 	bl	800316c <HAL_GPIO_WritePin>
    for (int i=0; i<dev_num; i++){
 8001066:	2300      	movs	r3, #0
 8001068:	60fb      	str	r3, [r7, #12]
 800106a:	e009      	b.n	8001080 <MAX7219_Send+0x48>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&writeData, 1, 100);
 800106c:	f107 010a 	add.w	r1, r7, #10
 8001070:	2364      	movs	r3, #100	@ 0x64
 8001072:	2201      	movs	r2, #1
 8001074:	4809      	ldr	r0, [pc, #36]	@ (800109c <MAX7219_Send+0x64>)
 8001076:	f003 fd77 	bl	8004b68 <HAL_SPI_Transmit>
    for (int i=0; i<dev_num; i++){
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	3301      	adds	r3, #1
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	2b01      	cmp	r3, #1
 8001084:	ddf2      	ble.n	800106c <MAX7219_Send+0x34>
    }// V c 2 led ma trn nn khi to 2 ln
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);   // Ko CS ln
 8001086:	2201      	movs	r2, #1
 8001088:	2110      	movs	r1, #16
 800108a:	4803      	ldr	r0, [pc, #12]	@ (8001098 <MAX7219_Send+0x60>)
 800108c:	f002 f86e 	bl	800316c <HAL_GPIO_WritePin>
}
 8001090:	bf00      	nop
 8001092:	3710      	adds	r7, #16
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	40010800 	.word	0x40010800
 800109c:	200002ec 	.word	0x200002ec

080010a0 <max_write>:

/* ----Hm send data theo row v binary v phn chia ra t 1-8 l ca led 1, 9-16 l ca led 2------*/


int max_write (int row, uint8_t data)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b086      	sub	sp, #24
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	460b      	mov	r3, r1
 80010aa:	70fb      	strb	r3, [r7, #3]
	int devTarget = (row - 1) / 8;  // find out which is the actual max, where we need to write the data
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	3b01      	subs	r3, #1
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	da00      	bge.n	80010b6 <max_write+0x16>
 80010b4:	3307      	adds	r3, #7
 80010b6:	10db      	asrs	r3, r3, #3
 80010b8:	613b      	str	r3, [r7, #16]
	int offset = devTarget * 8;  // The offset of the start byte for the devTarget in the buffer
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	00db      	lsls	r3, r3, #3
 80010be:	60fb      	str	r3, [r7, #12]
	uint16_t writeData = 0;
 80010c0:	2300      	movs	r3, #0
 80010c2:	817b      	strh	r3, [r7, #10]
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);  // Select the slave
 80010c4:	2200      	movs	r2, #0
 80010c6:	2110      	movs	r1, #16
 80010c8:	481c      	ldr	r0, [pc, #112]	@ (800113c <max_write+0x9c>)
 80010ca:	f002 f84f 	bl	800316c <HAL_GPIO_WritePin>
	for (int dev = 0; dev < dev_num; dev++)   // for loop for all the max connected
 80010ce:	2300      	movs	r3, #0
 80010d0:	617b      	str	r3, [r7, #20]
 80010d2:	e025      	b.n	8001120 <max_write+0x80>
		// vif cos 2 thiet bi nen loop toi khi nao thoa man thi thoi
	{
		if (dev == devTarget)  // if this the target
 80010d4:	697a      	ldr	r2, [r7, #20]
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	429a      	cmp	r2, r3
 80010da:	d114      	bne.n	8001106 <max_write+0x66>
		{
			writeData = ((row - offset)<<8)|data;
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	b21b      	sxth	r3, r3
 80010e4:	021b      	lsls	r3, r3, #8
 80010e6:	b21a      	sxth	r2, r3
 80010e8:	78fb      	ldrb	r3, [r7, #3]
 80010ea:	b21b      	sxth	r3, r3
 80010ec:	4313      	orrs	r3, r2
 80010ee:	b21b      	sxth	r3, r3
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	817b      	strh	r3, [r7, #10]
			// truyn d liu ti dng th row nu m theo logic...
			//C th th  y dng  shift bit ca dng cn truyn v data cho chung 1 th
			HAL_SPI_Transmit(&hspi1, (uint8_t *)&writeData, 1, 1000);
 80010f4:	f107 010a 	add.w	r1, r7, #10
 80010f8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010fc:	2201      	movs	r2, #1
 80010fe:	4810      	ldr	r0, [pc, #64]	@ (8001140 <max_write+0xa0>)
 8001100:	f003 fd32 	bl	8004b68 <HAL_SPI_Transmit>
 8001104:	e009      	b.n	800111a <max_write+0x7a>
		}
		else
		{
			writeData = 0;  // send d liu NO-OP  daisy chain
 8001106:	2300      	movs	r3, #0
 8001108:	817b      	strh	r3, [r7, #10]
			HAL_SPI_Transmit(&hspi1, (uint8_t *)&writeData, 1, 1000);
 800110a:	f107 010a 	add.w	r1, r7, #10
 800110e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001112:	2201      	movs	r2, #1
 8001114:	480a      	ldr	r0, [pc, #40]	@ (8001140 <max_write+0xa0>)
 8001116:	f003 fd27 	bl	8004b68 <HAL_SPI_Transmit>
	for (int dev = 0; dev < dev_num; dev++)   // for loop for all the max connected
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	3301      	adds	r3, #1
 800111e:	617b      	str	r3, [r7, #20]
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	2b01      	cmp	r3, #1
 8001124:	ddd6      	ble.n	80010d4 <max_write+0x34>
		}
	}
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);  // disable the slave
 8001126:	2201      	movs	r2, #1
 8001128:	2110      	movs	r1, #16
 800112a:	4804      	ldr	r0, [pc, #16]	@ (800113c <max_write+0x9c>)
 800112c:	f002 f81e 	bl	800316c <HAL_GPIO_WritePin>
	return writeData;
 8001130:	897b      	ldrh	r3, [r7, #10]
}
 8001132:	4618      	mov	r0, r3
 8001134:	3718      	adds	r7, #24
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40010800 	.word	0x40010800
 8001140:	200002ec 	.word	0x200002ec

08001144 <MAX7219_Init>:


/*Khi to 2 ma trn*/
void MAX7219_Init(uint8_t intensity) {
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	71fb      	strb	r3, [r7, #7]
    HAL_Delay(100); // ch t cho an ton
 800114e:	2064      	movs	r0, #100	@ 0x64
 8001150:	f001 fd80 	bl	8002c54 <HAL_Delay>
    MAX7219_Send(0x0C, 0x01); // Wake up
 8001154:	2101      	movs	r1, #1
 8001156:	200c      	movs	r0, #12
 8001158:	f7ff ff6e 	bl	8001038 <MAX7219_Send>
    MAX7219_Send(0x0F, 0x00); // Tt Test mode
 800115c:	2100      	movs	r1, #0
 800115e:	200f      	movs	r0, #15
 8001160:	f7ff ff6a 	bl	8001038 <MAX7219_Send>
    MAX7219_Send(0x09, 0x00); // No decode
 8001164:	2100      	movs	r1, #0
 8001166:	2009      	movs	r0, #9
 8001168:	f7ff ff66 	bl	8001038 <MAX7219_Send>
    MAX7219_Send(0x0B, 0x07); // Scan  8 hng
 800116c:	2107      	movs	r1, #7
 800116e:	200b      	movs	r0, #11
 8001170:	f7ff ff62 	bl	8001038 <MAX7219_Send>
    MAX7219_Send(0x0A, intensity); //  sng
 8001174:	79fb      	ldrb	r3, [r7, #7]
 8001176:	4619      	mov	r1, r3
 8001178:	200a      	movs	r0, #10
 800117a:	f7ff ff5d 	bl	8001038 <MAX7219_Send>

    // Xa rc mn hnh khi bt ngun
    for(int i = 1; i <= 8; i++) {
 800117e:	2301      	movs	r3, #1
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	e008      	b.n	8001196 <MAX7219_Init+0x52>
          MAX7219_Send(i, 0x00);
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	b2db      	uxtb	r3, r3
 8001188:	2100      	movs	r1, #0
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff ff54 	bl	8001038 <MAX7219_Send>
    for(int i = 1; i <= 8; i++) {
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	3301      	adds	r3, #1
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	2b08      	cmp	r3, #8
 800119a:	ddf3      	ble.n	8001184 <MAX7219_Init+0x40>
      }
}
 800119c:	bf00      	nop
 800119e:	bf00      	nop
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}

080011a6 <get_orientation_state>:




/* ----------To hm nhn angle  nhn trng thi---------------- */
int get_orientation_state(double Ay, double Ax) {
 80011a6:	b580      	push	{r7, lr}
 80011a8:	b084      	sub	sp, #16
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80011b0:	e9c7 2300 	strd	r2, r3, [r7]
    // 1. Trng thi THNG (0  hoc 360 )
    if (Ay<0&&Ax>=0) {
 80011b4:	f04f 0200 	mov.w	r2, #0
 80011b8:	f04f 0300 	mov.w	r3, #0
 80011bc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011c0:	f7ff fbf4 	bl	80009ac <__aeabi_dcmplt>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d00c      	beq.n	80011e4 <get_orientation_state+0x3e>
 80011ca:	f04f 0200 	mov.w	r2, #0
 80011ce:	f04f 0300 	mov.w	r3, #0
 80011d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80011d6:	f7ff fbfd 	bl	80009d4 <__aeabi_dcmpge>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <get_orientation_state+0x3e>
        return 0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	e030      	b.n	8001246 <get_orientation_state+0xa0>
    }

    // 2. Trng thi NGHING PHI (90 )
    else if (Ay>=0 &&Ax>=0) {
 80011e4:	f04f 0200 	mov.w	r2, #0
 80011e8:	f04f 0300 	mov.w	r3, #0
 80011ec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011f0:	f7ff fbf0 	bl	80009d4 <__aeabi_dcmpge>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d00c      	beq.n	8001214 <get_orientation_state+0x6e>
 80011fa:	f04f 0200 	mov.w	r2, #0
 80011fe:	f04f 0300 	mov.w	r3, #0
 8001202:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001206:	f7ff fbe5 	bl	80009d4 <__aeabi_dcmpge>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <get_orientation_state+0x6e>
        return 1;
 8001210:	2301      	movs	r3, #1
 8001212:	e018      	b.n	8001246 <get_orientation_state+0xa0>
    }

    // 3. Trng thi CHNG NGC (180 )
    else if (Ay>=0&&Ax<0) {
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	f04f 0300 	mov.w	r3, #0
 800121c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001220:	f7ff fbd8 	bl	80009d4 <__aeabi_dcmpge>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d00c      	beq.n	8001244 <get_orientation_state+0x9e>
 800122a:	f04f 0200 	mov.w	r2, #0
 800122e:	f04f 0300 	mov.w	r3, #0
 8001232:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001236:	f7ff fbb9 	bl	80009ac <__aeabi_dcmplt>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <get_orientation_state+0x9e>
        return 2;
 8001240:	2302      	movs	r3, #2
 8001242:	e000      	b.n	8001246 <get_orientation_state+0xa0>
    }

    // 4. Trng thi NGHING TRI (270 ) - Trng hp cn li
    else {
        return 3;
 8001244:	2303      	movs	r3, #3
    }
}
 8001246:	4618      	mov	r0, r3
 8001248:	3710      	adds	r7, #16
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
	...

08001250 <source_sink>:
/*-----------To hm to im led (ngun ct) ------------*/
/*-----------Taoj hm qut xem led no  "trn mt"  b 1 trong cc led  */
//Ta gp chung li v sau  ta c hm update nn l khng b vn  g. Ta s to 1 source  8,7 khi 0 
//v s c 1 sink  7,8 mt 1 led cng lc vi to led to ra hiu ng ri ng h ct.

void source_sink(int state){
 8001250:	b480      	push	{r7}
 8001252:	b087      	sub	sp, #28
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
	int sink_x, sink_y;
	int source_x, source_y;

	if(state ==0){
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d108      	bne.n	8001270 <source_sink+0x20>
		sink_x= 7; sink_y=8;
 800125e:	2307      	movs	r3, #7
 8001260:	617b      	str	r3, [r7, #20]
 8001262:	2308      	movs	r3, #8
 8001264:	613b      	str	r3, [r7, #16]
		source_x=8; source_y=7;
 8001266:	2308      	movs	r3, #8
 8001268:	60fb      	str	r3, [r7, #12]
 800126a:	2307      	movs	r3, #7
 800126c:	60bb      	str	r3, [r7, #8]
 800126e:	e00a      	b.n	8001286 <source_sink+0x36>

	}
	else if(state==2){
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2b02      	cmp	r3, #2
 8001274:	d12a      	bne.n	80012cc <source_sink+0x7c>
		sink_x= 8; sink_y=7;
 8001276:	2308      	movs	r3, #8
 8001278:	617b      	str	r3, [r7, #20]
 800127a:	2307      	movs	r3, #7
 800127c:	613b      	str	r3, [r7, #16]
		source_x=7; source_y=8;
 800127e:	2307      	movs	r3, #7
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	2308      	movs	r3, #8
 8001284:	60bb      	str	r3, [r7, #8]
	}
	else{
		return;
	}
	//Nu nh  7,8 c n v  8,7 trng th mnh spawn led! v xa led c i
if (world[sink_x][sink_y] == 1 && world[source_x][source_y] == 0) {
 8001286:	4a14      	ldr	r2, [pc, #80]	@ (80012d8 <source_sink+0x88>)
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	011b      	lsls	r3, r3, #4
 800128c:	441a      	add	r2, r3
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	4413      	add	r3, r2
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d11a      	bne.n	80012ce <source_sink+0x7e>
 8001298:	4a0f      	ldr	r2, [pc, #60]	@ (80012d8 <source_sink+0x88>)
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	011b      	lsls	r3, r3, #4
 800129e:	441a      	add	r2, r3
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	4413      	add	r3, r2
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d111      	bne.n	80012ce <source_sink+0x7e>

        world[sink_x][sink_y] = 0;
 80012aa:	4a0b      	ldr	r2, [pc, #44]	@ (80012d8 <source_sink+0x88>)
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	011b      	lsls	r3, r3, #4
 80012b0:	441a      	add	r2, r3
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	4413      	add	r3, r2
 80012b6:	2200      	movs	r2, #0
 80012b8:	701a      	strb	r2, [r3, #0]
        world[source_x][source_y] = 1;
 80012ba:	4a07      	ldr	r2, [pc, #28]	@ (80012d8 <source_sink+0x88>)
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	011b      	lsls	r3, r3, #4
 80012c0:	441a      	add	r2, r3
 80012c2:	68bb      	ldr	r3, [r7, #8]
 80012c4:	4413      	add	r3, r2
 80012c6:	2201      	movs	r2, #1
 80012c8:	701a      	strb	r2, [r3, #0]
 80012ca:	e000      	b.n	80012ce <source_sink+0x7e>
		return;
 80012cc:	bf00      	nop
	}
}
 80012ce:	371c      	adds	r7, #28
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bc80      	pop	{r7}
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	20000178 	.word	0x20000178

080012dc <pack_data>:


/*-------Hm latch data t 16x16 ra 1 byte 8bit cha trng thi-------------*/

void pack_data(void){
 80012dc:	b480      	push	{r7}
 80012de:	b085      	sub	sp, #20
 80012e0:	af00      	add	r7, sp, #0
	for(int i=0; i<16; i++) display_buffer[i]=0;
 80012e2:	2300      	movs	r3, #0
 80012e4:	60fb      	str	r3, [r7, #12]
 80012e6:	e007      	b.n	80012f8 <pack_data+0x1c>
 80012e8:	4a23      	ldr	r2, [pc, #140]	@ (8001378 <pack_data+0x9c>)
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	4413      	add	r3, r2
 80012ee:	2200      	movs	r2, #0
 80012f0:	701a      	strb	r2, [r3, #0]
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	3301      	adds	r3, #1
 80012f6:	60fb      	str	r3, [r7, #12]
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	2b0f      	cmp	r3, #15
 80012fc:	ddf4      	ble.n	80012e8 <pack_data+0xc>

	for(int y=0; y<16; y++){
 80012fe:	2300      	movs	r3, #0
 8001300:	60bb      	str	r3, [r7, #8]
 8001302:	e02f      	b.n	8001364 <pack_data+0x88>
		int col=(y<8)?8:0; //if y<8 th start col =8. y t 8 n 15 th start col =0
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	2b07      	cmp	r3, #7
 8001308:	dc01      	bgt.n	800130e <pack_data+0x32>
 800130a:	2308      	movs	r3, #8
 800130c:	e000      	b.n	8001310 <pack_data+0x34>
 800130e:	2300      	movs	r3, #0
 8001310:	603b      	str	r3, [r7, #0]
		for (int x=0; x<8; x++){
 8001312:	2300      	movs	r3, #0
 8001314:	607b      	str	r3, [r7, #4]
 8001316:	e01f      	b.n	8001358 <pack_data+0x7c>
			if (world[col+x][y]==1){
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4413      	add	r3, r2
 800131e:	4a17      	ldr	r2, [pc, #92]	@ (800137c <pack_data+0xa0>)
 8001320:	011b      	lsls	r3, r3, #4
 8001322:	441a      	add	r2, r3
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	4413      	add	r3, r2
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	2b01      	cmp	r3, #1
 800132c:	d111      	bne.n	8001352 <pack_data+0x76>
				display_buffer[y]|=(1<<(x));
 800132e:	4a12      	ldr	r2, [pc, #72]	@ (8001378 <pack_data+0x9c>)
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	4413      	add	r3, r2
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	b25a      	sxtb	r2, r3
 8001338:	2101      	movs	r1, #1
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	fa01 f303 	lsl.w	r3, r1, r3
 8001340:	b25b      	sxtb	r3, r3
 8001342:	4313      	orrs	r3, r2
 8001344:	b25b      	sxtb	r3, r3
 8001346:	b2d9      	uxtb	r1, r3
 8001348:	4a0b      	ldr	r2, [pc, #44]	@ (8001378 <pack_data+0x9c>)
 800134a:	68bb      	ldr	r3, [r7, #8]
 800134c:	4413      	add	r3, r2
 800134e:	460a      	mov	r2, r1
 8001350:	701a      	strb	r2, [r3, #0]
		for (int x=0; x<8; x++){
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	3301      	adds	r3, #1
 8001356:	607b      	str	r3, [r7, #4]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2b07      	cmp	r3, #7
 800135c:	dddc      	ble.n	8001318 <pack_data+0x3c>
	for(int y=0; y<16; y++){
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	3301      	adds	r3, #1
 8001362:	60bb      	str	r3, [r7, #8]
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	2b0f      	cmp	r3, #15
 8001368:	ddcc      	ble.n	8001304 <pack_data+0x28>
			}
		}
	}

}
 800136a:	bf00      	nop
 800136c:	bf00      	nop
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	bc80      	pop	{r7}
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	20000168 	.word	0x20000168
 800137c:	20000178 	.word	0x20000178

08001380 <flush_to_max7219>:
	        }
	    }
}
/*----------To hm DISPLAY y ht data c cp nht mi ln  world ra-------------*/

void flush_to_max7219(void){
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
	for(int row=0; row<16; row++){
 8001386:	2300      	movs	r3, #0
 8001388:	607b      	str	r3, [r7, #4]
 800138a:	e00c      	b.n	80013a6 <flush_to_max7219+0x26>
		max_write(row+1, display_buffer[row]);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	1c5a      	adds	r2, r3, #1
 8001390:	4909      	ldr	r1, [pc, #36]	@ (80013b8 <flush_to_max7219+0x38>)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	440b      	add	r3, r1
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	4619      	mov	r1, r3
 800139a:	4610      	mov	r0, r2
 800139c:	f7ff fe80 	bl	80010a0 <max_write>
	for(int row=0; row<16; row++){
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	3301      	adds	r3, #1
 80013a4:	607b      	str	r3, [r7, #4]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2b0f      	cmp	r3, #15
 80013aa:	ddef      	ble.n	800138c <flush_to_max7219+0xc>
	}
}
 80013ac:	bf00      	nop
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	20000168 	.word	0x20000168

080013bc <check_inbound>:


/*------------To bin gii  ht ct bit im dng------------*/

bool check_inbound(int x, int y) {
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	6039      	str	r1, [r7, #0]
    if (x < 0 || x > 15 || y < 0 || y > 15) return false;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	db08      	blt.n	80013de <check_inbound+0x22>
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2b0f      	cmp	r3, #15
 80013d0:	dc05      	bgt.n	80013de <check_inbound+0x22>
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	db02      	blt.n	80013de <check_inbound+0x22>
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	2b0f      	cmp	r3, #15
 80013dc:	dd01      	ble.n	80013e2 <check_inbound+0x26>
 80013de:	2300      	movs	r3, #0
 80013e0:	e01c      	b.n	800141c <check_inbound+0x60>

    // Bnh trn tri
    if (x >= 0 && x <= 7 && y >= 8 && y <= 15) return true;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	db0a      	blt.n	80013fe <check_inbound+0x42>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2b07      	cmp	r3, #7
 80013ec:	dc07      	bgt.n	80013fe <check_inbound+0x42>
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	2b07      	cmp	r3, #7
 80013f2:	dd04      	ble.n	80013fe <check_inbound+0x42>
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	2b0f      	cmp	r3, #15
 80013f8:	dc01      	bgt.n	80013fe <check_inbound+0x42>
 80013fa:	2301      	movs	r3, #1
 80013fc:	e00e      	b.n	800141c <check_inbound+0x60>

    // Bnh di phi
    if (x >= 8 && x <= 15 && y >= 0 && y <= 7) return true;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2b07      	cmp	r3, #7
 8001402:	dd0a      	ble.n	800141a <check_inbound+0x5e>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2b0f      	cmp	r3, #15
 8001408:	dc07      	bgt.n	800141a <check_inbound+0x5e>
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	2b00      	cmp	r3, #0
 800140e:	db04      	blt.n	800141a <check_inbound+0x5e>
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	2b07      	cmp	r3, #7
 8001414:	dc01      	bgt.n	800141a <check_inbound+0x5e>
 8001416:	2301      	movs	r3, #1
 8001418:	e000      	b.n	800141c <check_inbound+0x60>

    return false; // Cn li l tng
 800141a:	2300      	movs	r3, #0
}
 800141c:	4618      	mov	r0, r3
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	bc80      	pop	{r7}
 8001424:	4770      	bx	lr

08001426 <check_inbound_state0upper>:

bool check_inbound_state0upper(int x, int y) // =state2below
{
 8001426:	b480      	push	{r7}
 8001428:	b083      	sub	sp, #12
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
 800142e:	6039      	str	r1, [r7, #0]
		if (x < 0 || x > 15 || y < 0 || y > 15) return false;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2b00      	cmp	r3, #0
 8001434:	db08      	blt.n	8001448 <check_inbound_state0upper+0x22>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2b0f      	cmp	r3, #15
 800143a:	dc05      	bgt.n	8001448 <check_inbound_state0upper+0x22>
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	2b00      	cmp	r3, #0
 8001440:	db02      	blt.n	8001448 <check_inbound_state0upper+0x22>
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	2b0f      	cmp	r3, #15
 8001446:	dd01      	ble.n	800144c <check_inbound_state0upper+0x26>
 8001448:	2300      	movs	r3, #0
 800144a:	e00e      	b.n	800146a <check_inbound_state0upper+0x44>

	    // Bnh di phi
	    if (x>=0&& x<=7&&y>=8&&y<=15) return true;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2b00      	cmp	r3, #0
 8001450:	db0a      	blt.n	8001468 <check_inbound_state0upper+0x42>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2b07      	cmp	r3, #7
 8001456:	dc07      	bgt.n	8001468 <check_inbound_state0upper+0x42>
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	2b07      	cmp	r3, #7
 800145c:	dd04      	ble.n	8001468 <check_inbound_state0upper+0x42>
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	2b0f      	cmp	r3, #15
 8001462:	dc01      	bgt.n	8001468 <check_inbound_state0upper+0x42>
 8001464:	2301      	movs	r3, #1
 8001466:	e000      	b.n	800146a <check_inbound_state0upper+0x44>
	    return false;
 8001468:	2300      	movs	r3, #0
}
 800146a:	4618      	mov	r0, r3
 800146c:	370c      	adds	r7, #12
 800146e:	46bd      	mov	sp, r7
 8001470:	bc80      	pop	{r7}
 8001472:	4770      	bx	lr

08001474 <check_inbound_state0below>:
bool check_inbound_state0below(int x, int y) // =state2upper
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	6039      	str	r1, [r7, #0]
		if (x < 0 || x > 15 || y < 0 || y > 15) return false;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2b00      	cmp	r3, #0
 8001482:	db08      	blt.n	8001496 <check_inbound_state0below+0x22>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2b0f      	cmp	r3, #15
 8001488:	dc05      	bgt.n	8001496 <check_inbound_state0below+0x22>
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	2b00      	cmp	r3, #0
 800148e:	db02      	blt.n	8001496 <check_inbound_state0below+0x22>
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	2b0f      	cmp	r3, #15
 8001494:	dd01      	ble.n	800149a <check_inbound_state0below+0x26>
 8001496:	2300      	movs	r3, #0
 8001498:	e00e      	b.n	80014b8 <check_inbound_state0below+0x44>

	    // Bnh trn tri
	    if (x>=8&& x<=15&&y>=0&&y<=7) return true;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2b07      	cmp	r3, #7
 800149e:	dd0a      	ble.n	80014b6 <check_inbound_state0below+0x42>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2b0f      	cmp	r3, #15
 80014a4:	dc07      	bgt.n	80014b6 <check_inbound_state0below+0x42>
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	db04      	blt.n	80014b6 <check_inbound_state0below+0x42>
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	2b07      	cmp	r3, #7
 80014b0:	dc01      	bgt.n	80014b6 <check_inbound_state0below+0x42>
 80014b2:	2301      	movs	r3, #1
 80014b4:	e000      	b.n	80014b8 <check_inbound_state0below+0x44>
	    return false;
 80014b6:	2300      	movs	r3, #0
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	bc80      	pop	{r7}
 80014c0:	4770      	bx	lr
	...

080014c4 <can_move_to>:
//--> ci state quyt nh inbound



/*-------------To hm  check xem ht c th di chuyn tip hay khng-------------*/
bool can_move_to(int tx, int ty) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	6039      	str	r1, [r7, #0]
    if (!check_inbound(tx, ty)) return false; // ng tng/Bin
 80014ce:	6839      	ldr	r1, [r7, #0]
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f7ff ff73 	bl	80013bc <check_inbound>
 80014d6:	4603      	mov	r3, r0
 80014d8:	f083 0301 	eor.w	r3, r3, #1
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <can_move_to+0x22>
 80014e2:	2300      	movs	r3, #0
 80014e4:	e00b      	b.n	80014fe <can_move_to+0x3a>
    if (world[tx][ty] == 1) return false;     // ng ht ct khc
 80014e6:	4a08      	ldr	r2, [pc, #32]	@ (8001508 <can_move_to+0x44>)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	011b      	lsls	r3, r3, #4
 80014ec:	441a      	add	r2, r3
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	4413      	add	r3, r2
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d101      	bne.n	80014fc <can_move_to+0x38>
 80014f8:	2300      	movs	r3, #0
 80014fa:	e000      	b.n	80014fe <can_move_to+0x3a>
    return true;
 80014fc:	2301      	movs	r3, #1
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000178 	.word	0x20000178

0800150c <can_move_to_state0upper>:

bool can_move_to_state0upper(int tx, int ty) //=can_move_to_state2below
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	6039      	str	r1, [r7, #0]
    if (!check_inbound_state0upper(tx, ty)) return false; // ng tng/Bin
 8001516:	6839      	ldr	r1, [r7, #0]
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f7ff ff84 	bl	8001426 <check_inbound_state0upper>
 800151e:	4603      	mov	r3, r0
 8001520:	f083 0301 	eor.w	r3, r3, #1
 8001524:	b2db      	uxtb	r3, r3
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <can_move_to_state0upper+0x22>
 800152a:	2300      	movs	r3, #0
 800152c:	e00b      	b.n	8001546 <can_move_to_state0upper+0x3a>
    if (world[tx][ty] == 1) return false;     // ng ht ct khc
 800152e:	4a08      	ldr	r2, [pc, #32]	@ (8001550 <can_move_to_state0upper+0x44>)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	011b      	lsls	r3, r3, #4
 8001534:	441a      	add	r2, r3
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	4413      	add	r3, r2
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2b01      	cmp	r3, #1
 800153e:	d101      	bne.n	8001544 <can_move_to_state0upper+0x38>
 8001540:	2300      	movs	r3, #0
 8001542:	e000      	b.n	8001546 <can_move_to_state0upper+0x3a>
    return true;
 8001544:	2301      	movs	r3, #1
}
 8001546:	4618      	mov	r0, r3
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000178 	.word	0x20000178

08001554 <can_move_to_state0below>:
bool can_move_to_state0below(int tx, int ty) //=can_move_to_state2upper
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
    if (!check_inbound_state0below(tx, ty)) return false; // ng tng/Bin
 800155e:	6839      	ldr	r1, [r7, #0]
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f7ff ff87 	bl	8001474 <check_inbound_state0below>
 8001566:	4603      	mov	r3, r0
 8001568:	f083 0301 	eor.w	r3, r3, #1
 800156c:	b2db      	uxtb	r3, r3
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <can_move_to_state0below+0x22>
 8001572:	2300      	movs	r3, #0
 8001574:	e00b      	b.n	800158e <can_move_to_state0below+0x3a>
    if (world[tx][ty] == 1) return false;     // ng ht ct khc
 8001576:	4a08      	ldr	r2, [pc, #32]	@ (8001598 <can_move_to_state0below+0x44>)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	011b      	lsls	r3, r3, #4
 800157c:	441a      	add	r2, r3
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	4413      	add	r3, r2
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d101      	bne.n	800158c <can_move_to_state0below+0x38>
 8001588:	2300      	movs	r3, #0
 800158a:	e000      	b.n	800158e <can_move_to_state0below+0x3a>
    return true;
 800158c:	2301      	movs	r3, #1
}
 800158e:	4618      	mov	r0, r3
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	20000178 	.word	0x20000178

0800159c <set_gravity_by_state>:
int8_t fwdX, fwdY;
// 2. Hng trt sang tri (Left)
int8_t leftX, leftY;
// 3. Hng trt sang phi (Right)
int8_t rightX, rightY;
void set_gravity_by_state(int state) {
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
    switch (state) {
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2b03      	cmp	r3, #3
 80015a8:	d856      	bhi.n	8001658 <set_gravity_by_state+0xbc>
 80015aa:	a201      	add	r2, pc, #4	@ (adr r2, 80015b0 <set_gravity_by_state+0x14>)
 80015ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b0:	080015c1 	.word	0x080015c1
 80015b4:	080015e7 	.word	0x080015e7
 80015b8:	0800160d 	.word	0x0800160d
 80015bc:	08001633 	.word	0x08001633

        case 0:
            fwdX = 1;  fwdY = -1;
 80015c0:	4b28      	ldr	r3, [pc, #160]	@ (8001664 <set_gravity_by_state+0xc8>)
 80015c2:	2201      	movs	r2, #1
 80015c4:	701a      	strb	r2, [r3, #0]
 80015c6:	4b28      	ldr	r3, [pc, #160]	@ (8001668 <set_gravity_by_state+0xcc>)
 80015c8:	22ff      	movs	r2, #255	@ 0xff
 80015ca:	701a      	strb	r2, [r3, #0]

            leftX = 0; leftY = -1;
 80015cc:	4b27      	ldr	r3, [pc, #156]	@ (800166c <set_gravity_by_state+0xd0>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	701a      	strb	r2, [r3, #0]
 80015d2:	4b27      	ldr	r3, [pc, #156]	@ (8001670 <set_gravity_by_state+0xd4>)
 80015d4:	22ff      	movs	r2, #255	@ 0xff
 80015d6:	701a      	strb	r2, [r3, #0]

            rightX = 1; rightY = 0;
 80015d8:	4b26      	ldr	r3, [pc, #152]	@ (8001674 <set_gravity_by_state+0xd8>)
 80015da:	2201      	movs	r2, #1
 80015dc:	701a      	strb	r2, [r3, #0]
 80015de:	4b26      	ldr	r3, [pc, #152]	@ (8001678 <set_gravity_by_state+0xdc>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	701a      	strb	r2, [r3, #0]
            break;
 80015e4:	e038      	b.n	8001658 <set_gravity_by_state+0xbc>

        case 1:
            fwdX = 1; fwdY = 1;
 80015e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001664 <set_gravity_by_state+0xc8>)
 80015e8:	2201      	movs	r2, #1
 80015ea:	701a      	strb	r2, [r3, #0]
 80015ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001668 <set_gravity_by_state+0xcc>)
 80015ee:	2201      	movs	r2, #1
 80015f0:	701a      	strb	r2, [r3, #0]

            leftX = 1; leftY = 0;  // Trt sang tri
 80015f2:	4b1e      	ldr	r3, [pc, #120]	@ (800166c <set_gravity_by_state+0xd0>)
 80015f4:	2201      	movs	r2, #1
 80015f6:	701a      	strb	r2, [r3, #0]
 80015f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001670 <set_gravity_by_state+0xd4>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	701a      	strb	r2, [r3, #0]

            rightX = 0; rightY = 11; // Trt ln trn
 80015fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001674 <set_gravity_by_state+0xd8>)
 8001600:	2200      	movs	r2, #0
 8001602:	701a      	strb	r2, [r3, #0]
 8001604:	4b1c      	ldr	r3, [pc, #112]	@ (8001678 <set_gravity_by_state+0xdc>)
 8001606:	220b      	movs	r2, #11
 8001608:	701a      	strb	r2, [r3, #0]
            break;
 800160a:	e025      	b.n	8001658 <set_gravity_by_state+0xbc>

        case 2:
            fwdX = -1; fwdY = 1;
 800160c:	4b15      	ldr	r3, [pc, #84]	@ (8001664 <set_gravity_by_state+0xc8>)
 800160e:	22ff      	movs	r2, #255	@ 0xff
 8001610:	701a      	strb	r2, [r3, #0]
 8001612:	4b15      	ldr	r3, [pc, #84]	@ (8001668 <set_gravity_by_state+0xcc>)
 8001614:	2201      	movs	r2, #1
 8001616:	701a      	strb	r2, [r3, #0]

            leftX = -1; leftY = 0;
 8001618:	4b14      	ldr	r3, [pc, #80]	@ (800166c <set_gravity_by_state+0xd0>)
 800161a:	22ff      	movs	r2, #255	@ 0xff
 800161c:	701a      	strb	r2, [r3, #0]
 800161e:	4b14      	ldr	r3, [pc, #80]	@ (8001670 <set_gravity_by_state+0xd4>)
 8001620:	2200      	movs	r2, #0
 8001622:	701a      	strb	r2, [r3, #0]

            rightX = 0; rightY = 1;
 8001624:	4b13      	ldr	r3, [pc, #76]	@ (8001674 <set_gravity_by_state+0xd8>)
 8001626:	2200      	movs	r2, #0
 8001628:	701a      	strb	r2, [r3, #0]
 800162a:	4b13      	ldr	r3, [pc, #76]	@ (8001678 <set_gravity_by_state+0xdc>)
 800162c:	2201      	movs	r2, #1
 800162e:	701a      	strb	r2, [r3, #0]
            break;
 8001630:	e012      	b.n	8001658 <set_gravity_by_state+0xbc>

        case 3:
            fwdX = -1;  fwdY = -1;
 8001632:	4b0c      	ldr	r3, [pc, #48]	@ (8001664 <set_gravity_by_state+0xc8>)
 8001634:	22ff      	movs	r2, #255	@ 0xff
 8001636:	701a      	strb	r2, [r3, #0]
 8001638:	4b0b      	ldr	r3, [pc, #44]	@ (8001668 <set_gravity_by_state+0xcc>)
 800163a:	22ff      	movs	r2, #255	@ 0xff
 800163c:	701a      	strb	r2, [r3, #0]

            leftX = -1; leftY = 0;
 800163e:	4b0b      	ldr	r3, [pc, #44]	@ (800166c <set_gravity_by_state+0xd0>)
 8001640:	22ff      	movs	r2, #255	@ 0xff
 8001642:	701a      	strb	r2, [r3, #0]
 8001644:	4b0a      	ldr	r3, [pc, #40]	@ (8001670 <set_gravity_by_state+0xd4>)
 8001646:	2200      	movs	r2, #0
 8001648:	701a      	strb	r2, [r3, #0]

            rightX = 0; rightY = -1;
 800164a:	4b0a      	ldr	r3, [pc, #40]	@ (8001674 <set_gravity_by_state+0xd8>)
 800164c:	2200      	movs	r2, #0
 800164e:	701a      	strb	r2, [r3, #0]
 8001650:	4b09      	ldr	r3, [pc, #36]	@ (8001678 <set_gravity_by_state+0xdc>)
 8001652:	22ff      	movs	r2, #255	@ 0xff
 8001654:	701a      	strb	r2, [r3, #0]
            break;
 8001656:	bf00      	nop
    }
}
 8001658:	bf00      	nop
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	bc80      	pop	{r7}
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	200002e0 	.word	0x200002e0
 8001668:	200002e1 	.word	0x200002e1
 800166c:	200002e2 	.word	0x200002e2
 8001670:	200002e3 	.word	0x200002e3
 8001674:	200002e4 	.word	0x200002e4
 8001678:	200002e5 	.word	0x200002e5

0800167c <move_particle>:

/*------------To hm  check bn tri v bn phi v pha di--------------------*/
void move_particle(int x, int y){
 800167c:	b580      	push	{r7, lr}
 800167e:	b08a      	sub	sp, #40	@ 0x28
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
	if (world[x][y] == 0) return; //khng c ct th khng di chuyn ci ny
 8001686:	4a5a      	ldr	r2, [pc, #360]	@ (80017f0 <move_particle+0x174>)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	011b      	lsls	r3, r3, #4
 800168c:	441a      	add	r2, r3
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	4413      	add	r3, r2
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	f000 80a5 	beq.w	80017e4 <move_particle+0x168>
	//i thng
	int next_x = x + fwdX;
 800169a:	4b56      	ldr	r3, [pc, #344]	@ (80017f4 <move_particle+0x178>)
 800169c:	f993 3000 	ldrsb.w	r3, [r3]
 80016a0:	461a      	mov	r2, r3
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4413      	add	r3, r2
 80016a6:	627b      	str	r3, [r7, #36]	@ 0x24
	int next_y = y + fwdY;
 80016a8:	4b53      	ldr	r3, [pc, #332]	@ (80017f8 <move_particle+0x17c>)
 80016aa:	f993 3000 	ldrsb.w	r3, [r3]
 80016ae:	461a      	mov	r2, r3
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	4413      	add	r3, r2
 80016b4:	623b      	str	r3, [r7, #32]
	//i tri
	int lX= x+leftX;
 80016b6:	4b51      	ldr	r3, [pc, #324]	@ (80017fc <move_particle+0x180>)
 80016b8:	f993 3000 	ldrsb.w	r3, [r3]
 80016bc:	461a      	mov	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4413      	add	r3, r2
 80016c2:	61fb      	str	r3, [r7, #28]
	int lY= y+leftY;
 80016c4:	4b4e      	ldr	r3, [pc, #312]	@ (8001800 <move_particle+0x184>)
 80016c6:	f993 3000 	ldrsb.w	r3, [r3]
 80016ca:	461a      	mov	r2, r3
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	4413      	add	r3, r2
 80016d0:	61bb      	str	r3, [r7, #24]
	//i phi
	int rX= x+rightX;
 80016d2:	4b4c      	ldr	r3, [pc, #304]	@ (8001804 <move_particle+0x188>)
 80016d4:	f993 3000 	ldrsb.w	r3, [r3]
 80016d8:	461a      	mov	r2, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4413      	add	r3, r2
 80016de:	617b      	str	r3, [r7, #20]
	int rY= y+rightY;
 80016e0:	4b49      	ldr	r3, [pc, #292]	@ (8001808 <move_particle+0x18c>)
 80016e2:	f993 3000 	ldrsb.w	r3, [r3]
 80016e6:	461a      	mov	r2, r3
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	4413      	add	r3, r2
 80016ec:	613b      	str	r3, [r7, #16]
	if(can_move_to(next_x,next_y)) //i thng
 80016ee:	6a39      	ldr	r1, [r7, #32]
 80016f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80016f2:	f7ff fee7 	bl	80014c4 <can_move_to>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d010      	beq.n	800171e <move_particle+0xa2>
	{
		world[x][y] = 0;
 80016fc:	4a3c      	ldr	r2, [pc, #240]	@ (80017f0 <move_particle+0x174>)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	011b      	lsls	r3, r3, #4
 8001702:	441a      	add	r2, r3
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	4413      	add	r3, r2
 8001708:	2200      	movs	r2, #0
 800170a:	701a      	strb	r2, [r3, #0]
		world[next_x][next_y] = 1;
 800170c:	4a38      	ldr	r2, [pc, #224]	@ (80017f0 <move_particle+0x174>)
 800170e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001710:	011b      	lsls	r3, r3, #4
 8001712:	441a      	add	r2, r3
 8001714:	6a3b      	ldr	r3, [r7, #32]
 8001716:	4413      	add	r3, r2
 8001718:	2201      	movs	r2, #1
 800171a:	701a      	strb	r2, [r3, #0]
		return;
 800171c:	e065      	b.n	80017ea <move_particle+0x16e>
	}

	bool can_left  = can_move_to(lX, lY);
 800171e:	69b9      	ldr	r1, [r7, #24]
 8001720:	69f8      	ldr	r0, [r7, #28]
 8001722:	f7ff fecf 	bl	80014c4 <can_move_to>
 8001726:	4603      	mov	r3, r0
 8001728:	73fb      	strb	r3, [r7, #15]
	bool can_right = can_move_to(rX, rY);
 800172a:	6939      	ldr	r1, [r7, #16]
 800172c:	6978      	ldr	r0, [r7, #20]
 800172e:	f7ff fec9 	bl	80014c4 <can_move_to>
 8001732:	4603      	mov	r3, r0
 8001734:	73bb      	strb	r3, [r7, #14]

	    if (can_left && can_right) {
 8001736:	7bfb      	ldrb	r3, [r7, #15]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d02b      	beq.n	8001794 <move_particle+0x118>
 800173c:	7bbb      	ldrb	r3, [r7, #14]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d028      	beq.n	8001794 <move_particle+0x118>
	        // C 2 bn u thong -> Random chn 1
	        if (rand() % 2 == 0) {
 8001742:	f003 fc0f 	bl	8004f64 <rand>
 8001746:	4603      	mov	r3, r0
 8001748:	f003 0301 	and.w	r3, r3, #1
 800174c:	2b00      	cmp	r3, #0
 800174e:	d110      	bne.n	8001772 <move_particle+0xf6>
	            world[x][y] = 0; world[lX][lY] = 1;
 8001750:	4a27      	ldr	r2, [pc, #156]	@ (80017f0 <move_particle+0x174>)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	011b      	lsls	r3, r3, #4
 8001756:	441a      	add	r2, r3
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	4413      	add	r3, r2
 800175c:	2200      	movs	r2, #0
 800175e:	701a      	strb	r2, [r3, #0]
 8001760:	4a23      	ldr	r2, [pc, #140]	@ (80017f0 <move_particle+0x174>)
 8001762:	69fb      	ldr	r3, [r7, #28]
 8001764:	011b      	lsls	r3, r3, #4
 8001766:	441a      	add	r2, r3
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	4413      	add	r3, r2
 800176c:	2201      	movs	r2, #1
 800176e:	701a      	strb	r2, [r3, #0]
	        if (rand() % 2 == 0) {
 8001770:	e03b      	b.n	80017ea <move_particle+0x16e>
	        } else {
	            world[x][y] = 0; world[rX][rY] = 1;
 8001772:	4a1f      	ldr	r2, [pc, #124]	@ (80017f0 <move_particle+0x174>)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	011b      	lsls	r3, r3, #4
 8001778:	441a      	add	r2, r3
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	4413      	add	r3, r2
 800177e:	2200      	movs	r2, #0
 8001780:	701a      	strb	r2, [r3, #0]
 8001782:	4a1b      	ldr	r2, [pc, #108]	@ (80017f0 <move_particle+0x174>)
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	011b      	lsls	r3, r3, #4
 8001788:	441a      	add	r2, r3
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	4413      	add	r3, r2
 800178e:	2201      	movs	r2, #1
 8001790:	701a      	strb	r2, [r3, #0]
	        if (rand() % 2 == 0) {
 8001792:	e02a      	b.n	80017ea <move_particle+0x16e>
	        }
	    }
	    else if (can_left) {
 8001794:	7bfb      	ldrb	r3, [r7, #15]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d010      	beq.n	80017bc <move_particle+0x140>
	        // Ch bn tri thong
	        world[x][y] = 0; world[lX][lY] = 1;
 800179a:	4a15      	ldr	r2, [pc, #84]	@ (80017f0 <move_particle+0x174>)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	011b      	lsls	r3, r3, #4
 80017a0:	441a      	add	r2, r3
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	4413      	add	r3, r2
 80017a6:	2200      	movs	r2, #0
 80017a8:	701a      	strb	r2, [r3, #0]
 80017aa:	4a11      	ldr	r2, [pc, #68]	@ (80017f0 <move_particle+0x174>)
 80017ac:	69fb      	ldr	r3, [r7, #28]
 80017ae:	011b      	lsls	r3, r3, #4
 80017b0:	441a      	add	r2, r3
 80017b2:	69bb      	ldr	r3, [r7, #24]
 80017b4:	4413      	add	r3, r2
 80017b6:	2201      	movs	r2, #1
 80017b8:	701a      	strb	r2, [r3, #0]
 80017ba:	e016      	b.n	80017ea <move_particle+0x16e>
	    }
	    else if (can_right) {
 80017bc:	7bbb      	ldrb	r3, [r7, #14]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d012      	beq.n	80017e8 <move_particle+0x16c>
	        // Ch bn phi thong
	        world[x][y] = 0; world[rX][rY] = 1;
 80017c2:	4a0b      	ldr	r2, [pc, #44]	@ (80017f0 <move_particle+0x174>)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	011b      	lsls	r3, r3, #4
 80017c8:	441a      	add	r2, r3
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	4413      	add	r3, r2
 80017ce:	2200      	movs	r2, #0
 80017d0:	701a      	strb	r2, [r3, #0]
 80017d2:	4a07      	ldr	r2, [pc, #28]	@ (80017f0 <move_particle+0x174>)
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	011b      	lsls	r3, r3, #4
 80017d8:	441a      	add	r2, r3
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	4413      	add	r3, r2
 80017de:	2201      	movs	r2, #1
 80017e0:	701a      	strb	r2, [r3, #0]
 80017e2:	e002      	b.n	80017ea <move_particle+0x16e>
	if (world[x][y] == 0) return; //khng c ct th khng di chuyn ci ny
 80017e4:	bf00      	nop
 80017e6:	e000      	b.n	80017ea <move_particle+0x16e>
	    }
	    else{return;}
 80017e8:	bf00      	nop
	//ng yn
}
 80017ea:	3728      	adds	r7, #40	@ 0x28
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	20000178 	.word	0x20000178
 80017f4:	200002e0 	.word	0x200002e0
 80017f8:	200002e1 	.word	0x200002e1
 80017fc:	200002e2 	.word	0x200002e2
 8001800:	200002e3 	.word	0x200002e3
 8001804:	200002e4 	.word	0x200002e4
 8001808:	200002e5 	.word	0x200002e5

0800180c <move_particle_state0upper>:

//Dng cho state0 mt trn  n khng chy l
void move_particle_state0upper(int x, int y) //=state2below
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b088      	sub	sp, #32
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	6039      	str	r1, [r7, #0]
	if (world[x][y] == 0) return; //khng c ct th khng di chuyn ci ny
 8001816:	4a47      	ldr	r2, [pc, #284]	@ (8001934 <move_particle_state0upper+0x128>)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	011b      	lsls	r3, r3, #4
 800181c:	441a      	add	r2, r3
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	4413      	add	r3, r2
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d07e      	beq.n	8001926 <move_particle_state0upper+0x11a>
	//i thng

	//i tri
	int lX= x+leftX;
 8001828:	4b43      	ldr	r3, [pc, #268]	@ (8001938 <move_particle_state0upper+0x12c>)
 800182a:	f993 3000 	ldrsb.w	r3, [r3]
 800182e:	461a      	mov	r2, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	4413      	add	r3, r2
 8001834:	61fb      	str	r3, [r7, #28]
	int lY= y+leftY;
 8001836:	4b41      	ldr	r3, [pc, #260]	@ (800193c <move_particle_state0upper+0x130>)
 8001838:	f993 3000 	ldrsb.w	r3, [r3]
 800183c:	461a      	mov	r2, r3
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	4413      	add	r3, r2
 8001842:	61bb      	str	r3, [r7, #24]
	//i phi
	int rX= x+rightX;
 8001844:	4b3e      	ldr	r3, [pc, #248]	@ (8001940 <move_particle_state0upper+0x134>)
 8001846:	f993 3000 	ldrsb.w	r3, [r3]
 800184a:	461a      	mov	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	4413      	add	r3, r2
 8001850:	617b      	str	r3, [r7, #20]
	int rY= y+rightY;
 8001852:	4b3c      	ldr	r3, [pc, #240]	@ (8001944 <move_particle_state0upper+0x138>)
 8001854:	f993 3000 	ldrsb.w	r3, [r3]
 8001858:	461a      	mov	r2, r3
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	4413      	add	r3, r2
 800185e:	613b      	str	r3, [r7, #16]
		world[x][y] = 0;
		world[next_x][next_y] = 1;
		return;
	}*/

	bool can_left  = can_move_to_state0upper(lX, lY);
 8001860:	69b9      	ldr	r1, [r7, #24]
 8001862:	69f8      	ldr	r0, [r7, #28]
 8001864:	f7ff fe52 	bl	800150c <can_move_to_state0upper>
 8001868:	4603      	mov	r3, r0
 800186a:	73fb      	strb	r3, [r7, #15]
	bool can_right = can_move_to_state0upper(rX, rY);
 800186c:	6939      	ldr	r1, [r7, #16]
 800186e:	6978      	ldr	r0, [r7, #20]
 8001870:	f7ff fe4c 	bl	800150c <can_move_to_state0upper>
 8001874:	4603      	mov	r3, r0
 8001876:	73bb      	strb	r3, [r7, #14]

	    if (can_left && can_right) {
 8001878:	7bfb      	ldrb	r3, [r7, #15]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d02b      	beq.n	80018d6 <move_particle_state0upper+0xca>
 800187e:	7bbb      	ldrb	r3, [r7, #14]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d028      	beq.n	80018d6 <move_particle_state0upper+0xca>
	        // C 2 bn u thong -> Random chn 1
	        if (rand() % 2 == 0) {
 8001884:	f003 fb6e 	bl	8004f64 <rand>
 8001888:	4603      	mov	r3, r0
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	2b00      	cmp	r3, #0
 8001890:	d110      	bne.n	80018b4 <move_particle_state0upper+0xa8>
	            world[x][y] = 0; world[lX][lY] = 1;
 8001892:	4a28      	ldr	r2, [pc, #160]	@ (8001934 <move_particle_state0upper+0x128>)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	011b      	lsls	r3, r3, #4
 8001898:	441a      	add	r2, r3
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	4413      	add	r3, r2
 800189e:	2200      	movs	r2, #0
 80018a0:	701a      	strb	r2, [r3, #0]
 80018a2:	4a24      	ldr	r2, [pc, #144]	@ (8001934 <move_particle_state0upper+0x128>)
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	011b      	lsls	r3, r3, #4
 80018a8:	441a      	add	r2, r3
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	4413      	add	r3, r2
 80018ae:	2201      	movs	r2, #1
 80018b0:	701a      	strb	r2, [r3, #0]
	        if (rand() % 2 == 0) {
 80018b2:	e03b      	b.n	800192c <move_particle_state0upper+0x120>
	        } else {
	            world[x][y] = 0; world[rX][rY] = 1;
 80018b4:	4a1f      	ldr	r2, [pc, #124]	@ (8001934 <move_particle_state0upper+0x128>)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	011b      	lsls	r3, r3, #4
 80018ba:	441a      	add	r2, r3
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	4413      	add	r3, r2
 80018c0:	2200      	movs	r2, #0
 80018c2:	701a      	strb	r2, [r3, #0]
 80018c4:	4a1b      	ldr	r2, [pc, #108]	@ (8001934 <move_particle_state0upper+0x128>)
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	011b      	lsls	r3, r3, #4
 80018ca:	441a      	add	r2, r3
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	4413      	add	r3, r2
 80018d0:	2201      	movs	r2, #1
 80018d2:	701a      	strb	r2, [r3, #0]
	        if (rand() % 2 == 0) {
 80018d4:	e02a      	b.n	800192c <move_particle_state0upper+0x120>
	        }
	    }
	    else if (can_left) {
 80018d6:	7bfb      	ldrb	r3, [r7, #15]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d010      	beq.n	80018fe <move_particle_state0upper+0xf2>
	        // Ch bn tri thong
	        world[x][y] = 0; world[lX][lY] = 1;
 80018dc:	4a15      	ldr	r2, [pc, #84]	@ (8001934 <move_particle_state0upper+0x128>)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	011b      	lsls	r3, r3, #4
 80018e2:	441a      	add	r2, r3
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	4413      	add	r3, r2
 80018e8:	2200      	movs	r2, #0
 80018ea:	701a      	strb	r2, [r3, #0]
 80018ec:	4a11      	ldr	r2, [pc, #68]	@ (8001934 <move_particle_state0upper+0x128>)
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	011b      	lsls	r3, r3, #4
 80018f2:	441a      	add	r2, r3
 80018f4:	69bb      	ldr	r3, [r7, #24]
 80018f6:	4413      	add	r3, r2
 80018f8:	2201      	movs	r2, #1
 80018fa:	701a      	strb	r2, [r3, #0]
 80018fc:	e016      	b.n	800192c <move_particle_state0upper+0x120>
	    }
	    else if (can_right) {
 80018fe:	7bbb      	ldrb	r3, [r7, #14]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d012      	beq.n	800192a <move_particle_state0upper+0x11e>
	        // Ch bn phi thong
	        world[x][y] = 0; world[rX][rY] = 1;
 8001904:	4a0b      	ldr	r2, [pc, #44]	@ (8001934 <move_particle_state0upper+0x128>)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	011b      	lsls	r3, r3, #4
 800190a:	441a      	add	r2, r3
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	4413      	add	r3, r2
 8001910:	2200      	movs	r2, #0
 8001912:	701a      	strb	r2, [r3, #0]
 8001914:	4a07      	ldr	r2, [pc, #28]	@ (8001934 <move_particle_state0upper+0x128>)
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	011b      	lsls	r3, r3, #4
 800191a:	441a      	add	r2, r3
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	4413      	add	r3, r2
 8001920:	2201      	movs	r2, #1
 8001922:	701a      	strb	r2, [r3, #0]
 8001924:	e002      	b.n	800192c <move_particle_state0upper+0x120>
	if (world[x][y] == 0) return; //khng c ct th khng di chuyn ci ny
 8001926:	bf00      	nop
 8001928:	e000      	b.n	800192c <move_particle_state0upper+0x120>
	    }
	    else{return;}
 800192a:	bf00      	nop
	//ng yn
}
 800192c:	3720      	adds	r7, #32
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	20000178 	.word	0x20000178
 8001938:	200002e2 	.word	0x200002e2
 800193c:	200002e3 	.word	0x200002e3
 8001940:	200002e4 	.word	0x200002e4
 8001944:	200002e5 	.word	0x200002e5

08001948 <move_particle_state2upper>:


void move_particle_state2upper(int x, int y) //=state2below
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b088      	sub	sp, #32
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	6039      	str	r1, [r7, #0]
	if (world[x][y] == 0) return; //khng c ct th khng di chuyn ci ny
 8001952:	4a47      	ldr	r2, [pc, #284]	@ (8001a70 <move_particle_state2upper+0x128>)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	011b      	lsls	r3, r3, #4
 8001958:	441a      	add	r2, r3
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	4413      	add	r3, r2
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d07e      	beq.n	8001a62 <move_particle_state2upper+0x11a>
	//i thng

	//i tri
	int lX= x+leftX;
 8001964:	4b43      	ldr	r3, [pc, #268]	@ (8001a74 <move_particle_state2upper+0x12c>)
 8001966:	f993 3000 	ldrsb.w	r3, [r3]
 800196a:	461a      	mov	r2, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	4413      	add	r3, r2
 8001970:	61fb      	str	r3, [r7, #28]
	int lY= y+leftY;
 8001972:	4b41      	ldr	r3, [pc, #260]	@ (8001a78 <move_particle_state2upper+0x130>)
 8001974:	f993 3000 	ldrsb.w	r3, [r3]
 8001978:	461a      	mov	r2, r3
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	4413      	add	r3, r2
 800197e:	61bb      	str	r3, [r7, #24]
	//i phi
	int rX= x+rightX;
 8001980:	4b3e      	ldr	r3, [pc, #248]	@ (8001a7c <move_particle_state2upper+0x134>)
 8001982:	f993 3000 	ldrsb.w	r3, [r3]
 8001986:	461a      	mov	r2, r3
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	4413      	add	r3, r2
 800198c:	617b      	str	r3, [r7, #20]
	int rY= y+rightY;
 800198e:	4b3c      	ldr	r3, [pc, #240]	@ (8001a80 <move_particle_state2upper+0x138>)
 8001990:	f993 3000 	ldrsb.w	r3, [r3]
 8001994:	461a      	mov	r2, r3
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	4413      	add	r3, r2
 800199a:	613b      	str	r3, [r7, #16]
		world[x][y] = 0;
		world[next_x][next_y] = 1;
		return;
	}*/

	bool can_left  = can_move_to_state0below(lX, lY);
 800199c:	69b9      	ldr	r1, [r7, #24]
 800199e:	69f8      	ldr	r0, [r7, #28]
 80019a0:	f7ff fdd8 	bl	8001554 <can_move_to_state0below>
 80019a4:	4603      	mov	r3, r0
 80019a6:	73fb      	strb	r3, [r7, #15]
	bool can_right = can_move_to_state0below(rX, rY);
 80019a8:	6939      	ldr	r1, [r7, #16]
 80019aa:	6978      	ldr	r0, [r7, #20]
 80019ac:	f7ff fdd2 	bl	8001554 <can_move_to_state0below>
 80019b0:	4603      	mov	r3, r0
 80019b2:	73bb      	strb	r3, [r7, #14]

	    if (can_left && can_right) {
 80019b4:	7bfb      	ldrb	r3, [r7, #15]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d02b      	beq.n	8001a12 <move_particle_state2upper+0xca>
 80019ba:	7bbb      	ldrb	r3, [r7, #14]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d028      	beq.n	8001a12 <move_particle_state2upper+0xca>
	        // C 2 bn u thong -> Random chn 1
	        if (rand() % 2 == 0) {
 80019c0:	f003 fad0 	bl	8004f64 <rand>
 80019c4:	4603      	mov	r3, r0
 80019c6:	f003 0301 	and.w	r3, r3, #1
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d110      	bne.n	80019f0 <move_particle_state2upper+0xa8>
	            world[x][y] = 0; world[lX][lY] = 1;
 80019ce:	4a28      	ldr	r2, [pc, #160]	@ (8001a70 <move_particle_state2upper+0x128>)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	011b      	lsls	r3, r3, #4
 80019d4:	441a      	add	r2, r3
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	4413      	add	r3, r2
 80019da:	2200      	movs	r2, #0
 80019dc:	701a      	strb	r2, [r3, #0]
 80019de:	4a24      	ldr	r2, [pc, #144]	@ (8001a70 <move_particle_state2upper+0x128>)
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	011b      	lsls	r3, r3, #4
 80019e4:	441a      	add	r2, r3
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	4413      	add	r3, r2
 80019ea:	2201      	movs	r2, #1
 80019ec:	701a      	strb	r2, [r3, #0]
	        if (rand() % 2 == 0) {
 80019ee:	e03b      	b.n	8001a68 <move_particle_state2upper+0x120>
	        } else {
	            world[x][y] = 0; world[rX][rY] = 1;
 80019f0:	4a1f      	ldr	r2, [pc, #124]	@ (8001a70 <move_particle_state2upper+0x128>)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	011b      	lsls	r3, r3, #4
 80019f6:	441a      	add	r2, r3
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	4413      	add	r3, r2
 80019fc:	2200      	movs	r2, #0
 80019fe:	701a      	strb	r2, [r3, #0]
 8001a00:	4a1b      	ldr	r2, [pc, #108]	@ (8001a70 <move_particle_state2upper+0x128>)
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	011b      	lsls	r3, r3, #4
 8001a06:	441a      	add	r2, r3
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	701a      	strb	r2, [r3, #0]
	        if (rand() % 2 == 0) {
 8001a10:	e02a      	b.n	8001a68 <move_particle_state2upper+0x120>
	        }
	    }
	    else if (can_left) {
 8001a12:	7bfb      	ldrb	r3, [r7, #15]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d010      	beq.n	8001a3a <move_particle_state2upper+0xf2>
	        // Ch bn tri thong
	        world[x][y] = 0; world[lX][lY] = 1;
 8001a18:	4a15      	ldr	r2, [pc, #84]	@ (8001a70 <move_particle_state2upper+0x128>)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	011b      	lsls	r3, r3, #4
 8001a1e:	441a      	add	r2, r3
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	4413      	add	r3, r2
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]
 8001a28:	4a11      	ldr	r2, [pc, #68]	@ (8001a70 <move_particle_state2upper+0x128>)
 8001a2a:	69fb      	ldr	r3, [r7, #28]
 8001a2c:	011b      	lsls	r3, r3, #4
 8001a2e:	441a      	add	r2, r3
 8001a30:	69bb      	ldr	r3, [r7, #24]
 8001a32:	4413      	add	r3, r2
 8001a34:	2201      	movs	r2, #1
 8001a36:	701a      	strb	r2, [r3, #0]
 8001a38:	e016      	b.n	8001a68 <move_particle_state2upper+0x120>
	    }
	    else if (can_right) {
 8001a3a:	7bbb      	ldrb	r3, [r7, #14]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d012      	beq.n	8001a66 <move_particle_state2upper+0x11e>
	        // Ch bn phi thong
	        world[x][y] = 0; world[rX][rY] = 1;
 8001a40:	4a0b      	ldr	r2, [pc, #44]	@ (8001a70 <move_particle_state2upper+0x128>)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	011b      	lsls	r3, r3, #4
 8001a46:	441a      	add	r2, r3
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	701a      	strb	r2, [r3, #0]
 8001a50:	4a07      	ldr	r2, [pc, #28]	@ (8001a70 <move_particle_state2upper+0x128>)
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	011b      	lsls	r3, r3, #4
 8001a56:	441a      	add	r2, r3
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	701a      	strb	r2, [r3, #0]
 8001a60:	e002      	b.n	8001a68 <move_particle_state2upper+0x120>
	if (world[x][y] == 0) return; //khng c ct th khng di chuyn ci ny
 8001a62:	bf00      	nop
 8001a64:	e000      	b.n	8001a68 <move_particle_state2upper+0x120>
	    }
	    else{return;}
 8001a66:	bf00      	nop
	//ng yn
}
 8001a68:	3720      	adds	r7, #32
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20000178 	.word	0x20000178
 8001a74:	200002e2 	.word	0x200002e2
 8001a78:	200002e3 	.word	0x200002e3
 8001a7c:	200002e4 	.word	0x200002e4
 8001a80:	200002e5 	.word	0x200002e5

08001a84 <move_particle_state0below>:

void move_particle_state0below(int x, int y) //=state2 upper
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b08a      	sub	sp, #40	@ 0x28
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	6039      	str	r1, [r7, #0]
	if (world[x][y] == 0) return; //khng c ct th khng di chuyn ci ny
 8001a8e:	4a5a      	ldr	r2, [pc, #360]	@ (8001bf8 <move_particle_state0below+0x174>)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	011b      	lsls	r3, r3, #4
 8001a94:	441a      	add	r2, r3
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	4413      	add	r3, r2
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	f000 80a5 	beq.w	8001bec <move_particle_state0below+0x168>
	//i thng
	int next_x = x + fwdX;
 8001aa2:	4b56      	ldr	r3, [pc, #344]	@ (8001bfc <move_particle_state0below+0x178>)
 8001aa4:	f993 3000 	ldrsb.w	r3, [r3]
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4413      	add	r3, r2
 8001aae:	627b      	str	r3, [r7, #36]	@ 0x24
	int next_y = y + fwdY;
 8001ab0:	4b53      	ldr	r3, [pc, #332]	@ (8001c00 <move_particle_state0below+0x17c>)
 8001ab2:	f993 3000 	ldrsb.w	r3, [r3]
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	4413      	add	r3, r2
 8001abc:	623b      	str	r3, [r7, #32]
	//i tri
	int lX= x+leftX;
 8001abe:	4b51      	ldr	r3, [pc, #324]	@ (8001c04 <move_particle_state0below+0x180>)
 8001ac0:	f993 3000 	ldrsb.w	r3, [r3]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4413      	add	r3, r2
 8001aca:	61fb      	str	r3, [r7, #28]
	int lY= y+leftY;
 8001acc:	4b4e      	ldr	r3, [pc, #312]	@ (8001c08 <move_particle_state0below+0x184>)
 8001ace:	f993 3000 	ldrsb.w	r3, [r3]
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	61bb      	str	r3, [r7, #24]
	//i phi
	int rX= x+rightX;
 8001ada:	4b4c      	ldr	r3, [pc, #304]	@ (8001c0c <move_particle_state0below+0x188>)
 8001adc:	f993 3000 	ldrsb.w	r3, [r3]
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	617b      	str	r3, [r7, #20]
	int rY= y+rightY;
 8001ae8:	4b49      	ldr	r3, [pc, #292]	@ (8001c10 <move_particle_state0below+0x18c>)
 8001aea:	f993 3000 	ldrsb.w	r3, [r3]
 8001aee:	461a      	mov	r2, r3
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	4413      	add	r3, r2
 8001af4:	613b      	str	r3, [r7, #16]
	if(can_move_to(next_x,next_y)) //i thng
 8001af6:	6a39      	ldr	r1, [r7, #32]
 8001af8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001afa:	f7ff fce3 	bl	80014c4 <can_move_to>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d010      	beq.n	8001b26 <move_particle_state0below+0xa2>
	{
		world[x][y] = 0;
 8001b04:	4a3c      	ldr	r2, [pc, #240]	@ (8001bf8 <move_particle_state0below+0x174>)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	011b      	lsls	r3, r3, #4
 8001b0a:	441a      	add	r2, r3
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	4413      	add	r3, r2
 8001b10:	2200      	movs	r2, #0
 8001b12:	701a      	strb	r2, [r3, #0]
		world[next_x][next_y] = 1;
 8001b14:	4a38      	ldr	r2, [pc, #224]	@ (8001bf8 <move_particle_state0below+0x174>)
 8001b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b18:	011b      	lsls	r3, r3, #4
 8001b1a:	441a      	add	r2, r3
 8001b1c:	6a3b      	ldr	r3, [r7, #32]
 8001b1e:	4413      	add	r3, r2
 8001b20:	2201      	movs	r2, #1
 8001b22:	701a      	strb	r2, [r3, #0]
		return;
 8001b24:	e065      	b.n	8001bf2 <move_particle_state0below+0x16e>
	}

	bool can_left  = can_move_to_state0below(lX, lY);
 8001b26:	69b9      	ldr	r1, [r7, #24]
 8001b28:	69f8      	ldr	r0, [r7, #28]
 8001b2a:	f7ff fd13 	bl	8001554 <can_move_to_state0below>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	73fb      	strb	r3, [r7, #15]
	bool can_right = can_move_to_state0below(rX, rY);
 8001b32:	6939      	ldr	r1, [r7, #16]
 8001b34:	6978      	ldr	r0, [r7, #20]
 8001b36:	f7ff fd0d 	bl	8001554 <can_move_to_state0below>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	73bb      	strb	r3, [r7, #14]

	    if (can_left && can_right) {
 8001b3e:	7bfb      	ldrb	r3, [r7, #15]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d02b      	beq.n	8001b9c <move_particle_state0below+0x118>
 8001b44:	7bbb      	ldrb	r3, [r7, #14]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d028      	beq.n	8001b9c <move_particle_state0below+0x118>
	        // C 2 bn u thong -> Random chn 1
	        if (rand() % 2 == 0) {
 8001b4a:	f003 fa0b 	bl	8004f64 <rand>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	f003 0301 	and.w	r3, r3, #1
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d110      	bne.n	8001b7a <move_particle_state0below+0xf6>
	            world[x][y] = 0; world[lX][lY] = 1;
 8001b58:	4a27      	ldr	r2, [pc, #156]	@ (8001bf8 <move_particle_state0below+0x174>)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	011b      	lsls	r3, r3, #4
 8001b5e:	441a      	add	r2, r3
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	4413      	add	r3, r2
 8001b64:	2200      	movs	r2, #0
 8001b66:	701a      	strb	r2, [r3, #0]
 8001b68:	4a23      	ldr	r2, [pc, #140]	@ (8001bf8 <move_particle_state0below+0x174>)
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	011b      	lsls	r3, r3, #4
 8001b6e:	441a      	add	r2, r3
 8001b70:	69bb      	ldr	r3, [r7, #24]
 8001b72:	4413      	add	r3, r2
 8001b74:	2201      	movs	r2, #1
 8001b76:	701a      	strb	r2, [r3, #0]
	        if (rand() % 2 == 0) {
 8001b78:	e03b      	b.n	8001bf2 <move_particle_state0below+0x16e>
	        } else {
	            world[x][y] = 0; world[rX][rY] = 1;
 8001b7a:	4a1f      	ldr	r2, [pc, #124]	@ (8001bf8 <move_particle_state0below+0x174>)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	011b      	lsls	r3, r3, #4
 8001b80:	441a      	add	r2, r3
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	4413      	add	r3, r2
 8001b86:	2200      	movs	r2, #0
 8001b88:	701a      	strb	r2, [r3, #0]
 8001b8a:	4a1b      	ldr	r2, [pc, #108]	@ (8001bf8 <move_particle_state0below+0x174>)
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	011b      	lsls	r3, r3, #4
 8001b90:	441a      	add	r2, r3
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	4413      	add	r3, r2
 8001b96:	2201      	movs	r2, #1
 8001b98:	701a      	strb	r2, [r3, #0]
	        if (rand() % 2 == 0) {
 8001b9a:	e02a      	b.n	8001bf2 <move_particle_state0below+0x16e>
	        }
	    }
	    else if (can_left) {
 8001b9c:	7bfb      	ldrb	r3, [r7, #15]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d010      	beq.n	8001bc4 <move_particle_state0below+0x140>
	        // Ch bn tri thong
	        world[x][y] = 0; world[lX][lY] = 1;
 8001ba2:	4a15      	ldr	r2, [pc, #84]	@ (8001bf8 <move_particle_state0below+0x174>)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	011b      	lsls	r3, r3, #4
 8001ba8:	441a      	add	r2, r3
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	4413      	add	r3, r2
 8001bae:	2200      	movs	r2, #0
 8001bb0:	701a      	strb	r2, [r3, #0]
 8001bb2:	4a11      	ldr	r2, [pc, #68]	@ (8001bf8 <move_particle_state0below+0x174>)
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	011b      	lsls	r3, r3, #4
 8001bb8:	441a      	add	r2, r3
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	4413      	add	r3, r2
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	701a      	strb	r2, [r3, #0]
 8001bc2:	e016      	b.n	8001bf2 <move_particle_state0below+0x16e>
	    }
	    else if (can_right) {
 8001bc4:	7bbb      	ldrb	r3, [r7, #14]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d012      	beq.n	8001bf0 <move_particle_state0below+0x16c>
	        // Ch bn phi thong
	        world[x][y] = 0; world[rX][rY] = 1;
 8001bca:	4a0b      	ldr	r2, [pc, #44]	@ (8001bf8 <move_particle_state0below+0x174>)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	011b      	lsls	r3, r3, #4
 8001bd0:	441a      	add	r2, r3
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	701a      	strb	r2, [r3, #0]
 8001bda:	4a07      	ldr	r2, [pc, #28]	@ (8001bf8 <move_particle_state0below+0x174>)
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	011b      	lsls	r3, r3, #4
 8001be0:	441a      	add	r2, r3
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	4413      	add	r3, r2
 8001be6:	2201      	movs	r2, #1
 8001be8:	701a      	strb	r2, [r3, #0]
 8001bea:	e002      	b.n	8001bf2 <move_particle_state0below+0x16e>
	if (world[x][y] == 0) return; //khng c ct th khng di chuyn ci ny
 8001bec:	bf00      	nop
 8001bee:	e000      	b.n	8001bf2 <move_particle_state0below+0x16e>
	    }
	    else{return;}
 8001bf0:	bf00      	nop
	//ng yn
}
 8001bf2:	3728      	adds	r7, #40	@ 0x28
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	20000178 	.word	0x20000178
 8001bfc:	200002e0 	.word	0x200002e0
 8001c00:	200002e1 	.word	0x200002e1
 8001c04:	200002e2 	.word	0x200002e2
 8001c08:	200002e3 	.word	0x200002e3
 8001c0c:	200002e4 	.word	0x200002e4
 8001c10:	200002e5 	.word	0x200002e5

08001c14 <move_particle_state2below>:
void move_particle_state2below(int x, int y) //=state2 upper
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b08a      	sub	sp, #40	@ 0x28
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	6039      	str	r1, [r7, #0]
	if (world[x][y] == 0) return; //khng c ct th khng di chuyn ci ny
 8001c1e:	4a5a      	ldr	r2, [pc, #360]	@ (8001d88 <move_particle_state2below+0x174>)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	011b      	lsls	r3, r3, #4
 8001c24:	441a      	add	r2, r3
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	4413      	add	r3, r2
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	f000 80a5 	beq.w	8001d7c <move_particle_state2below+0x168>
	//i thng
	int next_x = x + fwdX;
 8001c32:	4b56      	ldr	r3, [pc, #344]	@ (8001d8c <move_particle_state2below+0x178>)
 8001c34:	f993 3000 	ldrsb.w	r3, [r3]
 8001c38:	461a      	mov	r2, r3
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	627b      	str	r3, [r7, #36]	@ 0x24
	int next_y = y + fwdY;
 8001c40:	4b53      	ldr	r3, [pc, #332]	@ (8001d90 <move_particle_state2below+0x17c>)
 8001c42:	f993 3000 	ldrsb.w	r3, [r3]
 8001c46:	461a      	mov	r2, r3
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	4413      	add	r3, r2
 8001c4c:	623b      	str	r3, [r7, #32]
	//i tri
	int lX= x+leftX;
 8001c4e:	4b51      	ldr	r3, [pc, #324]	@ (8001d94 <move_particle_state2below+0x180>)
 8001c50:	f993 3000 	ldrsb.w	r3, [r3]
 8001c54:	461a      	mov	r2, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4413      	add	r3, r2
 8001c5a:	61fb      	str	r3, [r7, #28]
	int lY= y+leftY;
 8001c5c:	4b4e      	ldr	r3, [pc, #312]	@ (8001d98 <move_particle_state2below+0x184>)
 8001c5e:	f993 3000 	ldrsb.w	r3, [r3]
 8001c62:	461a      	mov	r2, r3
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	4413      	add	r3, r2
 8001c68:	61bb      	str	r3, [r7, #24]
	//i phi
	int rX= x+rightX;
 8001c6a:	4b4c      	ldr	r3, [pc, #304]	@ (8001d9c <move_particle_state2below+0x188>)
 8001c6c:	f993 3000 	ldrsb.w	r3, [r3]
 8001c70:	461a      	mov	r2, r3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4413      	add	r3, r2
 8001c76:	617b      	str	r3, [r7, #20]
	int rY= y+rightY;
 8001c78:	4b49      	ldr	r3, [pc, #292]	@ (8001da0 <move_particle_state2below+0x18c>)
 8001c7a:	f993 3000 	ldrsb.w	r3, [r3]
 8001c7e:	461a      	mov	r2, r3
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	4413      	add	r3, r2
 8001c84:	613b      	str	r3, [r7, #16]
	if(can_move_to(next_x,next_y)) //i thng
 8001c86:	6a39      	ldr	r1, [r7, #32]
 8001c88:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001c8a:	f7ff fc1b 	bl	80014c4 <can_move_to>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d010      	beq.n	8001cb6 <move_particle_state2below+0xa2>
	{
		world[x][y] = 0;
 8001c94:	4a3c      	ldr	r2, [pc, #240]	@ (8001d88 <move_particle_state2below+0x174>)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	011b      	lsls	r3, r3, #4
 8001c9a:	441a      	add	r2, r3
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	701a      	strb	r2, [r3, #0]
		world[next_x][next_y] = 1;
 8001ca4:	4a38      	ldr	r2, [pc, #224]	@ (8001d88 <move_particle_state2below+0x174>)
 8001ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca8:	011b      	lsls	r3, r3, #4
 8001caa:	441a      	add	r2, r3
 8001cac:	6a3b      	ldr	r3, [r7, #32]
 8001cae:	4413      	add	r3, r2
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	701a      	strb	r2, [r3, #0]
		return;
 8001cb4:	e065      	b.n	8001d82 <move_particle_state2below+0x16e>
	}

	bool can_left  = can_move_to_state0upper(lX, lY);
 8001cb6:	69b9      	ldr	r1, [r7, #24]
 8001cb8:	69f8      	ldr	r0, [r7, #28]
 8001cba:	f7ff fc27 	bl	800150c <can_move_to_state0upper>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	73fb      	strb	r3, [r7, #15]
	bool can_right = can_move_to_state0upper(rX, rY);
 8001cc2:	6939      	ldr	r1, [r7, #16]
 8001cc4:	6978      	ldr	r0, [r7, #20]
 8001cc6:	f7ff fc21 	bl	800150c <can_move_to_state0upper>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	73bb      	strb	r3, [r7, #14]

	    if (can_left && can_right) {
 8001cce:	7bfb      	ldrb	r3, [r7, #15]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d02b      	beq.n	8001d2c <move_particle_state2below+0x118>
 8001cd4:	7bbb      	ldrb	r3, [r7, #14]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d028      	beq.n	8001d2c <move_particle_state2below+0x118>
	        // C 2 bn u thong -> Random chn 1
	        if (rand() % 2 == 0) {
 8001cda:	f003 f943 	bl	8004f64 <rand>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	f003 0301 	and.w	r3, r3, #1
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d110      	bne.n	8001d0a <move_particle_state2below+0xf6>
	            world[x][y] = 0; world[lX][lY] = 1;
 8001ce8:	4a27      	ldr	r2, [pc, #156]	@ (8001d88 <move_particle_state2below+0x174>)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	011b      	lsls	r3, r3, #4
 8001cee:	441a      	add	r2, r3
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	701a      	strb	r2, [r3, #0]
 8001cf8:	4a23      	ldr	r2, [pc, #140]	@ (8001d88 <move_particle_state2below+0x174>)
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	011b      	lsls	r3, r3, #4
 8001cfe:	441a      	add	r2, r3
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	4413      	add	r3, r2
 8001d04:	2201      	movs	r2, #1
 8001d06:	701a      	strb	r2, [r3, #0]
	        if (rand() % 2 == 0) {
 8001d08:	e03b      	b.n	8001d82 <move_particle_state2below+0x16e>
	        } else {
	            world[x][y] = 0; world[rX][rY] = 1;
 8001d0a:	4a1f      	ldr	r2, [pc, #124]	@ (8001d88 <move_particle_state2below+0x174>)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	011b      	lsls	r3, r3, #4
 8001d10:	441a      	add	r2, r3
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	4413      	add	r3, r2
 8001d16:	2200      	movs	r2, #0
 8001d18:	701a      	strb	r2, [r3, #0]
 8001d1a:	4a1b      	ldr	r2, [pc, #108]	@ (8001d88 <move_particle_state2below+0x174>)
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	011b      	lsls	r3, r3, #4
 8001d20:	441a      	add	r2, r3
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	4413      	add	r3, r2
 8001d26:	2201      	movs	r2, #1
 8001d28:	701a      	strb	r2, [r3, #0]
	        if (rand() % 2 == 0) {
 8001d2a:	e02a      	b.n	8001d82 <move_particle_state2below+0x16e>
	        }
	    }
	    else if (can_left) {
 8001d2c:	7bfb      	ldrb	r3, [r7, #15]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d010      	beq.n	8001d54 <move_particle_state2below+0x140>
	        // Ch bn tri thong
	        world[x][y] = 0; world[lX][lY] = 1;
 8001d32:	4a15      	ldr	r2, [pc, #84]	@ (8001d88 <move_particle_state2below+0x174>)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	011b      	lsls	r3, r3, #4
 8001d38:	441a      	add	r2, r3
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	4413      	add	r3, r2
 8001d3e:	2200      	movs	r2, #0
 8001d40:	701a      	strb	r2, [r3, #0]
 8001d42:	4a11      	ldr	r2, [pc, #68]	@ (8001d88 <move_particle_state2below+0x174>)
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	011b      	lsls	r3, r3, #4
 8001d48:	441a      	add	r2, r3
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	2201      	movs	r2, #1
 8001d50:	701a      	strb	r2, [r3, #0]
 8001d52:	e016      	b.n	8001d82 <move_particle_state2below+0x16e>
	    }
	    else if (can_right) {
 8001d54:	7bbb      	ldrb	r3, [r7, #14]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d012      	beq.n	8001d80 <move_particle_state2below+0x16c>
	        // Ch bn phi thong
	        world[x][y] = 0; world[rX][rY] = 1;
 8001d5a:	4a0b      	ldr	r2, [pc, #44]	@ (8001d88 <move_particle_state2below+0x174>)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	011b      	lsls	r3, r3, #4
 8001d60:	441a      	add	r2, r3
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	4413      	add	r3, r2
 8001d66:	2200      	movs	r2, #0
 8001d68:	701a      	strb	r2, [r3, #0]
 8001d6a:	4a07      	ldr	r2, [pc, #28]	@ (8001d88 <move_particle_state2below+0x174>)
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	011b      	lsls	r3, r3, #4
 8001d70:	441a      	add	r2, r3
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	4413      	add	r3, r2
 8001d76:	2201      	movs	r2, #1
 8001d78:	701a      	strb	r2, [r3, #0]
 8001d7a:	e002      	b.n	8001d82 <move_particle_state2below+0x16e>
	if (world[x][y] == 0) return; //khng c ct th khng di chuyn ci ny
 8001d7c:	bf00      	nop
 8001d7e:	e000      	b.n	8001d82 <move_particle_state2below+0x16e>
	    }
	    else{return;}
 8001d80:	bf00      	nop
	//ng yn
}
 8001d82:	3728      	adds	r7, #40	@ 0x28
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	20000178 	.word	0x20000178
 8001d8c:	200002e0 	.word	0x200002e0
 8001d90:	200002e1 	.word	0x200002e1
 8001d94:	200002e2 	.word	0x200002e2
 8001d98:	200002e3 	.word	0x200002e3
 8001d9c:	200002e4 	.word	0x200002e4
 8001da0:	200002e5 	.word	0x200002e5

08001da4 <Update_State_0_Down>:
 * |							|
 * |							|
 * |							|							|
 *   ---------------------------
 * */
void Update_State_0_Down(void) {
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0


    for (int y = 0; y <= 7; y++) {
 8001daa:	2300      	movs	r3, #0
 8001dac:	60fb      	str	r3, [r7, #12]
 8001dae:	e00f      	b.n	8001dd0 <Update_State_0_Down+0x2c>
        for (int x = 15; x >= 8; x--) {
 8001db0:	230f      	movs	r3, #15
 8001db2:	60bb      	str	r3, [r7, #8]
 8001db4:	e006      	b.n	8001dc4 <Update_State_0_Down+0x20>
            move_particle_state0below(x, y); //qut  di  trnh ly phn t  trn
 8001db6:	68f9      	ldr	r1, [r7, #12]
 8001db8:	68b8      	ldr	r0, [r7, #8]
 8001dba:	f7ff fe63 	bl	8001a84 <move_particle_state0below>
        for (int x = 15; x >= 8; x--) {
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	3b01      	subs	r3, #1
 8001dc2:	60bb      	str	r3, [r7, #8]
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	2b07      	cmp	r3, #7
 8001dc8:	dcf5      	bgt.n	8001db6 <Update_State_0_Down+0x12>
    for (int y = 0; y <= 7; y++) {
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	3301      	adds	r3, #1
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	2b07      	cmp	r3, #7
 8001dd4:	ddec      	ble.n	8001db0 <Update_State_0_Down+0xc>
        }
    }
    for (int y = 8; y <= 15; y++) {
 8001dd6:	2308      	movs	r3, #8
 8001dd8:	607b      	str	r3, [r7, #4]
 8001dda:	e00f      	b.n	8001dfc <Update_State_0_Down+0x58>
        for (int x = 7; x >= 0; x--) {
 8001ddc:	2307      	movs	r3, #7
 8001dde:	603b      	str	r3, [r7, #0]
 8001de0:	e006      	b.n	8001df0 <Update_State_0_Down+0x4c>
           move_particle_state0upper(x, y); //qut  trn trnh nhm  di
 8001de2:	6879      	ldr	r1, [r7, #4]
 8001de4:	6838      	ldr	r0, [r7, #0]
 8001de6:	f7ff fd11 	bl	800180c <move_particle_state0upper>
        for (int x = 7; x >= 0; x--) {
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	3b01      	subs	r3, #1
 8001dee:	603b      	str	r3, [r7, #0]
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	daf5      	bge.n	8001de2 <Update_State_0_Down+0x3e>
    for (int y = 8; y <= 15; y++) {
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	607b      	str	r3, [r7, #4]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2b0f      	cmp	r3, #15
 8001e00:	ddec      	ble.n	8001ddc <Update_State_0_Down+0x38>
         }
     }
}
 8001e02:	bf00      	nop
 8001e04:	bf00      	nop
 8001e06:	3710      	adds	r7, #16
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <Update_State_2_Up>:
//Cn to thm 1 hm update state 0 mt trn. C boundary khc bnh thng
//--> To thm hm move_particle c boundary khc!

//Nu update ci ny th hm pck_data liu c cn lu nh bnh thng?

void Update_State_2_Up(void) {
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0


    for (int y = 0; y <= 7; y++) {
 8001e12:	2300      	movs	r3, #0
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	e00f      	b.n	8001e38 <Update_State_2_Up+0x2c>
        for (int x = 8; x <=15; x++) {
 8001e18:	2308      	movs	r3, #8
 8001e1a:	60bb      	str	r3, [r7, #8]
 8001e1c:	e006      	b.n	8001e2c <Update_State_2_Up+0x20>
            move_particle_state2upper(x, y);
 8001e1e:	68f9      	ldr	r1, [r7, #12]
 8001e20:	68b8      	ldr	r0, [r7, #8]
 8001e22:	f7ff fd91 	bl	8001948 <move_particle_state2upper>
        for (int x = 8; x <=15; x++) {
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	3301      	adds	r3, #1
 8001e2a:	60bb      	str	r3, [r7, #8]
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	2b0f      	cmp	r3, #15
 8001e30:	ddf5      	ble.n	8001e1e <Update_State_2_Up+0x12>
    for (int y = 0; y <= 7; y++) {
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	3301      	adds	r3, #1
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2b07      	cmp	r3, #7
 8001e3c:	ddec      	ble.n	8001e18 <Update_State_2_Up+0xc>
        }
    }
    for (int y = 15; y >=8; y--	) {
 8001e3e:	230f      	movs	r3, #15
 8001e40:	607b      	str	r3, [r7, #4]
 8001e42:	e00f      	b.n	8001e64 <Update_State_2_Up+0x58>
            for (int x = 7; x >= 0; x--) {
 8001e44:	2307      	movs	r3, #7
 8001e46:	603b      	str	r3, [r7, #0]
 8001e48:	e006      	b.n	8001e58 <Update_State_2_Up+0x4c>
            move_particle_state2below(x, y);
 8001e4a:	6879      	ldr	r1, [r7, #4]
 8001e4c:	6838      	ldr	r0, [r7, #0]
 8001e4e:	f7ff fee1 	bl	8001c14 <move_particle_state2below>
            for (int x = 7; x >= 0; x--) {
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	3b01      	subs	r3, #1
 8001e56:	603b      	str	r3, [r7, #0]
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	daf5      	bge.n	8001e4a <Update_State_2_Up+0x3e>
    for (int y = 15; y >=8; y--	) {
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	3b01      	subs	r3, #1
 8001e62:	607b      	str	r3, [r7, #4]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2b07      	cmp	r3, #7
 8001e68:	dcec      	bgt.n	8001e44 <Update_State_2_Up+0x38>
         }
     }
}
 8001e6a:	bf00      	nop
 8001e6c:	bf00      	nop
 8001e6e:	3710      	adds	r7, #16
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <Update_State_1_Right>:
void Update_State_1_Right(void) {
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
    for (int x = 0; x <=15; x++) {
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	607b      	str	r3, [r7, #4]
 8001e7e:	e00f      	b.n	8001ea0 <Update_State_1_Right+0x2c>
        for (int y = 0; y <= 15; y++) {
 8001e80:	2300      	movs	r3, #0
 8001e82:	603b      	str	r3, [r7, #0]
 8001e84:	e006      	b.n	8001e94 <Update_State_1_Right+0x20>
            move_particle(x, y);
 8001e86:	6839      	ldr	r1, [r7, #0]
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f7ff fbf7 	bl	800167c <move_particle>
        for (int y = 0; y <= 15; y++) {
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	3301      	adds	r3, #1
 8001e92:	603b      	str	r3, [r7, #0]
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	2b0f      	cmp	r3, #15
 8001e98:	ddf5      	ble.n	8001e86 <Update_State_1_Right+0x12>
    for (int x = 0; x <=15; x++) {
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	607b      	str	r3, [r7, #4]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2b0f      	cmp	r3, #15
 8001ea4:	ddec      	ble.n	8001e80 <Update_State_1_Right+0xc>
        }
    }
}
 8001ea6:	bf00      	nop
 8001ea8:	bf00      	nop
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}

08001eb0 <Update_State_3_Left>:

void Update_State_3_Left(void) {
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
    for (int x = 15; x >=0; x--) {
 8001eb6:	230f      	movs	r3, #15
 8001eb8:	607b      	str	r3, [r7, #4]
 8001eba:	e00f      	b.n	8001edc <Update_State_3_Left+0x2c>
        for (int y = 15; y >=0; y--) {
 8001ebc:	230f      	movs	r3, #15
 8001ebe:	603b      	str	r3, [r7, #0]
 8001ec0:	e006      	b.n	8001ed0 <Update_State_3_Left+0x20>
            move_particle(x, y);
 8001ec2:	6839      	ldr	r1, [r7, #0]
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f7ff fbd9 	bl	800167c <move_particle>
        for (int y = 15; y >=0; y--) {
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	3b01      	subs	r3, #1
 8001ece:	603b      	str	r3, [r7, #0]
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	daf5      	bge.n	8001ec2 <Update_State_3_Left+0x12>
    for (int x = 15; x >=0; x--) {
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	3b01      	subs	r3, #1
 8001eda:	607b      	str	r3, [r7, #4]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	daec      	bge.n	8001ebc <Update_State_3_Left+0xc>
        }
    }
}
 8001ee2:	bf00      	nop
 8001ee4:	bf00      	nop
 8001ee6:	3708      	adds	r7, #8
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}

08001eec <Update_World>:
//Nn da vo state  scan
//Nu state==0 th ct ri t trn xung nn l qut t di ln trn
//state==1 th scan t phi sang tri
//state==2 t trn xung di
//state==3 t tri sang phi
void Update_World(int state) {
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
    switch (state) {
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2b03      	cmp	r3, #3
 8001ef8:	d816      	bhi.n	8001f28 <Update_World+0x3c>
 8001efa:	a201      	add	r2, pc, #4	@ (adr r2, 8001f00 <Update_World+0x14>)
 8001efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f00:	08001f11 	.word	0x08001f11
 8001f04:	08001f17 	.word	0x08001f17
 8001f08:	08001f1d 	.word	0x08001f1d
 8001f0c:	08001f23 	.word	0x08001f23
        case 0:
            Update_State_0_Down();
 8001f10:	f7ff ff48 	bl	8001da4 <Update_State_0_Down>
            break;
 8001f14:	e00b      	b.n	8001f2e <Update_World+0x42>
        case 1:
            Update_State_1_Right();
 8001f16:	f7ff ffad 	bl	8001e74 <Update_State_1_Right>
            break;
 8001f1a:	e008      	b.n	8001f2e <Update_World+0x42>
        case 2:
            Update_State_2_Up();
 8001f1c:	f7ff ff76 	bl	8001e0c <Update_State_2_Up>
            break;
 8001f20:	e005      	b.n	8001f2e <Update_World+0x42>
        case 3:
            Update_State_3_Left();
 8001f22:	f7ff ffc5 	bl	8001eb0 <Update_State_3_Left>
            break;
 8001f26:	e002      	b.n	8001f2e <Update_World+0x42>
        default:
            Update_State_0_Down(); // Mc nh
 8001f28:	f7ff ff3c 	bl	8001da4 <Update_State_0_Down>
            break;
 8001f2c:	bf00      	nop
    }
}
 8001f2e:	bf00      	nop
 8001f30:	3708      	adds	r7, #8
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop

08001f38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b088      	sub	sp, #32
 8001f3c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f3e:	f000 fe27 	bl	8002b90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f42:	f000 f88d 	bl	8002060 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f46:	f7fe ffcd 	bl	8000ee4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001f4a:	f7ff f809 	bl	8000f60 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001f4e:	f000 fc5d 	bl	800280c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
MAX7219_Init(0x05);
 8001f52:	2005      	movs	r0, #5
 8001f54:	f7ff f8f6 	bl	8001144 <MAX7219_Init>
while (MPU6050_Init(&hi2c1) == 1);
 8001f58:	bf00      	nop
 8001f5a:	483c      	ldr	r0, [pc, #240]	@ (800204c <main+0x114>)
 8001f5c:	f000 f8c7 	bl	80020ee <MPU6050_Init>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d0f9      	beq.n	8001f5a <main+0x22>


MPU6050_Read_All(&hi2c1, &MPU6050);
 8001f66:	493a      	ldr	r1, [pc, #232]	@ (8002050 <main+0x118>)
 8001f68:	4838      	ldr	r0, [pc, #224]	@ (800204c <main+0x114>)
 8001f6a:	f000 f919 	bl	80021a0 <MPU6050_Read_All>

Ax= MPU6050.Ax;
 8001f6e:	4b38      	ldr	r3, [pc, #224]	@ (8002050 <main+0x118>)
 8001f70:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001f74:	4937      	ldr	r1, [pc, #220]	@ (8002054 <main+0x11c>)
 8001f76:	e9c1 2300 	strd	r2, r3, [r1]
Ay= MPU6050.Ay;
 8001f7a:	4b35      	ldr	r3, [pc, #212]	@ (8002050 <main+0x118>)
 8001f7c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001f80:	4935      	ldr	r1, [pc, #212]	@ (8002058 <main+0x120>)
 8001f82:	e9c1 2300 	strd	r2, r3, [r1]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
// y led u
for (int x = 0; x <= 6; x++) {
 8001f86:	2300      	movs	r3, #0
 8001f88:	61fb      	str	r3, [r7, #28]
 8001f8a:	e013      	b.n	8001fb4 <main+0x7c>
      for (int y = 8; y <= 15; y++) {
 8001f8c:	2308      	movs	r3, #8
 8001f8e:	61bb      	str	r3, [r7, #24]
 8001f90:	e00a      	b.n	8001fa8 <main+0x70>
          world[x][y] = 1;
 8001f92:	4a32      	ldr	r2, [pc, #200]	@ (800205c <main+0x124>)
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	011b      	lsls	r3, r3, #4
 8001f98:	441a      	add	r2, r3
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	4413      	add	r3, r2
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	701a      	strb	r2, [r3, #0]
      for (int y = 8; y <= 15; y++) {
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	61bb      	str	r3, [r7, #24]
 8001fa8:	69bb      	ldr	r3, [r7, #24]
 8001faa:	2b0f      	cmp	r3, #15
 8001fac:	ddf1      	ble.n	8001f92 <main+0x5a>
for (int x = 0; x <= 6; x++) {
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	61fb      	str	r3, [r7, #28]
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	2b06      	cmp	r3, #6
 8001fb8:	dde8      	ble.n	8001f8c <main+0x54>
      }
  }

int current_state = 0;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	617b      	str	r3, [r7, #20]
// Khi to bin thi gian
  uint32_t last_mpu_time = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	613b      	str	r3, [r7, #16]
  uint32_t last_physics_time = 0;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	60fb      	str	r3, [r7, #12]
  uint32_t last_flow_time = 0;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60bb      	str	r3, [r7, #8]
	          HAL_Delay(100);
	     }
	     HAL_Delay(1000);*/


	  uint32_t current_time = HAL_GetTick(); // Ly thi gian hin ti (tnh bng ms)
 8001fca:	f000 fe39 	bl	8002c40 <HAL_GetTick>
 8001fce:	6078      	str	r0, [r7, #4]

	        // --- NHIM V 1: C CM BIN (Chy nhanh: 50ms/ln) ---
	        // Phi c lin tc  bt c hng xoay ngay lp tc
	        if (current_time - last_mpu_time >= 200) {
 8001fd0:	687a      	ldr	r2, [r7, #4]
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	2bc7      	cmp	r3, #199	@ 0xc7
 8001fd8:	d91d      	bls.n	8002016 <main+0xde>

	            MPU6050_Read_All(&hi2c1, &MPU6050); // c gi tr mi nht
 8001fda:	491d      	ldr	r1, [pc, #116]	@ (8002050 <main+0x118>)
 8001fdc:	481b      	ldr	r0, [pc, #108]	@ (800204c <main+0x114>)
 8001fde:	f000 f8df 	bl	80021a0 <MPU6050_Read_All>
	            Ax = MPU6050.Ax;
 8001fe2:	4b1b      	ldr	r3, [pc, #108]	@ (8002050 <main+0x118>)
 8001fe4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001fe8:	491a      	ldr	r1, [pc, #104]	@ (8002054 <main+0x11c>)
 8001fea:	e9c1 2300 	strd	r2, r3, [r1]
	            Ay = MPU6050.Ay;
 8001fee:	4b18      	ldr	r3, [pc, #96]	@ (8002050 <main+0x118>)
 8001ff0:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001ff4:	4918      	ldr	r1, [pc, #96]	@ (8002058 <main+0x120>)
 8001ff6:	e9c1 2300 	strd	r2, r3, [r1]

	            // Cp nht hng trng lc ngay lp tc
	            current_state = get_orientation_state(Ay, Ax);
 8001ffa:	4b17      	ldr	r3, [pc, #92]	@ (8002058 <main+0x120>)
 8001ffc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002000:	4b14      	ldr	r3, [pc, #80]	@ (8002054 <main+0x11c>)
 8002002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002006:	f7ff f8ce 	bl	80011a6 <get_orientation_state>
 800200a:	6178      	str	r0, [r7, #20]
	            set_gravity_by_state(current_state);
 800200c:	6978      	ldr	r0, [r7, #20]
 800200e:	f7ff fac5 	bl	800159c <set_gravity_by_state>

	            last_mpu_time = current_time;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	613b      	str	r3, [r7, #16]
	        }

	        // --- NHIM V 2: VT L RI (Chy mt: 30ms/ln) ---
	        // Tng ng vi ci loop for i<10 delay 100 ca bn, nhng khng chn sensor
	        if (current_time - last_physics_time >= 100) {
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	2b63      	cmp	r3, #99	@ 0x63
 800201e:	d908      	bls.n	8002032 <main+0xfa>

	            Update_World(current_state);
 8002020:	6978      	ldr	r0, [r7, #20]
 8002022:	f7ff ff63 	bl	8001eec <Update_World>
	            pack_data();
 8002026:	f7ff f959 	bl	80012dc <pack_data>
	            flush_to_max7219();
 800202a:	f7ff f9a9 	bl	8001380 <flush_to_max7219>

	            last_physics_time = current_time;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	60fb      	str	r3, [r7, #12]
	        }

	        // --- NHIM V 3: DNG CHY CT (Chy chm: 150ms/ln) ---
	        // Tng ng HAL_Delay(1000) ca bn, iu chnh tc  ct chy qua l
	        if (current_time - last_flow_time >= 1000) {
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	1ad3      	subs	r3, r2, r3
 8002038:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800203c:	d3c5      	bcc.n	8001fca <main+0x92>

	            source_sink(current_state);
 800203e:	6978      	ldr	r0, [r7, #20]
 8002040:	f7ff f906 	bl	8001250 <source_sink>

	            last_flow_time = current_time;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	60bb      	str	r3, [r7, #8]
  {
 8002048:	e7bf      	b.n	8001fca <main+0x92>
 800204a:	bf00      	nop
 800204c:	20000114 	.word	0x20000114
 8002050:	20000288 	.word	0x20000288
 8002054:	20000278 	.word	0x20000278
 8002058:	20000280 	.word	0x20000280
 800205c:	20000178 	.word	0x20000178

08002060 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b090      	sub	sp, #64	@ 0x40
 8002064:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002066:	f107 0318 	add.w	r3, r7, #24
 800206a:	2228      	movs	r2, #40	@ 0x28
 800206c:	2100      	movs	r1, #0
 800206e:	4618      	mov	r0, r3
 8002070:	f003 f8bb 	bl	80051ea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002074:	1d3b      	adds	r3, r7, #4
 8002076:	2200      	movs	r2, #0
 8002078:	601a      	str	r2, [r3, #0]
 800207a:	605a      	str	r2, [r3, #4]
 800207c:	609a      	str	r2, [r3, #8]
 800207e:	60da      	str	r2, [r3, #12]
 8002080:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002082:	2302      	movs	r3, #2
 8002084:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002086:	2301      	movs	r3, #1
 8002088:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800208a:	2310      	movs	r3, #16
 800208c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800208e:	2302      	movs	r3, #2
 8002090:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002092:	2300      	movs	r3, #0
 8002094:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002096:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800209a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800209c:	f107 0318 	add.w	r3, r7, #24
 80020a0:	4618      	mov	r0, r3
 80020a2:	f002 f8e1 	bl	8004268 <HAL_RCC_OscConfig>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80020ac:	f000 f819 	bl	80020e2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020b0:	230f      	movs	r3, #15
 80020b2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020b4:	2302      	movs	r3, #2
 80020b6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020b8:	2300      	movs	r3, #0
 80020ba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80020bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020c2:	2300      	movs	r3, #0
 80020c4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80020c6:	1d3b      	adds	r3, r7, #4
 80020c8:	2102      	movs	r1, #2
 80020ca:	4618      	mov	r0, r3
 80020cc:	f002 fb4e 	bl	800476c <HAL_RCC_ClockConfig>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80020d6:	f000 f804 	bl	80020e2 <Error_Handler>
  }
}
 80020da:	bf00      	nop
 80020dc:	3740      	adds	r7, #64	@ 0x40
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020e2:	b480      	push	{r7}
 80020e4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020e6:	b672      	cpsid	i
}
 80020e8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020ea:	bf00      	nop
 80020ec:	e7fd      	b.n	80020ea <Error_Handler+0x8>

080020ee <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b088      	sub	sp, #32
 80020f2:	af04      	add	r7, sp, #16
 80020f4:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I--> If right --> send data!

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 80020f6:	2364      	movs	r3, #100	@ 0x64
 80020f8:	9302      	str	r3, [sp, #8]
 80020fa:	2301      	movs	r3, #1
 80020fc:	9301      	str	r3, [sp, #4]
 80020fe:	f107 030f 	add.w	r3, r7, #15
 8002102:	9300      	str	r3, [sp, #0]
 8002104:	2301      	movs	r3, #1
 8002106:	2275      	movs	r2, #117	@ 0x75
 8002108:	21d0      	movs	r1, #208	@ 0xd0
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f001 fa84 	bl	8003618 <HAL_I2C_Mem_Read>

    if (check == 112) // 0x68 will be returned by the sensor if everything goes well
 8002110:	7bfb      	ldrb	r3, [r7, #15]
 8002112:	2b70      	cmp	r3, #112	@ 0x70
 8002114:	d13d      	bne.n	8002192 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8002116:	2300      	movs	r3, #0
 8002118:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 800211a:	2364      	movs	r3, #100	@ 0x64
 800211c:	9302      	str	r3, [sp, #8]
 800211e:	2301      	movs	r3, #1
 8002120:	9301      	str	r3, [sp, #4]
 8002122:	f107 030e 	add.w	r3, r7, #14
 8002126:	9300      	str	r3, [sp, #0]
 8002128:	2301      	movs	r3, #1
 800212a:	226b      	movs	r2, #107	@ 0x6b
 800212c:	21d0      	movs	r1, #208	@ 0xd0
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f001 f978 	bl	8003424 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8002134:	2307      	movs	r3, #7
 8002136:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8002138:	2364      	movs	r3, #100	@ 0x64
 800213a:	9302      	str	r3, [sp, #8]
 800213c:	2301      	movs	r3, #1
 800213e:	9301      	str	r3, [sp, #4]
 8002140:	f107 030e 	add.w	r3, r7, #14
 8002144:	9300      	str	r3, [sp, #0]
 8002146:	2301      	movs	r3, #1
 8002148:	2219      	movs	r2, #25
 800214a:	21d0      	movs	r1, #208	@ 0xd0
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f001 f969 	bl	8003424 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 8002152:	2300      	movs	r3, #0
 8002154:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8002156:	2364      	movs	r3, #100	@ 0x64
 8002158:	9302      	str	r3, [sp, #8]
 800215a:	2301      	movs	r3, #1
 800215c:	9301      	str	r3, [sp, #4]
 800215e:	f107 030e 	add.w	r3, r7, #14
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	2301      	movs	r3, #1
 8002166:	221c      	movs	r2, #28
 8002168:	21d0      	movs	r1, #208	@ 0xd0
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f001 f95a 	bl	8003424 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 8002170:	2300      	movs	r3, #0
 8002172:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8002174:	2364      	movs	r3, #100	@ 0x64
 8002176:	9302      	str	r3, [sp, #8]
 8002178:	2301      	movs	r3, #1
 800217a:	9301      	str	r3, [sp, #4]
 800217c:	f107 030e 	add.w	r3, r7, #14
 8002180:	9300      	str	r3, [sp, #0]
 8002182:	2301      	movs	r3, #1
 8002184:	221b      	movs	r2, #27
 8002186:	21d0      	movs	r1, #208	@ 0xd0
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f001 f94b 	bl	8003424 <HAL_I2C_Mem_Write>
        return 0;
 800218e:	2300      	movs	r3, #0
 8002190:	e000      	b.n	8002194 <MPU6050_Init+0xa6>
    }
    return 1;
 8002192:	2301      	movs	r3, #1
}
 8002194:	4618      	mov	r0, r3
 8002196:	3710      	adds	r7, #16
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	0000      	movs	r0, r0
	...

080021a0 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 80021a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021a4:	b094      	sub	sp, #80	@ 0x50
 80021a6:	af04      	add	r7, sp, #16
 80021a8:	6078      	str	r0, [r7, #4]
 80021aa:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 80021ac:	2364      	movs	r3, #100	@ 0x64
 80021ae:	9302      	str	r3, [sp, #8]
 80021b0:	230e      	movs	r3, #14
 80021b2:	9301      	str	r3, [sp, #4]
 80021b4:	f107 0308 	add.w	r3, r7, #8
 80021b8:	9300      	str	r3, [sp, #0]
 80021ba:	2301      	movs	r3, #1
 80021bc:	223b      	movs	r2, #59	@ 0x3b
 80021be:	21d0      	movs	r1, #208	@ 0xd0
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	f001 fa29 	bl	8003618 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 80021c6:	7a3b      	ldrb	r3, [r7, #8]
 80021c8:	b21b      	sxth	r3, r3
 80021ca:	021b      	lsls	r3, r3, #8
 80021cc:	b21a      	sxth	r2, r3
 80021ce:	7a7b      	ldrb	r3, [r7, #9]
 80021d0:	b21b      	sxth	r3, r3
 80021d2:	4313      	orrs	r3, r2
 80021d4:	b21a      	sxth	r2, r3
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 80021da:	7abb      	ldrb	r3, [r7, #10]
 80021dc:	b21b      	sxth	r3, r3
 80021de:	021b      	lsls	r3, r3, #8
 80021e0:	b21a      	sxth	r2, r3
 80021e2:	7afb      	ldrb	r3, [r7, #11]
 80021e4:	b21b      	sxth	r3, r3
 80021e6:	4313      	orrs	r3, r2
 80021e8:	b21a      	sxth	r2, r3
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 80021ee:	7b3b      	ldrb	r3, [r7, #12]
 80021f0:	b21b      	sxth	r3, r3
 80021f2:	021b      	lsls	r3, r3, #8
 80021f4:	b21a      	sxth	r2, r3
 80021f6:	7b7b      	ldrb	r3, [r7, #13]
 80021f8:	b21b      	sxth	r3, r3
 80021fa:	4313      	orrs	r3, r2
 80021fc:	b21a      	sxth	r2, r3
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 8002202:	7bbb      	ldrb	r3, [r7, #14]
 8002204:	b21b      	sxth	r3, r3
 8002206:	021b      	lsls	r3, r3, #8
 8002208:	b21a      	sxth	r2, r3
 800220a:	7bfb      	ldrb	r3, [r7, #15]
 800220c:	b21b      	sxth	r3, r3
 800220e:	4313      	orrs	r3, r2
 8002210:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8002212:	7c3b      	ldrb	r3, [r7, #16]
 8002214:	b21b      	sxth	r3, r3
 8002216:	021b      	lsls	r3, r3, #8
 8002218:	b21a      	sxth	r2, r3
 800221a:	7c7b      	ldrb	r3, [r7, #17]
 800221c:	b21b      	sxth	r3, r3
 800221e:	4313      	orrs	r3, r2
 8002220:	b21a      	sxth	r2, r3
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 8002226:	7cbb      	ldrb	r3, [r7, #18]
 8002228:	b21b      	sxth	r3, r3
 800222a:	021b      	lsls	r3, r3, #8
 800222c:	b21a      	sxth	r2, r3
 800222e:	7cfb      	ldrb	r3, [r7, #19]
 8002230:	b21b      	sxth	r3, r3
 8002232:	4313      	orrs	r3, r2
 8002234:	b21a      	sxth	r2, r3
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 800223a:	7d3b      	ldrb	r3, [r7, #20]
 800223c:	b21b      	sxth	r3, r3
 800223e:	021b      	lsls	r3, r3, #8
 8002240:	b21a      	sxth	r2, r3
 8002242:	7d7b      	ldrb	r3, [r7, #21]
 8002244:	b21b      	sxth	r3, r3
 8002246:	4313      	orrs	r3, r2
 8002248:	b21a      	sxth	r2, r3
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002254:	4618      	mov	r0, r3
 8002256:	f7fe f8cd 	bl	80003f4 <__aeabi_i2d>
 800225a:	f04f 0200 	mov.w	r2, #0
 800225e:	4b94      	ldr	r3, [pc, #592]	@ (80024b0 <MPU6050_Read_All+0x310>)
 8002260:	f7fe fa5c 	bl	800071c <__aeabi_ddiv>
 8002264:	4602      	mov	r2, r0
 8002266:	460b      	mov	r3, r1
 8002268:	6839      	ldr	r1, [r7, #0]
 800226a:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002274:	4618      	mov	r0, r3
 8002276:	f7fe f8bd 	bl	80003f4 <__aeabi_i2d>
 800227a:	f04f 0200 	mov.w	r2, #0
 800227e:	4b8c      	ldr	r3, [pc, #560]	@ (80024b0 <MPU6050_Read_All+0x310>)
 8002280:	f7fe fa4c 	bl	800071c <__aeabi_ddiv>
 8002284:	4602      	mov	r2, r0
 8002286:	460b      	mov	r3, r1
 8002288:	6839      	ldr	r1, [r7, #0]
 800228a:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / 16384.0;
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002294:	4618      	mov	r0, r3
 8002296:	f7fe f8ad 	bl	80003f4 <__aeabi_i2d>
 800229a:	f04f 0200 	mov.w	r2, #0
 800229e:	4b84      	ldr	r3, [pc, #528]	@ (80024b0 <MPU6050_Read_All+0x310>)
 80022a0:	f7fe fa3c 	bl	800071c <__aeabi_ddiv>
 80022a4:	4602      	mov	r2, r0
 80022a6:	460b      	mov	r3, r1
 80022a8:	6839      	ldr	r1, [r7, #0]
 80022aa:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 80022ae:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7fe fc72 	bl	8000b9c <__aeabi_i2f>
 80022b8:	4603      	mov	r3, r0
 80022ba:	497e      	ldr	r1, [pc, #504]	@ (80024b4 <MPU6050_Read_All+0x314>)
 80022bc:	4618      	mov	r0, r3
 80022be:	f7fe fd75 	bl	8000dac <__aeabi_fdiv>
 80022c2:	4603      	mov	r3, r0
 80022c4:	497c      	ldr	r1, [pc, #496]	@ (80024b8 <MPU6050_Read_All+0x318>)
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7fe fbb4 	bl	8000a34 <__addsf3>
 80022cc:	4603      	mov	r3, r0
 80022ce:	461a      	mov	r2, r3
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	641a      	str	r2, [r3, #64]	@ 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80022da:	4618      	mov	r0, r3
 80022dc:	f7fe f88a 	bl	80003f4 <__aeabi_i2d>
 80022e0:	a36f      	add	r3, pc, #444	@ (adr r3, 80024a0 <MPU6050_Read_All+0x300>)
 80022e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e6:	f7fe fa19 	bl	800071c <__aeabi_ddiv>
 80022ea:	4602      	mov	r2, r0
 80022ec:	460b      	mov	r3, r1
 80022ee:	6839      	ldr	r1, [r7, #0]
 80022f0:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7fe f87a 	bl	80003f4 <__aeabi_i2d>
 8002300:	a367      	add	r3, pc, #412	@ (adr r3, 80024a0 <MPU6050_Read_All+0x300>)
 8002302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002306:	f7fe fa09 	bl	800071c <__aeabi_ddiv>
 800230a:	4602      	mov	r2, r0
 800230c:	460b      	mov	r3, r1
 800230e:	6839      	ldr	r1, [r7, #0]
 8002310:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800231a:	4618      	mov	r0, r3
 800231c:	f7fe f86a 	bl	80003f4 <__aeabi_i2d>
 8002320:	a35f      	add	r3, pc, #380	@ (adr r3, 80024a0 <MPU6050_Read_All+0x300>)
 8002322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002326:	f7fe f9f9 	bl	800071c <__aeabi_ddiv>
 800232a:	4602      	mov	r2, r0
 800232c:	460b      	mov	r3, r1
 800232e:	6839      	ldr	r1, [r7, #0]
 8002330:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 8002334:	f000 fc84 	bl	8002c40 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	4b60      	ldr	r3, [pc, #384]	@ (80024bc <MPU6050_Read_All+0x31c>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	4618      	mov	r0, r3
 8002342:	f7fe f847 	bl	80003d4 <__aeabi_ui2d>
 8002346:	f04f 0200 	mov.w	r2, #0
 800234a:	4b5d      	ldr	r3, [pc, #372]	@ (80024c0 <MPU6050_Read_All+0x320>)
 800234c:	f7fe f9e6 	bl	800071c <__aeabi_ddiv>
 8002350:	4602      	mov	r2, r0
 8002352:	460b      	mov	r3, r1
 8002354:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 8002358:	f000 fc72 	bl	8002c40 <HAL_GetTick>
 800235c:	4603      	mov	r3, r0
 800235e:	4a57      	ldr	r2, [pc, #348]	@ (80024bc <MPU6050_Read_All+0x31c>)
 8002360:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002368:	461a      	mov	r2, r3
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002370:	fb03 f202 	mul.w	r2, r3, r2
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800237a:	4619      	mov	r1, r3
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002382:	fb01 f303 	mul.w	r3, r1, r3
 8002386:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8002388:	4618      	mov	r0, r3
 800238a:	f7fe f833 	bl	80003f4 <__aeabi_i2d>
 800238e:	4602      	mov	r2, r0
 8002390:	460b      	mov	r3, r1
 8002392:	4610      	mov	r0, r2
 8002394:	4619      	mov	r1, r3
 8002396:	f003 fdcd 	bl	8005f34 <sqrt>
 800239a:	e9c7 0108 	strd	r0, r1, [r7, #32]
    if (roll_sqrt != 0.0)
 800239e:	f04f 0200 	mov.w	r2, #0
 80023a2:	f04f 0300 	mov.w	r3, #0
 80023a6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80023aa:	f7fe faf5 	bl	8000998 <__aeabi_dcmpeq>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d119      	bne.n	80023e8 <MPU6050_Read_All+0x248>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7fe f81a 	bl	80003f4 <__aeabi_i2d>
 80023c0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80023c4:	f7fe f9aa 	bl	800071c <__aeabi_ddiv>
 80023c8:	4602      	mov	r2, r0
 80023ca:	460b      	mov	r3, r1
 80023cc:	4610      	mov	r0, r2
 80023ce:	4619      	mov	r1, r3
 80023d0:	f003 fdd6 	bl	8005f80 <atan>
 80023d4:	a334      	add	r3, pc, #208	@ (adr r3, 80024a8 <MPU6050_Read_All+0x308>)
 80023d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023da:	f7fe f875 	bl	80004c8 <__aeabi_dmul>
 80023de:	4602      	mov	r2, r0
 80023e0:	460b      	mov	r3, r1
 80023e2:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 80023e6:	e005      	b.n	80023f4 <MPU6050_Read_All+0x254>
    }
    else
    {
        roll = 0.0;
 80023e8:	f04f 0200 	mov.w	r2, #0
 80023ec:	f04f 0300 	mov.w	r3, #0
 80023f0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023fa:	425b      	negs	r3, r3
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7fd fff9 	bl	80003f4 <__aeabi_i2d>
 8002402:	4682      	mov	sl, r0
 8002404:	468b      	mov	fp, r1
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800240c:	4618      	mov	r0, r3
 800240e:	f7fd fff1 	bl	80003f4 <__aeabi_i2d>
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	4650      	mov	r0, sl
 8002418:	4659      	mov	r1, fp
 800241a:	f003 fd89 	bl	8005f30 <atan2>
 800241e:	a322      	add	r3, pc, #136	@ (adr r3, 80024a8 <MPU6050_Read_All+0x308>)
 8002420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002424:	f7fe f850 	bl	80004c8 <__aeabi_dmul>
 8002428:	4602      	mov	r2, r0
 800242a:	460b      	mov	r3, r1
 800242c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 8002430:	f04f 0200 	mov.w	r2, #0
 8002434:	4b23      	ldr	r3, [pc, #140]	@ (80024c4 <MPU6050_Read_All+0x324>)
 8002436:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800243a:	f7fe fab7 	bl	80009ac <__aeabi_dcmplt>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00a      	beq.n	800245a <MPU6050_Read_All+0x2ba>
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800244a:	f04f 0200 	mov.w	r2, #0
 800244e:	4b1e      	ldr	r3, [pc, #120]	@ (80024c8 <MPU6050_Read_All+0x328>)
 8002450:	f7fe faca 	bl	80009e8 <__aeabi_dcmpgt>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d114      	bne.n	8002484 <MPU6050_Read_All+0x2e4>
 800245a:	f04f 0200 	mov.w	r2, #0
 800245e:	4b1a      	ldr	r3, [pc, #104]	@ (80024c8 <MPU6050_Read_All+0x328>)
 8002460:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002464:	f7fe fac0 	bl	80009e8 <__aeabi_dcmpgt>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d030      	beq.n	80024d0 <MPU6050_Read_All+0x330>
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002474:	f04f 0200 	mov.w	r2, #0
 8002478:	4b12      	ldr	r3, [pc, #72]	@ (80024c4 <MPU6050_Read_All+0x324>)
 800247a:	f7fe fa97 	bl	80009ac <__aeabi_dcmplt>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d025      	beq.n	80024d0 <MPU6050_Read_All+0x330>
    {
        KalmanY.angle = pitch;
 8002484:	4911      	ldr	r1, [pc, #68]	@ (80024cc <MPU6050_Read_All+0x32c>)
 8002486:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800248a:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 800248e:	6839      	ldr	r1, [r7, #0]
 8002490:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002494:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8002498:	e02d      	b.n	80024f6 <MPU6050_Read_All+0x356>
 800249a:	bf00      	nop
 800249c:	f3af 8000 	nop.w
 80024a0:	00000000 	.word	0x00000000
 80024a4:	40606000 	.word	0x40606000
 80024a8:	1a63c1f8 	.word	0x1a63c1f8
 80024ac:	404ca5dc 	.word	0x404ca5dc
 80024b0:	40d00000 	.word	0x40d00000
 80024b4:	43aa0000 	.word	0x43aa0000
 80024b8:	42121eb8 	.word	0x42121eb8
 80024bc:	200002e8 	.word	0x200002e8
 80024c0:	408f4000 	.word	0x408f4000
 80024c4:	c0568000 	.word	0xc0568000
 80024c8:	40568000 	.word	0x40568000
 80024cc:	20000048 	.word	0x20000048
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80024d6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80024da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80024de:	e9cd 2300 	strd	r2, r3, [sp]
 80024e2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024e6:	481c      	ldr	r0, [pc, #112]	@ (8002558 <MPU6050_Read_All+0x3b8>)
 80024e8:	f000 f83c 	bl	8002564 <Kalman_getAngle>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	6839      	ldr	r1, [r7, #0]
 80024f2:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 80024fc:	4690      	mov	r8, r2
 80024fe:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8002502:	f04f 0200 	mov.w	r2, #0
 8002506:	4b15      	ldr	r3, [pc, #84]	@ (800255c <MPU6050_Read_All+0x3bc>)
 8002508:	4640      	mov	r0, r8
 800250a:	4649      	mov	r1, r9
 800250c:	f7fe fa6c 	bl	80009e8 <__aeabi_dcmpgt>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d008      	beq.n	8002528 <MPU6050_Read_All+0x388>
        DataStruct->Gx = -DataStruct->Gx;
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800251c:	4614      	mov	r4, r2
 800251e:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800252e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002532:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002536:	e9cd 2300 	strd	r2, r3, [sp]
 800253a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800253e:	4808      	ldr	r0, [pc, #32]	@ (8002560 <MPU6050_Read_All+0x3c0>)
 8002540:	f000 f810 	bl	8002564 <Kalman_getAngle>
 8002544:	4602      	mov	r2, r0
 8002546:	460b      	mov	r3, r1
 8002548:	6839      	ldr	r1, [r7, #0]
 800254a:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
}
 800254e:	bf00      	nop
 8002550:	3740      	adds	r7, #64	@ 0x40
 8002552:	46bd      	mov	sp, r7
 8002554:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002558:	20000048 	.word	0x20000048
 800255c:	40568000 	.word	0x40568000
 8002560:	20000000 	.word	0x20000000

08002564 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 8002564:	b5b0      	push	{r4, r5, r7, lr}
 8002566:	b092      	sub	sp, #72	@ 0x48
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	e9c7 2300 	strd	r2, r3, [r7]
    double rate = newRate - Kalman->bias;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002576:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800257a:	f7fd fded 	bl	8000158 <__aeabi_dsub>
 800257e:	4602      	mov	r2, r0
 8002580:	460b      	mov	r3, r1
 8002582:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += dt * rate;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800258c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002590:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8002594:	f7fd ff98 	bl	80004c8 <__aeabi_dmul>
 8002598:	4602      	mov	r2, r0
 800259a:	460b      	mov	r3, r1
 800259c:	4620      	mov	r0, r4
 800259e:	4629      	mov	r1, r5
 80025a0:	f7fd fddc 	bl	800015c <__adddf3>
 80025a4:	4602      	mov	r2, r0
 80025a6:	460b      	mov	r3, r1
 80025a8:	68f9      	ldr	r1, [r7, #12]
 80025aa:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 80025ba:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80025be:	f7fd ff83 	bl	80004c8 <__aeabi_dmul>
 80025c2:	4602      	mov	r2, r0
 80025c4:	460b      	mov	r3, r1
 80025c6:	4610      	mov	r0, r2
 80025c8:	4619      	mov	r1, r3
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80025d0:	f7fd fdc2 	bl	8000158 <__aeabi_dsub>
 80025d4:	4602      	mov	r2, r0
 80025d6:	460b      	mov	r3, r1
 80025d8:	4610      	mov	r0, r2
 80025da:	4619      	mov	r1, r3
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80025e2:	f7fd fdb9 	bl	8000158 <__aeabi_dsub>
 80025e6:	4602      	mov	r2, r0
 80025e8:	460b      	mov	r3, r1
 80025ea:	4610      	mov	r0, r2
 80025ec:	4619      	mov	r1, r3
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f4:	f7fd fdb2 	bl	800015c <__adddf3>
 80025f8:	4602      	mov	r2, r0
 80025fa:	460b      	mov	r3, r1
 80025fc:	4610      	mov	r0, r2
 80025fe:	4619      	mov	r1, r3
 8002600:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002604:	f7fd ff60 	bl	80004c8 <__aeabi_dmul>
 8002608:	4602      	mov	r2, r0
 800260a:	460b      	mov	r3, r1
 800260c:	4620      	mov	r0, r4
 800260e:	4629      	mov	r1, r5
 8002610:	f7fd fda4 	bl	800015c <__adddf3>
 8002614:	4602      	mov	r2, r0
 8002616:	460b      	mov	r3, r1
 8002618:	68f9      	ldr	r1, [r7, #12]
 800261a:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800262a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800262e:	f7fd ff4b 	bl	80004c8 <__aeabi_dmul>
 8002632:	4602      	mov	r2, r0
 8002634:	460b      	mov	r3, r1
 8002636:	4620      	mov	r0, r4
 8002638:	4629      	mov	r1, r5
 800263a:	f7fd fd8d 	bl	8000158 <__aeabi_dsub>
 800263e:	4602      	mov	r2, r0
 8002640:	460b      	mov	r3, r1
 8002642:	68f9      	ldr	r1, [r7, #12]
 8002644:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8002654:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002658:	f7fd ff36 	bl	80004c8 <__aeabi_dmul>
 800265c:	4602      	mov	r2, r0
 800265e:	460b      	mov	r3, r1
 8002660:	4620      	mov	r0, r4
 8002662:	4629      	mov	r1, r5
 8002664:	f7fd fd78 	bl	8000158 <__aeabi_dsub>
 8002668:	4602      	mov	r2, r0
 800266a:	460b      	mov	r3, r1
 800266c:	68f9      	ldr	r1, [r7, #12]
 800266e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800267e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002682:	f7fd ff21 	bl	80004c8 <__aeabi_dmul>
 8002686:	4602      	mov	r2, r0
 8002688:	460b      	mov	r3, r1
 800268a:	4620      	mov	r0, r4
 800268c:	4629      	mov	r1, r5
 800268e:	f7fd fd65 	bl	800015c <__adddf3>
 8002692:	4602      	mov	r2, r0
 8002694:	460b      	mov	r3, r1
 8002696:	68f9      	ldr	r1, [r7, #12]
 8002698:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80026a8:	f7fd fd58 	bl	800015c <__adddf3>
 80026ac:	4602      	mov	r2, r0
 80026ae:	460b      	mov	r3, r1
 80026b0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80026ba:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80026be:	f7fe f82d 	bl	800071c <__aeabi_ddiv>
 80026c2:	4602      	mov	r2, r0
 80026c4:	460b      	mov	r3, r1
 80026c6:	e9c7 2304 	strd	r2, r3, [r7, #16]
    K[1] = Kalman->P[1][0] / S;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 80026d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80026d4:	f7fe f822 	bl	800071c <__aeabi_ddiv>
 80026d8:	4602      	mov	r2, r0
 80026da:	460b      	mov	r3, r1
 80026dc:	e9c7 2306 	strd	r2, r3, [r7, #24]

    double y = newAngle - Kalman->angle;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80026e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80026ea:	f7fd fd35 	bl	8000158 <__aeabi_dsub>
 80026ee:	4602      	mov	r2, r0
 80026f0:	460b      	mov	r3, r1
 80026f2:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    Kalman->angle += K[0] * y;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80026fc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002700:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002704:	f7fd fee0 	bl	80004c8 <__aeabi_dmul>
 8002708:	4602      	mov	r2, r0
 800270a:	460b      	mov	r3, r1
 800270c:	4620      	mov	r0, r4
 800270e:	4629      	mov	r1, r5
 8002710:	f7fd fd24 	bl	800015c <__adddf3>
 8002714:	4602      	mov	r2, r0
 8002716:	460b      	mov	r3, r1
 8002718:	68f9      	ldr	r1, [r7, #12]
 800271a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002724:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002728:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800272c:	f7fd fecc 	bl	80004c8 <__aeabi_dmul>
 8002730:	4602      	mov	r2, r0
 8002732:	460b      	mov	r3, r1
 8002734:	4620      	mov	r0, r4
 8002736:	4629      	mov	r1, r5
 8002738:	f7fd fd10 	bl	800015c <__adddf3>
 800273c:	4602      	mov	r2, r0
 800273e:	460b      	mov	r3, r1
 8002740:	68f9      	ldr	r1, [r7, #12]
 8002742:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800274c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    double P01_temp = Kalman->P[0][1];
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002756:	e9c7 2308 	strd	r2, r3, [r7, #32]

    Kalman->P[0][0] -= K[0] * P00_temp;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8002760:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002764:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002768:	f7fd feae 	bl	80004c8 <__aeabi_dmul>
 800276c:	4602      	mov	r2, r0
 800276e:	460b      	mov	r3, r1
 8002770:	4620      	mov	r0, r4
 8002772:	4629      	mov	r1, r5
 8002774:	f7fd fcf0 	bl	8000158 <__aeabi_dsub>
 8002778:	4602      	mov	r2, r0
 800277a:	460b      	mov	r3, r1
 800277c:	68f9      	ldr	r1, [r7, #12]
 800277e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8002788:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800278c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002790:	f7fd fe9a 	bl	80004c8 <__aeabi_dmul>
 8002794:	4602      	mov	r2, r0
 8002796:	460b      	mov	r3, r1
 8002798:	4620      	mov	r0, r4
 800279a:	4629      	mov	r1, r5
 800279c:	f7fd fcdc 	bl	8000158 <__aeabi_dsub>
 80027a0:	4602      	mov	r2, r0
 80027a2:	460b      	mov	r3, r1
 80027a4:	68f9      	ldr	r1, [r7, #12]
 80027a6:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 80027b0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80027b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80027b8:	f7fd fe86 	bl	80004c8 <__aeabi_dmul>
 80027bc:	4602      	mov	r2, r0
 80027be:	460b      	mov	r3, r1
 80027c0:	4620      	mov	r0, r4
 80027c2:	4629      	mov	r1, r5
 80027c4:	f7fd fcc8 	bl	8000158 <__aeabi_dsub>
 80027c8:	4602      	mov	r2, r0
 80027ca:	460b      	mov	r3, r1
 80027cc:	68f9      	ldr	r1, [r7, #12]
 80027ce:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 80027d8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80027dc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80027e0:	f7fd fe72 	bl	80004c8 <__aeabi_dmul>
 80027e4:	4602      	mov	r2, r0
 80027e6:	460b      	mov	r3, r1
 80027e8:	4620      	mov	r0, r4
 80027ea:	4629      	mov	r1, r5
 80027ec:	f7fd fcb4 	bl	8000158 <__aeabi_dsub>
 80027f0:	4602      	mov	r2, r0
 80027f2:	460b      	mov	r3, r1
 80027f4:	68f9      	ldr	r1, [r7, #12]
 80027f6:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
};
 8002800:	4610      	mov	r0, r2
 8002802:	4619      	mov	r1, r3
 8002804:	3748      	adds	r7, #72	@ 0x48
 8002806:	46bd      	mov	sp, r7
 8002808:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800280c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002810:	4b18      	ldr	r3, [pc, #96]	@ (8002874 <MX_SPI1_Init+0x68>)
 8002812:	4a19      	ldr	r2, [pc, #100]	@ (8002878 <MX_SPI1_Init+0x6c>)
 8002814:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002816:	4b17      	ldr	r3, [pc, #92]	@ (8002874 <MX_SPI1_Init+0x68>)
 8002818:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800281c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800281e:	4b15      	ldr	r3, [pc, #84]	@ (8002874 <MX_SPI1_Init+0x68>)
 8002820:	2200      	movs	r2, #0
 8002822:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8002824:	4b13      	ldr	r3, [pc, #76]	@ (8002874 <MX_SPI1_Init+0x68>)
 8002826:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800282a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800282c:	4b11      	ldr	r3, [pc, #68]	@ (8002874 <MX_SPI1_Init+0x68>)
 800282e:	2200      	movs	r2, #0
 8002830:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002832:	4b10      	ldr	r3, [pc, #64]	@ (8002874 <MX_SPI1_Init+0x68>)
 8002834:	2200      	movs	r2, #0
 8002836:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002838:	4b0e      	ldr	r3, [pc, #56]	@ (8002874 <MX_SPI1_Init+0x68>)
 800283a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800283e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002840:	4b0c      	ldr	r3, [pc, #48]	@ (8002874 <MX_SPI1_Init+0x68>)
 8002842:	2228      	movs	r2, #40	@ 0x28
 8002844:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002846:	4b0b      	ldr	r3, [pc, #44]	@ (8002874 <MX_SPI1_Init+0x68>)
 8002848:	2200      	movs	r2, #0
 800284a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800284c:	4b09      	ldr	r3, [pc, #36]	@ (8002874 <MX_SPI1_Init+0x68>)
 800284e:	2200      	movs	r2, #0
 8002850:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002852:	4b08      	ldr	r3, [pc, #32]	@ (8002874 <MX_SPI1_Init+0x68>)
 8002854:	2200      	movs	r2, #0
 8002856:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002858:	4b06      	ldr	r3, [pc, #24]	@ (8002874 <MX_SPI1_Init+0x68>)
 800285a:	220a      	movs	r2, #10
 800285c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800285e:	4805      	ldr	r0, [pc, #20]	@ (8002874 <MX_SPI1_Init+0x68>)
 8002860:	f002 f8fe 	bl	8004a60 <HAL_SPI_Init>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800286a:	f7ff fc3a 	bl	80020e2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

 }
 800286e:	bf00      	nop
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	200002ec 	.word	0x200002ec
 8002878:	40013000 	.word	0x40013000

0800287c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b088      	sub	sp, #32
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002884:	f107 0310 	add.w	r3, r7, #16
 8002888:	2200      	movs	r2, #0
 800288a:	601a      	str	r2, [r3, #0]
 800288c:	605a      	str	r2, [r3, #4]
 800288e:	609a      	str	r2, [r3, #8]
 8002890:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a15      	ldr	r2, [pc, #84]	@ (80028ec <HAL_SPI_MspInit+0x70>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d123      	bne.n	80028e4 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800289c:	4b14      	ldr	r3, [pc, #80]	@ (80028f0 <HAL_SPI_MspInit+0x74>)
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	4a13      	ldr	r2, [pc, #76]	@ (80028f0 <HAL_SPI_MspInit+0x74>)
 80028a2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80028a6:	6193      	str	r3, [r2, #24]
 80028a8:	4b11      	ldr	r3, [pc, #68]	@ (80028f0 <HAL_SPI_MspInit+0x74>)
 80028aa:	699b      	ldr	r3, [r3, #24]
 80028ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028b0:	60fb      	str	r3, [r7, #12]
 80028b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028b4:	4b0e      	ldr	r3, [pc, #56]	@ (80028f0 <HAL_SPI_MspInit+0x74>)
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	4a0d      	ldr	r2, [pc, #52]	@ (80028f0 <HAL_SPI_MspInit+0x74>)
 80028ba:	f043 0304 	orr.w	r3, r3, #4
 80028be:	6193      	str	r3, [r2, #24]
 80028c0:	4b0b      	ldr	r3, [pc, #44]	@ (80028f0 <HAL_SPI_MspInit+0x74>)
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	f003 0304 	and.w	r3, r3, #4
 80028c8:	60bb      	str	r3, [r7, #8]
 80028ca:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80028cc:	23a0      	movs	r3, #160	@ 0xa0
 80028ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028d0:	2302      	movs	r3, #2
 80028d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028d4:	2303      	movs	r3, #3
 80028d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028d8:	f107 0310 	add.w	r3, r7, #16
 80028dc:	4619      	mov	r1, r3
 80028de:	4805      	ldr	r0, [pc, #20]	@ (80028f4 <HAL_SPI_MspInit+0x78>)
 80028e0:	f000 fac0 	bl	8002e64 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80028e4:	bf00      	nop
 80028e6:	3720      	adds	r7, #32
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	40013000 	.word	0x40013000
 80028f0:	40021000 	.word	0x40021000
 80028f4:	40010800 	.word	0x40010800

080028f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b085      	sub	sp, #20
 80028fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80028fe:	4b15      	ldr	r3, [pc, #84]	@ (8002954 <HAL_MspInit+0x5c>)
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	4a14      	ldr	r2, [pc, #80]	@ (8002954 <HAL_MspInit+0x5c>)
 8002904:	f043 0301 	orr.w	r3, r3, #1
 8002908:	6193      	str	r3, [r2, #24]
 800290a:	4b12      	ldr	r3, [pc, #72]	@ (8002954 <HAL_MspInit+0x5c>)
 800290c:	699b      	ldr	r3, [r3, #24]
 800290e:	f003 0301 	and.w	r3, r3, #1
 8002912:	60bb      	str	r3, [r7, #8]
 8002914:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002916:	4b0f      	ldr	r3, [pc, #60]	@ (8002954 <HAL_MspInit+0x5c>)
 8002918:	69db      	ldr	r3, [r3, #28]
 800291a:	4a0e      	ldr	r2, [pc, #56]	@ (8002954 <HAL_MspInit+0x5c>)
 800291c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002920:	61d3      	str	r3, [r2, #28]
 8002922:	4b0c      	ldr	r3, [pc, #48]	@ (8002954 <HAL_MspInit+0x5c>)
 8002924:	69db      	ldr	r3, [r3, #28]
 8002926:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800292a:	607b      	str	r3, [r7, #4]
 800292c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800292e:	4b0a      	ldr	r3, [pc, #40]	@ (8002958 <HAL_MspInit+0x60>)
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	60fb      	str	r3, [r7, #12]
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800293a:	60fb      	str	r3, [r7, #12]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002942:	60fb      	str	r3, [r7, #12]
 8002944:	4a04      	ldr	r2, [pc, #16]	@ (8002958 <HAL_MspInit+0x60>)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800294a:	bf00      	nop
 800294c:	3714      	adds	r7, #20
 800294e:	46bd      	mov	sp, r7
 8002950:	bc80      	pop	{r7}
 8002952:	4770      	bx	lr
 8002954:	40021000 	.word	0x40021000
 8002958:	40010000 	.word	0x40010000

0800295c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002960:	bf00      	nop
 8002962:	e7fd      	b.n	8002960 <NMI_Handler+0x4>

08002964 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002968:	bf00      	nop
 800296a:	e7fd      	b.n	8002968 <HardFault_Handler+0x4>

0800296c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002970:	bf00      	nop
 8002972:	e7fd      	b.n	8002970 <MemManage_Handler+0x4>

08002974 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002978:	bf00      	nop
 800297a:	e7fd      	b.n	8002978 <BusFault_Handler+0x4>

0800297c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002980:	bf00      	nop
 8002982:	e7fd      	b.n	8002980 <UsageFault_Handler+0x4>

08002984 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002988:	bf00      	nop
 800298a:	46bd      	mov	sp, r7
 800298c:	bc80      	pop	{r7}
 800298e:	4770      	bx	lr

08002990 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002994:	bf00      	nop
 8002996:	46bd      	mov	sp, r7
 8002998:	bc80      	pop	{r7}
 800299a:	4770      	bx	lr

0800299c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029a0:	bf00      	nop
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bc80      	pop	{r7}
 80029a6:	4770      	bx	lr

080029a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029ac:	f000 f936 	bl	8002c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029b0:	bf00      	nop
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  return 1;
 80029b8:	2301      	movs	r3, #1
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	46bd      	mov	sp, r7
 80029be:	bc80      	pop	{r7}
 80029c0:	4770      	bx	lr

080029c2 <_kill>:

int _kill(int pid, int sig)
{
 80029c2:	b580      	push	{r7, lr}
 80029c4:	b082      	sub	sp, #8
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	6078      	str	r0, [r7, #4]
 80029ca:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80029cc:	f002 fc5c 	bl	8005288 <__errno>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2216      	movs	r2, #22
 80029d4:	601a      	str	r2, [r3, #0]
  return -1;
 80029d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3708      	adds	r7, #8
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}

080029e2 <_exit>:

void _exit (int status)
{
 80029e2:	b580      	push	{r7, lr}
 80029e4:	b082      	sub	sp, #8
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80029ea:	f04f 31ff 	mov.w	r1, #4294967295
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f7ff ffe7 	bl	80029c2 <_kill>
  while (1) {}    /* Make sure we hang here */
 80029f4:	bf00      	nop
 80029f6:	e7fd      	b.n	80029f4 <_exit+0x12>

080029f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a04:	2300      	movs	r3, #0
 8002a06:	617b      	str	r3, [r7, #20]
 8002a08:	e00a      	b.n	8002a20 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a0a:	f3af 8000 	nop.w
 8002a0e:	4601      	mov	r1, r0
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	1c5a      	adds	r2, r3, #1
 8002a14:	60ba      	str	r2, [r7, #8]
 8002a16:	b2ca      	uxtb	r2, r1
 8002a18:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	3301      	adds	r3, #1
 8002a1e:	617b      	str	r3, [r7, #20]
 8002a20:	697a      	ldr	r2, [r7, #20]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	dbf0      	blt.n	8002a0a <_read+0x12>
  }

  return len;
 8002a28:	687b      	ldr	r3, [r7, #4]
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3718      	adds	r7, #24
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}

08002a32 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b086      	sub	sp, #24
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	60f8      	str	r0, [r7, #12]
 8002a3a:	60b9      	str	r1, [r7, #8]
 8002a3c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a3e:	2300      	movs	r3, #0
 8002a40:	617b      	str	r3, [r7, #20]
 8002a42:	e009      	b.n	8002a58 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	1c5a      	adds	r2, r3, #1
 8002a48:	60ba      	str	r2, [r7, #8]
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	3301      	adds	r3, #1
 8002a56:	617b      	str	r3, [r7, #20]
 8002a58:	697a      	ldr	r2, [r7, #20]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	dbf1      	blt.n	8002a44 <_write+0x12>
  }
  return len;
 8002a60:	687b      	ldr	r3, [r7, #4]
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3718      	adds	r7, #24
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <_close>:

int _close(int file)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	b083      	sub	sp, #12
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002a72:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bc80      	pop	{r7}
 8002a7e:	4770      	bx	lr

08002a80 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a90:	605a      	str	r2, [r3, #4]
  return 0;
 8002a92:	2300      	movs	r3, #0
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bc80      	pop	{r7}
 8002a9c:	4770      	bx	lr

08002a9e <_isatty>:

int _isatty(int file)
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	b083      	sub	sp, #12
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002aa6:	2301      	movs	r3, #1
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bc80      	pop	{r7}
 8002ab0:	4770      	bx	lr

08002ab2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ab2:	b480      	push	{r7}
 8002ab4:	b085      	sub	sp, #20
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	60f8      	str	r0, [r7, #12]
 8002aba:	60b9      	str	r1, [r7, #8]
 8002abc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002abe:	2300      	movs	r3, #0
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3714      	adds	r7, #20
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bc80      	pop	{r7}
 8002ac8:	4770      	bx	lr
	...

08002acc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b086      	sub	sp, #24
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ad4:	4a14      	ldr	r2, [pc, #80]	@ (8002b28 <_sbrk+0x5c>)
 8002ad6:	4b15      	ldr	r3, [pc, #84]	@ (8002b2c <_sbrk+0x60>)
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ae0:	4b13      	ldr	r3, [pc, #76]	@ (8002b30 <_sbrk+0x64>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d102      	bne.n	8002aee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ae8:	4b11      	ldr	r3, [pc, #68]	@ (8002b30 <_sbrk+0x64>)
 8002aea:	4a12      	ldr	r2, [pc, #72]	@ (8002b34 <_sbrk+0x68>)
 8002aec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002aee:	4b10      	ldr	r3, [pc, #64]	@ (8002b30 <_sbrk+0x64>)
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4413      	add	r3, r2
 8002af6:	693a      	ldr	r2, [r7, #16]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d207      	bcs.n	8002b0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002afc:	f002 fbc4 	bl	8005288 <__errno>
 8002b00:	4603      	mov	r3, r0
 8002b02:	220c      	movs	r2, #12
 8002b04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b06:	f04f 33ff 	mov.w	r3, #4294967295
 8002b0a:	e009      	b.n	8002b20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b0c:	4b08      	ldr	r3, [pc, #32]	@ (8002b30 <_sbrk+0x64>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b12:	4b07      	ldr	r3, [pc, #28]	@ (8002b30 <_sbrk+0x64>)
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4413      	add	r3, r2
 8002b1a:	4a05      	ldr	r2, [pc, #20]	@ (8002b30 <_sbrk+0x64>)
 8002b1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3718      	adds	r7, #24
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	20005000 	.word	0x20005000
 8002b2c:	00000400 	.word	0x00000400
 8002b30:	20000344 	.word	0x20000344
 8002b34:	20000498 	.word	0x20000498

08002b38 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b3c:	bf00      	nop
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bc80      	pop	{r7}
 8002b42:	4770      	bx	lr

08002b44 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002b44:	f7ff fff8 	bl	8002b38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b48:	480b      	ldr	r0, [pc, #44]	@ (8002b78 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002b4a:	490c      	ldr	r1, [pc, #48]	@ (8002b7c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002b4c:	4a0c      	ldr	r2, [pc, #48]	@ (8002b80 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002b4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b50:	e002      	b.n	8002b58 <LoopCopyDataInit>

08002b52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b56:	3304      	adds	r3, #4

08002b58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b5c:	d3f9      	bcc.n	8002b52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b5e:	4a09      	ldr	r2, [pc, #36]	@ (8002b84 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002b60:	4c09      	ldr	r4, [pc, #36]	@ (8002b88 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002b62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b64:	e001      	b.n	8002b6a <LoopFillZerobss>

08002b66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b68:	3204      	adds	r2, #4

08002b6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b6c:	d3fb      	bcc.n	8002b66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b6e:	f002 fb91 	bl	8005294 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002b72:	f7ff f9e1 	bl	8001f38 <main>
  bx lr
 8002b76:	4770      	bx	lr
  ldr r0, =_sdata
 8002b78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b7c:	200000f8 	.word	0x200000f8
  ldr r2, =_sidata
 8002b80:	080067a0 	.word	0x080067a0
  ldr r2, =_sbss
 8002b84:	200000f8 	.word	0x200000f8
  ldr r4, =_ebss
 8002b88:	20000498 	.word	0x20000498

08002b8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002b8c:	e7fe      	b.n	8002b8c <ADC1_2_IRQHandler>
	...

08002b90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b94:	4b08      	ldr	r3, [pc, #32]	@ (8002bb8 <HAL_Init+0x28>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a07      	ldr	r2, [pc, #28]	@ (8002bb8 <HAL_Init+0x28>)
 8002b9a:	f043 0310 	orr.w	r3, r3, #16
 8002b9e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ba0:	2003      	movs	r0, #3
 8002ba2:	f000 f92b 	bl	8002dfc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ba6:	200f      	movs	r0, #15
 8002ba8:	f000 f808 	bl	8002bbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bac:	f7ff fea4 	bl	80028f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	40022000 	.word	0x40022000

08002bbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bc4:	4b12      	ldr	r3, [pc, #72]	@ (8002c10 <HAL_InitTick+0x54>)
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	4b12      	ldr	r3, [pc, #72]	@ (8002c14 <HAL_InitTick+0x58>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	4619      	mov	r1, r3
 8002bce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f000 f935 	bl	8002e4a <HAL_SYSTICK_Config>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e00e      	b.n	8002c08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2b0f      	cmp	r3, #15
 8002bee:	d80a      	bhi.n	8002c06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	6879      	ldr	r1, [r7, #4]
 8002bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8002bf8:	f000 f90b 	bl	8002e12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bfc:	4a06      	ldr	r2, [pc, #24]	@ (8002c18 <HAL_InitTick+0x5c>)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c02:	2300      	movs	r3, #0
 8002c04:	e000      	b.n	8002c08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3708      	adds	r7, #8
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	20000090 	.word	0x20000090
 8002c14:	20000098 	.word	0x20000098
 8002c18:	20000094 	.word	0x20000094

08002c1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c20:	4b05      	ldr	r3, [pc, #20]	@ (8002c38 <HAL_IncTick+0x1c>)
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	461a      	mov	r2, r3
 8002c26:	4b05      	ldr	r3, [pc, #20]	@ (8002c3c <HAL_IncTick+0x20>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	4a03      	ldr	r2, [pc, #12]	@ (8002c3c <HAL_IncTick+0x20>)
 8002c2e:	6013      	str	r3, [r2, #0]
}
 8002c30:	bf00      	nop
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bc80      	pop	{r7}
 8002c36:	4770      	bx	lr
 8002c38:	20000098 	.word	0x20000098
 8002c3c:	20000348 	.word	0x20000348

08002c40 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	af00      	add	r7, sp, #0
  return uwTick;
 8002c44:	4b02      	ldr	r3, [pc, #8]	@ (8002c50 <HAL_GetTick+0x10>)
 8002c46:	681b      	ldr	r3, [r3, #0]
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bc80      	pop	{r7}
 8002c4e:	4770      	bx	lr
 8002c50:	20000348 	.word	0x20000348

08002c54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c5c:	f7ff fff0 	bl	8002c40 <HAL_GetTick>
 8002c60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c6c:	d005      	beq.n	8002c7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c6e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c98 <HAL_Delay+0x44>)
 8002c70:	781b      	ldrb	r3, [r3, #0]
 8002c72:	461a      	mov	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	4413      	add	r3, r2
 8002c78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c7a:	bf00      	nop
 8002c7c:	f7ff ffe0 	bl	8002c40 <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	68fa      	ldr	r2, [r7, #12]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d8f7      	bhi.n	8002c7c <HAL_Delay+0x28>
  {
  }
}
 8002c8c:	bf00      	nop
 8002c8e:	bf00      	nop
 8002c90:	3710      	adds	r7, #16
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	20000098 	.word	0x20000098

08002c9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b085      	sub	sp, #20
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f003 0307 	and.w	r3, r3, #7
 8002caa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cac:	4b0c      	ldr	r3, [pc, #48]	@ (8002ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cb2:	68ba      	ldr	r2, [r7, #8]
 8002cb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002cb8:	4013      	ands	r3, r2
 8002cba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002cc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ccc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cce:	4a04      	ldr	r2, [pc, #16]	@ (8002ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	60d3      	str	r3, [r2, #12]
}
 8002cd4:	bf00      	nop
 8002cd6:	3714      	adds	r7, #20
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bc80      	pop	{r7}
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	e000ed00 	.word	0xe000ed00

08002ce4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ce8:	4b04      	ldr	r3, [pc, #16]	@ (8002cfc <__NVIC_GetPriorityGrouping+0x18>)
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	0a1b      	lsrs	r3, r3, #8
 8002cee:	f003 0307 	and.w	r3, r3, #7
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bc80      	pop	{r7}
 8002cf8:	4770      	bx	lr
 8002cfa:	bf00      	nop
 8002cfc:	e000ed00 	.word	0xe000ed00

08002d00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	4603      	mov	r3, r0
 8002d08:	6039      	str	r1, [r7, #0]
 8002d0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	db0a      	blt.n	8002d2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	b2da      	uxtb	r2, r3
 8002d18:	490c      	ldr	r1, [pc, #48]	@ (8002d4c <__NVIC_SetPriority+0x4c>)
 8002d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d1e:	0112      	lsls	r2, r2, #4
 8002d20:	b2d2      	uxtb	r2, r2
 8002d22:	440b      	add	r3, r1
 8002d24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d28:	e00a      	b.n	8002d40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	b2da      	uxtb	r2, r3
 8002d2e:	4908      	ldr	r1, [pc, #32]	@ (8002d50 <__NVIC_SetPriority+0x50>)
 8002d30:	79fb      	ldrb	r3, [r7, #7]
 8002d32:	f003 030f 	and.w	r3, r3, #15
 8002d36:	3b04      	subs	r3, #4
 8002d38:	0112      	lsls	r2, r2, #4
 8002d3a:	b2d2      	uxtb	r2, r2
 8002d3c:	440b      	add	r3, r1
 8002d3e:	761a      	strb	r2, [r3, #24]
}
 8002d40:	bf00      	nop
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bc80      	pop	{r7}
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	e000e100 	.word	0xe000e100
 8002d50:	e000ed00 	.word	0xe000ed00

08002d54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b089      	sub	sp, #36	@ 0x24
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	f003 0307 	and.w	r3, r3, #7
 8002d66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	f1c3 0307 	rsb	r3, r3, #7
 8002d6e:	2b04      	cmp	r3, #4
 8002d70:	bf28      	it	cs
 8002d72:	2304      	movcs	r3, #4
 8002d74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	3304      	adds	r3, #4
 8002d7a:	2b06      	cmp	r3, #6
 8002d7c:	d902      	bls.n	8002d84 <NVIC_EncodePriority+0x30>
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	3b03      	subs	r3, #3
 8002d82:	e000      	b.n	8002d86 <NVIC_EncodePriority+0x32>
 8002d84:	2300      	movs	r3, #0
 8002d86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d88:	f04f 32ff 	mov.w	r2, #4294967295
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d92:	43da      	mvns	r2, r3
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	401a      	ands	r2, r3
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d9c:	f04f 31ff 	mov.w	r1, #4294967295
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	fa01 f303 	lsl.w	r3, r1, r3
 8002da6:	43d9      	mvns	r1, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dac:	4313      	orrs	r3, r2
         );
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3724      	adds	r7, #36	@ 0x24
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bc80      	pop	{r7}
 8002db6:	4770      	bx	lr

08002db8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dc8:	d301      	bcc.n	8002dce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e00f      	b.n	8002dee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dce:	4a0a      	ldr	r2, [pc, #40]	@ (8002df8 <SysTick_Config+0x40>)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	3b01      	subs	r3, #1
 8002dd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002dd6:	210f      	movs	r1, #15
 8002dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8002ddc:	f7ff ff90 	bl	8002d00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002de0:	4b05      	ldr	r3, [pc, #20]	@ (8002df8 <SysTick_Config+0x40>)
 8002de2:	2200      	movs	r2, #0
 8002de4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002de6:	4b04      	ldr	r3, [pc, #16]	@ (8002df8 <SysTick_Config+0x40>)
 8002de8:	2207      	movs	r2, #7
 8002dea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002dec:	2300      	movs	r3, #0
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3708      	adds	r7, #8
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	e000e010 	.word	0xe000e010

08002dfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f7ff ff49 	bl	8002c9c <__NVIC_SetPriorityGrouping>
}
 8002e0a:	bf00      	nop
 8002e0c:	3708      	adds	r7, #8
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}

08002e12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e12:	b580      	push	{r7, lr}
 8002e14:	b086      	sub	sp, #24
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	4603      	mov	r3, r0
 8002e1a:	60b9      	str	r1, [r7, #8]
 8002e1c:	607a      	str	r2, [r7, #4]
 8002e1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e20:	2300      	movs	r3, #0
 8002e22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e24:	f7ff ff5e 	bl	8002ce4 <__NVIC_GetPriorityGrouping>
 8002e28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	68b9      	ldr	r1, [r7, #8]
 8002e2e:	6978      	ldr	r0, [r7, #20]
 8002e30:	f7ff ff90 	bl	8002d54 <NVIC_EncodePriority>
 8002e34:	4602      	mov	r2, r0
 8002e36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e3a:	4611      	mov	r1, r2
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7ff ff5f 	bl	8002d00 <__NVIC_SetPriority>
}
 8002e42:	bf00      	nop
 8002e44:	3718      	adds	r7, #24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	b082      	sub	sp, #8
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f7ff ffb0 	bl	8002db8 <SysTick_Config>
 8002e58:	4603      	mov	r3, r0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3708      	adds	r7, #8
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
	...

08002e64 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b08b      	sub	sp, #44	@ 0x2c
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e72:	2300      	movs	r3, #0
 8002e74:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e76:	e169      	b.n	800314c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e78:	2201      	movs	r2, #1
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	69fa      	ldr	r2, [r7, #28]
 8002e88:	4013      	ands	r3, r2
 8002e8a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	69fb      	ldr	r3, [r7, #28]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	f040 8158 	bne.w	8003146 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	4a9a      	ldr	r2, [pc, #616]	@ (8003104 <HAL_GPIO_Init+0x2a0>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d05e      	beq.n	8002f5e <HAL_GPIO_Init+0xfa>
 8002ea0:	4a98      	ldr	r2, [pc, #608]	@ (8003104 <HAL_GPIO_Init+0x2a0>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d875      	bhi.n	8002f92 <HAL_GPIO_Init+0x12e>
 8002ea6:	4a98      	ldr	r2, [pc, #608]	@ (8003108 <HAL_GPIO_Init+0x2a4>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d058      	beq.n	8002f5e <HAL_GPIO_Init+0xfa>
 8002eac:	4a96      	ldr	r2, [pc, #600]	@ (8003108 <HAL_GPIO_Init+0x2a4>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d86f      	bhi.n	8002f92 <HAL_GPIO_Init+0x12e>
 8002eb2:	4a96      	ldr	r2, [pc, #600]	@ (800310c <HAL_GPIO_Init+0x2a8>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d052      	beq.n	8002f5e <HAL_GPIO_Init+0xfa>
 8002eb8:	4a94      	ldr	r2, [pc, #592]	@ (800310c <HAL_GPIO_Init+0x2a8>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d869      	bhi.n	8002f92 <HAL_GPIO_Init+0x12e>
 8002ebe:	4a94      	ldr	r2, [pc, #592]	@ (8003110 <HAL_GPIO_Init+0x2ac>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d04c      	beq.n	8002f5e <HAL_GPIO_Init+0xfa>
 8002ec4:	4a92      	ldr	r2, [pc, #584]	@ (8003110 <HAL_GPIO_Init+0x2ac>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d863      	bhi.n	8002f92 <HAL_GPIO_Init+0x12e>
 8002eca:	4a92      	ldr	r2, [pc, #584]	@ (8003114 <HAL_GPIO_Init+0x2b0>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d046      	beq.n	8002f5e <HAL_GPIO_Init+0xfa>
 8002ed0:	4a90      	ldr	r2, [pc, #576]	@ (8003114 <HAL_GPIO_Init+0x2b0>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d85d      	bhi.n	8002f92 <HAL_GPIO_Init+0x12e>
 8002ed6:	2b12      	cmp	r3, #18
 8002ed8:	d82a      	bhi.n	8002f30 <HAL_GPIO_Init+0xcc>
 8002eda:	2b12      	cmp	r3, #18
 8002edc:	d859      	bhi.n	8002f92 <HAL_GPIO_Init+0x12e>
 8002ede:	a201      	add	r2, pc, #4	@ (adr r2, 8002ee4 <HAL_GPIO_Init+0x80>)
 8002ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee4:	08002f5f 	.word	0x08002f5f
 8002ee8:	08002f39 	.word	0x08002f39
 8002eec:	08002f4b 	.word	0x08002f4b
 8002ef0:	08002f8d 	.word	0x08002f8d
 8002ef4:	08002f93 	.word	0x08002f93
 8002ef8:	08002f93 	.word	0x08002f93
 8002efc:	08002f93 	.word	0x08002f93
 8002f00:	08002f93 	.word	0x08002f93
 8002f04:	08002f93 	.word	0x08002f93
 8002f08:	08002f93 	.word	0x08002f93
 8002f0c:	08002f93 	.word	0x08002f93
 8002f10:	08002f93 	.word	0x08002f93
 8002f14:	08002f93 	.word	0x08002f93
 8002f18:	08002f93 	.word	0x08002f93
 8002f1c:	08002f93 	.word	0x08002f93
 8002f20:	08002f93 	.word	0x08002f93
 8002f24:	08002f93 	.word	0x08002f93
 8002f28:	08002f41 	.word	0x08002f41
 8002f2c:	08002f55 	.word	0x08002f55
 8002f30:	4a79      	ldr	r2, [pc, #484]	@ (8003118 <HAL_GPIO_Init+0x2b4>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d013      	beq.n	8002f5e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f36:	e02c      	b.n	8002f92 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	623b      	str	r3, [r7, #32]
          break;
 8002f3e:	e029      	b.n	8002f94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	3304      	adds	r3, #4
 8002f46:	623b      	str	r3, [r7, #32]
          break;
 8002f48:	e024      	b.n	8002f94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	3308      	adds	r3, #8
 8002f50:	623b      	str	r3, [r7, #32]
          break;
 8002f52:	e01f      	b.n	8002f94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	330c      	adds	r3, #12
 8002f5a:	623b      	str	r3, [r7, #32]
          break;
 8002f5c:	e01a      	b.n	8002f94 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d102      	bne.n	8002f6c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f66:	2304      	movs	r3, #4
 8002f68:	623b      	str	r3, [r7, #32]
          break;
 8002f6a:	e013      	b.n	8002f94 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d105      	bne.n	8002f80 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f74:	2308      	movs	r3, #8
 8002f76:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	69fa      	ldr	r2, [r7, #28]
 8002f7c:	611a      	str	r2, [r3, #16]
          break;
 8002f7e:	e009      	b.n	8002f94 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f80:	2308      	movs	r3, #8
 8002f82:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	69fa      	ldr	r2, [r7, #28]
 8002f88:	615a      	str	r2, [r3, #20]
          break;
 8002f8a:	e003      	b.n	8002f94 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	623b      	str	r3, [r7, #32]
          break;
 8002f90:	e000      	b.n	8002f94 <HAL_GPIO_Init+0x130>
          break;
 8002f92:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	2bff      	cmp	r3, #255	@ 0xff
 8002f98:	d801      	bhi.n	8002f9e <HAL_GPIO_Init+0x13a>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	e001      	b.n	8002fa2 <HAL_GPIO_Init+0x13e>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	3304      	adds	r3, #4
 8002fa2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	2bff      	cmp	r3, #255	@ 0xff
 8002fa8:	d802      	bhi.n	8002fb0 <HAL_GPIO_Init+0x14c>
 8002faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	e002      	b.n	8002fb6 <HAL_GPIO_Init+0x152>
 8002fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb2:	3b08      	subs	r3, #8
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	210f      	movs	r1, #15
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc4:	43db      	mvns	r3, r3
 8002fc6:	401a      	ands	r2, r3
 8002fc8:	6a39      	ldr	r1, [r7, #32]
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd0:	431a      	orrs	r2, r3
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	f000 80b1 	beq.w	8003146 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002fe4:	4b4d      	ldr	r3, [pc, #308]	@ (800311c <HAL_GPIO_Init+0x2b8>)
 8002fe6:	699b      	ldr	r3, [r3, #24]
 8002fe8:	4a4c      	ldr	r2, [pc, #304]	@ (800311c <HAL_GPIO_Init+0x2b8>)
 8002fea:	f043 0301 	orr.w	r3, r3, #1
 8002fee:	6193      	str	r3, [r2, #24]
 8002ff0:	4b4a      	ldr	r3, [pc, #296]	@ (800311c <HAL_GPIO_Init+0x2b8>)
 8002ff2:	699b      	ldr	r3, [r3, #24]
 8002ff4:	f003 0301 	and.w	r3, r3, #1
 8002ff8:	60bb      	str	r3, [r7, #8]
 8002ffa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ffc:	4a48      	ldr	r2, [pc, #288]	@ (8003120 <HAL_GPIO_Init+0x2bc>)
 8002ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003000:	089b      	lsrs	r3, r3, #2
 8003002:	3302      	adds	r3, #2
 8003004:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003008:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800300a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300c:	f003 0303 	and.w	r3, r3, #3
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	220f      	movs	r2, #15
 8003014:	fa02 f303 	lsl.w	r3, r2, r3
 8003018:	43db      	mvns	r3, r3
 800301a:	68fa      	ldr	r2, [r7, #12]
 800301c:	4013      	ands	r3, r2
 800301e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	4a40      	ldr	r2, [pc, #256]	@ (8003124 <HAL_GPIO_Init+0x2c0>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d013      	beq.n	8003050 <HAL_GPIO_Init+0x1ec>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	4a3f      	ldr	r2, [pc, #252]	@ (8003128 <HAL_GPIO_Init+0x2c4>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d00d      	beq.n	800304c <HAL_GPIO_Init+0x1e8>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	4a3e      	ldr	r2, [pc, #248]	@ (800312c <HAL_GPIO_Init+0x2c8>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d007      	beq.n	8003048 <HAL_GPIO_Init+0x1e4>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	4a3d      	ldr	r2, [pc, #244]	@ (8003130 <HAL_GPIO_Init+0x2cc>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d101      	bne.n	8003044 <HAL_GPIO_Init+0x1e0>
 8003040:	2303      	movs	r3, #3
 8003042:	e006      	b.n	8003052 <HAL_GPIO_Init+0x1ee>
 8003044:	2304      	movs	r3, #4
 8003046:	e004      	b.n	8003052 <HAL_GPIO_Init+0x1ee>
 8003048:	2302      	movs	r3, #2
 800304a:	e002      	b.n	8003052 <HAL_GPIO_Init+0x1ee>
 800304c:	2301      	movs	r3, #1
 800304e:	e000      	b.n	8003052 <HAL_GPIO_Init+0x1ee>
 8003050:	2300      	movs	r3, #0
 8003052:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003054:	f002 0203 	and.w	r2, r2, #3
 8003058:	0092      	lsls	r2, r2, #2
 800305a:	4093      	lsls	r3, r2
 800305c:	68fa      	ldr	r2, [r7, #12]
 800305e:	4313      	orrs	r3, r2
 8003060:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003062:	492f      	ldr	r1, [pc, #188]	@ (8003120 <HAL_GPIO_Init+0x2bc>)
 8003064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003066:	089b      	lsrs	r3, r3, #2
 8003068:	3302      	adds	r3, #2
 800306a:	68fa      	ldr	r2, [r7, #12]
 800306c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d006      	beq.n	800308a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800307c:	4b2d      	ldr	r3, [pc, #180]	@ (8003134 <HAL_GPIO_Init+0x2d0>)
 800307e:	689a      	ldr	r2, [r3, #8]
 8003080:	492c      	ldr	r1, [pc, #176]	@ (8003134 <HAL_GPIO_Init+0x2d0>)
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	4313      	orrs	r3, r2
 8003086:	608b      	str	r3, [r1, #8]
 8003088:	e006      	b.n	8003098 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800308a:	4b2a      	ldr	r3, [pc, #168]	@ (8003134 <HAL_GPIO_Init+0x2d0>)
 800308c:	689a      	ldr	r2, [r3, #8]
 800308e:	69bb      	ldr	r3, [r7, #24]
 8003090:	43db      	mvns	r3, r3
 8003092:	4928      	ldr	r1, [pc, #160]	@ (8003134 <HAL_GPIO_Init+0x2d0>)
 8003094:	4013      	ands	r3, r2
 8003096:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d006      	beq.n	80030b2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80030a4:	4b23      	ldr	r3, [pc, #140]	@ (8003134 <HAL_GPIO_Init+0x2d0>)
 80030a6:	68da      	ldr	r2, [r3, #12]
 80030a8:	4922      	ldr	r1, [pc, #136]	@ (8003134 <HAL_GPIO_Init+0x2d0>)
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	60cb      	str	r3, [r1, #12]
 80030b0:	e006      	b.n	80030c0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80030b2:	4b20      	ldr	r3, [pc, #128]	@ (8003134 <HAL_GPIO_Init+0x2d0>)
 80030b4:	68da      	ldr	r2, [r3, #12]
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	43db      	mvns	r3, r3
 80030ba:	491e      	ldr	r1, [pc, #120]	@ (8003134 <HAL_GPIO_Init+0x2d0>)
 80030bc:	4013      	ands	r3, r2
 80030be:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d006      	beq.n	80030da <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80030cc:	4b19      	ldr	r3, [pc, #100]	@ (8003134 <HAL_GPIO_Init+0x2d0>)
 80030ce:	685a      	ldr	r2, [r3, #4]
 80030d0:	4918      	ldr	r1, [pc, #96]	@ (8003134 <HAL_GPIO_Init+0x2d0>)
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	604b      	str	r3, [r1, #4]
 80030d8:	e006      	b.n	80030e8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80030da:	4b16      	ldr	r3, [pc, #88]	@ (8003134 <HAL_GPIO_Init+0x2d0>)
 80030dc:	685a      	ldr	r2, [r3, #4]
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	43db      	mvns	r3, r3
 80030e2:	4914      	ldr	r1, [pc, #80]	@ (8003134 <HAL_GPIO_Init+0x2d0>)
 80030e4:	4013      	ands	r3, r2
 80030e6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d021      	beq.n	8003138 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80030f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003134 <HAL_GPIO_Init+0x2d0>)
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	490e      	ldr	r1, [pc, #56]	@ (8003134 <HAL_GPIO_Init+0x2d0>)
 80030fa:	69bb      	ldr	r3, [r7, #24]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	600b      	str	r3, [r1, #0]
 8003100:	e021      	b.n	8003146 <HAL_GPIO_Init+0x2e2>
 8003102:	bf00      	nop
 8003104:	10320000 	.word	0x10320000
 8003108:	10310000 	.word	0x10310000
 800310c:	10220000 	.word	0x10220000
 8003110:	10210000 	.word	0x10210000
 8003114:	10120000 	.word	0x10120000
 8003118:	10110000 	.word	0x10110000
 800311c:	40021000 	.word	0x40021000
 8003120:	40010000 	.word	0x40010000
 8003124:	40010800 	.word	0x40010800
 8003128:	40010c00 	.word	0x40010c00
 800312c:	40011000 	.word	0x40011000
 8003130:	40011400 	.word	0x40011400
 8003134:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003138:	4b0b      	ldr	r3, [pc, #44]	@ (8003168 <HAL_GPIO_Init+0x304>)
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	43db      	mvns	r3, r3
 8003140:	4909      	ldr	r1, [pc, #36]	@ (8003168 <HAL_GPIO_Init+0x304>)
 8003142:	4013      	ands	r3, r2
 8003144:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003148:	3301      	adds	r3, #1
 800314a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003152:	fa22 f303 	lsr.w	r3, r2, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	f47f ae8e 	bne.w	8002e78 <HAL_GPIO_Init+0x14>
  }
}
 800315c:	bf00      	nop
 800315e:	bf00      	nop
 8003160:	372c      	adds	r7, #44	@ 0x2c
 8003162:	46bd      	mov	sp, r7
 8003164:	bc80      	pop	{r7}
 8003166:	4770      	bx	lr
 8003168:	40010400 	.word	0x40010400

0800316c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	460b      	mov	r3, r1
 8003176:	807b      	strh	r3, [r7, #2]
 8003178:	4613      	mov	r3, r2
 800317a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800317c:	787b      	ldrb	r3, [r7, #1]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d003      	beq.n	800318a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003182:	887a      	ldrh	r2, [r7, #2]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003188:	e003      	b.n	8003192 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800318a:	887b      	ldrh	r3, [r7, #2]
 800318c:	041a      	lsls	r2, r3, #16
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	611a      	str	r2, [r3, #16]
}
 8003192:	bf00      	nop
 8003194:	370c      	adds	r7, #12
 8003196:	46bd      	mov	sp, r7
 8003198:	bc80      	pop	{r7}
 800319a:	4770      	bx	lr

0800319c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d101      	bne.n	80031ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e12b      	b.n	8003406 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d106      	bne.n	80031c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f7fd fefa 	bl	8000fbc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2224      	movs	r2, #36	@ 0x24
 80031cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f022 0201 	bic.w	r2, r2, #1
 80031de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003200:	f001 fbfc 	bl	80049fc <HAL_RCC_GetPCLK1Freq>
 8003204:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	4a81      	ldr	r2, [pc, #516]	@ (8003410 <HAL_I2C_Init+0x274>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d807      	bhi.n	8003220 <HAL_I2C_Init+0x84>
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	4a80      	ldr	r2, [pc, #512]	@ (8003414 <HAL_I2C_Init+0x278>)
 8003214:	4293      	cmp	r3, r2
 8003216:	bf94      	ite	ls
 8003218:	2301      	movls	r3, #1
 800321a:	2300      	movhi	r3, #0
 800321c:	b2db      	uxtb	r3, r3
 800321e:	e006      	b.n	800322e <HAL_I2C_Init+0x92>
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	4a7d      	ldr	r2, [pc, #500]	@ (8003418 <HAL_I2C_Init+0x27c>)
 8003224:	4293      	cmp	r3, r2
 8003226:	bf94      	ite	ls
 8003228:	2301      	movls	r3, #1
 800322a:	2300      	movhi	r3, #0
 800322c:	b2db      	uxtb	r3, r3
 800322e:	2b00      	cmp	r3, #0
 8003230:	d001      	beq.n	8003236 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e0e7      	b.n	8003406 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	4a78      	ldr	r2, [pc, #480]	@ (800341c <HAL_I2C_Init+0x280>)
 800323a:	fba2 2303 	umull	r2, r3, r2, r3
 800323e:	0c9b      	lsrs	r3, r3, #18
 8003240:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	68ba      	ldr	r2, [r7, #8]
 8003252:	430a      	orrs	r2, r1
 8003254:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6a1b      	ldr	r3, [r3, #32]
 800325c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	4a6a      	ldr	r2, [pc, #424]	@ (8003410 <HAL_I2C_Init+0x274>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d802      	bhi.n	8003270 <HAL_I2C_Init+0xd4>
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	3301      	adds	r3, #1
 800326e:	e009      	b.n	8003284 <HAL_I2C_Init+0xe8>
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003276:	fb02 f303 	mul.w	r3, r2, r3
 800327a:	4a69      	ldr	r2, [pc, #420]	@ (8003420 <HAL_I2C_Init+0x284>)
 800327c:	fba2 2303 	umull	r2, r3, r2, r3
 8003280:	099b      	lsrs	r3, r3, #6
 8003282:	3301      	adds	r3, #1
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	6812      	ldr	r2, [r2, #0]
 8003288:	430b      	orrs	r3, r1
 800328a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	69db      	ldr	r3, [r3, #28]
 8003292:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003296:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	495c      	ldr	r1, [pc, #368]	@ (8003410 <HAL_I2C_Init+0x274>)
 80032a0:	428b      	cmp	r3, r1
 80032a2:	d819      	bhi.n	80032d8 <HAL_I2C_Init+0x13c>
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	1e59      	subs	r1, r3, #1
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	005b      	lsls	r3, r3, #1
 80032ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80032b2:	1c59      	adds	r1, r3, #1
 80032b4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80032b8:	400b      	ands	r3, r1
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d00a      	beq.n	80032d4 <HAL_I2C_Init+0x138>
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	1e59      	subs	r1, r3, #1
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	005b      	lsls	r3, r3, #1
 80032c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80032cc:	3301      	adds	r3, #1
 80032ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032d2:	e051      	b.n	8003378 <HAL_I2C_Init+0x1dc>
 80032d4:	2304      	movs	r3, #4
 80032d6:	e04f      	b.n	8003378 <HAL_I2C_Init+0x1dc>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d111      	bne.n	8003304 <HAL_I2C_Init+0x168>
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	1e58      	subs	r0, r3, #1
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6859      	ldr	r1, [r3, #4]
 80032e8:	460b      	mov	r3, r1
 80032ea:	005b      	lsls	r3, r3, #1
 80032ec:	440b      	add	r3, r1
 80032ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80032f2:	3301      	adds	r3, #1
 80032f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	bf0c      	ite	eq
 80032fc:	2301      	moveq	r3, #1
 80032fe:	2300      	movne	r3, #0
 8003300:	b2db      	uxtb	r3, r3
 8003302:	e012      	b.n	800332a <HAL_I2C_Init+0x18e>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	1e58      	subs	r0, r3, #1
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6859      	ldr	r1, [r3, #4]
 800330c:	460b      	mov	r3, r1
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	440b      	add	r3, r1
 8003312:	0099      	lsls	r1, r3, #2
 8003314:	440b      	add	r3, r1
 8003316:	fbb0 f3f3 	udiv	r3, r0, r3
 800331a:	3301      	adds	r3, #1
 800331c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003320:	2b00      	cmp	r3, #0
 8003322:	bf0c      	ite	eq
 8003324:	2301      	moveq	r3, #1
 8003326:	2300      	movne	r3, #0
 8003328:	b2db      	uxtb	r3, r3
 800332a:	2b00      	cmp	r3, #0
 800332c:	d001      	beq.n	8003332 <HAL_I2C_Init+0x196>
 800332e:	2301      	movs	r3, #1
 8003330:	e022      	b.n	8003378 <HAL_I2C_Init+0x1dc>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10e      	bne.n	8003358 <HAL_I2C_Init+0x1bc>
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	1e58      	subs	r0, r3, #1
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6859      	ldr	r1, [r3, #4]
 8003342:	460b      	mov	r3, r1
 8003344:	005b      	lsls	r3, r3, #1
 8003346:	440b      	add	r3, r1
 8003348:	fbb0 f3f3 	udiv	r3, r0, r3
 800334c:	3301      	adds	r3, #1
 800334e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003352:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003356:	e00f      	b.n	8003378 <HAL_I2C_Init+0x1dc>
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	1e58      	subs	r0, r3, #1
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6859      	ldr	r1, [r3, #4]
 8003360:	460b      	mov	r3, r1
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	440b      	add	r3, r1
 8003366:	0099      	lsls	r1, r3, #2
 8003368:	440b      	add	r3, r1
 800336a:	fbb0 f3f3 	udiv	r3, r0, r3
 800336e:	3301      	adds	r3, #1
 8003370:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003374:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003378:	6879      	ldr	r1, [r7, #4]
 800337a:	6809      	ldr	r1, [r1, #0]
 800337c:	4313      	orrs	r3, r2
 800337e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	69da      	ldr	r2, [r3, #28]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a1b      	ldr	r3, [r3, #32]
 8003392:	431a      	orrs	r2, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	430a      	orrs	r2, r1
 800339a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80033a6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	6911      	ldr	r1, [r2, #16]
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	68d2      	ldr	r2, [r2, #12]
 80033b2:	4311      	orrs	r1, r2
 80033b4:	687a      	ldr	r2, [r7, #4]
 80033b6:	6812      	ldr	r2, [r2, #0]
 80033b8:	430b      	orrs	r3, r1
 80033ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	68db      	ldr	r3, [r3, #12]
 80033c2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	695a      	ldr	r2, [r3, #20]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	699b      	ldr	r3, [r3, #24]
 80033ce:	431a      	orrs	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	430a      	orrs	r2, r1
 80033d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f042 0201 	orr.w	r2, r2, #1
 80033e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2220      	movs	r2, #32
 80033f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2200      	movs	r2, #0
 80033fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003404:	2300      	movs	r3, #0
}
 8003406:	4618      	mov	r0, r3
 8003408:	3710      	adds	r7, #16
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop
 8003410:	000186a0 	.word	0x000186a0
 8003414:	001e847f 	.word	0x001e847f
 8003418:	003d08ff 	.word	0x003d08ff
 800341c:	431bde83 	.word	0x431bde83
 8003420:	10624dd3 	.word	0x10624dd3

08003424 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b088      	sub	sp, #32
 8003428:	af02      	add	r7, sp, #8
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	4608      	mov	r0, r1
 800342e:	4611      	mov	r1, r2
 8003430:	461a      	mov	r2, r3
 8003432:	4603      	mov	r3, r0
 8003434:	817b      	strh	r3, [r7, #10]
 8003436:	460b      	mov	r3, r1
 8003438:	813b      	strh	r3, [r7, #8]
 800343a:	4613      	mov	r3, r2
 800343c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800343e:	f7ff fbff 	bl	8002c40 <HAL_GetTick>
 8003442:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b20      	cmp	r3, #32
 800344e:	f040 80d9 	bne.w	8003604 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	9300      	str	r3, [sp, #0]
 8003456:	2319      	movs	r3, #25
 8003458:	2201      	movs	r2, #1
 800345a:	496d      	ldr	r1, [pc, #436]	@ (8003610 <HAL_I2C_Mem_Write+0x1ec>)
 800345c:	68f8      	ldr	r0, [r7, #12]
 800345e:	f000 fccd 	bl	8003dfc <I2C_WaitOnFlagUntilTimeout>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d001      	beq.n	800346c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003468:	2302      	movs	r3, #2
 800346a:	e0cc      	b.n	8003606 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003472:	2b01      	cmp	r3, #1
 8003474:	d101      	bne.n	800347a <HAL_I2C_Mem_Write+0x56>
 8003476:	2302      	movs	r3, #2
 8003478:	e0c5      	b.n	8003606 <HAL_I2C_Mem_Write+0x1e2>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2201      	movs	r2, #1
 800347e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0301 	and.w	r3, r3, #1
 800348c:	2b01      	cmp	r3, #1
 800348e:	d007      	beq.n	80034a0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f042 0201 	orr.w	r2, r2, #1
 800349e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034ae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2221      	movs	r2, #33	@ 0x21
 80034b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2240      	movs	r2, #64	@ 0x40
 80034bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2200      	movs	r2, #0
 80034c4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6a3a      	ldr	r2, [r7, #32]
 80034ca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80034d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034d6:	b29a      	uxth	r2, r3
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	4a4d      	ldr	r2, [pc, #308]	@ (8003614 <HAL_I2C_Mem_Write+0x1f0>)
 80034e0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034e2:	88f8      	ldrh	r0, [r7, #6]
 80034e4:	893a      	ldrh	r2, [r7, #8]
 80034e6:	8979      	ldrh	r1, [r7, #10]
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	9301      	str	r3, [sp, #4]
 80034ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034ee:	9300      	str	r3, [sp, #0]
 80034f0:	4603      	mov	r3, r0
 80034f2:	68f8      	ldr	r0, [r7, #12]
 80034f4:	f000 fb04 	bl	8003b00 <I2C_RequestMemoryWrite>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d052      	beq.n	80035a4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e081      	b.n	8003606 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003502:	697a      	ldr	r2, [r7, #20]
 8003504:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003506:	68f8      	ldr	r0, [r7, #12]
 8003508:	f000 fd92 	bl	8004030 <I2C_WaitOnTXEFlagUntilTimeout>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d00d      	beq.n	800352e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003516:	2b04      	cmp	r3, #4
 8003518:	d107      	bne.n	800352a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003528:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e06b      	b.n	8003606 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003532:	781a      	ldrb	r2, [r3, #0]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800353e:	1c5a      	adds	r2, r3, #1
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003548:	3b01      	subs	r3, #1
 800354a:	b29a      	uxth	r2, r3
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003554:	b29b      	uxth	r3, r3
 8003556:	3b01      	subs	r3, #1
 8003558:	b29a      	uxth	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	695b      	ldr	r3, [r3, #20]
 8003564:	f003 0304 	and.w	r3, r3, #4
 8003568:	2b04      	cmp	r3, #4
 800356a:	d11b      	bne.n	80035a4 <HAL_I2C_Mem_Write+0x180>
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003570:	2b00      	cmp	r3, #0
 8003572:	d017      	beq.n	80035a4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003578:	781a      	ldrb	r2, [r3, #0]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003584:	1c5a      	adds	r2, r3, #1
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800358e:	3b01      	subs	r3, #1
 8003590:	b29a      	uxth	r2, r3
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800359a:	b29b      	uxth	r3, r3
 800359c:	3b01      	subs	r3, #1
 800359e:	b29a      	uxth	r2, r3
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1aa      	bne.n	8003502 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035ac:	697a      	ldr	r2, [r7, #20]
 80035ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80035b0:	68f8      	ldr	r0, [r7, #12]
 80035b2:	f000 fd85 	bl	80040c0 <I2C_WaitOnBTFFlagUntilTimeout>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00d      	beq.n	80035d8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c0:	2b04      	cmp	r3, #4
 80035c2:	d107      	bne.n	80035d4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035d2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e016      	b.n	8003606 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2220      	movs	r2, #32
 80035ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003600:	2300      	movs	r3, #0
 8003602:	e000      	b.n	8003606 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003604:	2302      	movs	r3, #2
  }
}
 8003606:	4618      	mov	r0, r3
 8003608:	3718      	adds	r7, #24
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	00100002 	.word	0x00100002
 8003614:	ffff0000 	.word	0xffff0000

08003618 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b08c      	sub	sp, #48	@ 0x30
 800361c:	af02      	add	r7, sp, #8
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	4608      	mov	r0, r1
 8003622:	4611      	mov	r1, r2
 8003624:	461a      	mov	r2, r3
 8003626:	4603      	mov	r3, r0
 8003628:	817b      	strh	r3, [r7, #10]
 800362a:	460b      	mov	r3, r1
 800362c:	813b      	strh	r3, [r7, #8]
 800362e:	4613      	mov	r3, r2
 8003630:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003632:	2300      	movs	r3, #0
 8003634:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003636:	f7ff fb03 	bl	8002c40 <HAL_GetTick>
 800363a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003642:	b2db      	uxtb	r3, r3
 8003644:	2b20      	cmp	r3, #32
 8003646:	f040 8250 	bne.w	8003aea <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800364a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800364c:	9300      	str	r3, [sp, #0]
 800364e:	2319      	movs	r3, #25
 8003650:	2201      	movs	r2, #1
 8003652:	4982      	ldr	r1, [pc, #520]	@ (800385c <HAL_I2C_Mem_Read+0x244>)
 8003654:	68f8      	ldr	r0, [r7, #12]
 8003656:	f000 fbd1 	bl	8003dfc <I2C_WaitOnFlagUntilTimeout>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d001      	beq.n	8003664 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003660:	2302      	movs	r3, #2
 8003662:	e243      	b.n	8003aec <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800366a:	2b01      	cmp	r3, #1
 800366c:	d101      	bne.n	8003672 <HAL_I2C_Mem_Read+0x5a>
 800366e:	2302      	movs	r3, #2
 8003670:	e23c      	b.n	8003aec <HAL_I2C_Mem_Read+0x4d4>
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2201      	movs	r2, #1
 8003676:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0301 	and.w	r3, r3, #1
 8003684:	2b01      	cmp	r3, #1
 8003686:	d007      	beq.n	8003698 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f042 0201 	orr.w	r2, r2, #1
 8003696:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036a6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2222      	movs	r2, #34	@ 0x22
 80036ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2240      	movs	r2, #64	@ 0x40
 80036b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2200      	movs	r2, #0
 80036bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80036c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	4a62      	ldr	r2, [pc, #392]	@ (8003860 <HAL_I2C_Mem_Read+0x248>)
 80036d8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036da:	88f8      	ldrh	r0, [r7, #6]
 80036dc:	893a      	ldrh	r2, [r7, #8]
 80036de:	8979      	ldrh	r1, [r7, #10]
 80036e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e2:	9301      	str	r3, [sp, #4]
 80036e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036e6:	9300      	str	r3, [sp, #0]
 80036e8:	4603      	mov	r3, r0
 80036ea:	68f8      	ldr	r0, [r7, #12]
 80036ec:	f000 fa9e 	bl	8003c2c <I2C_RequestMemoryRead>
 80036f0:	4603      	mov	r3, r0
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d001      	beq.n	80036fa <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e1f8      	b.n	8003aec <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d113      	bne.n	800372a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003702:	2300      	movs	r3, #0
 8003704:	61fb      	str	r3, [r7, #28]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	695b      	ldr	r3, [r3, #20]
 800370c:	61fb      	str	r3, [r7, #28]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	699b      	ldr	r3, [r3, #24]
 8003714:	61fb      	str	r3, [r7, #28]
 8003716:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003726:	601a      	str	r2, [r3, #0]
 8003728:	e1cc      	b.n	8003ac4 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800372e:	2b01      	cmp	r3, #1
 8003730:	d11e      	bne.n	8003770 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003740:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003742:	b672      	cpsid	i
}
 8003744:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003746:	2300      	movs	r3, #0
 8003748:	61bb      	str	r3, [r7, #24]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	695b      	ldr	r3, [r3, #20]
 8003750:	61bb      	str	r3, [r7, #24]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	699b      	ldr	r3, [r3, #24]
 8003758:	61bb      	str	r3, [r7, #24]
 800375a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800376a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800376c:	b662      	cpsie	i
}
 800376e:	e035      	b.n	80037dc <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003774:	2b02      	cmp	r3, #2
 8003776:	d11e      	bne.n	80037b6 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003786:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003788:	b672      	cpsid	i
}
 800378a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800378c:	2300      	movs	r3, #0
 800378e:	617b      	str	r3, [r7, #20]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	695b      	ldr	r3, [r3, #20]
 8003796:	617b      	str	r3, [r7, #20]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	699b      	ldr	r3, [r3, #24]
 800379e:	617b      	str	r3, [r7, #20]
 80037a0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037b0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80037b2:	b662      	cpsie	i
}
 80037b4:	e012      	b.n	80037dc <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80037c4:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037c6:	2300      	movs	r3, #0
 80037c8:	613b      	str	r3, [r7, #16]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	695b      	ldr	r3, [r3, #20]
 80037d0:	613b      	str	r3, [r7, #16]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	613b      	str	r3, [r7, #16]
 80037da:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80037dc:	e172      	b.n	8003ac4 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037e2:	2b03      	cmp	r3, #3
 80037e4:	f200 811f 	bhi.w	8003a26 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d123      	bne.n	8003838 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037f2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80037f4:	68f8      	ldr	r0, [r7, #12]
 80037f6:	f000 fcab 	bl	8004150 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e173      	b.n	8003aec <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	691a      	ldr	r2, [r3, #16]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800380e:	b2d2      	uxtb	r2, r2
 8003810:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003816:	1c5a      	adds	r2, r3, #1
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003820:	3b01      	subs	r3, #1
 8003822:	b29a      	uxth	r2, r3
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800382c:	b29b      	uxth	r3, r3
 800382e:	3b01      	subs	r3, #1
 8003830:	b29a      	uxth	r2, r3
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003836:	e145      	b.n	8003ac4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800383c:	2b02      	cmp	r3, #2
 800383e:	d152      	bne.n	80038e6 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003842:	9300      	str	r3, [sp, #0]
 8003844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003846:	2200      	movs	r2, #0
 8003848:	4906      	ldr	r1, [pc, #24]	@ (8003864 <HAL_I2C_Mem_Read+0x24c>)
 800384a:	68f8      	ldr	r0, [r7, #12]
 800384c:	f000 fad6 	bl	8003dfc <I2C_WaitOnFlagUntilTimeout>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d008      	beq.n	8003868 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e148      	b.n	8003aec <HAL_I2C_Mem_Read+0x4d4>
 800385a:	bf00      	nop
 800385c:	00100002 	.word	0x00100002
 8003860:	ffff0000 	.word	0xffff0000
 8003864:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003868:	b672      	cpsid	i
}
 800386a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800387a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	691a      	ldr	r2, [r3, #16]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003886:	b2d2      	uxtb	r2, r2
 8003888:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800388e:	1c5a      	adds	r2, r3, #1
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003898:	3b01      	subs	r3, #1
 800389a:	b29a      	uxth	r2, r3
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	3b01      	subs	r3, #1
 80038a8:	b29a      	uxth	r2, r3
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80038ae:	b662      	cpsie	i
}
 80038b0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	691a      	ldr	r2, [r3, #16]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038bc:	b2d2      	uxtb	r2, r2
 80038be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c4:	1c5a      	adds	r2, r3, #1
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ce:	3b01      	subs	r3, #1
 80038d0:	b29a      	uxth	r2, r3
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038da:	b29b      	uxth	r3, r3
 80038dc:	3b01      	subs	r3, #1
 80038de:	b29a      	uxth	r2, r3
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80038e4:	e0ee      	b.n	8003ac4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e8:	9300      	str	r3, [sp, #0]
 80038ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038ec:	2200      	movs	r2, #0
 80038ee:	4981      	ldr	r1, [pc, #516]	@ (8003af4 <HAL_I2C_Mem_Read+0x4dc>)
 80038f0:	68f8      	ldr	r0, [r7, #12]
 80038f2:	f000 fa83 	bl	8003dfc <I2C_WaitOnFlagUntilTimeout>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d001      	beq.n	8003900 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e0f5      	b.n	8003aec <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800390e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003910:	b672      	cpsid	i
}
 8003912:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	691a      	ldr	r2, [r3, #16]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800391e:	b2d2      	uxtb	r2, r2
 8003920:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003926:	1c5a      	adds	r2, r3, #1
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003930:	3b01      	subs	r3, #1
 8003932:	b29a      	uxth	r2, r3
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800393c:	b29b      	uxth	r3, r3
 800393e:	3b01      	subs	r3, #1
 8003940:	b29a      	uxth	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003946:	4b6c      	ldr	r3, [pc, #432]	@ (8003af8 <HAL_I2C_Mem_Read+0x4e0>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	08db      	lsrs	r3, r3, #3
 800394c:	4a6b      	ldr	r2, [pc, #428]	@ (8003afc <HAL_I2C_Mem_Read+0x4e4>)
 800394e:	fba2 2303 	umull	r2, r3, r2, r3
 8003952:	0a1a      	lsrs	r2, r3, #8
 8003954:	4613      	mov	r3, r2
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	4413      	add	r3, r2
 800395a:	00da      	lsls	r2, r3, #3
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003960:	6a3b      	ldr	r3, [r7, #32]
 8003962:	3b01      	subs	r3, #1
 8003964:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003966:	6a3b      	ldr	r3, [r7, #32]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d118      	bne.n	800399e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2200      	movs	r2, #0
 8003970:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2220      	movs	r2, #32
 8003976:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003986:	f043 0220 	orr.w	r2, r3, #32
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800398e:	b662      	cpsie	i
}
 8003990:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2200      	movs	r2, #0
 8003996:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e0a6      	b.n	8003aec <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	695b      	ldr	r3, [r3, #20]
 80039a4:	f003 0304 	and.w	r3, r3, #4
 80039a8:	2b04      	cmp	r3, #4
 80039aa:	d1d9      	bne.n	8003960 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	691a      	ldr	r2, [r3, #16]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c6:	b2d2      	uxtb	r2, r2
 80039c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ce:	1c5a      	adds	r2, r3, #1
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039d8:	3b01      	subs	r3, #1
 80039da:	b29a      	uxth	r2, r3
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	3b01      	subs	r3, #1
 80039e8:	b29a      	uxth	r2, r3
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80039ee:	b662      	cpsie	i
}
 80039f0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	691a      	ldr	r2, [r3, #16]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fc:	b2d2      	uxtb	r2, r2
 80039fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a04:	1c5a      	adds	r2, r3, #1
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	b29a      	uxth	r2, r3
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a1a:	b29b      	uxth	r3, r3
 8003a1c:	3b01      	subs	r3, #1
 8003a1e:	b29a      	uxth	r2, r3
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a24:	e04e      	b.n	8003ac4 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a28:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f000 fb90 	bl	8004150 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d001      	beq.n	8003a3a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e058      	b.n	8003aec <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	691a      	ldr	r2, [r3, #16]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a44:	b2d2      	uxtb	r2, r2
 8003a46:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a4c:	1c5a      	adds	r2, r3, #1
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a56:	3b01      	subs	r3, #1
 8003a58:	b29a      	uxth	r2, r3
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	3b01      	subs	r3, #1
 8003a66:	b29a      	uxth	r2, r3
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	695b      	ldr	r3, [r3, #20]
 8003a72:	f003 0304 	and.w	r3, r3, #4
 8003a76:	2b04      	cmp	r3, #4
 8003a78:	d124      	bne.n	8003ac4 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a7e:	2b03      	cmp	r3, #3
 8003a80:	d107      	bne.n	8003a92 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a90:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	691a      	ldr	r2, [r3, #16]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a9c:	b2d2      	uxtb	r2, r2
 8003a9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa4:	1c5a      	adds	r2, r3, #1
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aae:	3b01      	subs	r3, #1
 8003ab0:	b29a      	uxth	r2, r3
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aba:	b29b      	uxth	r3, r3
 8003abc:	3b01      	subs	r3, #1
 8003abe:	b29a      	uxth	r2, r3
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	f47f ae88 	bne.w	80037de <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2220      	movs	r2, #32
 8003ad2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	e000      	b.n	8003aec <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8003aea:	2302      	movs	r3, #2
  }
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3728      	adds	r7, #40	@ 0x28
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}
 8003af4:	00010004 	.word	0x00010004
 8003af8:	20000090 	.word	0x20000090
 8003afc:	14f8b589 	.word	0x14f8b589

08003b00 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b088      	sub	sp, #32
 8003b04:	af02      	add	r7, sp, #8
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	4608      	mov	r0, r1
 8003b0a:	4611      	mov	r1, r2
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	4603      	mov	r3, r0
 8003b10:	817b      	strh	r3, [r7, #10]
 8003b12:	460b      	mov	r3, r1
 8003b14:	813b      	strh	r3, [r7, #8]
 8003b16:	4613      	mov	r3, r2
 8003b18:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b28:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b2c:	9300      	str	r3, [sp, #0]
 8003b2e:	6a3b      	ldr	r3, [r7, #32]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b36:	68f8      	ldr	r0, [r7, #12]
 8003b38:	f000 f960 	bl	8003dfc <I2C_WaitOnFlagUntilTimeout>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d00d      	beq.n	8003b5e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b50:	d103      	bne.n	8003b5a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b58:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e05f      	b.n	8003c1e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b5e:	897b      	ldrh	r3, [r7, #10]
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	461a      	mov	r2, r3
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003b6c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b70:	6a3a      	ldr	r2, [r7, #32]
 8003b72:	492d      	ldr	r1, [pc, #180]	@ (8003c28 <I2C_RequestMemoryWrite+0x128>)
 8003b74:	68f8      	ldr	r0, [r7, #12]
 8003b76:	f000 f9bb 	bl	8003ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d001      	beq.n	8003b84 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e04c      	b.n	8003c1e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b84:	2300      	movs	r3, #0
 8003b86:	617b      	str	r3, [r7, #20]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	617b      	str	r3, [r7, #20]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	699b      	ldr	r3, [r3, #24]
 8003b96:	617b      	str	r3, [r7, #20]
 8003b98:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b9c:	6a39      	ldr	r1, [r7, #32]
 8003b9e:	68f8      	ldr	r0, [r7, #12]
 8003ba0:	f000 fa46 	bl	8004030 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d00d      	beq.n	8003bc6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bae:	2b04      	cmp	r3, #4
 8003bb0:	d107      	bne.n	8003bc2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bc0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e02b      	b.n	8003c1e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003bc6:	88fb      	ldrh	r3, [r7, #6]
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d105      	bne.n	8003bd8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003bcc:	893b      	ldrh	r3, [r7, #8]
 8003bce:	b2da      	uxtb	r2, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	611a      	str	r2, [r3, #16]
 8003bd6:	e021      	b.n	8003c1c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003bd8:	893b      	ldrh	r3, [r7, #8]
 8003bda:	0a1b      	lsrs	r3, r3, #8
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	b2da      	uxtb	r2, r3
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003be6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003be8:	6a39      	ldr	r1, [r7, #32]
 8003bea:	68f8      	ldr	r0, [r7, #12]
 8003bec:	f000 fa20 	bl	8004030 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00d      	beq.n	8003c12 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	d107      	bne.n	8003c0e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c0c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e005      	b.n	8003c1e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c12:	893b      	ldrh	r3, [r7, #8]
 8003c14:	b2da      	uxtb	r2, r3
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003c1c:	2300      	movs	r3, #0
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3718      	adds	r7, #24
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	00010002 	.word	0x00010002

08003c2c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b088      	sub	sp, #32
 8003c30:	af02      	add	r7, sp, #8
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	4608      	mov	r0, r1
 8003c36:	4611      	mov	r1, r2
 8003c38:	461a      	mov	r2, r3
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	817b      	strh	r3, [r7, #10]
 8003c3e:	460b      	mov	r3, r1
 8003c40:	813b      	strh	r3, [r7, #8]
 8003c42:	4613      	mov	r3, r2
 8003c44:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003c54:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c64:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c68:	9300      	str	r3, [sp, #0]
 8003c6a:	6a3b      	ldr	r3, [r7, #32]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c72:	68f8      	ldr	r0, [r7, #12]
 8003c74:	f000 f8c2 	bl	8003dfc <I2C_WaitOnFlagUntilTimeout>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d00d      	beq.n	8003c9a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c8c:	d103      	bne.n	8003c96 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c94:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e0aa      	b.n	8003df0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c9a:	897b      	ldrh	r3, [r7, #10]
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003ca8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cac:	6a3a      	ldr	r2, [r7, #32]
 8003cae:	4952      	ldr	r1, [pc, #328]	@ (8003df8 <I2C_RequestMemoryRead+0x1cc>)
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f000 f91d 	bl	8003ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d001      	beq.n	8003cc0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e097      	b.n	8003df0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	617b      	str	r3, [r7, #20]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	695b      	ldr	r3, [r3, #20]
 8003cca:	617b      	str	r3, [r7, #20]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	699b      	ldr	r3, [r3, #24]
 8003cd2:	617b      	str	r3, [r7, #20]
 8003cd4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cd8:	6a39      	ldr	r1, [r7, #32]
 8003cda:	68f8      	ldr	r0, [r7, #12]
 8003cdc:	f000 f9a8 	bl	8004030 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00d      	beq.n	8003d02 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cea:	2b04      	cmp	r3, #4
 8003cec:	d107      	bne.n	8003cfe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cfc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e076      	b.n	8003df0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d02:	88fb      	ldrh	r3, [r7, #6]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d105      	bne.n	8003d14 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d08:	893b      	ldrh	r3, [r7, #8]
 8003d0a:	b2da      	uxtb	r2, r3
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	611a      	str	r2, [r3, #16]
 8003d12:	e021      	b.n	8003d58 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d14:	893b      	ldrh	r3, [r7, #8]
 8003d16:	0a1b      	lsrs	r3, r3, #8
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	b2da      	uxtb	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d24:	6a39      	ldr	r1, [r7, #32]
 8003d26:	68f8      	ldr	r0, [r7, #12]
 8003d28:	f000 f982 	bl	8004030 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00d      	beq.n	8003d4e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d36:	2b04      	cmp	r3, #4
 8003d38:	d107      	bne.n	8003d4a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d48:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e050      	b.n	8003df0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d4e:	893b      	ldrh	r3, [r7, #8]
 8003d50:	b2da      	uxtb	r2, r3
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d5a:	6a39      	ldr	r1, [r7, #32]
 8003d5c:	68f8      	ldr	r0, [r7, #12]
 8003d5e:	f000 f967 	bl	8004030 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00d      	beq.n	8003d84 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6c:	2b04      	cmp	r3, #4
 8003d6e:	d107      	bne.n	8003d80 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d7e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	e035      	b.n	8003df0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d92:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d96:	9300      	str	r3, [sp, #0]
 8003d98:	6a3b      	ldr	r3, [r7, #32]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003da0:	68f8      	ldr	r0, [r7, #12]
 8003da2:	f000 f82b 	bl	8003dfc <I2C_WaitOnFlagUntilTimeout>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d00d      	beq.n	8003dc8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003db6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dba:	d103      	bne.n	8003dc4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dc2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e013      	b.n	8003df0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003dc8:	897b      	ldrh	r3, [r7, #10]
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	f043 0301 	orr.w	r3, r3, #1
 8003dd0:	b2da      	uxtb	r2, r3
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dda:	6a3a      	ldr	r2, [r7, #32]
 8003ddc:	4906      	ldr	r1, [pc, #24]	@ (8003df8 <I2C_RequestMemoryRead+0x1cc>)
 8003dde:	68f8      	ldr	r0, [r7, #12]
 8003de0:	f000 f886 	bl	8003ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d001      	beq.n	8003dee <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e000      	b.n	8003df0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003dee:	2300      	movs	r3, #0
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3718      	adds	r7, #24
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}
 8003df8:	00010002 	.word	0x00010002

08003dfc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	60f8      	str	r0, [r7, #12]
 8003e04:	60b9      	str	r1, [r7, #8]
 8003e06:	603b      	str	r3, [r7, #0]
 8003e08:	4613      	mov	r3, r2
 8003e0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e0c:	e048      	b.n	8003ea0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e14:	d044      	beq.n	8003ea0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e16:	f7fe ff13 	bl	8002c40 <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	69bb      	ldr	r3, [r7, #24]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	683a      	ldr	r2, [r7, #0]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d302      	bcc.n	8003e2c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d139      	bne.n	8003ea0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	0c1b      	lsrs	r3, r3, #16
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d10d      	bne.n	8003e52 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	695b      	ldr	r3, [r3, #20]
 8003e3c:	43da      	mvns	r2, r3
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	4013      	ands	r3, r2
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	bf0c      	ite	eq
 8003e48:	2301      	moveq	r3, #1
 8003e4a:	2300      	movne	r3, #0
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	461a      	mov	r2, r3
 8003e50:	e00c      	b.n	8003e6c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	699b      	ldr	r3, [r3, #24]
 8003e58:	43da      	mvns	r2, r3
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	b29b      	uxth	r3, r3
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	bf0c      	ite	eq
 8003e64:	2301      	moveq	r3, #1
 8003e66:	2300      	movne	r3, #0
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	79fb      	ldrb	r3, [r7, #7]
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d116      	bne.n	8003ea0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2220      	movs	r2, #32
 8003e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8c:	f043 0220 	orr.w	r2, r3, #32
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e023      	b.n	8003ee8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	0c1b      	lsrs	r3, r3, #16
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d10d      	bne.n	8003ec6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	695b      	ldr	r3, [r3, #20]
 8003eb0:	43da      	mvns	r2, r3
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	bf0c      	ite	eq
 8003ebc:	2301      	moveq	r3, #1
 8003ebe:	2300      	movne	r3, #0
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	e00c      	b.n	8003ee0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	699b      	ldr	r3, [r3, #24]
 8003ecc:	43da      	mvns	r2, r3
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	bf0c      	ite	eq
 8003ed8:	2301      	moveq	r3, #1
 8003eda:	2300      	movne	r3, #0
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	461a      	mov	r2, r3
 8003ee0:	79fb      	ldrb	r3, [r7, #7]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d093      	beq.n	8003e0e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ee6:	2300      	movs	r3, #0
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	3710      	adds	r7, #16
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}

08003ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b084      	sub	sp, #16
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
 8003efc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003efe:	e071      	b.n	8003fe4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f0e:	d123      	bne.n	8003f58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f1e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f28:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2220      	movs	r2, #32
 8003f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f44:	f043 0204 	orr.w	r2, r3, #4
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e067      	b.n	8004028 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f5e:	d041      	beq.n	8003fe4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f60:	f7fe fe6e 	bl	8002c40 <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d302      	bcc.n	8003f76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d136      	bne.n	8003fe4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	0c1b      	lsrs	r3, r3, #16
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d10c      	bne.n	8003f9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	695b      	ldr	r3, [r3, #20]
 8003f86:	43da      	mvns	r2, r3
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	bf14      	ite	ne
 8003f92:	2301      	movne	r3, #1
 8003f94:	2300      	moveq	r3, #0
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	e00b      	b.n	8003fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	699b      	ldr	r3, [r3, #24]
 8003fa0:	43da      	mvns	r2, r3
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	bf14      	ite	ne
 8003fac:	2301      	movne	r3, #1
 8003fae:	2300      	moveq	r3, #0
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d016      	beq.n	8003fe4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2220      	movs	r2, #32
 8003fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd0:	f043 0220 	orr.w	r2, r3, #32
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e021      	b.n	8004028 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	0c1b      	lsrs	r3, r3, #16
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d10c      	bne.n	8004008 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	695b      	ldr	r3, [r3, #20]
 8003ff4:	43da      	mvns	r2, r3
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	b29b      	uxth	r3, r3
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	bf14      	ite	ne
 8004000:	2301      	movne	r3, #1
 8004002:	2300      	moveq	r3, #0
 8004004:	b2db      	uxtb	r3, r3
 8004006:	e00b      	b.n	8004020 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	699b      	ldr	r3, [r3, #24]
 800400e:	43da      	mvns	r2, r3
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	4013      	ands	r3, r2
 8004014:	b29b      	uxth	r3, r3
 8004016:	2b00      	cmp	r3, #0
 8004018:	bf14      	ite	ne
 800401a:	2301      	movne	r3, #1
 800401c:	2300      	moveq	r3, #0
 800401e:	b2db      	uxtb	r3, r3
 8004020:	2b00      	cmp	r3, #0
 8004022:	f47f af6d 	bne.w	8003f00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	3710      	adds	r7, #16
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}

08004030 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800403c:	e034      	b.n	80040a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800403e:	68f8      	ldr	r0, [r7, #12]
 8004040:	f000 f8e3 	bl	800420a <I2C_IsAcknowledgeFailed>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d001      	beq.n	800404e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e034      	b.n	80040b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004054:	d028      	beq.n	80040a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004056:	f7fe fdf3 	bl	8002c40 <HAL_GetTick>
 800405a:	4602      	mov	r2, r0
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	68ba      	ldr	r2, [r7, #8]
 8004062:	429a      	cmp	r2, r3
 8004064:	d302      	bcc.n	800406c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d11d      	bne.n	80040a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	695b      	ldr	r3, [r3, #20]
 8004072:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004076:	2b80      	cmp	r3, #128	@ 0x80
 8004078:	d016      	beq.n	80040a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2200      	movs	r2, #0
 800407e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2220      	movs	r2, #32
 8004084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2200      	movs	r2, #0
 800408c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004094:	f043 0220 	orr.w	r2, r3, #32
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2200      	movs	r2, #0
 80040a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e007      	b.n	80040b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	695b      	ldr	r3, [r3, #20]
 80040ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040b2:	2b80      	cmp	r3, #128	@ 0x80
 80040b4:	d1c3      	bne.n	800403e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80040b6:	2300      	movs	r3, #0
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3710      	adds	r7, #16
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	60f8      	str	r0, [r7, #12]
 80040c8:	60b9      	str	r1, [r7, #8]
 80040ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80040cc:	e034      	b.n	8004138 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040ce:	68f8      	ldr	r0, [r7, #12]
 80040d0:	f000 f89b 	bl	800420a <I2C_IsAcknowledgeFailed>
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d001      	beq.n	80040de <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e034      	b.n	8004148 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040e4:	d028      	beq.n	8004138 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040e6:	f7fe fdab 	bl	8002c40 <HAL_GetTick>
 80040ea:	4602      	mov	r2, r0
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	1ad3      	subs	r3, r2, r3
 80040f0:	68ba      	ldr	r2, [r7, #8]
 80040f2:	429a      	cmp	r2, r3
 80040f4:	d302      	bcc.n	80040fc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d11d      	bne.n	8004138 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	695b      	ldr	r3, [r3, #20]
 8004102:	f003 0304 	and.w	r3, r3, #4
 8004106:	2b04      	cmp	r3, #4
 8004108:	d016      	beq.n	8004138 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2200      	movs	r2, #0
 800410e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2220      	movs	r2, #32
 8004114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2200      	movs	r2, #0
 800411c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004124:	f043 0220 	orr.w	r2, r3, #32
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2200      	movs	r2, #0
 8004130:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	e007      	b.n	8004148 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	695b      	ldr	r3, [r3, #20]
 800413e:	f003 0304 	and.w	r3, r3, #4
 8004142:	2b04      	cmp	r3, #4
 8004144:	d1c3      	bne.n	80040ce <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004146:	2300      	movs	r3, #0
}
 8004148:	4618      	mov	r0, r3
 800414a:	3710      	adds	r7, #16
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}

08004150 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	60f8      	str	r0, [r7, #12]
 8004158:	60b9      	str	r1, [r7, #8]
 800415a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800415c:	e049      	b.n	80041f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	695b      	ldr	r3, [r3, #20]
 8004164:	f003 0310 	and.w	r3, r3, #16
 8004168:	2b10      	cmp	r3, #16
 800416a:	d119      	bne.n	80041a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f06f 0210 	mvn.w	r2, #16
 8004174:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2200      	movs	r2, #0
 800417a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2220      	movs	r2, #32
 8004180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2200      	movs	r2, #0
 8004188:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2200      	movs	r2, #0
 8004198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e030      	b.n	8004202 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041a0:	f7fe fd4e 	bl	8002c40 <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	68ba      	ldr	r2, [r7, #8]
 80041ac:	429a      	cmp	r2, r3
 80041ae:	d302      	bcc.n	80041b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d11d      	bne.n	80041f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	695b      	ldr	r3, [r3, #20]
 80041bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041c0:	2b40      	cmp	r3, #64	@ 0x40
 80041c2:	d016      	beq.n	80041f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2220      	movs	r2, #32
 80041ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041de:	f043 0220 	orr.w	r2, r3, #32
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e007      	b.n	8004202 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	695b      	ldr	r3, [r3, #20]
 80041f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041fc:	2b40      	cmp	r3, #64	@ 0x40
 80041fe:	d1ae      	bne.n	800415e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004200:	2300      	movs	r3, #0
}
 8004202:	4618      	mov	r0, r3
 8004204:	3710      	adds	r7, #16
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}

0800420a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800420a:	b480      	push	{r7}
 800420c:	b083      	sub	sp, #12
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	695b      	ldr	r3, [r3, #20]
 8004218:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800421c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004220:	d11b      	bne.n	800425a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800422a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2220      	movs	r2, #32
 8004236:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2200      	movs	r2, #0
 800423e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004246:	f043 0204 	orr.w	r2, r3, #4
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e000      	b.n	800425c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	bc80      	pop	{r7}
 8004264:	4770      	bx	lr
	...

08004268 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b086      	sub	sp, #24
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d101      	bne.n	800427a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e272      	b.n	8004760 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0301 	and.w	r3, r3, #1
 8004282:	2b00      	cmp	r3, #0
 8004284:	f000 8087 	beq.w	8004396 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004288:	4b92      	ldr	r3, [pc, #584]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f003 030c 	and.w	r3, r3, #12
 8004290:	2b04      	cmp	r3, #4
 8004292:	d00c      	beq.n	80042ae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004294:	4b8f      	ldr	r3, [pc, #572]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	f003 030c 	and.w	r3, r3, #12
 800429c:	2b08      	cmp	r3, #8
 800429e:	d112      	bne.n	80042c6 <HAL_RCC_OscConfig+0x5e>
 80042a0:	4b8c      	ldr	r3, [pc, #560]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042ac:	d10b      	bne.n	80042c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042ae:	4b89      	ldr	r3, [pc, #548]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d06c      	beq.n	8004394 <HAL_RCC_OscConfig+0x12c>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d168      	bne.n	8004394 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e24c      	b.n	8004760 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042ce:	d106      	bne.n	80042de <HAL_RCC_OscConfig+0x76>
 80042d0:	4b80      	ldr	r3, [pc, #512]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a7f      	ldr	r2, [pc, #508]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 80042d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042da:	6013      	str	r3, [r2, #0]
 80042dc:	e02e      	b.n	800433c <HAL_RCC_OscConfig+0xd4>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d10c      	bne.n	8004300 <HAL_RCC_OscConfig+0x98>
 80042e6:	4b7b      	ldr	r3, [pc, #492]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a7a      	ldr	r2, [pc, #488]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 80042ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042f0:	6013      	str	r3, [r2, #0]
 80042f2:	4b78      	ldr	r3, [pc, #480]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a77      	ldr	r2, [pc, #476]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 80042f8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80042fc:	6013      	str	r3, [r2, #0]
 80042fe:	e01d      	b.n	800433c <HAL_RCC_OscConfig+0xd4>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004308:	d10c      	bne.n	8004324 <HAL_RCC_OscConfig+0xbc>
 800430a:	4b72      	ldr	r3, [pc, #456]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a71      	ldr	r2, [pc, #452]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 8004310:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004314:	6013      	str	r3, [r2, #0]
 8004316:	4b6f      	ldr	r3, [pc, #444]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a6e      	ldr	r2, [pc, #440]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 800431c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004320:	6013      	str	r3, [r2, #0]
 8004322:	e00b      	b.n	800433c <HAL_RCC_OscConfig+0xd4>
 8004324:	4b6b      	ldr	r3, [pc, #428]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a6a      	ldr	r2, [pc, #424]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 800432a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800432e:	6013      	str	r3, [r2, #0]
 8004330:	4b68      	ldr	r3, [pc, #416]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a67      	ldr	r2, [pc, #412]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 8004336:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800433a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d013      	beq.n	800436c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004344:	f7fe fc7c 	bl	8002c40 <HAL_GetTick>
 8004348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800434a:	e008      	b.n	800435e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800434c:	f7fe fc78 	bl	8002c40 <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	2b64      	cmp	r3, #100	@ 0x64
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e200      	b.n	8004760 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800435e:	4b5d      	ldr	r3, [pc, #372]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d0f0      	beq.n	800434c <HAL_RCC_OscConfig+0xe4>
 800436a:	e014      	b.n	8004396 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800436c:	f7fe fc68 	bl	8002c40 <HAL_GetTick>
 8004370:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004372:	e008      	b.n	8004386 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004374:	f7fe fc64 	bl	8002c40 <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	2b64      	cmp	r3, #100	@ 0x64
 8004380:	d901      	bls.n	8004386 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	e1ec      	b.n	8004760 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004386:	4b53      	ldr	r3, [pc, #332]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d1f0      	bne.n	8004374 <HAL_RCC_OscConfig+0x10c>
 8004392:	e000      	b.n	8004396 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004394:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d063      	beq.n	800446a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80043a2:	4b4c      	ldr	r3, [pc, #304]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f003 030c 	and.w	r3, r3, #12
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d00b      	beq.n	80043c6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80043ae:	4b49      	ldr	r3, [pc, #292]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	f003 030c 	and.w	r3, r3, #12
 80043b6:	2b08      	cmp	r3, #8
 80043b8:	d11c      	bne.n	80043f4 <HAL_RCC_OscConfig+0x18c>
 80043ba:	4b46      	ldr	r3, [pc, #280]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d116      	bne.n	80043f4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043c6:	4b43      	ldr	r3, [pc, #268]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 0302 	and.w	r3, r3, #2
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d005      	beq.n	80043de <HAL_RCC_OscConfig+0x176>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d001      	beq.n	80043de <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e1c0      	b.n	8004760 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043de:	4b3d      	ldr	r3, [pc, #244]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	00db      	lsls	r3, r3, #3
 80043ec:	4939      	ldr	r1, [pc, #228]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 80043ee:	4313      	orrs	r3, r2
 80043f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043f2:	e03a      	b.n	800446a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	691b      	ldr	r3, [r3, #16]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d020      	beq.n	800443e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043fc:	4b36      	ldr	r3, [pc, #216]	@ (80044d8 <HAL_RCC_OscConfig+0x270>)
 80043fe:	2201      	movs	r2, #1
 8004400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004402:	f7fe fc1d 	bl	8002c40 <HAL_GetTick>
 8004406:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004408:	e008      	b.n	800441c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800440a:	f7fe fc19 	bl	8002c40 <HAL_GetTick>
 800440e:	4602      	mov	r2, r0
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	1ad3      	subs	r3, r2, r3
 8004414:	2b02      	cmp	r3, #2
 8004416:	d901      	bls.n	800441c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004418:	2303      	movs	r3, #3
 800441a:	e1a1      	b.n	8004760 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800441c:	4b2d      	ldr	r3, [pc, #180]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 0302 	and.w	r3, r3, #2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d0f0      	beq.n	800440a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004428:	4b2a      	ldr	r3, [pc, #168]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	695b      	ldr	r3, [r3, #20]
 8004434:	00db      	lsls	r3, r3, #3
 8004436:	4927      	ldr	r1, [pc, #156]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 8004438:	4313      	orrs	r3, r2
 800443a:	600b      	str	r3, [r1, #0]
 800443c:	e015      	b.n	800446a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800443e:	4b26      	ldr	r3, [pc, #152]	@ (80044d8 <HAL_RCC_OscConfig+0x270>)
 8004440:	2200      	movs	r2, #0
 8004442:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004444:	f7fe fbfc 	bl	8002c40 <HAL_GetTick>
 8004448:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800444a:	e008      	b.n	800445e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800444c:	f7fe fbf8 	bl	8002c40 <HAL_GetTick>
 8004450:	4602      	mov	r2, r0
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	2b02      	cmp	r3, #2
 8004458:	d901      	bls.n	800445e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e180      	b.n	8004760 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800445e:	4b1d      	ldr	r3, [pc, #116]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0302 	and.w	r3, r3, #2
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1f0      	bne.n	800444c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0308 	and.w	r3, r3, #8
 8004472:	2b00      	cmp	r3, #0
 8004474:	d03a      	beq.n	80044ec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	699b      	ldr	r3, [r3, #24]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d019      	beq.n	80044b2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800447e:	4b17      	ldr	r3, [pc, #92]	@ (80044dc <HAL_RCC_OscConfig+0x274>)
 8004480:	2201      	movs	r2, #1
 8004482:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004484:	f7fe fbdc 	bl	8002c40 <HAL_GetTick>
 8004488:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800448a:	e008      	b.n	800449e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800448c:	f7fe fbd8 	bl	8002c40 <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	2b02      	cmp	r3, #2
 8004498:	d901      	bls.n	800449e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800449a:	2303      	movs	r3, #3
 800449c:	e160      	b.n	8004760 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800449e:	4b0d      	ldr	r3, [pc, #52]	@ (80044d4 <HAL_RCC_OscConfig+0x26c>)
 80044a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a2:	f003 0302 	and.w	r3, r3, #2
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d0f0      	beq.n	800448c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80044aa:	2001      	movs	r0, #1
 80044ac:	f000 faba 	bl	8004a24 <RCC_Delay>
 80044b0:	e01c      	b.n	80044ec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044b2:	4b0a      	ldr	r3, [pc, #40]	@ (80044dc <HAL_RCC_OscConfig+0x274>)
 80044b4:	2200      	movs	r2, #0
 80044b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044b8:	f7fe fbc2 	bl	8002c40 <HAL_GetTick>
 80044bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044be:	e00f      	b.n	80044e0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044c0:	f7fe fbbe 	bl	8002c40 <HAL_GetTick>
 80044c4:	4602      	mov	r2, r0
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d908      	bls.n	80044e0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e146      	b.n	8004760 <HAL_RCC_OscConfig+0x4f8>
 80044d2:	bf00      	nop
 80044d4:	40021000 	.word	0x40021000
 80044d8:	42420000 	.word	0x42420000
 80044dc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044e0:	4b92      	ldr	r3, [pc, #584]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 80044e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e4:	f003 0302 	and.w	r3, r3, #2
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1e9      	bne.n	80044c0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0304 	and.w	r3, r3, #4
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	f000 80a6 	beq.w	8004646 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044fa:	2300      	movs	r3, #0
 80044fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044fe:	4b8b      	ldr	r3, [pc, #556]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 8004500:	69db      	ldr	r3, [r3, #28]
 8004502:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10d      	bne.n	8004526 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800450a:	4b88      	ldr	r3, [pc, #544]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 800450c:	69db      	ldr	r3, [r3, #28]
 800450e:	4a87      	ldr	r2, [pc, #540]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 8004510:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004514:	61d3      	str	r3, [r2, #28]
 8004516:	4b85      	ldr	r3, [pc, #532]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 8004518:	69db      	ldr	r3, [r3, #28]
 800451a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800451e:	60bb      	str	r3, [r7, #8]
 8004520:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004522:	2301      	movs	r3, #1
 8004524:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004526:	4b82      	ldr	r3, [pc, #520]	@ (8004730 <HAL_RCC_OscConfig+0x4c8>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800452e:	2b00      	cmp	r3, #0
 8004530:	d118      	bne.n	8004564 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004532:	4b7f      	ldr	r3, [pc, #508]	@ (8004730 <HAL_RCC_OscConfig+0x4c8>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a7e      	ldr	r2, [pc, #504]	@ (8004730 <HAL_RCC_OscConfig+0x4c8>)
 8004538:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800453c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800453e:	f7fe fb7f 	bl	8002c40 <HAL_GetTick>
 8004542:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004544:	e008      	b.n	8004558 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004546:	f7fe fb7b 	bl	8002c40 <HAL_GetTick>
 800454a:	4602      	mov	r2, r0
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	2b64      	cmp	r3, #100	@ 0x64
 8004552:	d901      	bls.n	8004558 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e103      	b.n	8004760 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004558:	4b75      	ldr	r3, [pc, #468]	@ (8004730 <HAL_RCC_OscConfig+0x4c8>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004560:	2b00      	cmp	r3, #0
 8004562:	d0f0      	beq.n	8004546 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	2b01      	cmp	r3, #1
 800456a:	d106      	bne.n	800457a <HAL_RCC_OscConfig+0x312>
 800456c:	4b6f      	ldr	r3, [pc, #444]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 800456e:	6a1b      	ldr	r3, [r3, #32]
 8004570:	4a6e      	ldr	r2, [pc, #440]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 8004572:	f043 0301 	orr.w	r3, r3, #1
 8004576:	6213      	str	r3, [r2, #32]
 8004578:	e02d      	b.n	80045d6 <HAL_RCC_OscConfig+0x36e>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	68db      	ldr	r3, [r3, #12]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d10c      	bne.n	800459c <HAL_RCC_OscConfig+0x334>
 8004582:	4b6a      	ldr	r3, [pc, #424]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 8004584:	6a1b      	ldr	r3, [r3, #32]
 8004586:	4a69      	ldr	r2, [pc, #420]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 8004588:	f023 0301 	bic.w	r3, r3, #1
 800458c:	6213      	str	r3, [r2, #32]
 800458e:	4b67      	ldr	r3, [pc, #412]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 8004590:	6a1b      	ldr	r3, [r3, #32]
 8004592:	4a66      	ldr	r2, [pc, #408]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 8004594:	f023 0304 	bic.w	r3, r3, #4
 8004598:	6213      	str	r3, [r2, #32]
 800459a:	e01c      	b.n	80045d6 <HAL_RCC_OscConfig+0x36e>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	2b05      	cmp	r3, #5
 80045a2:	d10c      	bne.n	80045be <HAL_RCC_OscConfig+0x356>
 80045a4:	4b61      	ldr	r3, [pc, #388]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 80045a6:	6a1b      	ldr	r3, [r3, #32]
 80045a8:	4a60      	ldr	r2, [pc, #384]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 80045aa:	f043 0304 	orr.w	r3, r3, #4
 80045ae:	6213      	str	r3, [r2, #32]
 80045b0:	4b5e      	ldr	r3, [pc, #376]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 80045b2:	6a1b      	ldr	r3, [r3, #32]
 80045b4:	4a5d      	ldr	r2, [pc, #372]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 80045b6:	f043 0301 	orr.w	r3, r3, #1
 80045ba:	6213      	str	r3, [r2, #32]
 80045bc:	e00b      	b.n	80045d6 <HAL_RCC_OscConfig+0x36e>
 80045be:	4b5b      	ldr	r3, [pc, #364]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 80045c0:	6a1b      	ldr	r3, [r3, #32]
 80045c2:	4a5a      	ldr	r2, [pc, #360]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 80045c4:	f023 0301 	bic.w	r3, r3, #1
 80045c8:	6213      	str	r3, [r2, #32]
 80045ca:	4b58      	ldr	r3, [pc, #352]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 80045cc:	6a1b      	ldr	r3, [r3, #32]
 80045ce:	4a57      	ldr	r2, [pc, #348]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 80045d0:	f023 0304 	bic.w	r3, r3, #4
 80045d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	68db      	ldr	r3, [r3, #12]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d015      	beq.n	800460a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045de:	f7fe fb2f 	bl	8002c40 <HAL_GetTick>
 80045e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045e4:	e00a      	b.n	80045fc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045e6:	f7fe fb2b 	bl	8002c40 <HAL_GetTick>
 80045ea:	4602      	mov	r2, r0
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	1ad3      	subs	r3, r2, r3
 80045f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d901      	bls.n	80045fc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80045f8:	2303      	movs	r3, #3
 80045fa:	e0b1      	b.n	8004760 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045fc:	4b4b      	ldr	r3, [pc, #300]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 80045fe:	6a1b      	ldr	r3, [r3, #32]
 8004600:	f003 0302 	and.w	r3, r3, #2
 8004604:	2b00      	cmp	r3, #0
 8004606:	d0ee      	beq.n	80045e6 <HAL_RCC_OscConfig+0x37e>
 8004608:	e014      	b.n	8004634 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800460a:	f7fe fb19 	bl	8002c40 <HAL_GetTick>
 800460e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004610:	e00a      	b.n	8004628 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004612:	f7fe fb15 	bl	8002c40 <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004620:	4293      	cmp	r3, r2
 8004622:	d901      	bls.n	8004628 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e09b      	b.n	8004760 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004628:	4b40      	ldr	r3, [pc, #256]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 800462a:	6a1b      	ldr	r3, [r3, #32]
 800462c:	f003 0302 	and.w	r3, r3, #2
 8004630:	2b00      	cmp	r3, #0
 8004632:	d1ee      	bne.n	8004612 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004634:	7dfb      	ldrb	r3, [r7, #23]
 8004636:	2b01      	cmp	r3, #1
 8004638:	d105      	bne.n	8004646 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800463a:	4b3c      	ldr	r3, [pc, #240]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 800463c:	69db      	ldr	r3, [r3, #28]
 800463e:	4a3b      	ldr	r2, [pc, #236]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 8004640:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004644:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	69db      	ldr	r3, [r3, #28]
 800464a:	2b00      	cmp	r3, #0
 800464c:	f000 8087 	beq.w	800475e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004650:	4b36      	ldr	r3, [pc, #216]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f003 030c 	and.w	r3, r3, #12
 8004658:	2b08      	cmp	r3, #8
 800465a:	d061      	beq.n	8004720 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	69db      	ldr	r3, [r3, #28]
 8004660:	2b02      	cmp	r3, #2
 8004662:	d146      	bne.n	80046f2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004664:	4b33      	ldr	r3, [pc, #204]	@ (8004734 <HAL_RCC_OscConfig+0x4cc>)
 8004666:	2200      	movs	r2, #0
 8004668:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800466a:	f7fe fae9 	bl	8002c40 <HAL_GetTick>
 800466e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004670:	e008      	b.n	8004684 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004672:	f7fe fae5 	bl	8002c40 <HAL_GetTick>
 8004676:	4602      	mov	r2, r0
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	2b02      	cmp	r3, #2
 800467e:	d901      	bls.n	8004684 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004680:	2303      	movs	r3, #3
 8004682:	e06d      	b.n	8004760 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004684:	4b29      	ldr	r3, [pc, #164]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d1f0      	bne.n	8004672 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6a1b      	ldr	r3, [r3, #32]
 8004694:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004698:	d108      	bne.n	80046ac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800469a:	4b24      	ldr	r3, [pc, #144]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	4921      	ldr	r1, [pc, #132]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 80046a8:	4313      	orrs	r3, r2
 80046aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046ac:	4b1f      	ldr	r3, [pc, #124]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6a19      	ldr	r1, [r3, #32]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046bc:	430b      	orrs	r3, r1
 80046be:	491b      	ldr	r1, [pc, #108]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004734 <HAL_RCC_OscConfig+0x4cc>)
 80046c6:	2201      	movs	r2, #1
 80046c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046ca:	f7fe fab9 	bl	8002c40 <HAL_GetTick>
 80046ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046d0:	e008      	b.n	80046e4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046d2:	f7fe fab5 	bl	8002c40 <HAL_GetTick>
 80046d6:	4602      	mov	r2, r0
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	1ad3      	subs	r3, r2, r3
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d901      	bls.n	80046e4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e03d      	b.n	8004760 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046e4:	4b11      	ldr	r3, [pc, #68]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d0f0      	beq.n	80046d2 <HAL_RCC_OscConfig+0x46a>
 80046f0:	e035      	b.n	800475e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046f2:	4b10      	ldr	r3, [pc, #64]	@ (8004734 <HAL_RCC_OscConfig+0x4cc>)
 80046f4:	2200      	movs	r2, #0
 80046f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046f8:	f7fe faa2 	bl	8002c40 <HAL_GetTick>
 80046fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046fe:	e008      	b.n	8004712 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004700:	f7fe fa9e 	bl	8002c40 <HAL_GetTick>
 8004704:	4602      	mov	r2, r0
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	1ad3      	subs	r3, r2, r3
 800470a:	2b02      	cmp	r3, #2
 800470c:	d901      	bls.n	8004712 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800470e:	2303      	movs	r3, #3
 8004710:	e026      	b.n	8004760 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004712:	4b06      	ldr	r3, [pc, #24]	@ (800472c <HAL_RCC_OscConfig+0x4c4>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d1f0      	bne.n	8004700 <HAL_RCC_OscConfig+0x498>
 800471e:	e01e      	b.n	800475e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	69db      	ldr	r3, [r3, #28]
 8004724:	2b01      	cmp	r3, #1
 8004726:	d107      	bne.n	8004738 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e019      	b.n	8004760 <HAL_RCC_OscConfig+0x4f8>
 800472c:	40021000 	.word	0x40021000
 8004730:	40007000 	.word	0x40007000
 8004734:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004738:	4b0b      	ldr	r3, [pc, #44]	@ (8004768 <HAL_RCC_OscConfig+0x500>)
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6a1b      	ldr	r3, [r3, #32]
 8004748:	429a      	cmp	r2, r3
 800474a:	d106      	bne.n	800475a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004756:	429a      	cmp	r2, r3
 8004758:	d001      	beq.n	800475e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e000      	b.n	8004760 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800475e:	2300      	movs	r3, #0
}
 8004760:	4618      	mov	r0, r3
 8004762:	3718      	adds	r7, #24
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}
 8004768:	40021000 	.word	0x40021000

0800476c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d101      	bne.n	8004780 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e0d0      	b.n	8004922 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004780:	4b6a      	ldr	r3, [pc, #424]	@ (800492c <HAL_RCC_ClockConfig+0x1c0>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 0307 	and.w	r3, r3, #7
 8004788:	683a      	ldr	r2, [r7, #0]
 800478a:	429a      	cmp	r2, r3
 800478c:	d910      	bls.n	80047b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800478e:	4b67      	ldr	r3, [pc, #412]	@ (800492c <HAL_RCC_ClockConfig+0x1c0>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f023 0207 	bic.w	r2, r3, #7
 8004796:	4965      	ldr	r1, [pc, #404]	@ (800492c <HAL_RCC_ClockConfig+0x1c0>)
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	4313      	orrs	r3, r2
 800479c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800479e:	4b63      	ldr	r3, [pc, #396]	@ (800492c <HAL_RCC_ClockConfig+0x1c0>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f003 0307 	and.w	r3, r3, #7
 80047a6:	683a      	ldr	r2, [r7, #0]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d001      	beq.n	80047b0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	e0b8      	b.n	8004922 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 0302 	and.w	r3, r3, #2
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d020      	beq.n	80047fe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0304 	and.w	r3, r3, #4
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d005      	beq.n	80047d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047c8:	4b59      	ldr	r3, [pc, #356]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	4a58      	ldr	r2, [pc, #352]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 80047ce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80047d2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0308 	and.w	r3, r3, #8
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d005      	beq.n	80047ec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047e0:	4b53      	ldr	r3, [pc, #332]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	4a52      	ldr	r2, [pc, #328]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 80047e6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80047ea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047ec:	4b50      	ldr	r3, [pc, #320]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	494d      	ldr	r1, [pc, #308]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 80047fa:	4313      	orrs	r3, r2
 80047fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 0301 	and.w	r3, r3, #1
 8004806:	2b00      	cmp	r3, #0
 8004808:	d040      	beq.n	800488c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	2b01      	cmp	r3, #1
 8004810:	d107      	bne.n	8004822 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004812:	4b47      	ldr	r3, [pc, #284]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d115      	bne.n	800484a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e07f      	b.n	8004922 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	2b02      	cmp	r3, #2
 8004828:	d107      	bne.n	800483a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800482a:	4b41      	ldr	r3, [pc, #260]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d109      	bne.n	800484a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e073      	b.n	8004922 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800483a:	4b3d      	ldr	r3, [pc, #244]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d101      	bne.n	800484a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e06b      	b.n	8004922 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800484a:	4b39      	ldr	r3, [pc, #228]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	f023 0203 	bic.w	r2, r3, #3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	4936      	ldr	r1, [pc, #216]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 8004858:	4313      	orrs	r3, r2
 800485a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800485c:	f7fe f9f0 	bl	8002c40 <HAL_GetTick>
 8004860:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004862:	e00a      	b.n	800487a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004864:	f7fe f9ec 	bl	8002c40 <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004872:	4293      	cmp	r3, r2
 8004874:	d901      	bls.n	800487a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e053      	b.n	8004922 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800487a:	4b2d      	ldr	r3, [pc, #180]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	f003 020c 	and.w	r2, r3, #12
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	429a      	cmp	r2, r3
 800488a:	d1eb      	bne.n	8004864 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800488c:	4b27      	ldr	r3, [pc, #156]	@ (800492c <HAL_RCC_ClockConfig+0x1c0>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 0307 	and.w	r3, r3, #7
 8004894:	683a      	ldr	r2, [r7, #0]
 8004896:	429a      	cmp	r2, r3
 8004898:	d210      	bcs.n	80048bc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800489a:	4b24      	ldr	r3, [pc, #144]	@ (800492c <HAL_RCC_ClockConfig+0x1c0>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f023 0207 	bic.w	r2, r3, #7
 80048a2:	4922      	ldr	r1, [pc, #136]	@ (800492c <HAL_RCC_ClockConfig+0x1c0>)
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048aa:	4b20      	ldr	r3, [pc, #128]	@ (800492c <HAL_RCC_ClockConfig+0x1c0>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 0307 	and.w	r3, r3, #7
 80048b2:	683a      	ldr	r2, [r7, #0]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d001      	beq.n	80048bc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e032      	b.n	8004922 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0304 	and.w	r3, r3, #4
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d008      	beq.n	80048da <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048c8:	4b19      	ldr	r3, [pc, #100]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	4916      	ldr	r1, [pc, #88]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0308 	and.w	r3, r3, #8
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d009      	beq.n	80048fa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80048e6:	4b12      	ldr	r3, [pc, #72]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	00db      	lsls	r3, r3, #3
 80048f4:	490e      	ldr	r1, [pc, #56]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 80048f6:	4313      	orrs	r3, r2
 80048f8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80048fa:	f000 f821 	bl	8004940 <HAL_RCC_GetSysClockFreq>
 80048fe:	4602      	mov	r2, r0
 8004900:	4b0b      	ldr	r3, [pc, #44]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	091b      	lsrs	r3, r3, #4
 8004906:	f003 030f 	and.w	r3, r3, #15
 800490a:	490a      	ldr	r1, [pc, #40]	@ (8004934 <HAL_RCC_ClockConfig+0x1c8>)
 800490c:	5ccb      	ldrb	r3, [r1, r3]
 800490e:	fa22 f303 	lsr.w	r3, r2, r3
 8004912:	4a09      	ldr	r2, [pc, #36]	@ (8004938 <HAL_RCC_ClockConfig+0x1cc>)
 8004914:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004916:	4b09      	ldr	r3, [pc, #36]	@ (800493c <HAL_RCC_ClockConfig+0x1d0>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4618      	mov	r0, r3
 800491c:	f7fe f94e 	bl	8002bbc <HAL_InitTick>

  return HAL_OK;
 8004920:	2300      	movs	r3, #0
}
 8004922:	4618      	mov	r0, r3
 8004924:	3710      	adds	r7, #16
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
 800492a:	bf00      	nop
 800492c:	40022000 	.word	0x40022000
 8004930:	40021000 	.word	0x40021000
 8004934:	08006610 	.word	0x08006610
 8004938:	20000090 	.word	0x20000090
 800493c:	20000094 	.word	0x20000094

08004940 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004940:	b480      	push	{r7}
 8004942:	b087      	sub	sp, #28
 8004944:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004946:	2300      	movs	r3, #0
 8004948:	60fb      	str	r3, [r7, #12]
 800494a:	2300      	movs	r3, #0
 800494c:	60bb      	str	r3, [r7, #8]
 800494e:	2300      	movs	r3, #0
 8004950:	617b      	str	r3, [r7, #20]
 8004952:	2300      	movs	r3, #0
 8004954:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004956:	2300      	movs	r3, #0
 8004958:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800495a:	4b1e      	ldr	r3, [pc, #120]	@ (80049d4 <HAL_RCC_GetSysClockFreq+0x94>)
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f003 030c 	and.w	r3, r3, #12
 8004966:	2b04      	cmp	r3, #4
 8004968:	d002      	beq.n	8004970 <HAL_RCC_GetSysClockFreq+0x30>
 800496a:	2b08      	cmp	r3, #8
 800496c:	d003      	beq.n	8004976 <HAL_RCC_GetSysClockFreq+0x36>
 800496e:	e027      	b.n	80049c0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004970:	4b19      	ldr	r3, [pc, #100]	@ (80049d8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004972:	613b      	str	r3, [r7, #16]
      break;
 8004974:	e027      	b.n	80049c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	0c9b      	lsrs	r3, r3, #18
 800497a:	f003 030f 	and.w	r3, r3, #15
 800497e:	4a17      	ldr	r2, [pc, #92]	@ (80049dc <HAL_RCC_GetSysClockFreq+0x9c>)
 8004980:	5cd3      	ldrb	r3, [r2, r3]
 8004982:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d010      	beq.n	80049b0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800498e:	4b11      	ldr	r3, [pc, #68]	@ (80049d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	0c5b      	lsrs	r3, r3, #17
 8004994:	f003 0301 	and.w	r3, r3, #1
 8004998:	4a11      	ldr	r2, [pc, #68]	@ (80049e0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800499a:	5cd3      	ldrb	r3, [r2, r3]
 800499c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a0d      	ldr	r2, [pc, #52]	@ (80049d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80049a2:	fb03 f202 	mul.w	r2, r3, r2
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80049ac:	617b      	str	r3, [r7, #20]
 80049ae:	e004      	b.n	80049ba <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a0c      	ldr	r2, [pc, #48]	@ (80049e4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80049b4:	fb02 f303 	mul.w	r3, r2, r3
 80049b8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	613b      	str	r3, [r7, #16]
      break;
 80049be:	e002      	b.n	80049c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80049c0:	4b05      	ldr	r3, [pc, #20]	@ (80049d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80049c2:	613b      	str	r3, [r7, #16]
      break;
 80049c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049c6:	693b      	ldr	r3, [r7, #16]
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	371c      	adds	r7, #28
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bc80      	pop	{r7}
 80049d0:	4770      	bx	lr
 80049d2:	bf00      	nop
 80049d4:	40021000 	.word	0x40021000
 80049d8:	007a1200 	.word	0x007a1200
 80049dc:	08006628 	.word	0x08006628
 80049e0:	08006638 	.word	0x08006638
 80049e4:	003d0900 	.word	0x003d0900

080049e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049e8:	b480      	push	{r7}
 80049ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049ec:	4b02      	ldr	r3, [pc, #8]	@ (80049f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80049ee:	681b      	ldr	r3, [r3, #0]
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bc80      	pop	{r7}
 80049f6:	4770      	bx	lr
 80049f8:	20000090 	.word	0x20000090

080049fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a00:	f7ff fff2 	bl	80049e8 <HAL_RCC_GetHCLKFreq>
 8004a04:	4602      	mov	r2, r0
 8004a06:	4b05      	ldr	r3, [pc, #20]	@ (8004a1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	0a1b      	lsrs	r3, r3, #8
 8004a0c:	f003 0307 	and.w	r3, r3, #7
 8004a10:	4903      	ldr	r1, [pc, #12]	@ (8004a20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a12:	5ccb      	ldrb	r3, [r1, r3]
 8004a14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	bd80      	pop	{r7, pc}
 8004a1c:	40021000 	.word	0x40021000
 8004a20:	08006620 	.word	0x08006620

08004a24 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b085      	sub	sp, #20
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8004a58 <RCC_Delay+0x34>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a0a      	ldr	r2, [pc, #40]	@ (8004a5c <RCC_Delay+0x38>)
 8004a32:	fba2 2303 	umull	r2, r3, r2, r3
 8004a36:	0a5b      	lsrs	r3, r3, #9
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	fb02 f303 	mul.w	r3, r2, r3
 8004a3e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004a40:	bf00      	nop
  }
  while (Delay --);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	1e5a      	subs	r2, r3, #1
 8004a46:	60fa      	str	r2, [r7, #12]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d1f9      	bne.n	8004a40 <RCC_Delay+0x1c>
}
 8004a4c:	bf00      	nop
 8004a4e:	bf00      	nop
 8004a50:	3714      	adds	r7, #20
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bc80      	pop	{r7}
 8004a56:	4770      	bx	lr
 8004a58:	20000090 	.word	0x20000090
 8004a5c:	10624dd3 	.word	0x10624dd3

08004a60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b082      	sub	sp, #8
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d101      	bne.n	8004a72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e076      	b.n	8004b60 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d108      	bne.n	8004a8c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a82:	d009      	beq.n	8004a98 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	61da      	str	r2, [r3, #28]
 8004a8a:	e005      	b.n	8004a98 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2200      	movs	r2, #0
 8004a96:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d106      	bne.n	8004ab8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f7fd fee2 	bl	800287c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2202      	movs	r2, #2
 8004abc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ace:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004ae0:	431a      	orrs	r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	68db      	ldr	r3, [r3, #12]
 8004ae6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004aea:	431a      	orrs	r2, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	691b      	ldr	r3, [r3, #16]
 8004af0:	f003 0302 	and.w	r3, r3, #2
 8004af4:	431a      	orrs	r2, r3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	f003 0301 	and.w	r3, r3, #1
 8004afe:	431a      	orrs	r2, r3
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	699b      	ldr	r3, [r3, #24]
 8004b04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b08:	431a      	orrs	r2, r3
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	69db      	ldr	r3, [r3, #28]
 8004b0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b12:	431a      	orrs	r2, r3
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6a1b      	ldr	r3, [r3, #32]
 8004b18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b1c:	ea42 0103 	orr.w	r1, r2, r3
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b24:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	430a      	orrs	r2, r1
 8004b2e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	699b      	ldr	r3, [r3, #24]
 8004b34:	0c1a      	lsrs	r2, r3, #16
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f002 0204 	and.w	r2, r2, #4
 8004b3e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	69da      	ldr	r2, [r3, #28]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b4e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2201      	movs	r2, #1
 8004b5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004b5e:	2300      	movs	r3, #0
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	3708      	adds	r7, #8
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}

08004b68 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b088      	sub	sp, #32
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	60f8      	str	r0, [r7, #12]
 8004b70:	60b9      	str	r1, [r7, #8]
 8004b72:	603b      	str	r3, [r7, #0]
 8004b74:	4613      	mov	r3, r2
 8004b76:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b78:	f7fe f862 	bl	8002c40 <HAL_GetTick>
 8004b7c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004b7e:	88fb      	ldrh	r3, [r7, #6]
 8004b80:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b88:	b2db      	uxtb	r3, r3
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d001      	beq.n	8004b92 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004b8e:	2302      	movs	r3, #2
 8004b90:	e12a      	b.n	8004de8 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d002      	beq.n	8004b9e <HAL_SPI_Transmit+0x36>
 8004b98:	88fb      	ldrh	r3, [r7, #6]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d101      	bne.n	8004ba2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e122      	b.n	8004de8 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d101      	bne.n	8004bb0 <HAL_SPI_Transmit+0x48>
 8004bac:	2302      	movs	r3, #2
 8004bae:	e11b      	b.n	8004de8 <HAL_SPI_Transmit+0x280>
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2203      	movs	r2, #3
 8004bbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	68ba      	ldr	r2, [r7, #8]
 8004bca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	88fa      	ldrh	r2, [r7, #6]
 8004bd0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	88fa      	ldrh	r2, [r7, #6]
 8004bd6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2200      	movs	r2, #0
 8004bee:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bfe:	d10f      	bne.n	8004c20 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c0e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c1e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c2a:	2b40      	cmp	r3, #64	@ 0x40
 8004c2c:	d007      	beq.n	8004c3e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c3c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	68db      	ldr	r3, [r3, #12]
 8004c42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c46:	d152      	bne.n	8004cee <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d002      	beq.n	8004c56 <HAL_SPI_Transmit+0xee>
 8004c50:	8b7b      	ldrh	r3, [r7, #26]
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d145      	bne.n	8004ce2 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c5a:	881a      	ldrh	r2, [r3, #0]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c66:	1c9a      	adds	r2, r3, #2
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	3b01      	subs	r3, #1
 8004c74:	b29a      	uxth	r2, r3
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004c7a:	e032      	b.n	8004ce2 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	f003 0302 	and.w	r3, r3, #2
 8004c86:	2b02      	cmp	r3, #2
 8004c88:	d112      	bne.n	8004cb0 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c8e:	881a      	ldrh	r2, [r3, #0]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c9a:	1c9a      	adds	r2, r3, #2
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	b29a      	uxth	r2, r3
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004cae:	e018      	b.n	8004ce2 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cb0:	f7fd ffc6 	bl	8002c40 <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	683a      	ldr	r2, [r7, #0]
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d803      	bhi.n	8004cc8 <HAL_SPI_Transmit+0x160>
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc6:	d102      	bne.n	8004cce <HAL_SPI_Transmit+0x166>
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d109      	bne.n	8004ce2 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e082      	b.n	8004de8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d1c7      	bne.n	8004c7c <HAL_SPI_Transmit+0x114>
 8004cec:	e053      	b.n	8004d96 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d002      	beq.n	8004cfc <HAL_SPI_Transmit+0x194>
 8004cf6:	8b7b      	ldrh	r3, [r7, #26]
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d147      	bne.n	8004d8c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	330c      	adds	r3, #12
 8004d06:	7812      	ldrb	r2, [r2, #0]
 8004d08:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d0e:	1c5a      	adds	r2, r3, #1
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	b29a      	uxth	r2, r3
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004d22:	e033      	b.n	8004d8c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f003 0302 	and.w	r3, r3, #2
 8004d2e:	2b02      	cmp	r3, #2
 8004d30:	d113      	bne.n	8004d5a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	330c      	adds	r3, #12
 8004d3c:	7812      	ldrb	r2, [r2, #0]
 8004d3e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d44:	1c5a      	adds	r2, r3, #1
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	3b01      	subs	r3, #1
 8004d52:	b29a      	uxth	r2, r3
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004d58:	e018      	b.n	8004d8c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d5a:	f7fd ff71 	bl	8002c40 <HAL_GetTick>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	69fb      	ldr	r3, [r7, #28]
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	683a      	ldr	r2, [r7, #0]
 8004d66:	429a      	cmp	r2, r3
 8004d68:	d803      	bhi.n	8004d72 <HAL_SPI_Transmit+0x20a>
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d70:	d102      	bne.n	8004d78 <HAL_SPI_Transmit+0x210>
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d109      	bne.n	8004d8c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004d88:	2303      	movs	r3, #3
 8004d8a:	e02d      	b.n	8004de8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d1c6      	bne.n	8004d24 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d96:	69fa      	ldr	r2, [r7, #28]
 8004d98:	6839      	ldr	r1, [r7, #0]
 8004d9a:	68f8      	ldr	r0, [r7, #12]
 8004d9c:	f000 f8b0 	bl	8004f00 <SPI_EndRxTxTransaction>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d002      	beq.n	8004dac <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2220      	movs	r2, #32
 8004daa:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d10a      	bne.n	8004dca <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004db4:	2300      	movs	r3, #0
 8004db6:	617b      	str	r3, [r7, #20]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	617b      	str	r3, [r7, #20]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	617b      	str	r3, [r7, #20]
 8004dc8:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2201      	movs	r2, #1
 8004dce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d001      	beq.n	8004de6 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e000      	b.n	8004de8 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004de6:	2300      	movs	r3, #0
  }
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3720      	adds	r7, #32
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b088      	sub	sp, #32
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	603b      	str	r3, [r7, #0]
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004e00:	f7fd ff1e 	bl	8002c40 <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e08:	1a9b      	subs	r3, r3, r2
 8004e0a:	683a      	ldr	r2, [r7, #0]
 8004e0c:	4413      	add	r3, r2
 8004e0e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004e10:	f7fd ff16 	bl	8002c40 <HAL_GetTick>
 8004e14:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004e16:	4b39      	ldr	r3, [pc, #228]	@ (8004efc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	015b      	lsls	r3, r3, #5
 8004e1c:	0d1b      	lsrs	r3, r3, #20
 8004e1e:	69fa      	ldr	r2, [r7, #28]
 8004e20:	fb02 f303 	mul.w	r3, r2, r3
 8004e24:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e26:	e054      	b.n	8004ed2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e2e:	d050      	beq.n	8004ed2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e30:	f7fd ff06 	bl	8002c40 <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	69fa      	ldr	r2, [r7, #28]
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d902      	bls.n	8004e46 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d13d      	bne.n	8004ec2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	685a      	ldr	r2, [r3, #4]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004e54:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e5e:	d111      	bne.n	8004e84 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e68:	d004      	beq.n	8004e74 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e72:	d107      	bne.n	8004e84 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e82:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e8c:	d10f      	bne.n	8004eae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e9c:	601a      	str	r2, [r3, #0]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004eac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e017      	b.n	8004ef2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d101      	bne.n	8004ecc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	689a      	ldr	r2, [r3, #8]
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	4013      	ands	r3, r2
 8004edc:	68ba      	ldr	r2, [r7, #8]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	bf0c      	ite	eq
 8004ee2:	2301      	moveq	r3, #1
 8004ee4:	2300      	movne	r3, #0
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	461a      	mov	r2, r3
 8004eea:	79fb      	ldrb	r3, [r7, #7]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d19b      	bne.n	8004e28 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3720      	adds	r7, #32
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	20000090 	.word	0x20000090

08004f00 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b086      	sub	sp, #24
 8004f04:	af02      	add	r7, sp, #8
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	9300      	str	r3, [sp, #0]
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	2201      	movs	r2, #1
 8004f14:	2102      	movs	r1, #2
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f7ff ff6a 	bl	8004df0 <SPI_WaitFlagStateUntilTimeout>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d007      	beq.n	8004f32 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f26:	f043 0220 	orr.w	r2, r3, #32
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004f2e:	2303      	movs	r3, #3
 8004f30:	e013      	b.n	8004f5a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	9300      	str	r3, [sp, #0]
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	2180      	movs	r1, #128	@ 0x80
 8004f3c:	68f8      	ldr	r0, [r7, #12]
 8004f3e:	f7ff ff57 	bl	8004df0 <SPI_WaitFlagStateUntilTimeout>
 8004f42:	4603      	mov	r3, r0
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d007      	beq.n	8004f58 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f4c:	f043 0220 	orr.w	r2, r3, #32
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e000      	b.n	8004f5a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3710      	adds	r7, #16
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
	...

08004f64 <rand>:
 8004f64:	4b16      	ldr	r3, [pc, #88]	@ (8004fc0 <rand+0x5c>)
 8004f66:	b510      	push	{r4, lr}
 8004f68:	681c      	ldr	r4, [r3, #0]
 8004f6a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004f6c:	b9b3      	cbnz	r3, 8004f9c <rand+0x38>
 8004f6e:	2018      	movs	r0, #24
 8004f70:	f000 fa1e 	bl	80053b0 <malloc>
 8004f74:	4602      	mov	r2, r0
 8004f76:	6320      	str	r0, [r4, #48]	@ 0x30
 8004f78:	b920      	cbnz	r0, 8004f84 <rand+0x20>
 8004f7a:	2152      	movs	r1, #82	@ 0x52
 8004f7c:	4b11      	ldr	r3, [pc, #68]	@ (8004fc4 <rand+0x60>)
 8004f7e:	4812      	ldr	r0, [pc, #72]	@ (8004fc8 <rand+0x64>)
 8004f80:	f000 f9b0 	bl	80052e4 <__assert_func>
 8004f84:	4911      	ldr	r1, [pc, #68]	@ (8004fcc <rand+0x68>)
 8004f86:	4b12      	ldr	r3, [pc, #72]	@ (8004fd0 <rand+0x6c>)
 8004f88:	e9c0 1300 	strd	r1, r3, [r0]
 8004f8c:	4b11      	ldr	r3, [pc, #68]	@ (8004fd4 <rand+0x70>)
 8004f8e:	2100      	movs	r1, #0
 8004f90:	6083      	str	r3, [r0, #8]
 8004f92:	230b      	movs	r3, #11
 8004f94:	8183      	strh	r3, [r0, #12]
 8004f96:	2001      	movs	r0, #1
 8004f98:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004f9c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004f9e:	480e      	ldr	r0, [pc, #56]	@ (8004fd8 <rand+0x74>)
 8004fa0:	690b      	ldr	r3, [r1, #16]
 8004fa2:	694c      	ldr	r4, [r1, #20]
 8004fa4:	4358      	muls	r0, r3
 8004fa6:	4a0d      	ldr	r2, [pc, #52]	@ (8004fdc <rand+0x78>)
 8004fa8:	fb02 0004 	mla	r0, r2, r4, r0
 8004fac:	fba3 3202 	umull	r3, r2, r3, r2
 8004fb0:	3301      	adds	r3, #1
 8004fb2:	eb40 0002 	adc.w	r0, r0, r2
 8004fb6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8004fba:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004fbe:	bd10      	pop	{r4, pc}
 8004fc0:	200000a8 	.word	0x200000a8
 8004fc4:	0800663a 	.word	0x0800663a
 8004fc8:	08006651 	.word	0x08006651
 8004fcc:	abcd330e 	.word	0xabcd330e
 8004fd0:	e66d1234 	.word	0xe66d1234
 8004fd4:	0005deec 	.word	0x0005deec
 8004fd8:	5851f42d 	.word	0x5851f42d
 8004fdc:	4c957f2d 	.word	0x4c957f2d

08004fe0 <std>:
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	b510      	push	{r4, lr}
 8004fe4:	4604      	mov	r4, r0
 8004fe6:	e9c0 3300 	strd	r3, r3, [r0]
 8004fea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004fee:	6083      	str	r3, [r0, #8]
 8004ff0:	8181      	strh	r1, [r0, #12]
 8004ff2:	6643      	str	r3, [r0, #100]	@ 0x64
 8004ff4:	81c2      	strh	r2, [r0, #14]
 8004ff6:	6183      	str	r3, [r0, #24]
 8004ff8:	4619      	mov	r1, r3
 8004ffa:	2208      	movs	r2, #8
 8004ffc:	305c      	adds	r0, #92	@ 0x5c
 8004ffe:	f000 f8f4 	bl	80051ea <memset>
 8005002:	4b0d      	ldr	r3, [pc, #52]	@ (8005038 <std+0x58>)
 8005004:	6224      	str	r4, [r4, #32]
 8005006:	6263      	str	r3, [r4, #36]	@ 0x24
 8005008:	4b0c      	ldr	r3, [pc, #48]	@ (800503c <std+0x5c>)
 800500a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800500c:	4b0c      	ldr	r3, [pc, #48]	@ (8005040 <std+0x60>)
 800500e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005010:	4b0c      	ldr	r3, [pc, #48]	@ (8005044 <std+0x64>)
 8005012:	6323      	str	r3, [r4, #48]	@ 0x30
 8005014:	4b0c      	ldr	r3, [pc, #48]	@ (8005048 <std+0x68>)
 8005016:	429c      	cmp	r4, r3
 8005018:	d006      	beq.n	8005028 <std+0x48>
 800501a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800501e:	4294      	cmp	r4, r2
 8005020:	d002      	beq.n	8005028 <std+0x48>
 8005022:	33d0      	adds	r3, #208	@ 0xd0
 8005024:	429c      	cmp	r4, r3
 8005026:	d105      	bne.n	8005034 <std+0x54>
 8005028:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800502c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005030:	f000 b954 	b.w	80052dc <__retarget_lock_init_recursive>
 8005034:	bd10      	pop	{r4, pc}
 8005036:	bf00      	nop
 8005038:	08005165 	.word	0x08005165
 800503c:	08005187 	.word	0x08005187
 8005040:	080051bf 	.word	0x080051bf
 8005044:	080051e3 	.word	0x080051e3
 8005048:	2000034c 	.word	0x2000034c

0800504c <stdio_exit_handler>:
 800504c:	4a02      	ldr	r2, [pc, #8]	@ (8005058 <stdio_exit_handler+0xc>)
 800504e:	4903      	ldr	r1, [pc, #12]	@ (800505c <stdio_exit_handler+0x10>)
 8005050:	4803      	ldr	r0, [pc, #12]	@ (8005060 <stdio_exit_handler+0x14>)
 8005052:	f000 b869 	b.w	8005128 <_fwalk_sglue>
 8005056:	bf00      	nop
 8005058:	2000009c 	.word	0x2000009c
 800505c:	0800561d 	.word	0x0800561d
 8005060:	200000ac 	.word	0x200000ac

08005064 <cleanup_stdio>:
 8005064:	6841      	ldr	r1, [r0, #4]
 8005066:	4b0c      	ldr	r3, [pc, #48]	@ (8005098 <cleanup_stdio+0x34>)
 8005068:	b510      	push	{r4, lr}
 800506a:	4299      	cmp	r1, r3
 800506c:	4604      	mov	r4, r0
 800506e:	d001      	beq.n	8005074 <cleanup_stdio+0x10>
 8005070:	f000 fad4 	bl	800561c <_fflush_r>
 8005074:	68a1      	ldr	r1, [r4, #8]
 8005076:	4b09      	ldr	r3, [pc, #36]	@ (800509c <cleanup_stdio+0x38>)
 8005078:	4299      	cmp	r1, r3
 800507a:	d002      	beq.n	8005082 <cleanup_stdio+0x1e>
 800507c:	4620      	mov	r0, r4
 800507e:	f000 facd 	bl	800561c <_fflush_r>
 8005082:	68e1      	ldr	r1, [r4, #12]
 8005084:	4b06      	ldr	r3, [pc, #24]	@ (80050a0 <cleanup_stdio+0x3c>)
 8005086:	4299      	cmp	r1, r3
 8005088:	d004      	beq.n	8005094 <cleanup_stdio+0x30>
 800508a:	4620      	mov	r0, r4
 800508c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005090:	f000 bac4 	b.w	800561c <_fflush_r>
 8005094:	bd10      	pop	{r4, pc}
 8005096:	bf00      	nop
 8005098:	2000034c 	.word	0x2000034c
 800509c:	200003b4 	.word	0x200003b4
 80050a0:	2000041c 	.word	0x2000041c

080050a4 <global_stdio_init.part.0>:
 80050a4:	b510      	push	{r4, lr}
 80050a6:	4b0b      	ldr	r3, [pc, #44]	@ (80050d4 <global_stdio_init.part.0+0x30>)
 80050a8:	4c0b      	ldr	r4, [pc, #44]	@ (80050d8 <global_stdio_init.part.0+0x34>)
 80050aa:	4a0c      	ldr	r2, [pc, #48]	@ (80050dc <global_stdio_init.part.0+0x38>)
 80050ac:	4620      	mov	r0, r4
 80050ae:	601a      	str	r2, [r3, #0]
 80050b0:	2104      	movs	r1, #4
 80050b2:	2200      	movs	r2, #0
 80050b4:	f7ff ff94 	bl	8004fe0 <std>
 80050b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80050bc:	2201      	movs	r2, #1
 80050be:	2109      	movs	r1, #9
 80050c0:	f7ff ff8e 	bl	8004fe0 <std>
 80050c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80050c8:	2202      	movs	r2, #2
 80050ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050ce:	2112      	movs	r1, #18
 80050d0:	f7ff bf86 	b.w	8004fe0 <std>
 80050d4:	20000484 	.word	0x20000484
 80050d8:	2000034c 	.word	0x2000034c
 80050dc:	0800504d 	.word	0x0800504d

080050e0 <__sfp_lock_acquire>:
 80050e0:	4801      	ldr	r0, [pc, #4]	@ (80050e8 <__sfp_lock_acquire+0x8>)
 80050e2:	f000 b8fc 	b.w	80052de <__retarget_lock_acquire_recursive>
 80050e6:	bf00      	nop
 80050e8:	2000048d 	.word	0x2000048d

080050ec <__sfp_lock_release>:
 80050ec:	4801      	ldr	r0, [pc, #4]	@ (80050f4 <__sfp_lock_release+0x8>)
 80050ee:	f000 b8f7 	b.w	80052e0 <__retarget_lock_release_recursive>
 80050f2:	bf00      	nop
 80050f4:	2000048d 	.word	0x2000048d

080050f8 <__sinit>:
 80050f8:	b510      	push	{r4, lr}
 80050fa:	4604      	mov	r4, r0
 80050fc:	f7ff fff0 	bl	80050e0 <__sfp_lock_acquire>
 8005100:	6a23      	ldr	r3, [r4, #32]
 8005102:	b11b      	cbz	r3, 800510c <__sinit+0x14>
 8005104:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005108:	f7ff bff0 	b.w	80050ec <__sfp_lock_release>
 800510c:	4b04      	ldr	r3, [pc, #16]	@ (8005120 <__sinit+0x28>)
 800510e:	6223      	str	r3, [r4, #32]
 8005110:	4b04      	ldr	r3, [pc, #16]	@ (8005124 <__sinit+0x2c>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d1f5      	bne.n	8005104 <__sinit+0xc>
 8005118:	f7ff ffc4 	bl	80050a4 <global_stdio_init.part.0>
 800511c:	e7f2      	b.n	8005104 <__sinit+0xc>
 800511e:	bf00      	nop
 8005120:	08005065 	.word	0x08005065
 8005124:	20000484 	.word	0x20000484

08005128 <_fwalk_sglue>:
 8005128:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800512c:	4607      	mov	r7, r0
 800512e:	4688      	mov	r8, r1
 8005130:	4614      	mov	r4, r2
 8005132:	2600      	movs	r6, #0
 8005134:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005138:	f1b9 0901 	subs.w	r9, r9, #1
 800513c:	d505      	bpl.n	800514a <_fwalk_sglue+0x22>
 800513e:	6824      	ldr	r4, [r4, #0]
 8005140:	2c00      	cmp	r4, #0
 8005142:	d1f7      	bne.n	8005134 <_fwalk_sglue+0xc>
 8005144:	4630      	mov	r0, r6
 8005146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800514a:	89ab      	ldrh	r3, [r5, #12]
 800514c:	2b01      	cmp	r3, #1
 800514e:	d907      	bls.n	8005160 <_fwalk_sglue+0x38>
 8005150:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005154:	3301      	adds	r3, #1
 8005156:	d003      	beq.n	8005160 <_fwalk_sglue+0x38>
 8005158:	4629      	mov	r1, r5
 800515a:	4638      	mov	r0, r7
 800515c:	47c0      	blx	r8
 800515e:	4306      	orrs	r6, r0
 8005160:	3568      	adds	r5, #104	@ 0x68
 8005162:	e7e9      	b.n	8005138 <_fwalk_sglue+0x10>

08005164 <__sread>:
 8005164:	b510      	push	{r4, lr}
 8005166:	460c      	mov	r4, r1
 8005168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800516c:	f000 f868 	bl	8005240 <_read_r>
 8005170:	2800      	cmp	r0, #0
 8005172:	bfab      	itete	ge
 8005174:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005176:	89a3      	ldrhlt	r3, [r4, #12]
 8005178:	181b      	addge	r3, r3, r0
 800517a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800517e:	bfac      	ite	ge
 8005180:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005182:	81a3      	strhlt	r3, [r4, #12]
 8005184:	bd10      	pop	{r4, pc}

08005186 <__swrite>:
 8005186:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800518a:	461f      	mov	r7, r3
 800518c:	898b      	ldrh	r3, [r1, #12]
 800518e:	4605      	mov	r5, r0
 8005190:	05db      	lsls	r3, r3, #23
 8005192:	460c      	mov	r4, r1
 8005194:	4616      	mov	r6, r2
 8005196:	d505      	bpl.n	80051a4 <__swrite+0x1e>
 8005198:	2302      	movs	r3, #2
 800519a:	2200      	movs	r2, #0
 800519c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051a0:	f000 f83c 	bl	800521c <_lseek_r>
 80051a4:	89a3      	ldrh	r3, [r4, #12]
 80051a6:	4632      	mov	r2, r6
 80051a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80051ac:	81a3      	strh	r3, [r4, #12]
 80051ae:	4628      	mov	r0, r5
 80051b0:	463b      	mov	r3, r7
 80051b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80051b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80051ba:	f000 b853 	b.w	8005264 <_write_r>

080051be <__sseek>:
 80051be:	b510      	push	{r4, lr}
 80051c0:	460c      	mov	r4, r1
 80051c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051c6:	f000 f829 	bl	800521c <_lseek_r>
 80051ca:	1c43      	adds	r3, r0, #1
 80051cc:	89a3      	ldrh	r3, [r4, #12]
 80051ce:	bf15      	itete	ne
 80051d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80051d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80051d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80051da:	81a3      	strheq	r3, [r4, #12]
 80051dc:	bf18      	it	ne
 80051de:	81a3      	strhne	r3, [r4, #12]
 80051e0:	bd10      	pop	{r4, pc}

080051e2 <__sclose>:
 80051e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051e6:	f000 b809 	b.w	80051fc <_close_r>

080051ea <memset>:
 80051ea:	4603      	mov	r3, r0
 80051ec:	4402      	add	r2, r0
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d100      	bne.n	80051f4 <memset+0xa>
 80051f2:	4770      	bx	lr
 80051f4:	f803 1b01 	strb.w	r1, [r3], #1
 80051f8:	e7f9      	b.n	80051ee <memset+0x4>
	...

080051fc <_close_r>:
 80051fc:	b538      	push	{r3, r4, r5, lr}
 80051fe:	2300      	movs	r3, #0
 8005200:	4d05      	ldr	r5, [pc, #20]	@ (8005218 <_close_r+0x1c>)
 8005202:	4604      	mov	r4, r0
 8005204:	4608      	mov	r0, r1
 8005206:	602b      	str	r3, [r5, #0]
 8005208:	f7fd fc2f 	bl	8002a6a <_close>
 800520c:	1c43      	adds	r3, r0, #1
 800520e:	d102      	bne.n	8005216 <_close_r+0x1a>
 8005210:	682b      	ldr	r3, [r5, #0]
 8005212:	b103      	cbz	r3, 8005216 <_close_r+0x1a>
 8005214:	6023      	str	r3, [r4, #0]
 8005216:	bd38      	pop	{r3, r4, r5, pc}
 8005218:	20000488 	.word	0x20000488

0800521c <_lseek_r>:
 800521c:	b538      	push	{r3, r4, r5, lr}
 800521e:	4604      	mov	r4, r0
 8005220:	4608      	mov	r0, r1
 8005222:	4611      	mov	r1, r2
 8005224:	2200      	movs	r2, #0
 8005226:	4d05      	ldr	r5, [pc, #20]	@ (800523c <_lseek_r+0x20>)
 8005228:	602a      	str	r2, [r5, #0]
 800522a:	461a      	mov	r2, r3
 800522c:	f7fd fc41 	bl	8002ab2 <_lseek>
 8005230:	1c43      	adds	r3, r0, #1
 8005232:	d102      	bne.n	800523a <_lseek_r+0x1e>
 8005234:	682b      	ldr	r3, [r5, #0]
 8005236:	b103      	cbz	r3, 800523a <_lseek_r+0x1e>
 8005238:	6023      	str	r3, [r4, #0]
 800523a:	bd38      	pop	{r3, r4, r5, pc}
 800523c:	20000488 	.word	0x20000488

08005240 <_read_r>:
 8005240:	b538      	push	{r3, r4, r5, lr}
 8005242:	4604      	mov	r4, r0
 8005244:	4608      	mov	r0, r1
 8005246:	4611      	mov	r1, r2
 8005248:	2200      	movs	r2, #0
 800524a:	4d05      	ldr	r5, [pc, #20]	@ (8005260 <_read_r+0x20>)
 800524c:	602a      	str	r2, [r5, #0]
 800524e:	461a      	mov	r2, r3
 8005250:	f7fd fbd2 	bl	80029f8 <_read>
 8005254:	1c43      	adds	r3, r0, #1
 8005256:	d102      	bne.n	800525e <_read_r+0x1e>
 8005258:	682b      	ldr	r3, [r5, #0]
 800525a:	b103      	cbz	r3, 800525e <_read_r+0x1e>
 800525c:	6023      	str	r3, [r4, #0]
 800525e:	bd38      	pop	{r3, r4, r5, pc}
 8005260:	20000488 	.word	0x20000488

08005264 <_write_r>:
 8005264:	b538      	push	{r3, r4, r5, lr}
 8005266:	4604      	mov	r4, r0
 8005268:	4608      	mov	r0, r1
 800526a:	4611      	mov	r1, r2
 800526c:	2200      	movs	r2, #0
 800526e:	4d05      	ldr	r5, [pc, #20]	@ (8005284 <_write_r+0x20>)
 8005270:	602a      	str	r2, [r5, #0]
 8005272:	461a      	mov	r2, r3
 8005274:	f7fd fbdd 	bl	8002a32 <_write>
 8005278:	1c43      	adds	r3, r0, #1
 800527a:	d102      	bne.n	8005282 <_write_r+0x1e>
 800527c:	682b      	ldr	r3, [r5, #0]
 800527e:	b103      	cbz	r3, 8005282 <_write_r+0x1e>
 8005280:	6023      	str	r3, [r4, #0]
 8005282:	bd38      	pop	{r3, r4, r5, pc}
 8005284:	20000488 	.word	0x20000488

08005288 <__errno>:
 8005288:	4b01      	ldr	r3, [pc, #4]	@ (8005290 <__errno+0x8>)
 800528a:	6818      	ldr	r0, [r3, #0]
 800528c:	4770      	bx	lr
 800528e:	bf00      	nop
 8005290:	200000a8 	.word	0x200000a8

08005294 <__libc_init_array>:
 8005294:	b570      	push	{r4, r5, r6, lr}
 8005296:	2600      	movs	r6, #0
 8005298:	4d0c      	ldr	r5, [pc, #48]	@ (80052cc <__libc_init_array+0x38>)
 800529a:	4c0d      	ldr	r4, [pc, #52]	@ (80052d0 <__libc_init_array+0x3c>)
 800529c:	1b64      	subs	r4, r4, r5
 800529e:	10a4      	asrs	r4, r4, #2
 80052a0:	42a6      	cmp	r6, r4
 80052a2:	d109      	bne.n	80052b8 <__libc_init_array+0x24>
 80052a4:	f001 f9a6 	bl	80065f4 <_init>
 80052a8:	2600      	movs	r6, #0
 80052aa:	4d0a      	ldr	r5, [pc, #40]	@ (80052d4 <__libc_init_array+0x40>)
 80052ac:	4c0a      	ldr	r4, [pc, #40]	@ (80052d8 <__libc_init_array+0x44>)
 80052ae:	1b64      	subs	r4, r4, r5
 80052b0:	10a4      	asrs	r4, r4, #2
 80052b2:	42a6      	cmp	r6, r4
 80052b4:	d105      	bne.n	80052c2 <__libc_init_array+0x2e>
 80052b6:	bd70      	pop	{r4, r5, r6, pc}
 80052b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80052bc:	4798      	blx	r3
 80052be:	3601      	adds	r6, #1
 80052c0:	e7ee      	b.n	80052a0 <__libc_init_array+0xc>
 80052c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80052c6:	4798      	blx	r3
 80052c8:	3601      	adds	r6, #1
 80052ca:	e7f2      	b.n	80052b2 <__libc_init_array+0x1e>
 80052cc:	08006798 	.word	0x08006798
 80052d0:	08006798 	.word	0x08006798
 80052d4:	08006798 	.word	0x08006798
 80052d8:	0800679c 	.word	0x0800679c

080052dc <__retarget_lock_init_recursive>:
 80052dc:	4770      	bx	lr

080052de <__retarget_lock_acquire_recursive>:
 80052de:	4770      	bx	lr

080052e0 <__retarget_lock_release_recursive>:
 80052e0:	4770      	bx	lr
	...

080052e4 <__assert_func>:
 80052e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80052e6:	4614      	mov	r4, r2
 80052e8:	461a      	mov	r2, r3
 80052ea:	4b09      	ldr	r3, [pc, #36]	@ (8005310 <__assert_func+0x2c>)
 80052ec:	4605      	mov	r5, r0
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	68d8      	ldr	r0, [r3, #12]
 80052f2:	b14c      	cbz	r4, 8005308 <__assert_func+0x24>
 80052f4:	4b07      	ldr	r3, [pc, #28]	@ (8005314 <__assert_func+0x30>)
 80052f6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80052fa:	9100      	str	r1, [sp, #0]
 80052fc:	462b      	mov	r3, r5
 80052fe:	4906      	ldr	r1, [pc, #24]	@ (8005318 <__assert_func+0x34>)
 8005300:	f000 f9b4 	bl	800566c <fiprintf>
 8005304:	f000 f9d4 	bl	80056b0 <abort>
 8005308:	4b04      	ldr	r3, [pc, #16]	@ (800531c <__assert_func+0x38>)
 800530a:	461c      	mov	r4, r3
 800530c:	e7f3      	b.n	80052f6 <__assert_func+0x12>
 800530e:	bf00      	nop
 8005310:	200000a8 	.word	0x200000a8
 8005314:	080066a9 	.word	0x080066a9
 8005318:	080066b6 	.word	0x080066b6
 800531c:	080066e4 	.word	0x080066e4

08005320 <_free_r>:
 8005320:	b538      	push	{r3, r4, r5, lr}
 8005322:	4605      	mov	r5, r0
 8005324:	2900      	cmp	r1, #0
 8005326:	d040      	beq.n	80053aa <_free_r+0x8a>
 8005328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800532c:	1f0c      	subs	r4, r1, #4
 800532e:	2b00      	cmp	r3, #0
 8005330:	bfb8      	it	lt
 8005332:	18e4      	addlt	r4, r4, r3
 8005334:	f000 f8e6 	bl	8005504 <__malloc_lock>
 8005338:	4a1c      	ldr	r2, [pc, #112]	@ (80053ac <_free_r+0x8c>)
 800533a:	6813      	ldr	r3, [r2, #0]
 800533c:	b933      	cbnz	r3, 800534c <_free_r+0x2c>
 800533e:	6063      	str	r3, [r4, #4]
 8005340:	6014      	str	r4, [r2, #0]
 8005342:	4628      	mov	r0, r5
 8005344:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005348:	f000 b8e2 	b.w	8005510 <__malloc_unlock>
 800534c:	42a3      	cmp	r3, r4
 800534e:	d908      	bls.n	8005362 <_free_r+0x42>
 8005350:	6820      	ldr	r0, [r4, #0]
 8005352:	1821      	adds	r1, r4, r0
 8005354:	428b      	cmp	r3, r1
 8005356:	bf01      	itttt	eq
 8005358:	6819      	ldreq	r1, [r3, #0]
 800535a:	685b      	ldreq	r3, [r3, #4]
 800535c:	1809      	addeq	r1, r1, r0
 800535e:	6021      	streq	r1, [r4, #0]
 8005360:	e7ed      	b.n	800533e <_free_r+0x1e>
 8005362:	461a      	mov	r2, r3
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	b10b      	cbz	r3, 800536c <_free_r+0x4c>
 8005368:	42a3      	cmp	r3, r4
 800536a:	d9fa      	bls.n	8005362 <_free_r+0x42>
 800536c:	6811      	ldr	r1, [r2, #0]
 800536e:	1850      	adds	r0, r2, r1
 8005370:	42a0      	cmp	r0, r4
 8005372:	d10b      	bne.n	800538c <_free_r+0x6c>
 8005374:	6820      	ldr	r0, [r4, #0]
 8005376:	4401      	add	r1, r0
 8005378:	1850      	adds	r0, r2, r1
 800537a:	4283      	cmp	r3, r0
 800537c:	6011      	str	r1, [r2, #0]
 800537e:	d1e0      	bne.n	8005342 <_free_r+0x22>
 8005380:	6818      	ldr	r0, [r3, #0]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	4408      	add	r0, r1
 8005386:	6010      	str	r0, [r2, #0]
 8005388:	6053      	str	r3, [r2, #4]
 800538a:	e7da      	b.n	8005342 <_free_r+0x22>
 800538c:	d902      	bls.n	8005394 <_free_r+0x74>
 800538e:	230c      	movs	r3, #12
 8005390:	602b      	str	r3, [r5, #0]
 8005392:	e7d6      	b.n	8005342 <_free_r+0x22>
 8005394:	6820      	ldr	r0, [r4, #0]
 8005396:	1821      	adds	r1, r4, r0
 8005398:	428b      	cmp	r3, r1
 800539a:	bf01      	itttt	eq
 800539c:	6819      	ldreq	r1, [r3, #0]
 800539e:	685b      	ldreq	r3, [r3, #4]
 80053a0:	1809      	addeq	r1, r1, r0
 80053a2:	6021      	streq	r1, [r4, #0]
 80053a4:	6063      	str	r3, [r4, #4]
 80053a6:	6054      	str	r4, [r2, #4]
 80053a8:	e7cb      	b.n	8005342 <_free_r+0x22>
 80053aa:	bd38      	pop	{r3, r4, r5, pc}
 80053ac:	20000494 	.word	0x20000494

080053b0 <malloc>:
 80053b0:	4b02      	ldr	r3, [pc, #8]	@ (80053bc <malloc+0xc>)
 80053b2:	4601      	mov	r1, r0
 80053b4:	6818      	ldr	r0, [r3, #0]
 80053b6:	f000 b825 	b.w	8005404 <_malloc_r>
 80053ba:	bf00      	nop
 80053bc:	200000a8 	.word	0x200000a8

080053c0 <sbrk_aligned>:
 80053c0:	b570      	push	{r4, r5, r6, lr}
 80053c2:	4e0f      	ldr	r6, [pc, #60]	@ (8005400 <sbrk_aligned+0x40>)
 80053c4:	460c      	mov	r4, r1
 80053c6:	6831      	ldr	r1, [r6, #0]
 80053c8:	4605      	mov	r5, r0
 80053ca:	b911      	cbnz	r1, 80053d2 <sbrk_aligned+0x12>
 80053cc:	f000 f960 	bl	8005690 <_sbrk_r>
 80053d0:	6030      	str	r0, [r6, #0]
 80053d2:	4621      	mov	r1, r4
 80053d4:	4628      	mov	r0, r5
 80053d6:	f000 f95b 	bl	8005690 <_sbrk_r>
 80053da:	1c43      	adds	r3, r0, #1
 80053dc:	d103      	bne.n	80053e6 <sbrk_aligned+0x26>
 80053de:	f04f 34ff 	mov.w	r4, #4294967295
 80053e2:	4620      	mov	r0, r4
 80053e4:	bd70      	pop	{r4, r5, r6, pc}
 80053e6:	1cc4      	adds	r4, r0, #3
 80053e8:	f024 0403 	bic.w	r4, r4, #3
 80053ec:	42a0      	cmp	r0, r4
 80053ee:	d0f8      	beq.n	80053e2 <sbrk_aligned+0x22>
 80053f0:	1a21      	subs	r1, r4, r0
 80053f2:	4628      	mov	r0, r5
 80053f4:	f000 f94c 	bl	8005690 <_sbrk_r>
 80053f8:	3001      	adds	r0, #1
 80053fa:	d1f2      	bne.n	80053e2 <sbrk_aligned+0x22>
 80053fc:	e7ef      	b.n	80053de <sbrk_aligned+0x1e>
 80053fe:	bf00      	nop
 8005400:	20000490 	.word	0x20000490

08005404 <_malloc_r>:
 8005404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005408:	1ccd      	adds	r5, r1, #3
 800540a:	f025 0503 	bic.w	r5, r5, #3
 800540e:	3508      	adds	r5, #8
 8005410:	2d0c      	cmp	r5, #12
 8005412:	bf38      	it	cc
 8005414:	250c      	movcc	r5, #12
 8005416:	2d00      	cmp	r5, #0
 8005418:	4606      	mov	r6, r0
 800541a:	db01      	blt.n	8005420 <_malloc_r+0x1c>
 800541c:	42a9      	cmp	r1, r5
 800541e:	d904      	bls.n	800542a <_malloc_r+0x26>
 8005420:	230c      	movs	r3, #12
 8005422:	6033      	str	r3, [r6, #0]
 8005424:	2000      	movs	r0, #0
 8005426:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800542a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005500 <_malloc_r+0xfc>
 800542e:	f000 f869 	bl	8005504 <__malloc_lock>
 8005432:	f8d8 3000 	ldr.w	r3, [r8]
 8005436:	461c      	mov	r4, r3
 8005438:	bb44      	cbnz	r4, 800548c <_malloc_r+0x88>
 800543a:	4629      	mov	r1, r5
 800543c:	4630      	mov	r0, r6
 800543e:	f7ff ffbf 	bl	80053c0 <sbrk_aligned>
 8005442:	1c43      	adds	r3, r0, #1
 8005444:	4604      	mov	r4, r0
 8005446:	d158      	bne.n	80054fa <_malloc_r+0xf6>
 8005448:	f8d8 4000 	ldr.w	r4, [r8]
 800544c:	4627      	mov	r7, r4
 800544e:	2f00      	cmp	r7, #0
 8005450:	d143      	bne.n	80054da <_malloc_r+0xd6>
 8005452:	2c00      	cmp	r4, #0
 8005454:	d04b      	beq.n	80054ee <_malloc_r+0xea>
 8005456:	6823      	ldr	r3, [r4, #0]
 8005458:	4639      	mov	r1, r7
 800545a:	4630      	mov	r0, r6
 800545c:	eb04 0903 	add.w	r9, r4, r3
 8005460:	f000 f916 	bl	8005690 <_sbrk_r>
 8005464:	4581      	cmp	r9, r0
 8005466:	d142      	bne.n	80054ee <_malloc_r+0xea>
 8005468:	6821      	ldr	r1, [r4, #0]
 800546a:	4630      	mov	r0, r6
 800546c:	1a6d      	subs	r5, r5, r1
 800546e:	4629      	mov	r1, r5
 8005470:	f7ff ffa6 	bl	80053c0 <sbrk_aligned>
 8005474:	3001      	adds	r0, #1
 8005476:	d03a      	beq.n	80054ee <_malloc_r+0xea>
 8005478:	6823      	ldr	r3, [r4, #0]
 800547a:	442b      	add	r3, r5
 800547c:	6023      	str	r3, [r4, #0]
 800547e:	f8d8 3000 	ldr.w	r3, [r8]
 8005482:	685a      	ldr	r2, [r3, #4]
 8005484:	bb62      	cbnz	r2, 80054e0 <_malloc_r+0xdc>
 8005486:	f8c8 7000 	str.w	r7, [r8]
 800548a:	e00f      	b.n	80054ac <_malloc_r+0xa8>
 800548c:	6822      	ldr	r2, [r4, #0]
 800548e:	1b52      	subs	r2, r2, r5
 8005490:	d420      	bmi.n	80054d4 <_malloc_r+0xd0>
 8005492:	2a0b      	cmp	r2, #11
 8005494:	d917      	bls.n	80054c6 <_malloc_r+0xc2>
 8005496:	1961      	adds	r1, r4, r5
 8005498:	42a3      	cmp	r3, r4
 800549a:	6025      	str	r5, [r4, #0]
 800549c:	bf18      	it	ne
 800549e:	6059      	strne	r1, [r3, #4]
 80054a0:	6863      	ldr	r3, [r4, #4]
 80054a2:	bf08      	it	eq
 80054a4:	f8c8 1000 	streq.w	r1, [r8]
 80054a8:	5162      	str	r2, [r4, r5]
 80054aa:	604b      	str	r3, [r1, #4]
 80054ac:	4630      	mov	r0, r6
 80054ae:	f000 f82f 	bl	8005510 <__malloc_unlock>
 80054b2:	f104 000b 	add.w	r0, r4, #11
 80054b6:	1d23      	adds	r3, r4, #4
 80054b8:	f020 0007 	bic.w	r0, r0, #7
 80054bc:	1ac2      	subs	r2, r0, r3
 80054be:	bf1c      	itt	ne
 80054c0:	1a1b      	subne	r3, r3, r0
 80054c2:	50a3      	strne	r3, [r4, r2]
 80054c4:	e7af      	b.n	8005426 <_malloc_r+0x22>
 80054c6:	6862      	ldr	r2, [r4, #4]
 80054c8:	42a3      	cmp	r3, r4
 80054ca:	bf0c      	ite	eq
 80054cc:	f8c8 2000 	streq.w	r2, [r8]
 80054d0:	605a      	strne	r2, [r3, #4]
 80054d2:	e7eb      	b.n	80054ac <_malloc_r+0xa8>
 80054d4:	4623      	mov	r3, r4
 80054d6:	6864      	ldr	r4, [r4, #4]
 80054d8:	e7ae      	b.n	8005438 <_malloc_r+0x34>
 80054da:	463c      	mov	r4, r7
 80054dc:	687f      	ldr	r7, [r7, #4]
 80054de:	e7b6      	b.n	800544e <_malloc_r+0x4a>
 80054e0:	461a      	mov	r2, r3
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	42a3      	cmp	r3, r4
 80054e6:	d1fb      	bne.n	80054e0 <_malloc_r+0xdc>
 80054e8:	2300      	movs	r3, #0
 80054ea:	6053      	str	r3, [r2, #4]
 80054ec:	e7de      	b.n	80054ac <_malloc_r+0xa8>
 80054ee:	230c      	movs	r3, #12
 80054f0:	4630      	mov	r0, r6
 80054f2:	6033      	str	r3, [r6, #0]
 80054f4:	f000 f80c 	bl	8005510 <__malloc_unlock>
 80054f8:	e794      	b.n	8005424 <_malloc_r+0x20>
 80054fa:	6005      	str	r5, [r0, #0]
 80054fc:	e7d6      	b.n	80054ac <_malloc_r+0xa8>
 80054fe:	bf00      	nop
 8005500:	20000494 	.word	0x20000494

08005504 <__malloc_lock>:
 8005504:	4801      	ldr	r0, [pc, #4]	@ (800550c <__malloc_lock+0x8>)
 8005506:	f7ff beea 	b.w	80052de <__retarget_lock_acquire_recursive>
 800550a:	bf00      	nop
 800550c:	2000048c 	.word	0x2000048c

08005510 <__malloc_unlock>:
 8005510:	4801      	ldr	r0, [pc, #4]	@ (8005518 <__malloc_unlock+0x8>)
 8005512:	f7ff bee5 	b.w	80052e0 <__retarget_lock_release_recursive>
 8005516:	bf00      	nop
 8005518:	2000048c 	.word	0x2000048c

0800551c <__sflush_r>:
 800551c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005522:	0716      	lsls	r6, r2, #28
 8005524:	4605      	mov	r5, r0
 8005526:	460c      	mov	r4, r1
 8005528:	d454      	bmi.n	80055d4 <__sflush_r+0xb8>
 800552a:	684b      	ldr	r3, [r1, #4]
 800552c:	2b00      	cmp	r3, #0
 800552e:	dc02      	bgt.n	8005536 <__sflush_r+0x1a>
 8005530:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005532:	2b00      	cmp	r3, #0
 8005534:	dd48      	ble.n	80055c8 <__sflush_r+0xac>
 8005536:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005538:	2e00      	cmp	r6, #0
 800553a:	d045      	beq.n	80055c8 <__sflush_r+0xac>
 800553c:	2300      	movs	r3, #0
 800553e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005542:	682f      	ldr	r7, [r5, #0]
 8005544:	6a21      	ldr	r1, [r4, #32]
 8005546:	602b      	str	r3, [r5, #0]
 8005548:	d030      	beq.n	80055ac <__sflush_r+0x90>
 800554a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800554c:	89a3      	ldrh	r3, [r4, #12]
 800554e:	0759      	lsls	r1, r3, #29
 8005550:	d505      	bpl.n	800555e <__sflush_r+0x42>
 8005552:	6863      	ldr	r3, [r4, #4]
 8005554:	1ad2      	subs	r2, r2, r3
 8005556:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005558:	b10b      	cbz	r3, 800555e <__sflush_r+0x42>
 800555a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800555c:	1ad2      	subs	r2, r2, r3
 800555e:	2300      	movs	r3, #0
 8005560:	4628      	mov	r0, r5
 8005562:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005564:	6a21      	ldr	r1, [r4, #32]
 8005566:	47b0      	blx	r6
 8005568:	1c43      	adds	r3, r0, #1
 800556a:	89a3      	ldrh	r3, [r4, #12]
 800556c:	d106      	bne.n	800557c <__sflush_r+0x60>
 800556e:	6829      	ldr	r1, [r5, #0]
 8005570:	291d      	cmp	r1, #29
 8005572:	d82b      	bhi.n	80055cc <__sflush_r+0xb0>
 8005574:	4a28      	ldr	r2, [pc, #160]	@ (8005618 <__sflush_r+0xfc>)
 8005576:	40ca      	lsrs	r2, r1
 8005578:	07d6      	lsls	r6, r2, #31
 800557a:	d527      	bpl.n	80055cc <__sflush_r+0xb0>
 800557c:	2200      	movs	r2, #0
 800557e:	6062      	str	r2, [r4, #4]
 8005580:	6922      	ldr	r2, [r4, #16]
 8005582:	04d9      	lsls	r1, r3, #19
 8005584:	6022      	str	r2, [r4, #0]
 8005586:	d504      	bpl.n	8005592 <__sflush_r+0x76>
 8005588:	1c42      	adds	r2, r0, #1
 800558a:	d101      	bne.n	8005590 <__sflush_r+0x74>
 800558c:	682b      	ldr	r3, [r5, #0]
 800558e:	b903      	cbnz	r3, 8005592 <__sflush_r+0x76>
 8005590:	6560      	str	r0, [r4, #84]	@ 0x54
 8005592:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005594:	602f      	str	r7, [r5, #0]
 8005596:	b1b9      	cbz	r1, 80055c8 <__sflush_r+0xac>
 8005598:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800559c:	4299      	cmp	r1, r3
 800559e:	d002      	beq.n	80055a6 <__sflush_r+0x8a>
 80055a0:	4628      	mov	r0, r5
 80055a2:	f7ff febd 	bl	8005320 <_free_r>
 80055a6:	2300      	movs	r3, #0
 80055a8:	6363      	str	r3, [r4, #52]	@ 0x34
 80055aa:	e00d      	b.n	80055c8 <__sflush_r+0xac>
 80055ac:	2301      	movs	r3, #1
 80055ae:	4628      	mov	r0, r5
 80055b0:	47b0      	blx	r6
 80055b2:	4602      	mov	r2, r0
 80055b4:	1c50      	adds	r0, r2, #1
 80055b6:	d1c9      	bne.n	800554c <__sflush_r+0x30>
 80055b8:	682b      	ldr	r3, [r5, #0]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d0c6      	beq.n	800554c <__sflush_r+0x30>
 80055be:	2b1d      	cmp	r3, #29
 80055c0:	d001      	beq.n	80055c6 <__sflush_r+0xaa>
 80055c2:	2b16      	cmp	r3, #22
 80055c4:	d11d      	bne.n	8005602 <__sflush_r+0xe6>
 80055c6:	602f      	str	r7, [r5, #0]
 80055c8:	2000      	movs	r0, #0
 80055ca:	e021      	b.n	8005610 <__sflush_r+0xf4>
 80055cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055d0:	b21b      	sxth	r3, r3
 80055d2:	e01a      	b.n	800560a <__sflush_r+0xee>
 80055d4:	690f      	ldr	r7, [r1, #16]
 80055d6:	2f00      	cmp	r7, #0
 80055d8:	d0f6      	beq.n	80055c8 <__sflush_r+0xac>
 80055da:	0793      	lsls	r3, r2, #30
 80055dc:	bf18      	it	ne
 80055de:	2300      	movne	r3, #0
 80055e0:	680e      	ldr	r6, [r1, #0]
 80055e2:	bf08      	it	eq
 80055e4:	694b      	ldreq	r3, [r1, #20]
 80055e6:	1bf6      	subs	r6, r6, r7
 80055e8:	600f      	str	r7, [r1, #0]
 80055ea:	608b      	str	r3, [r1, #8]
 80055ec:	2e00      	cmp	r6, #0
 80055ee:	ddeb      	ble.n	80055c8 <__sflush_r+0xac>
 80055f0:	4633      	mov	r3, r6
 80055f2:	463a      	mov	r2, r7
 80055f4:	4628      	mov	r0, r5
 80055f6:	6a21      	ldr	r1, [r4, #32]
 80055f8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80055fc:	47e0      	blx	ip
 80055fe:	2800      	cmp	r0, #0
 8005600:	dc07      	bgt.n	8005612 <__sflush_r+0xf6>
 8005602:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005606:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800560a:	f04f 30ff 	mov.w	r0, #4294967295
 800560e:	81a3      	strh	r3, [r4, #12]
 8005610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005612:	4407      	add	r7, r0
 8005614:	1a36      	subs	r6, r6, r0
 8005616:	e7e9      	b.n	80055ec <__sflush_r+0xd0>
 8005618:	20400001 	.word	0x20400001

0800561c <_fflush_r>:
 800561c:	b538      	push	{r3, r4, r5, lr}
 800561e:	690b      	ldr	r3, [r1, #16]
 8005620:	4605      	mov	r5, r0
 8005622:	460c      	mov	r4, r1
 8005624:	b913      	cbnz	r3, 800562c <_fflush_r+0x10>
 8005626:	2500      	movs	r5, #0
 8005628:	4628      	mov	r0, r5
 800562a:	bd38      	pop	{r3, r4, r5, pc}
 800562c:	b118      	cbz	r0, 8005636 <_fflush_r+0x1a>
 800562e:	6a03      	ldr	r3, [r0, #32]
 8005630:	b90b      	cbnz	r3, 8005636 <_fflush_r+0x1a>
 8005632:	f7ff fd61 	bl	80050f8 <__sinit>
 8005636:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d0f3      	beq.n	8005626 <_fflush_r+0xa>
 800563e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005640:	07d0      	lsls	r0, r2, #31
 8005642:	d404      	bmi.n	800564e <_fflush_r+0x32>
 8005644:	0599      	lsls	r1, r3, #22
 8005646:	d402      	bmi.n	800564e <_fflush_r+0x32>
 8005648:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800564a:	f7ff fe48 	bl	80052de <__retarget_lock_acquire_recursive>
 800564e:	4628      	mov	r0, r5
 8005650:	4621      	mov	r1, r4
 8005652:	f7ff ff63 	bl	800551c <__sflush_r>
 8005656:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005658:	4605      	mov	r5, r0
 800565a:	07da      	lsls	r2, r3, #31
 800565c:	d4e4      	bmi.n	8005628 <_fflush_r+0xc>
 800565e:	89a3      	ldrh	r3, [r4, #12]
 8005660:	059b      	lsls	r3, r3, #22
 8005662:	d4e1      	bmi.n	8005628 <_fflush_r+0xc>
 8005664:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005666:	f7ff fe3b 	bl	80052e0 <__retarget_lock_release_recursive>
 800566a:	e7dd      	b.n	8005628 <_fflush_r+0xc>

0800566c <fiprintf>:
 800566c:	b40e      	push	{r1, r2, r3}
 800566e:	b503      	push	{r0, r1, lr}
 8005670:	4601      	mov	r1, r0
 8005672:	ab03      	add	r3, sp, #12
 8005674:	4805      	ldr	r0, [pc, #20]	@ (800568c <fiprintf+0x20>)
 8005676:	f853 2b04 	ldr.w	r2, [r3], #4
 800567a:	6800      	ldr	r0, [r0, #0]
 800567c:	9301      	str	r3, [sp, #4]
 800567e:	f000 f845 	bl	800570c <_vfiprintf_r>
 8005682:	b002      	add	sp, #8
 8005684:	f85d eb04 	ldr.w	lr, [sp], #4
 8005688:	b003      	add	sp, #12
 800568a:	4770      	bx	lr
 800568c:	200000a8 	.word	0x200000a8

08005690 <_sbrk_r>:
 8005690:	b538      	push	{r3, r4, r5, lr}
 8005692:	2300      	movs	r3, #0
 8005694:	4d05      	ldr	r5, [pc, #20]	@ (80056ac <_sbrk_r+0x1c>)
 8005696:	4604      	mov	r4, r0
 8005698:	4608      	mov	r0, r1
 800569a:	602b      	str	r3, [r5, #0]
 800569c:	f7fd fa16 	bl	8002acc <_sbrk>
 80056a0:	1c43      	adds	r3, r0, #1
 80056a2:	d102      	bne.n	80056aa <_sbrk_r+0x1a>
 80056a4:	682b      	ldr	r3, [r5, #0]
 80056a6:	b103      	cbz	r3, 80056aa <_sbrk_r+0x1a>
 80056a8:	6023      	str	r3, [r4, #0]
 80056aa:	bd38      	pop	{r3, r4, r5, pc}
 80056ac:	20000488 	.word	0x20000488

080056b0 <abort>:
 80056b0:	2006      	movs	r0, #6
 80056b2:	b508      	push	{r3, lr}
 80056b4:	f000 fb8e 	bl	8005dd4 <raise>
 80056b8:	2001      	movs	r0, #1
 80056ba:	f7fd f992 	bl	80029e2 <_exit>

080056be <__sfputc_r>:
 80056be:	6893      	ldr	r3, [r2, #8]
 80056c0:	b410      	push	{r4}
 80056c2:	3b01      	subs	r3, #1
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	6093      	str	r3, [r2, #8]
 80056c8:	da07      	bge.n	80056da <__sfputc_r+0x1c>
 80056ca:	6994      	ldr	r4, [r2, #24]
 80056cc:	42a3      	cmp	r3, r4
 80056ce:	db01      	blt.n	80056d4 <__sfputc_r+0x16>
 80056d0:	290a      	cmp	r1, #10
 80056d2:	d102      	bne.n	80056da <__sfputc_r+0x1c>
 80056d4:	bc10      	pop	{r4}
 80056d6:	f000 bac1 	b.w	8005c5c <__swbuf_r>
 80056da:	6813      	ldr	r3, [r2, #0]
 80056dc:	1c58      	adds	r0, r3, #1
 80056de:	6010      	str	r0, [r2, #0]
 80056e0:	7019      	strb	r1, [r3, #0]
 80056e2:	4608      	mov	r0, r1
 80056e4:	bc10      	pop	{r4}
 80056e6:	4770      	bx	lr

080056e8 <__sfputs_r>:
 80056e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056ea:	4606      	mov	r6, r0
 80056ec:	460f      	mov	r7, r1
 80056ee:	4614      	mov	r4, r2
 80056f0:	18d5      	adds	r5, r2, r3
 80056f2:	42ac      	cmp	r4, r5
 80056f4:	d101      	bne.n	80056fa <__sfputs_r+0x12>
 80056f6:	2000      	movs	r0, #0
 80056f8:	e007      	b.n	800570a <__sfputs_r+0x22>
 80056fa:	463a      	mov	r2, r7
 80056fc:	4630      	mov	r0, r6
 80056fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005702:	f7ff ffdc 	bl	80056be <__sfputc_r>
 8005706:	1c43      	adds	r3, r0, #1
 8005708:	d1f3      	bne.n	80056f2 <__sfputs_r+0xa>
 800570a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800570c <_vfiprintf_r>:
 800570c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005710:	460d      	mov	r5, r1
 8005712:	4614      	mov	r4, r2
 8005714:	4698      	mov	r8, r3
 8005716:	4606      	mov	r6, r0
 8005718:	b09d      	sub	sp, #116	@ 0x74
 800571a:	b118      	cbz	r0, 8005724 <_vfiprintf_r+0x18>
 800571c:	6a03      	ldr	r3, [r0, #32]
 800571e:	b90b      	cbnz	r3, 8005724 <_vfiprintf_r+0x18>
 8005720:	f7ff fcea 	bl	80050f8 <__sinit>
 8005724:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005726:	07d9      	lsls	r1, r3, #31
 8005728:	d405      	bmi.n	8005736 <_vfiprintf_r+0x2a>
 800572a:	89ab      	ldrh	r3, [r5, #12]
 800572c:	059a      	lsls	r2, r3, #22
 800572e:	d402      	bmi.n	8005736 <_vfiprintf_r+0x2a>
 8005730:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005732:	f7ff fdd4 	bl	80052de <__retarget_lock_acquire_recursive>
 8005736:	89ab      	ldrh	r3, [r5, #12]
 8005738:	071b      	lsls	r3, r3, #28
 800573a:	d501      	bpl.n	8005740 <_vfiprintf_r+0x34>
 800573c:	692b      	ldr	r3, [r5, #16]
 800573e:	b99b      	cbnz	r3, 8005768 <_vfiprintf_r+0x5c>
 8005740:	4629      	mov	r1, r5
 8005742:	4630      	mov	r0, r6
 8005744:	f000 fac8 	bl	8005cd8 <__swsetup_r>
 8005748:	b170      	cbz	r0, 8005768 <_vfiprintf_r+0x5c>
 800574a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800574c:	07dc      	lsls	r4, r3, #31
 800574e:	d504      	bpl.n	800575a <_vfiprintf_r+0x4e>
 8005750:	f04f 30ff 	mov.w	r0, #4294967295
 8005754:	b01d      	add	sp, #116	@ 0x74
 8005756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800575a:	89ab      	ldrh	r3, [r5, #12]
 800575c:	0598      	lsls	r0, r3, #22
 800575e:	d4f7      	bmi.n	8005750 <_vfiprintf_r+0x44>
 8005760:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005762:	f7ff fdbd 	bl	80052e0 <__retarget_lock_release_recursive>
 8005766:	e7f3      	b.n	8005750 <_vfiprintf_r+0x44>
 8005768:	2300      	movs	r3, #0
 800576a:	9309      	str	r3, [sp, #36]	@ 0x24
 800576c:	2320      	movs	r3, #32
 800576e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005772:	2330      	movs	r3, #48	@ 0x30
 8005774:	f04f 0901 	mov.w	r9, #1
 8005778:	f8cd 800c 	str.w	r8, [sp, #12]
 800577c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005928 <_vfiprintf_r+0x21c>
 8005780:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005784:	4623      	mov	r3, r4
 8005786:	469a      	mov	sl, r3
 8005788:	f813 2b01 	ldrb.w	r2, [r3], #1
 800578c:	b10a      	cbz	r2, 8005792 <_vfiprintf_r+0x86>
 800578e:	2a25      	cmp	r2, #37	@ 0x25
 8005790:	d1f9      	bne.n	8005786 <_vfiprintf_r+0x7a>
 8005792:	ebba 0b04 	subs.w	fp, sl, r4
 8005796:	d00b      	beq.n	80057b0 <_vfiprintf_r+0xa4>
 8005798:	465b      	mov	r3, fp
 800579a:	4622      	mov	r2, r4
 800579c:	4629      	mov	r1, r5
 800579e:	4630      	mov	r0, r6
 80057a0:	f7ff ffa2 	bl	80056e8 <__sfputs_r>
 80057a4:	3001      	adds	r0, #1
 80057a6:	f000 80a7 	beq.w	80058f8 <_vfiprintf_r+0x1ec>
 80057aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80057ac:	445a      	add	r2, fp
 80057ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80057b0:	f89a 3000 	ldrb.w	r3, [sl]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	f000 809f 	beq.w	80058f8 <_vfiprintf_r+0x1ec>
 80057ba:	2300      	movs	r3, #0
 80057bc:	f04f 32ff 	mov.w	r2, #4294967295
 80057c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80057c4:	f10a 0a01 	add.w	sl, sl, #1
 80057c8:	9304      	str	r3, [sp, #16]
 80057ca:	9307      	str	r3, [sp, #28]
 80057cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80057d0:	931a      	str	r3, [sp, #104]	@ 0x68
 80057d2:	4654      	mov	r4, sl
 80057d4:	2205      	movs	r2, #5
 80057d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057da:	4853      	ldr	r0, [pc, #332]	@ (8005928 <_vfiprintf_r+0x21c>)
 80057dc:	f000 fb16 	bl	8005e0c <memchr>
 80057e0:	9a04      	ldr	r2, [sp, #16]
 80057e2:	b9d8      	cbnz	r0, 800581c <_vfiprintf_r+0x110>
 80057e4:	06d1      	lsls	r1, r2, #27
 80057e6:	bf44      	itt	mi
 80057e8:	2320      	movmi	r3, #32
 80057ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80057ee:	0713      	lsls	r3, r2, #28
 80057f0:	bf44      	itt	mi
 80057f2:	232b      	movmi	r3, #43	@ 0x2b
 80057f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80057f8:	f89a 3000 	ldrb.w	r3, [sl]
 80057fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80057fe:	d015      	beq.n	800582c <_vfiprintf_r+0x120>
 8005800:	4654      	mov	r4, sl
 8005802:	2000      	movs	r0, #0
 8005804:	f04f 0c0a 	mov.w	ip, #10
 8005808:	9a07      	ldr	r2, [sp, #28]
 800580a:	4621      	mov	r1, r4
 800580c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005810:	3b30      	subs	r3, #48	@ 0x30
 8005812:	2b09      	cmp	r3, #9
 8005814:	d94b      	bls.n	80058ae <_vfiprintf_r+0x1a2>
 8005816:	b1b0      	cbz	r0, 8005846 <_vfiprintf_r+0x13a>
 8005818:	9207      	str	r2, [sp, #28]
 800581a:	e014      	b.n	8005846 <_vfiprintf_r+0x13a>
 800581c:	eba0 0308 	sub.w	r3, r0, r8
 8005820:	fa09 f303 	lsl.w	r3, r9, r3
 8005824:	4313      	orrs	r3, r2
 8005826:	46a2      	mov	sl, r4
 8005828:	9304      	str	r3, [sp, #16]
 800582a:	e7d2      	b.n	80057d2 <_vfiprintf_r+0xc6>
 800582c:	9b03      	ldr	r3, [sp, #12]
 800582e:	1d19      	adds	r1, r3, #4
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	9103      	str	r1, [sp, #12]
 8005834:	2b00      	cmp	r3, #0
 8005836:	bfbb      	ittet	lt
 8005838:	425b      	neglt	r3, r3
 800583a:	f042 0202 	orrlt.w	r2, r2, #2
 800583e:	9307      	strge	r3, [sp, #28]
 8005840:	9307      	strlt	r3, [sp, #28]
 8005842:	bfb8      	it	lt
 8005844:	9204      	strlt	r2, [sp, #16]
 8005846:	7823      	ldrb	r3, [r4, #0]
 8005848:	2b2e      	cmp	r3, #46	@ 0x2e
 800584a:	d10a      	bne.n	8005862 <_vfiprintf_r+0x156>
 800584c:	7863      	ldrb	r3, [r4, #1]
 800584e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005850:	d132      	bne.n	80058b8 <_vfiprintf_r+0x1ac>
 8005852:	9b03      	ldr	r3, [sp, #12]
 8005854:	3402      	adds	r4, #2
 8005856:	1d1a      	adds	r2, r3, #4
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	9203      	str	r2, [sp, #12]
 800585c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005860:	9305      	str	r3, [sp, #20]
 8005862:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800592c <_vfiprintf_r+0x220>
 8005866:	2203      	movs	r2, #3
 8005868:	4650      	mov	r0, sl
 800586a:	7821      	ldrb	r1, [r4, #0]
 800586c:	f000 face 	bl	8005e0c <memchr>
 8005870:	b138      	cbz	r0, 8005882 <_vfiprintf_r+0x176>
 8005872:	2240      	movs	r2, #64	@ 0x40
 8005874:	9b04      	ldr	r3, [sp, #16]
 8005876:	eba0 000a 	sub.w	r0, r0, sl
 800587a:	4082      	lsls	r2, r0
 800587c:	4313      	orrs	r3, r2
 800587e:	3401      	adds	r4, #1
 8005880:	9304      	str	r3, [sp, #16]
 8005882:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005886:	2206      	movs	r2, #6
 8005888:	4829      	ldr	r0, [pc, #164]	@ (8005930 <_vfiprintf_r+0x224>)
 800588a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800588e:	f000 fabd 	bl	8005e0c <memchr>
 8005892:	2800      	cmp	r0, #0
 8005894:	d03f      	beq.n	8005916 <_vfiprintf_r+0x20a>
 8005896:	4b27      	ldr	r3, [pc, #156]	@ (8005934 <_vfiprintf_r+0x228>)
 8005898:	bb1b      	cbnz	r3, 80058e2 <_vfiprintf_r+0x1d6>
 800589a:	9b03      	ldr	r3, [sp, #12]
 800589c:	3307      	adds	r3, #7
 800589e:	f023 0307 	bic.w	r3, r3, #7
 80058a2:	3308      	adds	r3, #8
 80058a4:	9303      	str	r3, [sp, #12]
 80058a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058a8:	443b      	add	r3, r7
 80058aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80058ac:	e76a      	b.n	8005784 <_vfiprintf_r+0x78>
 80058ae:	460c      	mov	r4, r1
 80058b0:	2001      	movs	r0, #1
 80058b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80058b6:	e7a8      	b.n	800580a <_vfiprintf_r+0xfe>
 80058b8:	2300      	movs	r3, #0
 80058ba:	f04f 0c0a 	mov.w	ip, #10
 80058be:	4619      	mov	r1, r3
 80058c0:	3401      	adds	r4, #1
 80058c2:	9305      	str	r3, [sp, #20]
 80058c4:	4620      	mov	r0, r4
 80058c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80058ca:	3a30      	subs	r2, #48	@ 0x30
 80058cc:	2a09      	cmp	r2, #9
 80058ce:	d903      	bls.n	80058d8 <_vfiprintf_r+0x1cc>
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d0c6      	beq.n	8005862 <_vfiprintf_r+0x156>
 80058d4:	9105      	str	r1, [sp, #20]
 80058d6:	e7c4      	b.n	8005862 <_vfiprintf_r+0x156>
 80058d8:	4604      	mov	r4, r0
 80058da:	2301      	movs	r3, #1
 80058dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80058e0:	e7f0      	b.n	80058c4 <_vfiprintf_r+0x1b8>
 80058e2:	ab03      	add	r3, sp, #12
 80058e4:	9300      	str	r3, [sp, #0]
 80058e6:	462a      	mov	r2, r5
 80058e8:	4630      	mov	r0, r6
 80058ea:	4b13      	ldr	r3, [pc, #76]	@ (8005938 <_vfiprintf_r+0x22c>)
 80058ec:	a904      	add	r1, sp, #16
 80058ee:	f3af 8000 	nop.w
 80058f2:	4607      	mov	r7, r0
 80058f4:	1c78      	adds	r0, r7, #1
 80058f6:	d1d6      	bne.n	80058a6 <_vfiprintf_r+0x19a>
 80058f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80058fa:	07d9      	lsls	r1, r3, #31
 80058fc:	d405      	bmi.n	800590a <_vfiprintf_r+0x1fe>
 80058fe:	89ab      	ldrh	r3, [r5, #12]
 8005900:	059a      	lsls	r2, r3, #22
 8005902:	d402      	bmi.n	800590a <_vfiprintf_r+0x1fe>
 8005904:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005906:	f7ff fceb 	bl	80052e0 <__retarget_lock_release_recursive>
 800590a:	89ab      	ldrh	r3, [r5, #12]
 800590c:	065b      	lsls	r3, r3, #25
 800590e:	f53f af1f 	bmi.w	8005750 <_vfiprintf_r+0x44>
 8005912:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005914:	e71e      	b.n	8005754 <_vfiprintf_r+0x48>
 8005916:	ab03      	add	r3, sp, #12
 8005918:	9300      	str	r3, [sp, #0]
 800591a:	462a      	mov	r2, r5
 800591c:	4630      	mov	r0, r6
 800591e:	4b06      	ldr	r3, [pc, #24]	@ (8005938 <_vfiprintf_r+0x22c>)
 8005920:	a904      	add	r1, sp, #16
 8005922:	f000 f87d 	bl	8005a20 <_printf_i>
 8005926:	e7e4      	b.n	80058f2 <_vfiprintf_r+0x1e6>
 8005928:	080066e5 	.word	0x080066e5
 800592c:	080066eb 	.word	0x080066eb
 8005930:	080066ef 	.word	0x080066ef
 8005934:	00000000 	.word	0x00000000
 8005938:	080056e9 	.word	0x080056e9

0800593c <_printf_common>:
 800593c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005940:	4616      	mov	r6, r2
 8005942:	4698      	mov	r8, r3
 8005944:	688a      	ldr	r2, [r1, #8]
 8005946:	690b      	ldr	r3, [r1, #16]
 8005948:	4607      	mov	r7, r0
 800594a:	4293      	cmp	r3, r2
 800594c:	bfb8      	it	lt
 800594e:	4613      	movlt	r3, r2
 8005950:	6033      	str	r3, [r6, #0]
 8005952:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005956:	460c      	mov	r4, r1
 8005958:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800595c:	b10a      	cbz	r2, 8005962 <_printf_common+0x26>
 800595e:	3301      	adds	r3, #1
 8005960:	6033      	str	r3, [r6, #0]
 8005962:	6823      	ldr	r3, [r4, #0]
 8005964:	0699      	lsls	r1, r3, #26
 8005966:	bf42      	ittt	mi
 8005968:	6833      	ldrmi	r3, [r6, #0]
 800596a:	3302      	addmi	r3, #2
 800596c:	6033      	strmi	r3, [r6, #0]
 800596e:	6825      	ldr	r5, [r4, #0]
 8005970:	f015 0506 	ands.w	r5, r5, #6
 8005974:	d106      	bne.n	8005984 <_printf_common+0x48>
 8005976:	f104 0a19 	add.w	sl, r4, #25
 800597a:	68e3      	ldr	r3, [r4, #12]
 800597c:	6832      	ldr	r2, [r6, #0]
 800597e:	1a9b      	subs	r3, r3, r2
 8005980:	42ab      	cmp	r3, r5
 8005982:	dc2b      	bgt.n	80059dc <_printf_common+0xa0>
 8005984:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005988:	6822      	ldr	r2, [r4, #0]
 800598a:	3b00      	subs	r3, #0
 800598c:	bf18      	it	ne
 800598e:	2301      	movne	r3, #1
 8005990:	0692      	lsls	r2, r2, #26
 8005992:	d430      	bmi.n	80059f6 <_printf_common+0xba>
 8005994:	4641      	mov	r1, r8
 8005996:	4638      	mov	r0, r7
 8005998:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800599c:	47c8      	blx	r9
 800599e:	3001      	adds	r0, #1
 80059a0:	d023      	beq.n	80059ea <_printf_common+0xae>
 80059a2:	6823      	ldr	r3, [r4, #0]
 80059a4:	6922      	ldr	r2, [r4, #16]
 80059a6:	f003 0306 	and.w	r3, r3, #6
 80059aa:	2b04      	cmp	r3, #4
 80059ac:	bf14      	ite	ne
 80059ae:	2500      	movne	r5, #0
 80059b0:	6833      	ldreq	r3, [r6, #0]
 80059b2:	f04f 0600 	mov.w	r6, #0
 80059b6:	bf08      	it	eq
 80059b8:	68e5      	ldreq	r5, [r4, #12]
 80059ba:	f104 041a 	add.w	r4, r4, #26
 80059be:	bf08      	it	eq
 80059c0:	1aed      	subeq	r5, r5, r3
 80059c2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80059c6:	bf08      	it	eq
 80059c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059cc:	4293      	cmp	r3, r2
 80059ce:	bfc4      	itt	gt
 80059d0:	1a9b      	subgt	r3, r3, r2
 80059d2:	18ed      	addgt	r5, r5, r3
 80059d4:	42b5      	cmp	r5, r6
 80059d6:	d11a      	bne.n	8005a0e <_printf_common+0xd2>
 80059d8:	2000      	movs	r0, #0
 80059da:	e008      	b.n	80059ee <_printf_common+0xb2>
 80059dc:	2301      	movs	r3, #1
 80059de:	4652      	mov	r2, sl
 80059e0:	4641      	mov	r1, r8
 80059e2:	4638      	mov	r0, r7
 80059e4:	47c8      	blx	r9
 80059e6:	3001      	adds	r0, #1
 80059e8:	d103      	bne.n	80059f2 <_printf_common+0xb6>
 80059ea:	f04f 30ff 	mov.w	r0, #4294967295
 80059ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059f2:	3501      	adds	r5, #1
 80059f4:	e7c1      	b.n	800597a <_printf_common+0x3e>
 80059f6:	2030      	movs	r0, #48	@ 0x30
 80059f8:	18e1      	adds	r1, r4, r3
 80059fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80059fe:	1c5a      	adds	r2, r3, #1
 8005a00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005a04:	4422      	add	r2, r4
 8005a06:	3302      	adds	r3, #2
 8005a08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005a0c:	e7c2      	b.n	8005994 <_printf_common+0x58>
 8005a0e:	2301      	movs	r3, #1
 8005a10:	4622      	mov	r2, r4
 8005a12:	4641      	mov	r1, r8
 8005a14:	4638      	mov	r0, r7
 8005a16:	47c8      	blx	r9
 8005a18:	3001      	adds	r0, #1
 8005a1a:	d0e6      	beq.n	80059ea <_printf_common+0xae>
 8005a1c:	3601      	adds	r6, #1
 8005a1e:	e7d9      	b.n	80059d4 <_printf_common+0x98>

08005a20 <_printf_i>:
 8005a20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a24:	7e0f      	ldrb	r7, [r1, #24]
 8005a26:	4691      	mov	r9, r2
 8005a28:	2f78      	cmp	r7, #120	@ 0x78
 8005a2a:	4680      	mov	r8, r0
 8005a2c:	460c      	mov	r4, r1
 8005a2e:	469a      	mov	sl, r3
 8005a30:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005a32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a36:	d807      	bhi.n	8005a48 <_printf_i+0x28>
 8005a38:	2f62      	cmp	r7, #98	@ 0x62
 8005a3a:	d80a      	bhi.n	8005a52 <_printf_i+0x32>
 8005a3c:	2f00      	cmp	r7, #0
 8005a3e:	f000 80d1 	beq.w	8005be4 <_printf_i+0x1c4>
 8005a42:	2f58      	cmp	r7, #88	@ 0x58
 8005a44:	f000 80b8 	beq.w	8005bb8 <_printf_i+0x198>
 8005a48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005a50:	e03a      	b.n	8005ac8 <_printf_i+0xa8>
 8005a52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005a56:	2b15      	cmp	r3, #21
 8005a58:	d8f6      	bhi.n	8005a48 <_printf_i+0x28>
 8005a5a:	a101      	add	r1, pc, #4	@ (adr r1, 8005a60 <_printf_i+0x40>)
 8005a5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a60:	08005ab9 	.word	0x08005ab9
 8005a64:	08005acd 	.word	0x08005acd
 8005a68:	08005a49 	.word	0x08005a49
 8005a6c:	08005a49 	.word	0x08005a49
 8005a70:	08005a49 	.word	0x08005a49
 8005a74:	08005a49 	.word	0x08005a49
 8005a78:	08005acd 	.word	0x08005acd
 8005a7c:	08005a49 	.word	0x08005a49
 8005a80:	08005a49 	.word	0x08005a49
 8005a84:	08005a49 	.word	0x08005a49
 8005a88:	08005a49 	.word	0x08005a49
 8005a8c:	08005bcb 	.word	0x08005bcb
 8005a90:	08005af7 	.word	0x08005af7
 8005a94:	08005b85 	.word	0x08005b85
 8005a98:	08005a49 	.word	0x08005a49
 8005a9c:	08005a49 	.word	0x08005a49
 8005aa0:	08005bed 	.word	0x08005bed
 8005aa4:	08005a49 	.word	0x08005a49
 8005aa8:	08005af7 	.word	0x08005af7
 8005aac:	08005a49 	.word	0x08005a49
 8005ab0:	08005a49 	.word	0x08005a49
 8005ab4:	08005b8d 	.word	0x08005b8d
 8005ab8:	6833      	ldr	r3, [r6, #0]
 8005aba:	1d1a      	adds	r2, r3, #4
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	6032      	str	r2, [r6, #0]
 8005ac0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ac4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e09c      	b.n	8005c06 <_printf_i+0x1e6>
 8005acc:	6833      	ldr	r3, [r6, #0]
 8005ace:	6820      	ldr	r0, [r4, #0]
 8005ad0:	1d19      	adds	r1, r3, #4
 8005ad2:	6031      	str	r1, [r6, #0]
 8005ad4:	0606      	lsls	r6, r0, #24
 8005ad6:	d501      	bpl.n	8005adc <_printf_i+0xbc>
 8005ad8:	681d      	ldr	r5, [r3, #0]
 8005ada:	e003      	b.n	8005ae4 <_printf_i+0xc4>
 8005adc:	0645      	lsls	r5, r0, #25
 8005ade:	d5fb      	bpl.n	8005ad8 <_printf_i+0xb8>
 8005ae0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005ae4:	2d00      	cmp	r5, #0
 8005ae6:	da03      	bge.n	8005af0 <_printf_i+0xd0>
 8005ae8:	232d      	movs	r3, #45	@ 0x2d
 8005aea:	426d      	negs	r5, r5
 8005aec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005af0:	230a      	movs	r3, #10
 8005af2:	4858      	ldr	r0, [pc, #352]	@ (8005c54 <_printf_i+0x234>)
 8005af4:	e011      	b.n	8005b1a <_printf_i+0xfa>
 8005af6:	6821      	ldr	r1, [r4, #0]
 8005af8:	6833      	ldr	r3, [r6, #0]
 8005afa:	0608      	lsls	r0, r1, #24
 8005afc:	f853 5b04 	ldr.w	r5, [r3], #4
 8005b00:	d402      	bmi.n	8005b08 <_printf_i+0xe8>
 8005b02:	0649      	lsls	r1, r1, #25
 8005b04:	bf48      	it	mi
 8005b06:	b2ad      	uxthmi	r5, r5
 8005b08:	2f6f      	cmp	r7, #111	@ 0x6f
 8005b0a:	6033      	str	r3, [r6, #0]
 8005b0c:	bf14      	ite	ne
 8005b0e:	230a      	movne	r3, #10
 8005b10:	2308      	moveq	r3, #8
 8005b12:	4850      	ldr	r0, [pc, #320]	@ (8005c54 <_printf_i+0x234>)
 8005b14:	2100      	movs	r1, #0
 8005b16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005b1a:	6866      	ldr	r6, [r4, #4]
 8005b1c:	2e00      	cmp	r6, #0
 8005b1e:	60a6      	str	r6, [r4, #8]
 8005b20:	db05      	blt.n	8005b2e <_printf_i+0x10e>
 8005b22:	6821      	ldr	r1, [r4, #0]
 8005b24:	432e      	orrs	r6, r5
 8005b26:	f021 0104 	bic.w	r1, r1, #4
 8005b2a:	6021      	str	r1, [r4, #0]
 8005b2c:	d04b      	beq.n	8005bc6 <_printf_i+0x1a6>
 8005b2e:	4616      	mov	r6, r2
 8005b30:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b34:	fb03 5711 	mls	r7, r3, r1, r5
 8005b38:	5dc7      	ldrb	r7, [r0, r7]
 8005b3a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b3e:	462f      	mov	r7, r5
 8005b40:	42bb      	cmp	r3, r7
 8005b42:	460d      	mov	r5, r1
 8005b44:	d9f4      	bls.n	8005b30 <_printf_i+0x110>
 8005b46:	2b08      	cmp	r3, #8
 8005b48:	d10b      	bne.n	8005b62 <_printf_i+0x142>
 8005b4a:	6823      	ldr	r3, [r4, #0]
 8005b4c:	07df      	lsls	r7, r3, #31
 8005b4e:	d508      	bpl.n	8005b62 <_printf_i+0x142>
 8005b50:	6923      	ldr	r3, [r4, #16]
 8005b52:	6861      	ldr	r1, [r4, #4]
 8005b54:	4299      	cmp	r1, r3
 8005b56:	bfde      	ittt	le
 8005b58:	2330      	movle	r3, #48	@ 0x30
 8005b5a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b5e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005b62:	1b92      	subs	r2, r2, r6
 8005b64:	6122      	str	r2, [r4, #16]
 8005b66:	464b      	mov	r3, r9
 8005b68:	4621      	mov	r1, r4
 8005b6a:	4640      	mov	r0, r8
 8005b6c:	f8cd a000 	str.w	sl, [sp]
 8005b70:	aa03      	add	r2, sp, #12
 8005b72:	f7ff fee3 	bl	800593c <_printf_common>
 8005b76:	3001      	adds	r0, #1
 8005b78:	d14a      	bne.n	8005c10 <_printf_i+0x1f0>
 8005b7a:	f04f 30ff 	mov.w	r0, #4294967295
 8005b7e:	b004      	add	sp, #16
 8005b80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b84:	6823      	ldr	r3, [r4, #0]
 8005b86:	f043 0320 	orr.w	r3, r3, #32
 8005b8a:	6023      	str	r3, [r4, #0]
 8005b8c:	2778      	movs	r7, #120	@ 0x78
 8005b8e:	4832      	ldr	r0, [pc, #200]	@ (8005c58 <_printf_i+0x238>)
 8005b90:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005b94:	6823      	ldr	r3, [r4, #0]
 8005b96:	6831      	ldr	r1, [r6, #0]
 8005b98:	061f      	lsls	r7, r3, #24
 8005b9a:	f851 5b04 	ldr.w	r5, [r1], #4
 8005b9e:	d402      	bmi.n	8005ba6 <_printf_i+0x186>
 8005ba0:	065f      	lsls	r7, r3, #25
 8005ba2:	bf48      	it	mi
 8005ba4:	b2ad      	uxthmi	r5, r5
 8005ba6:	6031      	str	r1, [r6, #0]
 8005ba8:	07d9      	lsls	r1, r3, #31
 8005baa:	bf44      	itt	mi
 8005bac:	f043 0320 	orrmi.w	r3, r3, #32
 8005bb0:	6023      	strmi	r3, [r4, #0]
 8005bb2:	b11d      	cbz	r5, 8005bbc <_printf_i+0x19c>
 8005bb4:	2310      	movs	r3, #16
 8005bb6:	e7ad      	b.n	8005b14 <_printf_i+0xf4>
 8005bb8:	4826      	ldr	r0, [pc, #152]	@ (8005c54 <_printf_i+0x234>)
 8005bba:	e7e9      	b.n	8005b90 <_printf_i+0x170>
 8005bbc:	6823      	ldr	r3, [r4, #0]
 8005bbe:	f023 0320 	bic.w	r3, r3, #32
 8005bc2:	6023      	str	r3, [r4, #0]
 8005bc4:	e7f6      	b.n	8005bb4 <_printf_i+0x194>
 8005bc6:	4616      	mov	r6, r2
 8005bc8:	e7bd      	b.n	8005b46 <_printf_i+0x126>
 8005bca:	6833      	ldr	r3, [r6, #0]
 8005bcc:	6825      	ldr	r5, [r4, #0]
 8005bce:	1d18      	adds	r0, r3, #4
 8005bd0:	6961      	ldr	r1, [r4, #20]
 8005bd2:	6030      	str	r0, [r6, #0]
 8005bd4:	062e      	lsls	r6, r5, #24
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	d501      	bpl.n	8005bde <_printf_i+0x1be>
 8005bda:	6019      	str	r1, [r3, #0]
 8005bdc:	e002      	b.n	8005be4 <_printf_i+0x1c4>
 8005bde:	0668      	lsls	r0, r5, #25
 8005be0:	d5fb      	bpl.n	8005bda <_printf_i+0x1ba>
 8005be2:	8019      	strh	r1, [r3, #0]
 8005be4:	2300      	movs	r3, #0
 8005be6:	4616      	mov	r6, r2
 8005be8:	6123      	str	r3, [r4, #16]
 8005bea:	e7bc      	b.n	8005b66 <_printf_i+0x146>
 8005bec:	6833      	ldr	r3, [r6, #0]
 8005bee:	2100      	movs	r1, #0
 8005bf0:	1d1a      	adds	r2, r3, #4
 8005bf2:	6032      	str	r2, [r6, #0]
 8005bf4:	681e      	ldr	r6, [r3, #0]
 8005bf6:	6862      	ldr	r2, [r4, #4]
 8005bf8:	4630      	mov	r0, r6
 8005bfa:	f000 f907 	bl	8005e0c <memchr>
 8005bfe:	b108      	cbz	r0, 8005c04 <_printf_i+0x1e4>
 8005c00:	1b80      	subs	r0, r0, r6
 8005c02:	6060      	str	r0, [r4, #4]
 8005c04:	6863      	ldr	r3, [r4, #4]
 8005c06:	6123      	str	r3, [r4, #16]
 8005c08:	2300      	movs	r3, #0
 8005c0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c0e:	e7aa      	b.n	8005b66 <_printf_i+0x146>
 8005c10:	4632      	mov	r2, r6
 8005c12:	4649      	mov	r1, r9
 8005c14:	4640      	mov	r0, r8
 8005c16:	6923      	ldr	r3, [r4, #16]
 8005c18:	47d0      	blx	sl
 8005c1a:	3001      	adds	r0, #1
 8005c1c:	d0ad      	beq.n	8005b7a <_printf_i+0x15a>
 8005c1e:	6823      	ldr	r3, [r4, #0]
 8005c20:	079b      	lsls	r3, r3, #30
 8005c22:	d413      	bmi.n	8005c4c <_printf_i+0x22c>
 8005c24:	68e0      	ldr	r0, [r4, #12]
 8005c26:	9b03      	ldr	r3, [sp, #12]
 8005c28:	4298      	cmp	r0, r3
 8005c2a:	bfb8      	it	lt
 8005c2c:	4618      	movlt	r0, r3
 8005c2e:	e7a6      	b.n	8005b7e <_printf_i+0x15e>
 8005c30:	2301      	movs	r3, #1
 8005c32:	4632      	mov	r2, r6
 8005c34:	4649      	mov	r1, r9
 8005c36:	4640      	mov	r0, r8
 8005c38:	47d0      	blx	sl
 8005c3a:	3001      	adds	r0, #1
 8005c3c:	d09d      	beq.n	8005b7a <_printf_i+0x15a>
 8005c3e:	3501      	adds	r5, #1
 8005c40:	68e3      	ldr	r3, [r4, #12]
 8005c42:	9903      	ldr	r1, [sp, #12]
 8005c44:	1a5b      	subs	r3, r3, r1
 8005c46:	42ab      	cmp	r3, r5
 8005c48:	dcf2      	bgt.n	8005c30 <_printf_i+0x210>
 8005c4a:	e7eb      	b.n	8005c24 <_printf_i+0x204>
 8005c4c:	2500      	movs	r5, #0
 8005c4e:	f104 0619 	add.w	r6, r4, #25
 8005c52:	e7f5      	b.n	8005c40 <_printf_i+0x220>
 8005c54:	080066f6 	.word	0x080066f6
 8005c58:	08006707 	.word	0x08006707

08005c5c <__swbuf_r>:
 8005c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c5e:	460e      	mov	r6, r1
 8005c60:	4614      	mov	r4, r2
 8005c62:	4605      	mov	r5, r0
 8005c64:	b118      	cbz	r0, 8005c6e <__swbuf_r+0x12>
 8005c66:	6a03      	ldr	r3, [r0, #32]
 8005c68:	b90b      	cbnz	r3, 8005c6e <__swbuf_r+0x12>
 8005c6a:	f7ff fa45 	bl	80050f8 <__sinit>
 8005c6e:	69a3      	ldr	r3, [r4, #24]
 8005c70:	60a3      	str	r3, [r4, #8]
 8005c72:	89a3      	ldrh	r3, [r4, #12]
 8005c74:	071a      	lsls	r2, r3, #28
 8005c76:	d501      	bpl.n	8005c7c <__swbuf_r+0x20>
 8005c78:	6923      	ldr	r3, [r4, #16]
 8005c7a:	b943      	cbnz	r3, 8005c8e <__swbuf_r+0x32>
 8005c7c:	4621      	mov	r1, r4
 8005c7e:	4628      	mov	r0, r5
 8005c80:	f000 f82a 	bl	8005cd8 <__swsetup_r>
 8005c84:	b118      	cbz	r0, 8005c8e <__swbuf_r+0x32>
 8005c86:	f04f 37ff 	mov.w	r7, #4294967295
 8005c8a:	4638      	mov	r0, r7
 8005c8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c8e:	6823      	ldr	r3, [r4, #0]
 8005c90:	6922      	ldr	r2, [r4, #16]
 8005c92:	b2f6      	uxtb	r6, r6
 8005c94:	1a98      	subs	r0, r3, r2
 8005c96:	6963      	ldr	r3, [r4, #20]
 8005c98:	4637      	mov	r7, r6
 8005c9a:	4283      	cmp	r3, r0
 8005c9c:	dc05      	bgt.n	8005caa <__swbuf_r+0x4e>
 8005c9e:	4621      	mov	r1, r4
 8005ca0:	4628      	mov	r0, r5
 8005ca2:	f7ff fcbb 	bl	800561c <_fflush_r>
 8005ca6:	2800      	cmp	r0, #0
 8005ca8:	d1ed      	bne.n	8005c86 <__swbuf_r+0x2a>
 8005caa:	68a3      	ldr	r3, [r4, #8]
 8005cac:	3b01      	subs	r3, #1
 8005cae:	60a3      	str	r3, [r4, #8]
 8005cb0:	6823      	ldr	r3, [r4, #0]
 8005cb2:	1c5a      	adds	r2, r3, #1
 8005cb4:	6022      	str	r2, [r4, #0]
 8005cb6:	701e      	strb	r6, [r3, #0]
 8005cb8:	6962      	ldr	r2, [r4, #20]
 8005cba:	1c43      	adds	r3, r0, #1
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d004      	beq.n	8005cca <__swbuf_r+0x6e>
 8005cc0:	89a3      	ldrh	r3, [r4, #12]
 8005cc2:	07db      	lsls	r3, r3, #31
 8005cc4:	d5e1      	bpl.n	8005c8a <__swbuf_r+0x2e>
 8005cc6:	2e0a      	cmp	r6, #10
 8005cc8:	d1df      	bne.n	8005c8a <__swbuf_r+0x2e>
 8005cca:	4621      	mov	r1, r4
 8005ccc:	4628      	mov	r0, r5
 8005cce:	f7ff fca5 	bl	800561c <_fflush_r>
 8005cd2:	2800      	cmp	r0, #0
 8005cd4:	d0d9      	beq.n	8005c8a <__swbuf_r+0x2e>
 8005cd6:	e7d6      	b.n	8005c86 <__swbuf_r+0x2a>

08005cd8 <__swsetup_r>:
 8005cd8:	b538      	push	{r3, r4, r5, lr}
 8005cda:	4b29      	ldr	r3, [pc, #164]	@ (8005d80 <__swsetup_r+0xa8>)
 8005cdc:	4605      	mov	r5, r0
 8005cde:	6818      	ldr	r0, [r3, #0]
 8005ce0:	460c      	mov	r4, r1
 8005ce2:	b118      	cbz	r0, 8005cec <__swsetup_r+0x14>
 8005ce4:	6a03      	ldr	r3, [r0, #32]
 8005ce6:	b90b      	cbnz	r3, 8005cec <__swsetup_r+0x14>
 8005ce8:	f7ff fa06 	bl	80050f8 <__sinit>
 8005cec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cf0:	0719      	lsls	r1, r3, #28
 8005cf2:	d422      	bmi.n	8005d3a <__swsetup_r+0x62>
 8005cf4:	06da      	lsls	r2, r3, #27
 8005cf6:	d407      	bmi.n	8005d08 <__swsetup_r+0x30>
 8005cf8:	2209      	movs	r2, #9
 8005cfa:	602a      	str	r2, [r5, #0]
 8005cfc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d00:	f04f 30ff 	mov.w	r0, #4294967295
 8005d04:	81a3      	strh	r3, [r4, #12]
 8005d06:	e033      	b.n	8005d70 <__swsetup_r+0x98>
 8005d08:	0758      	lsls	r0, r3, #29
 8005d0a:	d512      	bpl.n	8005d32 <__swsetup_r+0x5a>
 8005d0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d0e:	b141      	cbz	r1, 8005d22 <__swsetup_r+0x4a>
 8005d10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d14:	4299      	cmp	r1, r3
 8005d16:	d002      	beq.n	8005d1e <__swsetup_r+0x46>
 8005d18:	4628      	mov	r0, r5
 8005d1a:	f7ff fb01 	bl	8005320 <_free_r>
 8005d1e:	2300      	movs	r3, #0
 8005d20:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d22:	89a3      	ldrh	r3, [r4, #12]
 8005d24:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005d28:	81a3      	strh	r3, [r4, #12]
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	6063      	str	r3, [r4, #4]
 8005d2e:	6923      	ldr	r3, [r4, #16]
 8005d30:	6023      	str	r3, [r4, #0]
 8005d32:	89a3      	ldrh	r3, [r4, #12]
 8005d34:	f043 0308 	orr.w	r3, r3, #8
 8005d38:	81a3      	strh	r3, [r4, #12]
 8005d3a:	6923      	ldr	r3, [r4, #16]
 8005d3c:	b94b      	cbnz	r3, 8005d52 <__swsetup_r+0x7a>
 8005d3e:	89a3      	ldrh	r3, [r4, #12]
 8005d40:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005d44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d48:	d003      	beq.n	8005d52 <__swsetup_r+0x7a>
 8005d4a:	4621      	mov	r1, r4
 8005d4c:	4628      	mov	r0, r5
 8005d4e:	f000 f890 	bl	8005e72 <__smakebuf_r>
 8005d52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d56:	f013 0201 	ands.w	r2, r3, #1
 8005d5a:	d00a      	beq.n	8005d72 <__swsetup_r+0x9a>
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	60a2      	str	r2, [r4, #8]
 8005d60:	6962      	ldr	r2, [r4, #20]
 8005d62:	4252      	negs	r2, r2
 8005d64:	61a2      	str	r2, [r4, #24]
 8005d66:	6922      	ldr	r2, [r4, #16]
 8005d68:	b942      	cbnz	r2, 8005d7c <__swsetup_r+0xa4>
 8005d6a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005d6e:	d1c5      	bne.n	8005cfc <__swsetup_r+0x24>
 8005d70:	bd38      	pop	{r3, r4, r5, pc}
 8005d72:	0799      	lsls	r1, r3, #30
 8005d74:	bf58      	it	pl
 8005d76:	6962      	ldrpl	r2, [r4, #20]
 8005d78:	60a2      	str	r2, [r4, #8]
 8005d7a:	e7f4      	b.n	8005d66 <__swsetup_r+0x8e>
 8005d7c:	2000      	movs	r0, #0
 8005d7e:	e7f7      	b.n	8005d70 <__swsetup_r+0x98>
 8005d80:	200000a8 	.word	0x200000a8

08005d84 <_raise_r>:
 8005d84:	291f      	cmp	r1, #31
 8005d86:	b538      	push	{r3, r4, r5, lr}
 8005d88:	4605      	mov	r5, r0
 8005d8a:	460c      	mov	r4, r1
 8005d8c:	d904      	bls.n	8005d98 <_raise_r+0x14>
 8005d8e:	2316      	movs	r3, #22
 8005d90:	6003      	str	r3, [r0, #0]
 8005d92:	f04f 30ff 	mov.w	r0, #4294967295
 8005d96:	bd38      	pop	{r3, r4, r5, pc}
 8005d98:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005d9a:	b112      	cbz	r2, 8005da2 <_raise_r+0x1e>
 8005d9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005da0:	b94b      	cbnz	r3, 8005db6 <_raise_r+0x32>
 8005da2:	4628      	mov	r0, r5
 8005da4:	f000 f830 	bl	8005e08 <_getpid_r>
 8005da8:	4622      	mov	r2, r4
 8005daa:	4601      	mov	r1, r0
 8005dac:	4628      	mov	r0, r5
 8005dae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005db2:	f000 b817 	b.w	8005de4 <_kill_r>
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d00a      	beq.n	8005dd0 <_raise_r+0x4c>
 8005dba:	1c59      	adds	r1, r3, #1
 8005dbc:	d103      	bne.n	8005dc6 <_raise_r+0x42>
 8005dbe:	2316      	movs	r3, #22
 8005dc0:	6003      	str	r3, [r0, #0]
 8005dc2:	2001      	movs	r0, #1
 8005dc4:	e7e7      	b.n	8005d96 <_raise_r+0x12>
 8005dc6:	2100      	movs	r1, #0
 8005dc8:	4620      	mov	r0, r4
 8005dca:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005dce:	4798      	blx	r3
 8005dd0:	2000      	movs	r0, #0
 8005dd2:	e7e0      	b.n	8005d96 <_raise_r+0x12>

08005dd4 <raise>:
 8005dd4:	4b02      	ldr	r3, [pc, #8]	@ (8005de0 <raise+0xc>)
 8005dd6:	4601      	mov	r1, r0
 8005dd8:	6818      	ldr	r0, [r3, #0]
 8005dda:	f7ff bfd3 	b.w	8005d84 <_raise_r>
 8005dde:	bf00      	nop
 8005de0:	200000a8 	.word	0x200000a8

08005de4 <_kill_r>:
 8005de4:	b538      	push	{r3, r4, r5, lr}
 8005de6:	2300      	movs	r3, #0
 8005de8:	4d06      	ldr	r5, [pc, #24]	@ (8005e04 <_kill_r+0x20>)
 8005dea:	4604      	mov	r4, r0
 8005dec:	4608      	mov	r0, r1
 8005dee:	4611      	mov	r1, r2
 8005df0:	602b      	str	r3, [r5, #0]
 8005df2:	f7fc fde6 	bl	80029c2 <_kill>
 8005df6:	1c43      	adds	r3, r0, #1
 8005df8:	d102      	bne.n	8005e00 <_kill_r+0x1c>
 8005dfa:	682b      	ldr	r3, [r5, #0]
 8005dfc:	b103      	cbz	r3, 8005e00 <_kill_r+0x1c>
 8005dfe:	6023      	str	r3, [r4, #0]
 8005e00:	bd38      	pop	{r3, r4, r5, pc}
 8005e02:	bf00      	nop
 8005e04:	20000488 	.word	0x20000488

08005e08 <_getpid_r>:
 8005e08:	f7fc bdd4 	b.w	80029b4 <_getpid>

08005e0c <memchr>:
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	b510      	push	{r4, lr}
 8005e10:	b2c9      	uxtb	r1, r1
 8005e12:	4402      	add	r2, r0
 8005e14:	4293      	cmp	r3, r2
 8005e16:	4618      	mov	r0, r3
 8005e18:	d101      	bne.n	8005e1e <memchr+0x12>
 8005e1a:	2000      	movs	r0, #0
 8005e1c:	e003      	b.n	8005e26 <memchr+0x1a>
 8005e1e:	7804      	ldrb	r4, [r0, #0]
 8005e20:	3301      	adds	r3, #1
 8005e22:	428c      	cmp	r4, r1
 8005e24:	d1f6      	bne.n	8005e14 <memchr+0x8>
 8005e26:	bd10      	pop	{r4, pc}

08005e28 <__swhatbuf_r>:
 8005e28:	b570      	push	{r4, r5, r6, lr}
 8005e2a:	460c      	mov	r4, r1
 8005e2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e30:	4615      	mov	r5, r2
 8005e32:	2900      	cmp	r1, #0
 8005e34:	461e      	mov	r6, r3
 8005e36:	b096      	sub	sp, #88	@ 0x58
 8005e38:	da0c      	bge.n	8005e54 <__swhatbuf_r+0x2c>
 8005e3a:	89a3      	ldrh	r3, [r4, #12]
 8005e3c:	2100      	movs	r1, #0
 8005e3e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005e42:	bf14      	ite	ne
 8005e44:	2340      	movne	r3, #64	@ 0x40
 8005e46:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005e4a:	2000      	movs	r0, #0
 8005e4c:	6031      	str	r1, [r6, #0]
 8005e4e:	602b      	str	r3, [r5, #0]
 8005e50:	b016      	add	sp, #88	@ 0x58
 8005e52:	bd70      	pop	{r4, r5, r6, pc}
 8005e54:	466a      	mov	r2, sp
 8005e56:	f000 f849 	bl	8005eec <_fstat_r>
 8005e5a:	2800      	cmp	r0, #0
 8005e5c:	dbed      	blt.n	8005e3a <__swhatbuf_r+0x12>
 8005e5e:	9901      	ldr	r1, [sp, #4]
 8005e60:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005e64:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005e68:	4259      	negs	r1, r3
 8005e6a:	4159      	adcs	r1, r3
 8005e6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005e70:	e7eb      	b.n	8005e4a <__swhatbuf_r+0x22>

08005e72 <__smakebuf_r>:
 8005e72:	898b      	ldrh	r3, [r1, #12]
 8005e74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e76:	079d      	lsls	r5, r3, #30
 8005e78:	4606      	mov	r6, r0
 8005e7a:	460c      	mov	r4, r1
 8005e7c:	d507      	bpl.n	8005e8e <__smakebuf_r+0x1c>
 8005e7e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005e82:	6023      	str	r3, [r4, #0]
 8005e84:	6123      	str	r3, [r4, #16]
 8005e86:	2301      	movs	r3, #1
 8005e88:	6163      	str	r3, [r4, #20]
 8005e8a:	b003      	add	sp, #12
 8005e8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e8e:	466a      	mov	r2, sp
 8005e90:	ab01      	add	r3, sp, #4
 8005e92:	f7ff ffc9 	bl	8005e28 <__swhatbuf_r>
 8005e96:	9f00      	ldr	r7, [sp, #0]
 8005e98:	4605      	mov	r5, r0
 8005e9a:	4639      	mov	r1, r7
 8005e9c:	4630      	mov	r0, r6
 8005e9e:	f7ff fab1 	bl	8005404 <_malloc_r>
 8005ea2:	b948      	cbnz	r0, 8005eb8 <__smakebuf_r+0x46>
 8005ea4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ea8:	059a      	lsls	r2, r3, #22
 8005eaa:	d4ee      	bmi.n	8005e8a <__smakebuf_r+0x18>
 8005eac:	f023 0303 	bic.w	r3, r3, #3
 8005eb0:	f043 0302 	orr.w	r3, r3, #2
 8005eb4:	81a3      	strh	r3, [r4, #12]
 8005eb6:	e7e2      	b.n	8005e7e <__smakebuf_r+0xc>
 8005eb8:	89a3      	ldrh	r3, [r4, #12]
 8005eba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005ebe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ec2:	81a3      	strh	r3, [r4, #12]
 8005ec4:	9b01      	ldr	r3, [sp, #4]
 8005ec6:	6020      	str	r0, [r4, #0]
 8005ec8:	b15b      	cbz	r3, 8005ee2 <__smakebuf_r+0x70>
 8005eca:	4630      	mov	r0, r6
 8005ecc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ed0:	f000 f81e 	bl	8005f10 <_isatty_r>
 8005ed4:	b128      	cbz	r0, 8005ee2 <__smakebuf_r+0x70>
 8005ed6:	89a3      	ldrh	r3, [r4, #12]
 8005ed8:	f023 0303 	bic.w	r3, r3, #3
 8005edc:	f043 0301 	orr.w	r3, r3, #1
 8005ee0:	81a3      	strh	r3, [r4, #12]
 8005ee2:	89a3      	ldrh	r3, [r4, #12]
 8005ee4:	431d      	orrs	r5, r3
 8005ee6:	81a5      	strh	r5, [r4, #12]
 8005ee8:	e7cf      	b.n	8005e8a <__smakebuf_r+0x18>
	...

08005eec <_fstat_r>:
 8005eec:	b538      	push	{r3, r4, r5, lr}
 8005eee:	2300      	movs	r3, #0
 8005ef0:	4d06      	ldr	r5, [pc, #24]	@ (8005f0c <_fstat_r+0x20>)
 8005ef2:	4604      	mov	r4, r0
 8005ef4:	4608      	mov	r0, r1
 8005ef6:	4611      	mov	r1, r2
 8005ef8:	602b      	str	r3, [r5, #0]
 8005efa:	f7fc fdc1 	bl	8002a80 <_fstat>
 8005efe:	1c43      	adds	r3, r0, #1
 8005f00:	d102      	bne.n	8005f08 <_fstat_r+0x1c>
 8005f02:	682b      	ldr	r3, [r5, #0]
 8005f04:	b103      	cbz	r3, 8005f08 <_fstat_r+0x1c>
 8005f06:	6023      	str	r3, [r4, #0]
 8005f08:	bd38      	pop	{r3, r4, r5, pc}
 8005f0a:	bf00      	nop
 8005f0c:	20000488 	.word	0x20000488

08005f10 <_isatty_r>:
 8005f10:	b538      	push	{r3, r4, r5, lr}
 8005f12:	2300      	movs	r3, #0
 8005f14:	4d05      	ldr	r5, [pc, #20]	@ (8005f2c <_isatty_r+0x1c>)
 8005f16:	4604      	mov	r4, r0
 8005f18:	4608      	mov	r0, r1
 8005f1a:	602b      	str	r3, [r5, #0]
 8005f1c:	f7fc fdbf 	bl	8002a9e <_isatty>
 8005f20:	1c43      	adds	r3, r0, #1
 8005f22:	d102      	bne.n	8005f2a <_isatty_r+0x1a>
 8005f24:	682b      	ldr	r3, [r5, #0]
 8005f26:	b103      	cbz	r3, 8005f2a <_isatty_r+0x1a>
 8005f28:	6023      	str	r3, [r4, #0]
 8005f2a:	bd38      	pop	{r3, r4, r5, pc}
 8005f2c:	20000488 	.word	0x20000488

08005f30 <atan2>:
 8005f30:	f000 ba8e 	b.w	8006450 <__ieee754_atan2>

08005f34 <sqrt>:
 8005f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f36:	4606      	mov	r6, r0
 8005f38:	460f      	mov	r7, r1
 8005f3a:	f000 f9b5 	bl	80062a8 <__ieee754_sqrt>
 8005f3e:	4632      	mov	r2, r6
 8005f40:	4604      	mov	r4, r0
 8005f42:	460d      	mov	r5, r1
 8005f44:	463b      	mov	r3, r7
 8005f46:	4630      	mov	r0, r6
 8005f48:	4639      	mov	r1, r7
 8005f4a:	f7fa fd57 	bl	80009fc <__aeabi_dcmpun>
 8005f4e:	b990      	cbnz	r0, 8005f76 <sqrt+0x42>
 8005f50:	2200      	movs	r2, #0
 8005f52:	2300      	movs	r3, #0
 8005f54:	4630      	mov	r0, r6
 8005f56:	4639      	mov	r1, r7
 8005f58:	f7fa fd28 	bl	80009ac <__aeabi_dcmplt>
 8005f5c:	b158      	cbz	r0, 8005f76 <sqrt+0x42>
 8005f5e:	f7ff f993 	bl	8005288 <__errno>
 8005f62:	2321      	movs	r3, #33	@ 0x21
 8005f64:	2200      	movs	r2, #0
 8005f66:	6003      	str	r3, [r0, #0]
 8005f68:	2300      	movs	r3, #0
 8005f6a:	4610      	mov	r0, r2
 8005f6c:	4619      	mov	r1, r3
 8005f6e:	f7fa fbd5 	bl	800071c <__aeabi_ddiv>
 8005f72:	4604      	mov	r4, r0
 8005f74:	460d      	mov	r5, r1
 8005f76:	4620      	mov	r0, r4
 8005f78:	4629      	mov	r1, r5
 8005f7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f7c:	0000      	movs	r0, r0
	...

08005f80 <atan>:
 8005f80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f84:	4bbc      	ldr	r3, [pc, #752]	@ (8006278 <atan+0x2f8>)
 8005f86:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8005f8a:	429e      	cmp	r6, r3
 8005f8c:	4604      	mov	r4, r0
 8005f8e:	460d      	mov	r5, r1
 8005f90:	468b      	mov	fp, r1
 8005f92:	d918      	bls.n	8005fc6 <atan+0x46>
 8005f94:	4bb9      	ldr	r3, [pc, #740]	@ (800627c <atan+0x2fc>)
 8005f96:	429e      	cmp	r6, r3
 8005f98:	d801      	bhi.n	8005f9e <atan+0x1e>
 8005f9a:	d109      	bne.n	8005fb0 <atan+0x30>
 8005f9c:	b140      	cbz	r0, 8005fb0 <atan+0x30>
 8005f9e:	4622      	mov	r2, r4
 8005fa0:	462b      	mov	r3, r5
 8005fa2:	4620      	mov	r0, r4
 8005fa4:	4629      	mov	r1, r5
 8005fa6:	f7fa f8d9 	bl	800015c <__adddf3>
 8005faa:	4604      	mov	r4, r0
 8005fac:	460d      	mov	r5, r1
 8005fae:	e006      	b.n	8005fbe <atan+0x3e>
 8005fb0:	f1bb 0f00 	cmp.w	fp, #0
 8005fb4:	f340 8123 	ble.w	80061fe <atan+0x27e>
 8005fb8:	a593      	add	r5, pc, #588	@ (adr r5, 8006208 <atan+0x288>)
 8005fba:	e9d5 4500 	ldrd	r4, r5, [r5]
 8005fbe:	4620      	mov	r0, r4
 8005fc0:	4629      	mov	r1, r5
 8005fc2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fc6:	4bae      	ldr	r3, [pc, #696]	@ (8006280 <atan+0x300>)
 8005fc8:	429e      	cmp	r6, r3
 8005fca:	d811      	bhi.n	8005ff0 <atan+0x70>
 8005fcc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8005fd0:	429e      	cmp	r6, r3
 8005fd2:	d80a      	bhi.n	8005fea <atan+0x6a>
 8005fd4:	a38e      	add	r3, pc, #568	@ (adr r3, 8006210 <atan+0x290>)
 8005fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fda:	f7fa f8bf 	bl	800015c <__adddf3>
 8005fde:	2200      	movs	r2, #0
 8005fe0:	4ba8      	ldr	r3, [pc, #672]	@ (8006284 <atan+0x304>)
 8005fe2:	f7fa fd01 	bl	80009e8 <__aeabi_dcmpgt>
 8005fe6:	2800      	cmp	r0, #0
 8005fe8:	d1e9      	bne.n	8005fbe <atan+0x3e>
 8005fea:	f04f 3aff 	mov.w	sl, #4294967295
 8005fee:	e027      	b.n	8006040 <atan+0xc0>
 8005ff0:	f000 f956 	bl	80062a0 <fabs>
 8005ff4:	4ba4      	ldr	r3, [pc, #656]	@ (8006288 <atan+0x308>)
 8005ff6:	4604      	mov	r4, r0
 8005ff8:	429e      	cmp	r6, r3
 8005ffa:	460d      	mov	r5, r1
 8005ffc:	f200 80b8 	bhi.w	8006170 <atan+0x1f0>
 8006000:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8006004:	429e      	cmp	r6, r3
 8006006:	f200 809c 	bhi.w	8006142 <atan+0x1c2>
 800600a:	4602      	mov	r2, r0
 800600c:	460b      	mov	r3, r1
 800600e:	f7fa f8a5 	bl	800015c <__adddf3>
 8006012:	2200      	movs	r2, #0
 8006014:	4b9b      	ldr	r3, [pc, #620]	@ (8006284 <atan+0x304>)
 8006016:	f7fa f89f 	bl	8000158 <__aeabi_dsub>
 800601a:	2200      	movs	r2, #0
 800601c:	4606      	mov	r6, r0
 800601e:	460f      	mov	r7, r1
 8006020:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006024:	4620      	mov	r0, r4
 8006026:	4629      	mov	r1, r5
 8006028:	f7fa f898 	bl	800015c <__adddf3>
 800602c:	4602      	mov	r2, r0
 800602e:	460b      	mov	r3, r1
 8006030:	4630      	mov	r0, r6
 8006032:	4639      	mov	r1, r7
 8006034:	f7fa fb72 	bl	800071c <__aeabi_ddiv>
 8006038:	f04f 0a00 	mov.w	sl, #0
 800603c:	4604      	mov	r4, r0
 800603e:	460d      	mov	r5, r1
 8006040:	4622      	mov	r2, r4
 8006042:	462b      	mov	r3, r5
 8006044:	4620      	mov	r0, r4
 8006046:	4629      	mov	r1, r5
 8006048:	f7fa fa3e 	bl	80004c8 <__aeabi_dmul>
 800604c:	4602      	mov	r2, r0
 800604e:	460b      	mov	r3, r1
 8006050:	4680      	mov	r8, r0
 8006052:	4689      	mov	r9, r1
 8006054:	f7fa fa38 	bl	80004c8 <__aeabi_dmul>
 8006058:	a36f      	add	r3, pc, #444	@ (adr r3, 8006218 <atan+0x298>)
 800605a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800605e:	4606      	mov	r6, r0
 8006060:	460f      	mov	r7, r1
 8006062:	f7fa fa31 	bl	80004c8 <__aeabi_dmul>
 8006066:	a36e      	add	r3, pc, #440	@ (adr r3, 8006220 <atan+0x2a0>)
 8006068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606c:	f7fa f876 	bl	800015c <__adddf3>
 8006070:	4632      	mov	r2, r6
 8006072:	463b      	mov	r3, r7
 8006074:	f7fa fa28 	bl	80004c8 <__aeabi_dmul>
 8006078:	a36b      	add	r3, pc, #428	@ (adr r3, 8006228 <atan+0x2a8>)
 800607a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800607e:	f7fa f86d 	bl	800015c <__adddf3>
 8006082:	4632      	mov	r2, r6
 8006084:	463b      	mov	r3, r7
 8006086:	f7fa fa1f 	bl	80004c8 <__aeabi_dmul>
 800608a:	a369      	add	r3, pc, #420	@ (adr r3, 8006230 <atan+0x2b0>)
 800608c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006090:	f7fa f864 	bl	800015c <__adddf3>
 8006094:	4632      	mov	r2, r6
 8006096:	463b      	mov	r3, r7
 8006098:	f7fa fa16 	bl	80004c8 <__aeabi_dmul>
 800609c:	a366      	add	r3, pc, #408	@ (adr r3, 8006238 <atan+0x2b8>)
 800609e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060a2:	f7fa f85b 	bl	800015c <__adddf3>
 80060a6:	4632      	mov	r2, r6
 80060a8:	463b      	mov	r3, r7
 80060aa:	f7fa fa0d 	bl	80004c8 <__aeabi_dmul>
 80060ae:	a364      	add	r3, pc, #400	@ (adr r3, 8006240 <atan+0x2c0>)
 80060b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b4:	f7fa f852 	bl	800015c <__adddf3>
 80060b8:	4642      	mov	r2, r8
 80060ba:	464b      	mov	r3, r9
 80060bc:	f7fa fa04 	bl	80004c8 <__aeabi_dmul>
 80060c0:	a361      	add	r3, pc, #388	@ (adr r3, 8006248 <atan+0x2c8>)
 80060c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c6:	4680      	mov	r8, r0
 80060c8:	4689      	mov	r9, r1
 80060ca:	4630      	mov	r0, r6
 80060cc:	4639      	mov	r1, r7
 80060ce:	f7fa f9fb 	bl	80004c8 <__aeabi_dmul>
 80060d2:	a35f      	add	r3, pc, #380	@ (adr r3, 8006250 <atan+0x2d0>)
 80060d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d8:	f7fa f83e 	bl	8000158 <__aeabi_dsub>
 80060dc:	4632      	mov	r2, r6
 80060de:	463b      	mov	r3, r7
 80060e0:	f7fa f9f2 	bl	80004c8 <__aeabi_dmul>
 80060e4:	a35c      	add	r3, pc, #368	@ (adr r3, 8006258 <atan+0x2d8>)
 80060e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ea:	f7fa f835 	bl	8000158 <__aeabi_dsub>
 80060ee:	4632      	mov	r2, r6
 80060f0:	463b      	mov	r3, r7
 80060f2:	f7fa f9e9 	bl	80004c8 <__aeabi_dmul>
 80060f6:	a35a      	add	r3, pc, #360	@ (adr r3, 8006260 <atan+0x2e0>)
 80060f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060fc:	f7fa f82c 	bl	8000158 <__aeabi_dsub>
 8006100:	4632      	mov	r2, r6
 8006102:	463b      	mov	r3, r7
 8006104:	f7fa f9e0 	bl	80004c8 <__aeabi_dmul>
 8006108:	a357      	add	r3, pc, #348	@ (adr r3, 8006268 <atan+0x2e8>)
 800610a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800610e:	f7fa f823 	bl	8000158 <__aeabi_dsub>
 8006112:	4632      	mov	r2, r6
 8006114:	463b      	mov	r3, r7
 8006116:	f7fa f9d7 	bl	80004c8 <__aeabi_dmul>
 800611a:	4602      	mov	r2, r0
 800611c:	460b      	mov	r3, r1
 800611e:	4640      	mov	r0, r8
 8006120:	4649      	mov	r1, r9
 8006122:	f7fa f81b 	bl	800015c <__adddf3>
 8006126:	4622      	mov	r2, r4
 8006128:	462b      	mov	r3, r5
 800612a:	f7fa f9cd 	bl	80004c8 <__aeabi_dmul>
 800612e:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006132:	4602      	mov	r2, r0
 8006134:	460b      	mov	r3, r1
 8006136:	d144      	bne.n	80061c2 <atan+0x242>
 8006138:	4620      	mov	r0, r4
 800613a:	4629      	mov	r1, r5
 800613c:	f7fa f80c 	bl	8000158 <__aeabi_dsub>
 8006140:	e733      	b.n	8005faa <atan+0x2a>
 8006142:	2200      	movs	r2, #0
 8006144:	4b4f      	ldr	r3, [pc, #316]	@ (8006284 <atan+0x304>)
 8006146:	f7fa f807 	bl	8000158 <__aeabi_dsub>
 800614a:	2200      	movs	r2, #0
 800614c:	4606      	mov	r6, r0
 800614e:	460f      	mov	r7, r1
 8006150:	4620      	mov	r0, r4
 8006152:	4629      	mov	r1, r5
 8006154:	4b4b      	ldr	r3, [pc, #300]	@ (8006284 <atan+0x304>)
 8006156:	f7fa f801 	bl	800015c <__adddf3>
 800615a:	4602      	mov	r2, r0
 800615c:	460b      	mov	r3, r1
 800615e:	4630      	mov	r0, r6
 8006160:	4639      	mov	r1, r7
 8006162:	f7fa fadb 	bl	800071c <__aeabi_ddiv>
 8006166:	f04f 0a01 	mov.w	sl, #1
 800616a:	4604      	mov	r4, r0
 800616c:	460d      	mov	r5, r1
 800616e:	e767      	b.n	8006040 <atan+0xc0>
 8006170:	4b46      	ldr	r3, [pc, #280]	@ (800628c <atan+0x30c>)
 8006172:	429e      	cmp	r6, r3
 8006174:	d21a      	bcs.n	80061ac <atan+0x22c>
 8006176:	2200      	movs	r2, #0
 8006178:	4b45      	ldr	r3, [pc, #276]	@ (8006290 <atan+0x310>)
 800617a:	f7f9 ffed 	bl	8000158 <__aeabi_dsub>
 800617e:	2200      	movs	r2, #0
 8006180:	4606      	mov	r6, r0
 8006182:	460f      	mov	r7, r1
 8006184:	4620      	mov	r0, r4
 8006186:	4629      	mov	r1, r5
 8006188:	4b41      	ldr	r3, [pc, #260]	@ (8006290 <atan+0x310>)
 800618a:	f7fa f99d 	bl	80004c8 <__aeabi_dmul>
 800618e:	2200      	movs	r2, #0
 8006190:	4b3c      	ldr	r3, [pc, #240]	@ (8006284 <atan+0x304>)
 8006192:	f7f9 ffe3 	bl	800015c <__adddf3>
 8006196:	4602      	mov	r2, r0
 8006198:	460b      	mov	r3, r1
 800619a:	4630      	mov	r0, r6
 800619c:	4639      	mov	r1, r7
 800619e:	f7fa fabd 	bl	800071c <__aeabi_ddiv>
 80061a2:	f04f 0a02 	mov.w	sl, #2
 80061a6:	4604      	mov	r4, r0
 80061a8:	460d      	mov	r5, r1
 80061aa:	e749      	b.n	8006040 <atan+0xc0>
 80061ac:	4602      	mov	r2, r0
 80061ae:	460b      	mov	r3, r1
 80061b0:	2000      	movs	r0, #0
 80061b2:	4938      	ldr	r1, [pc, #224]	@ (8006294 <atan+0x314>)
 80061b4:	f7fa fab2 	bl	800071c <__aeabi_ddiv>
 80061b8:	f04f 0a03 	mov.w	sl, #3
 80061bc:	4604      	mov	r4, r0
 80061be:	460d      	mov	r5, r1
 80061c0:	e73e      	b.n	8006040 <atan+0xc0>
 80061c2:	4b35      	ldr	r3, [pc, #212]	@ (8006298 <atan+0x318>)
 80061c4:	4e35      	ldr	r6, [pc, #212]	@ (800629c <atan+0x31c>)
 80061c6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80061ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ce:	f7f9 ffc3 	bl	8000158 <__aeabi_dsub>
 80061d2:	4622      	mov	r2, r4
 80061d4:	462b      	mov	r3, r5
 80061d6:	f7f9 ffbf 	bl	8000158 <__aeabi_dsub>
 80061da:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80061de:	4602      	mov	r2, r0
 80061e0:	460b      	mov	r3, r1
 80061e2:	e9d6 0100 	ldrd	r0, r1, [r6]
 80061e6:	f7f9 ffb7 	bl	8000158 <__aeabi_dsub>
 80061ea:	f1bb 0f00 	cmp.w	fp, #0
 80061ee:	4604      	mov	r4, r0
 80061f0:	460d      	mov	r5, r1
 80061f2:	f6bf aee4 	bge.w	8005fbe <atan+0x3e>
 80061f6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80061fa:	461d      	mov	r5, r3
 80061fc:	e6df      	b.n	8005fbe <atan+0x3e>
 80061fe:	a51c      	add	r5, pc, #112	@ (adr r5, 8006270 <atan+0x2f0>)
 8006200:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006204:	e6db      	b.n	8005fbe <atan+0x3e>
 8006206:	bf00      	nop
 8006208:	54442d18 	.word	0x54442d18
 800620c:	3ff921fb 	.word	0x3ff921fb
 8006210:	8800759c 	.word	0x8800759c
 8006214:	7e37e43c 	.word	0x7e37e43c
 8006218:	e322da11 	.word	0xe322da11
 800621c:	3f90ad3a 	.word	0x3f90ad3a
 8006220:	24760deb 	.word	0x24760deb
 8006224:	3fa97b4b 	.word	0x3fa97b4b
 8006228:	a0d03d51 	.word	0xa0d03d51
 800622c:	3fb10d66 	.word	0x3fb10d66
 8006230:	c54c206e 	.word	0xc54c206e
 8006234:	3fb745cd 	.word	0x3fb745cd
 8006238:	920083ff 	.word	0x920083ff
 800623c:	3fc24924 	.word	0x3fc24924
 8006240:	5555550d 	.word	0x5555550d
 8006244:	3fd55555 	.word	0x3fd55555
 8006248:	2c6a6c2f 	.word	0x2c6a6c2f
 800624c:	bfa2b444 	.word	0xbfa2b444
 8006250:	52defd9a 	.word	0x52defd9a
 8006254:	3fadde2d 	.word	0x3fadde2d
 8006258:	af749a6d 	.word	0xaf749a6d
 800625c:	3fb3b0f2 	.word	0x3fb3b0f2
 8006260:	fe231671 	.word	0xfe231671
 8006264:	3fbc71c6 	.word	0x3fbc71c6
 8006268:	9998ebc4 	.word	0x9998ebc4
 800626c:	3fc99999 	.word	0x3fc99999
 8006270:	54442d18 	.word	0x54442d18
 8006274:	bff921fb 	.word	0xbff921fb
 8006278:	440fffff 	.word	0x440fffff
 800627c:	7ff00000 	.word	0x7ff00000
 8006280:	3fdbffff 	.word	0x3fdbffff
 8006284:	3ff00000 	.word	0x3ff00000
 8006288:	3ff2ffff 	.word	0x3ff2ffff
 800628c:	40038000 	.word	0x40038000
 8006290:	3ff80000 	.word	0x3ff80000
 8006294:	bff00000 	.word	0xbff00000
 8006298:	08006718 	.word	0x08006718
 800629c:	08006738 	.word	0x08006738

080062a0 <fabs>:
 80062a0:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80062a4:	4619      	mov	r1, r3
 80062a6:	4770      	bx	lr

080062a8 <__ieee754_sqrt>:
 80062a8:	4a65      	ldr	r2, [pc, #404]	@ (8006440 <__ieee754_sqrt+0x198>)
 80062aa:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ae:	438a      	bics	r2, r1
 80062b0:	4606      	mov	r6, r0
 80062b2:	460f      	mov	r7, r1
 80062b4:	460b      	mov	r3, r1
 80062b6:	4604      	mov	r4, r0
 80062b8:	d10e      	bne.n	80062d8 <__ieee754_sqrt+0x30>
 80062ba:	4602      	mov	r2, r0
 80062bc:	f7fa f904 	bl	80004c8 <__aeabi_dmul>
 80062c0:	4602      	mov	r2, r0
 80062c2:	460b      	mov	r3, r1
 80062c4:	4630      	mov	r0, r6
 80062c6:	4639      	mov	r1, r7
 80062c8:	f7f9 ff48 	bl	800015c <__adddf3>
 80062cc:	4606      	mov	r6, r0
 80062ce:	460f      	mov	r7, r1
 80062d0:	4630      	mov	r0, r6
 80062d2:	4639      	mov	r1, r7
 80062d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062d8:	2900      	cmp	r1, #0
 80062da:	dc0c      	bgt.n	80062f6 <__ieee754_sqrt+0x4e>
 80062dc:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 80062e0:	4302      	orrs	r2, r0
 80062e2:	d0f5      	beq.n	80062d0 <__ieee754_sqrt+0x28>
 80062e4:	b189      	cbz	r1, 800630a <__ieee754_sqrt+0x62>
 80062e6:	4602      	mov	r2, r0
 80062e8:	f7f9 ff36 	bl	8000158 <__aeabi_dsub>
 80062ec:	4602      	mov	r2, r0
 80062ee:	460b      	mov	r3, r1
 80062f0:	f7fa fa14 	bl	800071c <__aeabi_ddiv>
 80062f4:	e7ea      	b.n	80062cc <__ieee754_sqrt+0x24>
 80062f6:	150a      	asrs	r2, r1, #20
 80062f8:	d115      	bne.n	8006326 <__ieee754_sqrt+0x7e>
 80062fa:	2100      	movs	r1, #0
 80062fc:	e009      	b.n	8006312 <__ieee754_sqrt+0x6a>
 80062fe:	0ae3      	lsrs	r3, r4, #11
 8006300:	3a15      	subs	r2, #21
 8006302:	0564      	lsls	r4, r4, #21
 8006304:	2b00      	cmp	r3, #0
 8006306:	d0fa      	beq.n	80062fe <__ieee754_sqrt+0x56>
 8006308:	e7f7      	b.n	80062fa <__ieee754_sqrt+0x52>
 800630a:	460a      	mov	r2, r1
 800630c:	e7fa      	b.n	8006304 <__ieee754_sqrt+0x5c>
 800630e:	005b      	lsls	r3, r3, #1
 8006310:	3101      	adds	r1, #1
 8006312:	02d8      	lsls	r0, r3, #11
 8006314:	d5fb      	bpl.n	800630e <__ieee754_sqrt+0x66>
 8006316:	1e48      	subs	r0, r1, #1
 8006318:	1a12      	subs	r2, r2, r0
 800631a:	f1c1 0020 	rsb	r0, r1, #32
 800631e:	fa24 f000 	lsr.w	r0, r4, r0
 8006322:	4303      	orrs	r3, r0
 8006324:	408c      	lsls	r4, r1
 8006326:	2700      	movs	r7, #0
 8006328:	f2a2 38ff 	subw	r8, r2, #1023	@ 0x3ff
 800632c:	2116      	movs	r1, #22
 800632e:	07d2      	lsls	r2, r2, #31
 8006330:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006334:	463a      	mov	r2, r7
 8006336:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800633a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800633e:	bf5c      	itt	pl
 8006340:	005b      	lslpl	r3, r3, #1
 8006342:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8006346:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800634a:	bf58      	it	pl
 800634c:	0064      	lslpl	r4, r4, #1
 800634e:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8006352:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006356:	0064      	lsls	r4, r4, #1
 8006358:	1815      	adds	r5, r2, r0
 800635a:	429d      	cmp	r5, r3
 800635c:	bfde      	ittt	le
 800635e:	182a      	addle	r2, r5, r0
 8006360:	1b5b      	suble	r3, r3, r5
 8006362:	183f      	addle	r7, r7, r0
 8006364:	0fe5      	lsrs	r5, r4, #31
 8006366:	3901      	subs	r1, #1
 8006368:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800636c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8006370:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8006374:	d1f0      	bne.n	8006358 <__ieee754_sqrt+0xb0>
 8006376:	460d      	mov	r5, r1
 8006378:	2620      	movs	r6, #32
 800637a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800637e:	4293      	cmp	r3, r2
 8006380:	eb00 0c01 	add.w	ip, r0, r1
 8006384:	dc02      	bgt.n	800638c <__ieee754_sqrt+0xe4>
 8006386:	d113      	bne.n	80063b0 <__ieee754_sqrt+0x108>
 8006388:	45a4      	cmp	ip, r4
 800638a:	d811      	bhi.n	80063b0 <__ieee754_sqrt+0x108>
 800638c:	f1bc 0f00 	cmp.w	ip, #0
 8006390:	eb0c 0100 	add.w	r1, ip, r0
 8006394:	da3e      	bge.n	8006414 <__ieee754_sqrt+0x16c>
 8006396:	2900      	cmp	r1, #0
 8006398:	db3c      	blt.n	8006414 <__ieee754_sqrt+0x16c>
 800639a:	f102 0e01 	add.w	lr, r2, #1
 800639e:	1a9b      	subs	r3, r3, r2
 80063a0:	4672      	mov	r2, lr
 80063a2:	45a4      	cmp	ip, r4
 80063a4:	bf88      	it	hi
 80063a6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80063aa:	eba4 040c 	sub.w	r4, r4, ip
 80063ae:	4405      	add	r5, r0
 80063b0:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 80063b4:	3e01      	subs	r6, #1
 80063b6:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 80063ba:	ea4f 0444 	mov.w	r4, r4, lsl #1
 80063be:	ea4f 0050 	mov.w	r0, r0, lsr #1
 80063c2:	d1dc      	bne.n	800637e <__ieee754_sqrt+0xd6>
 80063c4:	431c      	orrs	r4, r3
 80063c6:	d01a      	beq.n	80063fe <__ieee754_sqrt+0x156>
 80063c8:	4c1e      	ldr	r4, [pc, #120]	@ (8006444 <__ieee754_sqrt+0x19c>)
 80063ca:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 8006448 <__ieee754_sqrt+0x1a0>
 80063ce:	e9d4 0100 	ldrd	r0, r1, [r4]
 80063d2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80063d6:	f7f9 febf 	bl	8000158 <__aeabi_dsub>
 80063da:	e9d4 ab00 	ldrd	sl, fp, [r4]
 80063de:	4602      	mov	r2, r0
 80063e0:	460b      	mov	r3, r1
 80063e2:	4650      	mov	r0, sl
 80063e4:	4659      	mov	r1, fp
 80063e6:	f7fa faeb 	bl	80009c0 <__aeabi_dcmple>
 80063ea:	b140      	cbz	r0, 80063fe <__ieee754_sqrt+0x156>
 80063ec:	e9d4 0100 	ldrd	r0, r1, [r4]
 80063f0:	e9d9 2300 	ldrd	r2, r3, [r9]
 80063f4:	f1b5 3fff 	cmp.w	r5, #4294967295
 80063f8:	d10e      	bne.n	8006418 <__ieee754_sqrt+0x170>
 80063fa:	4635      	mov	r5, r6
 80063fc:	3701      	adds	r7, #1
 80063fe:	107b      	asrs	r3, r7, #1
 8006400:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8006404:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8006408:	eb03 5108 	add.w	r1, r3, r8, lsl #20
 800640c:	086b      	lsrs	r3, r5, #1
 800640e:	ea43 70c7 	orr.w	r0, r3, r7, lsl #31
 8006412:	e75b      	b.n	80062cc <__ieee754_sqrt+0x24>
 8006414:	4696      	mov	lr, r2
 8006416:	e7c2      	b.n	800639e <__ieee754_sqrt+0xf6>
 8006418:	f7f9 fea0 	bl	800015c <__adddf3>
 800641c:	e9d4 ab00 	ldrd	sl, fp, [r4]
 8006420:	4602      	mov	r2, r0
 8006422:	460b      	mov	r3, r1
 8006424:	4650      	mov	r0, sl
 8006426:	4659      	mov	r1, fp
 8006428:	f7fa fac0 	bl	80009ac <__aeabi_dcmplt>
 800642c:	b120      	cbz	r0, 8006438 <__ieee754_sqrt+0x190>
 800642e:	1cab      	adds	r3, r5, #2
 8006430:	bf08      	it	eq
 8006432:	3701      	addeq	r7, #1
 8006434:	3502      	adds	r5, #2
 8006436:	e7e2      	b.n	80063fe <__ieee754_sqrt+0x156>
 8006438:	1c6b      	adds	r3, r5, #1
 800643a:	f023 0501 	bic.w	r5, r3, #1
 800643e:	e7de      	b.n	80063fe <__ieee754_sqrt+0x156>
 8006440:	7ff00000 	.word	0x7ff00000
 8006444:	08006760 	.word	0x08006760
 8006448:	08006758 	.word	0x08006758
 800644c:	00000000 	.word	0x00000000

08006450 <__ieee754_atan2>:
 8006450:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006454:	4617      	mov	r7, r2
 8006456:	4690      	mov	r8, r2
 8006458:	4699      	mov	r9, r3
 800645a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800645e:	427b      	negs	r3, r7
 8006460:	f8df a184 	ldr.w	sl, [pc, #388]	@ 80065e8 <__ieee754_atan2+0x198>
 8006464:	433b      	orrs	r3, r7
 8006466:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800646a:	4553      	cmp	r3, sl
 800646c:	4604      	mov	r4, r0
 800646e:	460d      	mov	r5, r1
 8006470:	d809      	bhi.n	8006486 <__ieee754_atan2+0x36>
 8006472:	4246      	negs	r6, r0
 8006474:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006478:	4306      	orrs	r6, r0
 800647a:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800647e:	4556      	cmp	r6, sl
 8006480:	468e      	mov	lr, r1
 8006482:	4683      	mov	fp, r0
 8006484:	d908      	bls.n	8006498 <__ieee754_atan2+0x48>
 8006486:	4642      	mov	r2, r8
 8006488:	464b      	mov	r3, r9
 800648a:	4620      	mov	r0, r4
 800648c:	4629      	mov	r1, r5
 800648e:	f7f9 fe65 	bl	800015c <__adddf3>
 8006492:	4604      	mov	r4, r0
 8006494:	460d      	mov	r5, r1
 8006496:	e016      	b.n	80064c6 <__ieee754_atan2+0x76>
 8006498:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 800649c:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 80064a0:	433e      	orrs	r6, r7
 80064a2:	d103      	bne.n	80064ac <__ieee754_atan2+0x5c>
 80064a4:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064a8:	f7ff bd6a 	b.w	8005f80 <atan>
 80064ac:	ea4f 76a9 	mov.w	r6, r9, asr #30
 80064b0:	f006 0602 	and.w	r6, r6, #2
 80064b4:	ea53 0b0b 	orrs.w	fp, r3, fp
 80064b8:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 80064bc:	d107      	bne.n	80064ce <__ieee754_atan2+0x7e>
 80064be:	2e02      	cmp	r6, #2
 80064c0:	d064      	beq.n	800658c <__ieee754_atan2+0x13c>
 80064c2:	2e03      	cmp	r6, #3
 80064c4:	d066      	beq.n	8006594 <__ieee754_atan2+0x144>
 80064c6:	4620      	mov	r0, r4
 80064c8:	4629      	mov	r1, r5
 80064ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064ce:	4317      	orrs	r7, r2
 80064d0:	d106      	bne.n	80064e0 <__ieee754_atan2+0x90>
 80064d2:	f1be 0f00 	cmp.w	lr, #0
 80064d6:	db68      	blt.n	80065aa <__ieee754_atan2+0x15a>
 80064d8:	a537      	add	r5, pc, #220	@ (adr r5, 80065b8 <__ieee754_atan2+0x168>)
 80064da:	e9d5 4500 	ldrd	r4, r5, [r5]
 80064de:	e7f2      	b.n	80064c6 <__ieee754_atan2+0x76>
 80064e0:	4552      	cmp	r2, sl
 80064e2:	d10f      	bne.n	8006504 <__ieee754_atan2+0xb4>
 80064e4:	4293      	cmp	r3, r2
 80064e6:	f106 36ff 	add.w	r6, r6, #4294967295
 80064ea:	d107      	bne.n	80064fc <__ieee754_atan2+0xac>
 80064ec:	2e02      	cmp	r6, #2
 80064ee:	d855      	bhi.n	800659c <__ieee754_atan2+0x14c>
 80064f0:	4b3e      	ldr	r3, [pc, #248]	@ (80065ec <__ieee754_atan2+0x19c>)
 80064f2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80064f6:	e9d3 4500 	ldrd	r4, r5, [r3]
 80064fa:	e7e4      	b.n	80064c6 <__ieee754_atan2+0x76>
 80064fc:	2e02      	cmp	r6, #2
 80064fe:	d851      	bhi.n	80065a4 <__ieee754_atan2+0x154>
 8006500:	4b3b      	ldr	r3, [pc, #236]	@ (80065f0 <__ieee754_atan2+0x1a0>)
 8006502:	e7f6      	b.n	80064f2 <__ieee754_atan2+0xa2>
 8006504:	4553      	cmp	r3, sl
 8006506:	d0e4      	beq.n	80064d2 <__ieee754_atan2+0x82>
 8006508:	1a9b      	subs	r3, r3, r2
 800650a:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800650e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006512:	da21      	bge.n	8006558 <__ieee754_atan2+0x108>
 8006514:	f1b9 0f00 	cmp.w	r9, #0
 8006518:	da01      	bge.n	800651e <__ieee754_atan2+0xce>
 800651a:	323c      	adds	r2, #60	@ 0x3c
 800651c:	db20      	blt.n	8006560 <__ieee754_atan2+0x110>
 800651e:	4642      	mov	r2, r8
 8006520:	464b      	mov	r3, r9
 8006522:	4620      	mov	r0, r4
 8006524:	4629      	mov	r1, r5
 8006526:	f7fa f8f9 	bl	800071c <__aeabi_ddiv>
 800652a:	f7ff feb9 	bl	80062a0 <fabs>
 800652e:	f7ff fd27 	bl	8005f80 <atan>
 8006532:	4604      	mov	r4, r0
 8006534:	460d      	mov	r5, r1
 8006536:	2e01      	cmp	r6, #1
 8006538:	d015      	beq.n	8006566 <__ieee754_atan2+0x116>
 800653a:	2e02      	cmp	r6, #2
 800653c:	d017      	beq.n	800656e <__ieee754_atan2+0x11e>
 800653e:	2e00      	cmp	r6, #0
 8006540:	d0c1      	beq.n	80064c6 <__ieee754_atan2+0x76>
 8006542:	a31f      	add	r3, pc, #124	@ (adr r3, 80065c0 <__ieee754_atan2+0x170>)
 8006544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006548:	4620      	mov	r0, r4
 800654a:	4629      	mov	r1, r5
 800654c:	f7f9 fe04 	bl	8000158 <__aeabi_dsub>
 8006550:	a31d      	add	r3, pc, #116	@ (adr r3, 80065c8 <__ieee754_atan2+0x178>)
 8006552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006556:	e016      	b.n	8006586 <__ieee754_atan2+0x136>
 8006558:	a517      	add	r5, pc, #92	@ (adr r5, 80065b8 <__ieee754_atan2+0x168>)
 800655a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800655e:	e7ea      	b.n	8006536 <__ieee754_atan2+0xe6>
 8006560:	2400      	movs	r4, #0
 8006562:	2500      	movs	r5, #0
 8006564:	e7e7      	b.n	8006536 <__ieee754_atan2+0xe6>
 8006566:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 800656a:	461d      	mov	r5, r3
 800656c:	e7ab      	b.n	80064c6 <__ieee754_atan2+0x76>
 800656e:	a314      	add	r3, pc, #80	@ (adr r3, 80065c0 <__ieee754_atan2+0x170>)
 8006570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006574:	4620      	mov	r0, r4
 8006576:	4629      	mov	r1, r5
 8006578:	f7f9 fdee 	bl	8000158 <__aeabi_dsub>
 800657c:	4602      	mov	r2, r0
 800657e:	460b      	mov	r3, r1
 8006580:	a111      	add	r1, pc, #68	@ (adr r1, 80065c8 <__ieee754_atan2+0x178>)
 8006582:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006586:	f7f9 fde7 	bl	8000158 <__aeabi_dsub>
 800658a:	e782      	b.n	8006492 <__ieee754_atan2+0x42>
 800658c:	a50e      	add	r5, pc, #56	@ (adr r5, 80065c8 <__ieee754_atan2+0x178>)
 800658e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006592:	e798      	b.n	80064c6 <__ieee754_atan2+0x76>
 8006594:	a50e      	add	r5, pc, #56	@ (adr r5, 80065d0 <__ieee754_atan2+0x180>)
 8006596:	e9d5 4500 	ldrd	r4, r5, [r5]
 800659a:	e794      	b.n	80064c6 <__ieee754_atan2+0x76>
 800659c:	a50e      	add	r5, pc, #56	@ (adr r5, 80065d8 <__ieee754_atan2+0x188>)
 800659e:	e9d5 4500 	ldrd	r4, r5, [r5]
 80065a2:	e790      	b.n	80064c6 <__ieee754_atan2+0x76>
 80065a4:	2400      	movs	r4, #0
 80065a6:	2500      	movs	r5, #0
 80065a8:	e78d      	b.n	80064c6 <__ieee754_atan2+0x76>
 80065aa:	a50d      	add	r5, pc, #52	@ (adr r5, 80065e0 <__ieee754_atan2+0x190>)
 80065ac:	e9d5 4500 	ldrd	r4, r5, [r5]
 80065b0:	e789      	b.n	80064c6 <__ieee754_atan2+0x76>
 80065b2:	bf00      	nop
 80065b4:	f3af 8000 	nop.w
 80065b8:	54442d18 	.word	0x54442d18
 80065bc:	3ff921fb 	.word	0x3ff921fb
 80065c0:	33145c07 	.word	0x33145c07
 80065c4:	3ca1a626 	.word	0x3ca1a626
 80065c8:	54442d18 	.word	0x54442d18
 80065cc:	400921fb 	.word	0x400921fb
 80065d0:	54442d18 	.word	0x54442d18
 80065d4:	c00921fb 	.word	0xc00921fb
 80065d8:	54442d18 	.word	0x54442d18
 80065dc:	3fe921fb 	.word	0x3fe921fb
 80065e0:	54442d18 	.word	0x54442d18
 80065e4:	bff921fb 	.word	0xbff921fb
 80065e8:	7ff00000 	.word	0x7ff00000
 80065ec:	08006780 	.word	0x08006780
 80065f0:	08006768 	.word	0x08006768

080065f4 <_init>:
 80065f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065f6:	bf00      	nop
 80065f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065fa:	bc08      	pop	{r3}
 80065fc:	469e      	mov	lr, r3
 80065fe:	4770      	bx	lr

08006600 <_fini>:
 8006600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006602:	bf00      	nop
 8006604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006606:	bc08      	pop	{r3}
 8006608:	469e      	mov	lr, r3
 800660a:	4770      	bx	lr
