

================================================================
== Vitis HLS Report for 'FIR_HLS_Pipeline_VITIS_LOOP_83_11'
================================================================
* Date:           Tue Nov  4 00:15:14 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.870 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      118|      118|  1.180 us|  1.180 us|  117|  117|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_1  |      116|      116|         2|          1|          1|   116|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [FIR_HLS.cpp:83->FIR_HLS.cpp:25]   --->   Operation 5 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln84_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln84"   --->   Operation 6 'read' 'sext_ln84_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln84_cast = sext i16 %sext_ln84_read"   --->   Operation 7 'sext' 'sext_ln84_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln83 = store i7 1, i7 %i_2" [FIR_HLS.cpp:83->FIR_HLS.cpp:25]   --->   Operation 8 'store' 'store_ln83' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i18"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i7 %i_2" [FIR_HLS.cpp:84->FIR_HLS.cpp:25]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%icmp_ln83 = icmp_eq  i7 %i, i7 117" [FIR_HLS.cpp:83->FIR_HLS.cpp:25]   --->   Operation 11 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 116, i64 116, i64 116"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %for.body.split.i, void %FIR_filtertest.1.exit.exitStub" [FIR_HLS.cpp:83->FIR_HLS.cpp:25]   --->   Operation 13 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i7 %i" [FIR_HLS.cpp:83->FIR_HLS.cpp:25]   --->   Operation 14 'zext' 'zext_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_FIR_kernel_addr = getelementptr i16 %b_FIR_kernel, i64 0, i64 %zext_ln83" [FIR_HLS.cpp:84->FIR_HLS.cpp:25]   --->   Operation 15 'getelementptr' 'b_FIR_kernel_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.23ns)   --->   "%b_FIR_kernel_load = load i7 %b_FIR_kernel_addr" [FIR_HLS.cpp:84->FIR_HLS.cpp:25]   --->   Operation 16 'load' 'b_FIR_kernel_load' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 117> <ROM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%H_filter_FIR_kernel_addr = getelementptr i32 %H_filter_FIR_kernel, i64 0, i64 %zext_ln83" [FIR_HLS.cpp:84->FIR_HLS.cpp:25]   --->   Operation 17 'getelementptr' 'H_filter_FIR_kernel_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load = load i7 %H_filter_FIR_kernel_addr" [FIR_HLS.cpp:84->FIR_HLS.cpp:25]   --->   Operation 18 'load' 'H_filter_FIR_kernel_load' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 117> <RAM>
ST_1 : Operation 19 [1/1] (0.77ns)   --->   "%add_ln83 = add i7 %i, i7 1" [FIR_HLS.cpp:83->FIR_HLS.cpp:25]   --->   Operation 19 'add' 'add_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln83 = store i7 %add_ln83, i7 %i_2" [FIR_HLS.cpp:83->FIR_HLS.cpp:25]   --->   Operation 20 'store' 'store_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln83)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.87>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln83 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:83->FIR_HLS.cpp:25]   --->   Operation 21 'specpipeline' 'specpipeline_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [FIR_HLS.cpp:83->FIR_HLS.cpp:25]   --->   Operation 22 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] ( I:1.23ns O:1.23ns )   --->   "%b_FIR_kernel_load = load i7 %b_FIR_kernel_addr" [FIR_HLS.cpp:84->FIR_HLS.cpp:25]   --->   Operation 23 'load' 'b_FIR_kernel_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 117> <ROM>
ST_2 : Operation 24 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load = load i7 %H_filter_FIR_kernel_addr" [FIR_HLS.cpp:84->FIR_HLS.cpp:25]   --->   Operation 24 'load' 'H_filter_FIR_kernel_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 117> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln84_2 = sext i16 %b_FIR_kernel_load" [FIR_HLS.cpp:84->FIR_HLS.cpp:25]   --->   Operation 25 'sext' 'sext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.38ns)   --->   "%mul_ln84 = mul i31 %sext_ln84_cast, i31 %sext_ln84_2" [FIR_HLS.cpp:84->FIR_HLS.cpp:25]   --->   Operation 26 'mul' 'mul_ln84' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %mul_ln84, i1 0" [FIR_HLS.cpp:84->FIR_HLS.cpp:25]   --->   Operation 27 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.01ns)   --->   "%add_ln84 = add i32 %H_filter_FIR_kernel_load, i32 %shl_ln3" [FIR_HLS.cpp:84->FIR_HLS.cpp:25]   --->   Operation 28 'add' 'add_ln84' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.77ns)   --->   "%add_ln84_3 = add i7 %i, i7 127" [FIR_HLS.cpp:84->FIR_HLS.cpp:25]   --->   Operation 29 'add' 'add_ln84_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i7 %add_ln84_3" [FIR_HLS.cpp:84->FIR_HLS.cpp:25]   --->   Operation 30 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%H_filter_FIR_kernel_addr_1 = getelementptr i32 %H_filter_FIR_kernel, i64 0, i64 %zext_ln84" [FIR_HLS.cpp:84->FIR_HLS.cpp:25]   --->   Operation 31 'getelementptr' 'H_filter_FIR_kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln84 = store i32 %add_ln84, i7 %H_filter_FIR_kernel_addr_1" [FIR_HLS.cpp:84->FIR_HLS.cpp:25]   --->   Operation 32 'store' 'store_ln84' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 117> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln83 = br void %for.body.i18" [FIR_HLS.cpp:83->FIR_HLS.cpp:25]   --->   Operation 33 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln84]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_FIR_kernel]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_filter_FIR_kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                        (alloca           ) [ 010]
sext_ln84_read             (read             ) [ 000]
sext_ln84_cast             (sext             ) [ 011]
store_ln83                 (store            ) [ 000]
br_ln0                     (br               ) [ 000]
i                          (load             ) [ 011]
icmp_ln83                  (icmp             ) [ 010]
speclooptripcount_ln0      (speclooptripcount) [ 000]
br_ln83                    (br               ) [ 000]
zext_ln83                  (zext             ) [ 000]
b_FIR_kernel_addr          (getelementptr    ) [ 011]
H_filter_FIR_kernel_addr   (getelementptr    ) [ 011]
add_ln83                   (add              ) [ 000]
store_ln83                 (store            ) [ 000]
specpipeline_ln83          (specpipeline     ) [ 000]
specloopname_ln83          (specloopname     ) [ 000]
b_FIR_kernel_load          (load             ) [ 000]
H_filter_FIR_kernel_load   (load             ) [ 000]
sext_ln84_2                (sext             ) [ 000]
mul_ln84                   (mul              ) [ 000]
shl_ln3                    (bitconcatenate   ) [ 000]
add_ln84                   (add              ) [ 000]
add_ln84_3                 (add              ) [ 000]
zext_ln84                  (zext             ) [ 000]
H_filter_FIR_kernel_addr_1 (getelementptr    ) [ 000]
store_ln84                 (store            ) [ 000]
br_ln83                    (br               ) [ 000]
ret_ln0                    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln84">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln84"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_FIR_kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="H_filter_FIR_kernel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_kernel"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_2_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="sext_ln84_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln84_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="b_FIR_kernel_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="7" slack="0"/>
<pin id="52" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_FIR_kernel_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="7" slack="0"/>
<pin id="57" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_FIR_kernel_load/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="H_filter_FIR_kernel_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="7" slack="0"/>
<pin id="65" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_filter_FIR_kernel_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="7" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="0"/>
<pin id="73" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="74" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="76" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="H_filter_FIR_kernel_load/1 store_ln84/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="H_filter_FIR_kernel_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="7" slack="0"/>
<pin id="82" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_filter_FIR_kernel_addr_1/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln84_cast_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_cast/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln83_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="7" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="i_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="0"/>
<pin id="97" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln83_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="0"/>
<pin id="100" dir="0" index="1" bw="5" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln83_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln83_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln83_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="7" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sext_ln84_2_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_2/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="mul_ln84_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="1"/>
<pin id="127" dir="0" index="1" bw="16" slack="0"/>
<pin id="128" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln84/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="shl_ln3_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="31" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln84_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln84_3_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="1"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_3/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln84_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="i_2_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="sext_ln84_cast_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="31" slack="1"/>
<pin id="164" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln84_cast "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="1"/>
<pin id="169" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="175" class="1005" name="b_FIR_kernel_addr_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="1"/>
<pin id="177" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b_FIR_kernel_addr "/>
</bind>
</comp>

<comp id="180" class="1005" name="H_filter_FIR_kernel_addr_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="1"/>
<pin id="182" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="H_filter_FIR_kernel_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="77"><net_src comp="61" pin="3"/><net_sink comp="68" pin=2"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="78" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="89"><net_src comp="42" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="95" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="95" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="109"><net_src comp="104" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="114"><net_src comp="95" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="55" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="121" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="125" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="68" pin="7"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="130" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="138" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="153"><net_src comp="145" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="158"><net_src comp="38" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="161"><net_src comp="155" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="165"><net_src comp="86" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="170"><net_src comp="95" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="178"><net_src comp="48" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="183"><net_src comp="61" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: H_filter_FIR_kernel | {2 }
 - Input state : 
	Port: FIR_HLS_Pipeline_VITIS_LOOP_83_11 : sext_ln84 | {1 }
	Port: FIR_HLS_Pipeline_VITIS_LOOP_83_11 : b_FIR_kernel | {1 2 }
	Port: FIR_HLS_Pipeline_VITIS_LOOP_83_11 : H_filter_FIR_kernel | {1 2 }
  - Chain level:
	State 1
		store_ln83 : 1
		i : 1
		icmp_ln83 : 2
		br_ln83 : 3
		zext_ln83 : 2
		b_FIR_kernel_addr : 3
		b_FIR_kernel_load : 4
		H_filter_FIR_kernel_addr : 3
		H_filter_FIR_kernel_load : 4
		add_ln83 : 2
		store_ln83 : 3
	State 2
		sext_ln84_2 : 1
		mul_ln84 : 2
		shl_ln3 : 3
		add_ln84 : 4
		zext_ln84 : 1
		H_filter_FIR_kernel_addr_1 : 2
		store_ln84 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln83_fu_110      |    0    |    0    |    14   |
|    add   |      add_ln84_fu_138      |    0    |    0    |    39   |
|          |     add_ln84_3_fu_145     |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln83_fu_98      |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln84_fu_125      |    1    |    0    |    5    |
|----------|---------------------------|---------|---------|---------|
|   read   | sext_ln84_read_read_fu_42 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |    sext_ln84_cast_fu_86   |    0    |    0    |    0    |
|          |     sext_ln84_2_fu_121    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |      zext_ln83_fu_104     |    0    |    0    |    0    |
|          |      zext_ln84_fu_150     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln3_fu_130      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |    86   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|H_filter_FIR_kernel_addr_reg_180|    7   |
|    b_FIR_kernel_addr_reg_175   |    7   |
|           i_2_reg_155          |    7   |
|            i_reg_167           |    7   |
|     sext_ln84_cast_reg_162     |   31   |
+--------------------------------+--------+
|              Total             |   59   |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_68 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   14   ||  0.854  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   86   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   59   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   59   |   104  |
+-----------+--------+--------+--------+--------+
