// Seed: 1164811900
module module_0;
  wire id_2;
endmodule
module module_1;
  uwire id_2;
  wire  id_3;
  always @(posedge (1'b0 << 1) or posedge 1'h0) begin
    id_1 = #id_4 1 | id_2;
  end
  module_0();
  wire id_5;
  wor  id_6 = 1;
endmodule
module module_2 (
    output tri0  id_0,
    input  tri   id_1,
    input  wire  id_2,
    output tri1  id_3,
    output logic id_4
);
  always @(posedge 1) begin
    id_4 <= 1;
  end
  module_0();
endmodule
