{
  "Clock Generation Hub": {
    "component_box": [
      7.0,
      136.0,
      168.0,
      388.0
    ],
    "connections": {
      "input": [
        {
          "name": "XTAL",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "Clock Distribution/Division",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "Clock Distribution/Division": {
    "component_box": [
      246.0,
      79.0,
      420.0,
      387.0
    ],
    "connections": {
      "input": [
        {
          "name": "Clock Generation Hub",
          "count": 1
        },
        {
          "name": "Clock Generation Hub",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "CPU\nUSB\nGraphics\nDisplay\nDDR\nPCIe\nSATA\nAudio",
          "count": 1
        },
        {
          "name": "CPU\nUSB\nGraphics\nDisplay\nDDR\nPCIe\nSATA\nAudio",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "XTAL": {
    "component_box": [
      6.0,
      2.0,
      102.0,
      98.0
    ],
    "connections": {
      "input": [],
      "output": [
        {
          "name": "Clock Generation Hub",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "CPU\nUSB\nGraphics\nDisplay\nDDR\nPCIe\nSATA\nAudio": {
    "component_box": [
      510.0,
      95.0,
      836.0,
      384.0
    ],
    "connections": {
      "input": [
        {
          "name": "Clock Distribution/Division",
          "count": 1
        },
        {
          "name": "Clock Distribution/Division",
          "count": 1
        }
      ],
      "output": [],
      "inout": []
    }
  },
  "PLL2": {
    "component_box": [
      42.0,
      214.0,
      138.0,
      267.0
    ],
    "connections": {
      "input": [
        {
          "name": "Clock Generation Hub",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "Clock Distribution/Division",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "PLL1": {
    "component_box": [
      42.0,
      149.0,
      138.0,
      202.0
    ],
    "connections": {
      "input": [
        {
          "name": "XTAL",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "Clock Distribution/Division",
          "count": 1
        }
      ],
      "inout": []
    }
  }
}