	component niosII_system is
		port (
			altpll_0_c0_out                             : out   std_logic;                                        -- clk
			areset_to_the_altpll_0                      : in    std_logic                     := 'X';             -- export
			locked_from_the_altpll_0                    : out   std_logic;                                        -- export
			clk_0                                       : in    std_logic                     := 'X';             -- clk
			adc_sclk_from_the_de0_nano_adc_0            : out   std_logic;                                        -- sclk
			adc_cs_n_from_the_de0_nano_adc_0            : out   std_logic;                                        -- cs_n
			adc_dout_to_the_de0_nano_adc_0              : in    std_logic                     := 'X';             -- dout
			adc_din_from_the_de0_nano_adc_0             : out   std_logic;                                        -- din
			phasedone_from_the_altpll_0                 : out   std_logic;                                        -- export
			reset_n                                     : in    std_logic                     := 'X';             -- reset_n
			in_port_to_the_switch                       : in    std_logic                     := 'X';             -- export
			out_port_from_the_green_leds                : out   std_logic_vector(7 downto 0);                     -- export
			sdram_0_wire_addr                           : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_0_wire_ba                             : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_0_wire_cas_n                          : out   std_logic;                                        -- cas_n
			sdram_0_wire_cke                            : out   std_logic;                                        -- cke
			sdram_0_wire_cs_n                           : out   std_logic;                                        -- cs_n
			sdram_0_wire_dq                             : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_0_wire_dqm                            : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_0_wire_ras_n                          : out   std_logic;                                        -- ras_n
			sdram_0_wire_we_n                           : out   std_logic;                                        -- we_n
			rs232_0_external_interface_RXD              : in    std_logic                     := 'X';             -- RXD
			rs232_0_external_interface_TXD              : out   std_logic;                                        -- TXD
			buttons_external_connection_export          : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			solenoid_out_external_connection_export     : out   std_logic_vector(7 downto 0);                     -- export
			pwm_generator_tps_out_pwm_out_export        : out   std_logic;                                        -- export
			pwm_generator_throttle_close_pwm_out_export : out   std_logic;                                        -- export
			pwm_generator_throttle_open_pwm_out_export  : out   std_logic;                                        -- export
			pwm_generator_test_pwm_out_export           : out   std_logic;                                        -- export
			curr_gear_out_external_connection_export    : out   std_logic_vector(1 downto 0)                      -- export
		);
	end component niosII_system;

