{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575266183926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575266183937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 21:56:23 2019 " "Processing started: Sun Dec 01 21:56:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575266183937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575266183937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575266183937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575266184903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575266184903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules.sv 0 0 " "Found 0 design units, including 0 entities, in source file modules.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575266199046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/shiftreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575266199052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575266199052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575266199058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575266199058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575266199063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575266199063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor " "Found entity 1: substractor" {  } { { "substractor.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/substractor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575266199068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575266199068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/sevenseg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575266199074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575266199074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/mux2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575266199079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575266199079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575266199085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575266199085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_decoder " "Found entity 1: keyboard_decoder" {  } { { "keyboard_decoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/keyboard_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575266199092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575266199092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nesreader.sv 5 5 " "Found 5 design units, including 5 entities, in source file nesreader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NesReader " "Found entity 1: NesReader" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575266199102 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter4 " "Found entity 2: Counter4" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575266199102 ""} { "Info" "ISGN_ENTITY_NAME" "3 NesLatchStateDecoder " "Found entity 3: NesLatchStateDecoder" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575266199102 ""} { "Info" "ISGN_ENTITY_NAME" "4 NesClockStateDecoder " "Found entity 4: NesClockStateDecoder" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575266199102 ""} { "Info" "ISGN_ENTITY_NAME" "5 NesDataReceiverDecoder " "Found entity 5: NesDataReceiverDecoder" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575266199102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575266199102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "witchcraft.sv 1 1 " "Found 1 design units, including 1 entities, in source file witchcraft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 witchcraft " "Found entity 1: witchcraft" {  } { { "witchcraft.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/witchcraft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575266199108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575266199108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/comparator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575266199114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575266199114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nesdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nesdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NesDecoder " "Found entity 1: NesDecoder" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575266199120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575266199120 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.sv(14) " "Verilog HDL Instantiation warning at FinalProject.sv(14): instance has no name" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575266199121 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.sv(16) " "Verilog HDL Instantiation warning at FinalProject.sv(16): instance has no name" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575266199121 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "add_sub.sv(9) " "Verilog HDL Instantiation warning at add_sub.sv(9): instance has no name" {  } { { "add_sub.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575266199121 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "add_sub.sv(10) " "Verilog HDL Instantiation warning at add_sub.sv(10): instance has no name" {  } { { "add_sub.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575266199121 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.sv(21) " "Verilog HDL Instantiation warning at FinalProject.sv(21): instance has no name" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575266199121 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.sv(25) " "Verilog HDL Instantiation warning at FinalProject.sv(25): instance has no name" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575266199121 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.sv(31) " "Verilog HDL Instantiation warning at FinalProject.sv(31): instance has no name" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575266199121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575266199178 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led FinalProject.sv(4) " "Output port \"led\" at FinalProject.sv(4) has no driver" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575266199181 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "motor FinalProject.sv(4) " "Output port \"motor\" at FinalProject.sv(4) has no driver" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575266199181 "|FinalProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesReader NesReader:comb_3 " "Elaborating entity \"NesReader\" for hierarchy \"NesReader:comb_3\"" {  } { { "FinalProject.sv" "comb_3" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575266199185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter4 NesReader:comb_3\|Counter4:matt_i1 " "Elaborating entity \"Counter4\" for hierarchy \"NesReader:comb_3\|Counter4:matt_i1\"" {  } { { "NesReader.sv" "matt_i1" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575266199191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NesReader.sv(69) " "Verilog HDL assignment warning at NesReader.sv(69): truncated value with size 32 to match size of target (4)" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575266199193 "|FinalProject|NesReader:comb_3|Counter4:matt_i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesClockStateDecoder NesReader:comb_3\|NesClockStateDecoder:matt_i2 " "Elaborating entity \"NesClockStateDecoder\" for hierarchy \"NesReader:comb_3\|NesClockStateDecoder:matt_i2\"" {  } { { "NesReader.sv" "matt_i2" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575266199197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesLatchStateDecoder NesReader:comb_3\|NesLatchStateDecoder:matt_i3 " "Elaborating entity \"NesLatchStateDecoder\" for hierarchy \"NesReader:comb_3\|NesLatchStateDecoder:matt_i3\"" {  } { { "NesReader.sv" "matt_i3" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575266199202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesDataReceiverDecoder NesReader:comb_3\|NesDataReceiverDecoder:matt_i4 " "Elaborating entity \"NesDataReceiverDecoder\" for hierarchy \"NesReader:comb_3\|NesDataReceiverDecoder:matt_i4\"" {  } { { "NesReader.sv" "matt_i4" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575266199208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesDecoder NesDecoder:comb_4 " "Elaborating entity \"NesDecoder\" for hierarchy \"NesDecoder:comb_4\"" {  } { { "FinalProject.sv" "comb_4" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575266199215 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a NesDecoder.sv(14) " "Verilog HDL Always Construct warning at NesDecoder.sv(14): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575266199216 "|FinalProject|NesDecoder:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b NesDecoder.sv(18) " "Verilog HDL Always Construct warning at NesDecoder.sv(18): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575266199216 "|FinalProject|NesDecoder:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select NesDecoder.sv(10) " "Verilog HDL Always Construct warning at NesDecoder.sv(10): inferring latch(es) for variable \"select\", which holds its previous value in one or more paths through the always construct" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575266199216 "|FinalProject|NesDecoder:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select NesDecoder.sv(10) " "Inferred latch for \"select\" at NesDecoder.sv(10)" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575266199217 "|FinalProject|NesDecoder:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:comb_5 " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:comb_5\"" {  } { { "FinalProject.sv" "comb_5" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575266199274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder add_sub:comb_5\|adder:comb_3 " "Elaborating entity \"adder\" for hierarchy \"add_sub:comb_5\|adder:comb_3\"" {  } { { "add_sub.sv" "comb_3" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575266199280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor add_sub:comb_5\|substractor:comb_4 " "Elaborating entity \"substractor\" for hierarchy \"add_sub:comb_5\|substractor:comb_4\"" {  } { { "add_sub.sv" "comb_4" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575266199287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:comb_6 " "Elaborating entity \"mux2\" for hierarchy \"mux2:comb_6\"" {  } { { "FinalProject.sv" "comb_6" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575266199296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:comb_7 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:comb_7\"" {  } { { "FinalProject.sv" "comb_7" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575266199303 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575266199359 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575266199359 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s\[4\] " "Net \"s\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "s\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575266199360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y\[4\] " "Net \"y\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "y\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575266199360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575266199360 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575266199360 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s\[4\] " "Net \"s\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "s\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575266199360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y\[4\] " "Net \"y\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "y\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575266199360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575266199360 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575266199360 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s\[4\] " "Net \"s\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "s\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575266199361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y\[4\] " "Net \"y\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "y\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575266199361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575266199361 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575266199361 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575266200077 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575266200115 "|FinalProject|led"} { "Warning" "WMLS_MLS_STUCK_PIN" "motor GND " "Pin \"motor\" is stuck at GND" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575266200115 "|FinalProject|motor"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[0\] GND " "Pin \"seg\[0\]\" is stuck at GND" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575266200115 "|FinalProject|seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575266200115 "|FinalProject|seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] GND " "Pin \"seg\[2\]\" is stuck at GND" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575266200115 "|FinalProject|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] GND " "Pin \"seg\[3\]\" is stuck at GND" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575266200115 "|FinalProject|seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575266200115 "|FinalProject|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] GND " "Pin \"seg\[5\]\" is stuck at GND" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575266200115 "|FinalProject|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] VCC " "Pin \"seg\[6\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575266200115 "|FinalProject|seg[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575266200115 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575266200169 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575266200749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575266200749 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575266201135 "|FinalProject|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ltch " "No output dependent on input pin \"ltch\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575266201135 "|FinalProject|ltch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data " "No output dependent on input pin \"data\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575266201135 "|FinalProject|data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataYellow " "No output dependent on input pin \"dataYellow\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575266201135 "|FinalProject|dataYellow"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575266201135 "|FinalProject|reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575266201135 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575266201135 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575266201135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575266201135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575266201222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 21:56:41 2019 " "Processing ended: Sun Dec 01 21:56:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575266201222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575266201222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575266201222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575266201222 ""}
