98d2d3a26454 ("cxl/core: Generalize dport enumeration in the core")
c978f1b10aba ("cxl/port: Up-level cxl_add_dport() locking requirements to the caller")
a46cfc0f011c ("cxl/pmem: Introduce a find_cxl_root() helper")
5ff7316f6fea ("cxl/port: Introduce cxl_port_to_pci_bus()")
3c5b90395525 ("cxl: Prove CXL locking")
d2b61ed2ff63 ("cxl/core/port: Make passthrough decoder init implicit")
d54c1bbe2d34 ("cxl/core/port: Clarify decoder creation")
608135db1b79 ("cxl/core: Convert decoder range to resource")
303ebc1b1741 ("cxl/acpi: Map component registers for Root Ports")
46c6ad27625c ("cxl: Flesh out register names")
53989fad1286 ("cxl/pmem: Fix module reload vs workqueue state")
fd49f99c1809 ("ACPI: NUMA: Add a node and memblk for each CFMWS not in SRAT")
814dff9ae234 ("cxl/test: Mock acpi_table_parse_cedt()")
f4ce1f766f1e ("cxl/acpi: Convert CFMWS parsing to ACPI sub-table helpers")
affec782742e ("cxl/core: Convert to EXPORT_SYMBOL_NS_GPL")
5e2411ae8071 ("cxl/memdev: Change cxl_mem to a more descriptive name")
55006a2c9464 ("cxl/pci: Use pci core's DVSEC functionality")
85afc3175aeb ("cxl/pci: Split cxl_pci_setup_regs()")
a261e9a1576a ("cxl/pci: Add @base to cxl_register_map")
7dc7a64de2bb ("cxl/pci: Make more use of cxl_register_map")
