Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Dec  8 15:32:29 2018
| Host         : fabian running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.920   -21176.414                   7663                93032        0.032        0.000                      0                93032        3.750        0.000                       0                 42786  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                       ------------       ----------      --------------
clk_fpga_0                                                  {0.000 5.000}      10.000          100.000         
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                      -10.920   -21176.414                   7663                92530        0.032        0.000                      0                92530        3.750        0.000                       0                 42357  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.065        0.000                      0                  348        0.082        0.000                      0                  348       15.686        0.000                       0                   378  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        7.162        0.000                      0                   58        2.006        0.000                      0                   58       16.166        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.872        0.000                      0                   96        0.591        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         7663  Failing Endpoints,  Worst Slack      -10.920ns,  Total Violation   -21176.415ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.920ns  (required time - arrival time)
  Source:                 design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[14]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.832ns  (logic 4.424ns (22.307%)  route 15.408ns (77.693%))
  Logic Levels:           32  (LUT3=1 LUT5=1 LUT6=30)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.903     3.197    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X59Y107        FDRE                                         r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[14]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[14]_replica_3/Q
                         net (fo=6, routed)           0.872     4.525    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_pp0_stage13_repN_3
    SLICE_X67Y111        LUT3 (Prop_lut3_I0_O)        0.124     4.649 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_893/O
                         net (fo=9, routed)           0.732     5.381    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_893_n_7
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.124     5.505 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_896/O
                         net (fo=30, routed)          1.330     6.835    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_896_n_7
    SLICE_X67Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.959 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_806/O
                         net (fo=2, routed)           1.193     8.152    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_806_n_7
    SLICE_X66Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.276 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_634_replica/O
                         net (fo=1, routed)           0.296     8.572    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/data_set_address0[5]_repN
    SLICE_X67Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.696 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1792/O
                         net (fo=1, routed)           0.285     8.981    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1792_n_7
    SLICE_X65Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.105 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1767/O
                         net (fo=1, routed)           0.310     9.415    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1767_n_7
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.539 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1744/O
                         net (fo=1, routed)           0.476    10.015    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1744_n_7
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.139 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1719/O
                         net (fo=1, routed)           0.294    10.433    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1719_n_7
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.557 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1693/O
                         net (fo=1, routed)           0.298    10.856    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1693_n_7
    SLICE_X61Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.980 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1665/O
                         net (fo=1, routed)           0.427    11.407    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1665_n_7
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.531 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1642/O
                         net (fo=1, routed)           0.306    11.837    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1642_n_7
    SLICE_X64Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.961 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1617/O
                         net (fo=1, routed)           0.317    12.278    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1617_n_7
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.124    12.402 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1590/O
                         net (fo=1, routed)           0.495    12.897    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1590_n_7
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.021 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1563/O
                         net (fo=1, routed)           0.263    13.284    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1563_n_7
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.408 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1538/O
                         net (fo=1, routed)           0.292    13.700    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1538_n_7
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.824 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1509/O
                         net (fo=1, routed)           0.149    13.973    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1509_n_7
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.124    14.097 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1478/O
                         net (fo=1, routed)           0.577    14.674    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/points_address0[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.798 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1448/O
                         net (fo=1, routed)           0.578    15.376    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1448_n_7
    SLICE_X61Y85         LUT6 (Prop_lut6_I5_O)        0.124    15.500 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1423/O
                         net (fo=1, routed)           0.149    15.649    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1423_n_7
    SLICE_X61Y85         LUT6 (Prop_lut6_I5_O)        0.124    15.773 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1397/O
                         net (fo=1, routed)           0.500    16.273    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1397_n_7
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.397 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1369/O
                         net (fo=1, routed)           0.298    16.696    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1369_n_7
    SLICE_X62Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.820 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1338/O
                         net (fo=1, routed)           0.303    17.123    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1338_n_7
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.247 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1309/O
                         net (fo=1, routed)           0.165    17.412    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1309_n_7
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.536 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1276/O
                         net (fo=1, routed)           0.427    17.963    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1276_n_7
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.124    18.087 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1243/O
                         net (fo=1, routed)           0.149    18.236    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1243_n_7
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.124    18.360 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1115/O
                         net (fo=1, routed)           0.325    18.686    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1115_n_7
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.810 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_875/O
                         net (fo=1, routed)           0.488    19.297    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_875_n_7
    SLICE_X67Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.421 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_706/O
                         net (fo=1, routed)           0.293    19.715    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_706_n_7
    SLICE_X67Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.839 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_521/O
                         net (fo=1, routed)           0.296    20.134    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_521_n_7
    SLICE_X67Y68         LUT6 (Prop_lut6_I0_O)        0.124    20.258 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_273/O
                         net (fo=1, routed)           0.264    20.523    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_273_n_7
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.647 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_80/O
                         net (fo=4, routed)           0.491    21.138    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_80_n_7
    SLICE_X62Y69         LUT6 (Prop_lut6_I2_O)        0.124    21.262 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_12/O
                         net (fo=10, routed)          1.768    23.029    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ap_CS_fsm_reg[117]_3[5]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.521    12.700    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/CLKARDCLK
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.109    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                         -23.029    
  -------------------------------------------------------------------
                         slack                                -10.920    

Slack (VIOLATED) :        -10.918ns  (required time - arrival time)
  Source:                 design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[14]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.830ns  (logic 4.424ns (22.309%)  route 15.406ns (77.691%))
  Logic Levels:           32  (LUT3=1 LUT5=1 LUT6=30)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.903     3.197    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X59Y107        FDRE                                         r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[14]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[14]_replica_3/Q
                         net (fo=6, routed)           0.872     4.525    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_pp0_stage13_repN_3
    SLICE_X67Y111        LUT3 (Prop_lut3_I0_O)        0.124     4.649 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_893/O
                         net (fo=9, routed)           0.732     5.381    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_893_n_7
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.124     5.505 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_896/O
                         net (fo=30, routed)          0.909     6.414    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_896_n_7
    SLICE_X62Y111        LUT6 (Prop_lut6_I5_O)        0.124     6.538 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_792/O
                         net (fo=1, routed)           1.295     7.833    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_792_n_7
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.957 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_622/O
                         net (fo=2, routed)           0.719     8.676    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/data_set_address0[7]
    SLICE_X66Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.800 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1790/O
                         net (fo=1, routed)           0.292     9.092    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1790_n_7
    SLICE_X67Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.216 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1765/O
                         net (fo=1, routed)           0.302     9.518    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1765_n_7
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.642 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1742/O
                         net (fo=1, routed)           0.568    10.210    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1742_n_7
    SLICE_X61Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.334 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1717/O
                         net (fo=1, routed)           0.404    10.738    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1717_n_7
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.862 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1691/O
                         net (fo=1, routed)           0.154    11.016    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1691_n_7
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124    11.140 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1663/O
                         net (fo=1, routed)           0.445    11.585    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1663_n_7
    SLICE_X62Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.709 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1639/O
                         net (fo=1, routed)           0.288    11.997    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1639_n_7
    SLICE_X61Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.121 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1614/O
                         net (fo=1, routed)           0.475    12.596    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1614_n_7
    SLICE_X67Y93         LUT6 (Prop_lut6_I5_O)        0.124    12.720 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1588/O
                         net (fo=1, routed)           0.154    12.874    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1588_n_7
    SLICE_X67Y93         LUT6 (Prop_lut6_I5_O)        0.124    12.998 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1561/O
                         net (fo=1, routed)           0.431    13.430    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1561_n_7
    SLICE_X67Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.554 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1534/O
                         net (fo=1, routed)           0.296    13.849    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1534_n_7
    SLICE_X67Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.973 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1506/O
                         net (fo=1, routed)           0.303    14.277    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1506_n_7
    SLICE_X66Y88         LUT6 (Prop_lut6_I5_O)        0.124    14.401 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1476/O
                         net (fo=1, routed)           0.304    14.704    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/points_address0[7]
    SLICE_X64Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.828 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1446/O
                         net (fo=1, routed)           0.300    15.128    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1446_n_7
    SLICE_X64Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.252 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1421/O
                         net (fo=1, routed)           0.298    15.550    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1421_n_7
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.124    15.674 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1395/O
                         net (fo=1, routed)           0.287    15.961    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1395_n_7
    SLICE_X67Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.085 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1367/O
                         net (fo=1, routed)           0.495    16.580    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1367_n_7
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.124    16.704 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1336/O
                         net (fo=1, routed)           0.162    16.866    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1336_n_7
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.124    16.990 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1305/O
                         net (fo=1, routed)           0.302    17.292    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1305_n_7
    SLICE_X62Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.416 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1273/O
                         net (fo=1, routed)           0.162    17.578    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1273_n_7
    SLICE_X62Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.702 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1241/O
                         net (fo=1, routed)           0.533    18.235    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1241_n_7
    SLICE_X66Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.359 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1113/O
                         net (fo=1, routed)           0.423    18.782    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1113_n_7
    SLICE_X66Y72         LUT6 (Prop_lut6_I5_O)        0.124    18.906 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_871/O
                         net (fo=1, routed)           0.292    19.198    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_871_n_7
    SLICE_X67Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.322 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_703/O
                         net (fo=1, routed)           0.291    19.613    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_703_n_7
    SLICE_X65Y69         LUT6 (Prop_lut6_I5_O)        0.124    19.737 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_515/O
                         net (fo=1, routed)           0.151    19.889    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_515_n_7
    SLICE_X65Y69         LUT6 (Prop_lut6_I0_O)        0.124    20.013 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_261/O
                         net (fo=1, routed)           0.435    20.448    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_261_n_7
    SLICE_X66Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.572 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_72/O
                         net (fo=4, routed)           0.687    21.259    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_72_n_7
    SLICE_X56Y73         LUT6 (Prop_lut6_I2_O)        0.124    21.383 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_10/O
                         net (fo=10, routed)          1.644    23.027    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ap_CS_fsm_reg[117]_3[7]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.521    12.700    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/CLKARDCLK
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.109    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                         -23.027    
  -------------------------------------------------------------------
                         slack                                -10.918    

Slack (VIOLATED) :        -10.911ns  (required time - arrival time)
  Source:                 design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/doKmean_1/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.195ns  (logic 4.424ns (21.907%)  route 15.771ns (78.093%))
  Logic Levels:           32  (LUT3=1 LUT5=2 LUT6=29)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.651     2.945    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X44Y54         FDRE                                         r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[13]/Q
                         net (fo=73, routed)          0.749     4.150    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ap_CS_fsm_pp0_stage12
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.124     4.274 f  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_893/O
                         net (fo=15, routed)          0.529     4.803    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_893_n_7
    SLICE_X42Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.927 f  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_896/O
                         net (fo=30, routed)          1.379     6.306    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_896_n_7
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.430 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_842/O
                         net (fo=1, routed)           0.986     7.416    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_842_n_7
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.540 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_664/O
                         net (fo=2, routed)           0.595     8.135    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/data_set_address0[2]
    SLICE_X42Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.259 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1796/O
                         net (fo=1, routed)           0.316     8.575    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1796_n_7
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.699 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1774/O
                         net (fo=1, routed)           0.403     9.102    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1774_n_7
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.226 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1750/O
                         net (fo=1, routed)           0.304     9.530    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1750_n_7
    SLICE_X46Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.654 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1727/O
                         net (fo=1, routed)           0.403    10.057    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1727_n_7
    SLICE_X47Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.181 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1702/O
                         net (fo=1, routed)           0.312    10.493    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1702_n_7
    SLICE_X46Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.617 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1676/O
                         net (fo=1, routed)           0.423    11.041    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1676_n_7
    SLICE_X46Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.165 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1648/O
                         net (fo=1, routed)           0.452    11.617    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1648_n_7
    SLICE_X47Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.741 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1624/O
                         net (fo=1, routed)           0.151    11.892    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1624_n_7
    SLICE_X47Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.016 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1599/O
                         net (fo=1, routed)           0.457    12.473    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1599_n_7
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.597 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1573/O
                         net (fo=1, routed)           0.491    13.089    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1573_n_7
    SLICE_X34Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.213 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1545/O
                         net (fo=1, routed)           0.302    13.515    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1545_n_7
    SLICE_X34Y38         LUT6 (Prop_lut6_I5_O)        0.124    13.639 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1518/O
                         net (fo=1, routed)           0.337    13.976    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1518_n_7
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124    14.100 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1489/O
                         net (fo=1, routed)           0.501    14.601    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/points_address0[2]
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    14.725 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1460/O
                         net (fo=1, routed)           0.427    15.152    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1460_n_7
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.276 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1428/O
                         net (fo=1, routed)           0.296    15.572    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1428_n_7
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.696 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1403/O
                         net (fo=1, routed)           0.306    16.002    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1403_n_7
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.124    16.126 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1376/O
                         net (fo=1, routed)           0.162    16.288    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1376_n_7
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.124    16.412 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1347/O
                         net (fo=1, routed)           0.512    16.923    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1347_n_7
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124    17.047 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1316/O
                         net (fo=1, routed)           0.547    17.594    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1316_n_7
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.718 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1285/O
                         net (fo=1, routed)           0.293    18.011    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1285_n_7
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.135 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1252/O
                         net (fo=1, routed)           0.293    18.428    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1252_n_7
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124    18.552 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1126/O
                         net (fo=1, routed)           0.322    18.875    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1126_n_7
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.999 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_887/O
                         net (fo=1, routed)           0.297    19.296    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_887_n_7
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.420 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_740/O
                         net (fo=1, routed)           0.282    19.702    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_740_n_7
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.826 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_555/O
                         net (fo=1, routed)           0.292    20.119    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_555_n_7
    SLICE_X37Y21         LUT6 (Prop_lut6_I0_O)        0.124    20.243 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_297/O
                         net (fo=1, routed)           0.149    20.392    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_297_n_7
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.124    20.516 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_92/O
                         net (fo=4, routed)           0.655    21.170    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_92_n_7
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124    21.294 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_30_i_15/O
                         net (fo=2, routed)           1.845    23.140    design_1_i/doKmean_1/U0/points_U/doKmean_points_ram_U/addr0[2]
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/doKmean_1/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.655    12.834    design_1_i/doKmean_1/U0/points_U/doKmean_points_ram_U/ap_clk
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/doKmean_1/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/CLKARDCLK
                         clock pessimism              0.115    12.949    
                         clock uncertainty           -0.154    12.795    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    12.229    design_1_i/doKmean_1/U0/points_U/doKmean_points_ram_U/ram_reg_0_31
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -23.140    
  -------------------------------------------------------------------
                         slack                                -10.911    

Slack (VIOLATED) :        -10.898ns  (required time - arrival time)
  Source:                 design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/doKmean_1/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.194ns  (logic 4.424ns (21.907%)  route 15.770ns (78.093%))
  Logic Levels:           32  (LUT6=32)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.639     2.933    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X53Y56         FDRE                                         r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[41]/Q
                         net (fo=125, routed)         1.198     4.587    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ap_CS_fsm_pp0_stage40
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.124     4.711 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1186/O
                         net (fo=1, routed)           0.834     5.545    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1186_n_7
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.669 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1017/O
                         net (fo=1, routed)           1.160     6.829    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1017_n_7
    SLICE_X41Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.953 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_803/O
                         net (fo=1, routed)           0.307     7.260    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_803_n_7
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.384 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_628/O
                         net (fo=2, routed)           0.164     7.548    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/data_set_address0[6]
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.672 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1791/O
                         net (fo=1, routed)           0.290     7.962    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1791_n_7
    SLICE_X39Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.086 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1766/O
                         net (fo=1, routed)           0.637     8.722    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1766_n_7
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.846 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1743/O
                         net (fo=1, routed)           0.539     9.385    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1743_n_7
    SLICE_X50Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.509 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1718/O
                         net (fo=1, routed)           0.283     9.792    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1718_n_7
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.916 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1692/O
                         net (fo=1, routed)           0.293    10.209    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1692_n_7
    SLICE_X53Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.333 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1664/O
                         net (fo=1, routed)           0.384    10.717    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1664_n_7
    SLICE_X55Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.841 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1641/O
                         net (fo=1, routed)           0.403    11.244    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1641_n_7
    SLICE_X55Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.368 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1616/O
                         net (fo=1, routed)           0.454    11.822    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1616_n_7
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.946 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1589/O
                         net (fo=1, routed)           0.719    12.665    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1589_n_7
    SLICE_X46Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.789 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1562/O
                         net (fo=1, routed)           0.588    13.377    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1562_n_7
    SLICE_X37Y40         LUT6 (Prop_lut6_I5_O)        0.124    13.501 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1535/O
                         net (fo=1, routed)           0.292    13.793    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1535_n_7
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.917 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1507/O
                         net (fo=1, routed)           0.154    14.071    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1507_n_7
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124    14.195 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1477/O
                         net (fo=1, routed)           0.572    14.767    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/points_address0[6]
    SLICE_X35Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.891 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1447/O
                         net (fo=1, routed)           0.351    15.242    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1447_n_7
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124    15.366 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1422/O
                         net (fo=1, routed)           0.292    15.658    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1422_n_7
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.782 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1396/O
                         net (fo=1, routed)           0.307    16.089    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1396_n_7
    SLICE_X33Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.213 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1368/O
                         net (fo=1, routed)           0.151    16.365    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1368_n_7
    SLICE_X33Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.489 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1337/O
                         net (fo=1, routed)           0.468    16.957    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1337_n_7
    SLICE_X34Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.081 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1306/O
                         net (fo=1, routed)           0.302    17.383    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1306_n_7
    SLICE_X34Y30         LUT6 (Prop_lut6_I5_O)        0.124    17.507 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1274/O
                         net (fo=1, routed)           0.162    17.669    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1274_n_7
    SLICE_X34Y30         LUT6 (Prop_lut6_I5_O)        0.124    17.793 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1242/O
                         net (fo=1, routed)           0.588    18.381    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1242_n_7
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.124    18.505 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1114/O
                         net (fo=1, routed)           0.290    18.795    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1114_n_7
    SLICE_X35Y25         LUT6 (Prop_lut6_I5_O)        0.124    18.919 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_874/O
                         net (fo=1, routed)           0.322    19.241    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_874_n_7
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.124    19.365 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_705/O
                         net (fo=1, routed)           0.460    19.825    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_705_n_7
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.949 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_518/O
                         net (fo=1, routed)           0.284    20.233    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_518_n_7
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124    20.357 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_267/O
                         net (fo=1, routed)           0.304    20.661    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_267_n_7
    SLICE_X39Y21         LUT6 (Prop_lut6_I2_O)        0.124    20.785 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_76/O
                         net (fo=4, routed)           0.520    21.305    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_76_n_7
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124    21.429 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_30_i_11/O
                         net (fo=2, routed)           1.699    23.127    design_1_i/doKmean_1/U0/points_U/doKmean_points_ram_U/addr0[6]
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/doKmean_1/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.655    12.834    design_1_i/doKmean_1/U0/points_U/doKmean_points_ram_U/ap_clk
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/doKmean_1/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/CLKARDCLK
                         clock pessimism              0.115    12.949    
                         clock uncertainty           -0.154    12.795    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.229    design_1_i/doKmean_1/U0/points_U/doKmean_points_ram_U/ram_reg_0_31
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -23.127    
  -------------------------------------------------------------------
                         slack                                -10.898    

Slack (VIOLATED) :        -10.889ns  (required time - arrival time)
  Source:                 design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[33]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.806ns  (logic 4.562ns (23.033%)  route 15.244ns (76.967%))
  Logic Levels:           32  (LUT3=2 LUT5=1 LUT6=29)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.898     3.192    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X55Y114        FDRE                                         r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[33]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.419     3.611 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[33]_replica/Q
                         net (fo=21, routed)          0.861     4.472    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_pp0_stage32_repN
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.299     4.771 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1134/O
                         net (fo=15, routed)          1.186     5.957    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1134_n_7
    SLICE_X57Y102        LUT5 (Prop_lut5_I0_O)        0.124     6.081 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_907/O
                         net (fo=2, routed)           0.277     6.358    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_907_n_7
    SLICE_X57Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.482 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_748/O
                         net (fo=17, routed)          0.974     7.456    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_748_n_7
    SLICE_X56Y102        LUT6 (Prop_lut6_I4_O)        0.124     7.580 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_573_replica/O
                         net (fo=1, routed)           0.306     7.885    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/data_set_address0[14]_repN
    SLICE_X56Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.009 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1779/O
                         net (fo=1, routed)           0.437     8.446    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1779_n_7
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.570 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1754/O
                         net (fo=1, routed)           0.162     8.732    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1754_n_7
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.856 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1731/O
                         net (fo=1, routed)           0.287     9.143    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1731_n_7
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.267 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1706/O
                         net (fo=1, routed)           0.264     9.532    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1706_n_7
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.656 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1680/O
                         net (fo=1, routed)           0.448    10.103    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1680_n_7
    SLICE_X56Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.227 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1652/O
                         net (fo=1, routed)           0.280    10.507    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1652_n_7
    SLICE_X56Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.631 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1628/O
                         net (fo=1, routed)           0.159    10.790    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1628_n_7
    SLICE_X56Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1603/O
                         net (fo=1, routed)           0.447    11.360    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1603_n_7
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.484 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1577/O
                         net (fo=1, routed)           0.304    11.788    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1577_n_7
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.912 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1549/O
                         net (fo=1, routed)           0.302    12.214    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1549_n_7
    SLICE_X58Y95         LUT6 (Prop_lut6_I5_O)        0.124    12.338 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1523/O
                         net (fo=1, routed)           0.616    12.955    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1523_n_7
    SLICE_X61Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.079 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1494/O
                         net (fo=1, routed)           0.151    13.230    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1494_n_7
    SLICE_X61Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.354 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1465/O
                         net (fo=1, routed)           0.442    13.796    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/points_address0[14]
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.920 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1434/O
                         net (fo=1, routed)           0.442    14.362    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1434_n_7
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.486 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1408/O
                         net (fo=1, routed)           0.294    14.780    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1408_n_7
    SLICE_X62Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.904 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1382/O
                         net (fo=1, routed)           0.446    15.350    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1382_n_7
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.124    15.474 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1354/O
                         net (fo=1, routed)           0.446    15.920    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1354_n_7
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.044 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1323/O
                         net (fo=1, routed)           0.306    16.350    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1323_n_7
    SLICE_X64Y81         LUT6 (Prop_lut6_I5_O)        0.124    16.474 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1293/O
                         net (fo=1, routed)           0.431    16.905    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1293_n_7
    SLICE_X65Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.029 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1260/O
                         net (fo=1, routed)           0.154    17.183    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1260_n_7
    SLICE_X65Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.307 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1228/O
                         net (fo=1, routed)           0.650    17.958    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1228_n_7
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.082 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1100/O
                         net (fo=1, routed)           0.287    18.369    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1100_n_7
    SLICE_X67Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.493 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_855/O
                         net (fo=1, routed)           0.472    18.965    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_855_n_7
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.089 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_678/O
                         net (fo=1, routed)           0.351    19.440    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_678_n_7
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.564 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_462/O
                         net (fo=1, routed)           0.503    20.067    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_462_n_7
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    20.191 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_198/O
                         net (fo=1, routed)           0.292    20.483    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_198_n_7
    SLICE_X67Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.607 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_43/O
                         net (fo=6, routed)           0.499    21.106    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_43_n_7
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.124    21.230 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_3/O
                         net (fo=10, routed)          1.768    22.998    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ap_CS_fsm_reg[117]_3[14]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.521    12.700    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/CLKARDCLK
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    12.109    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                         -22.998    
  -------------------------------------------------------------------
                         slack                                -10.889    

Slack (VIOLATED) :        -10.861ns  (required time - arrival time)
  Source:                 design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[14]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.770ns  (logic 4.424ns (22.378%)  route 15.346ns (77.622%))
  Logic Levels:           32  (LUT3=1 LUT5=1 LUT6=30)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.903     3.197    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X59Y107        FDRE                                         r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[14]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[14]_replica_3/Q
                         net (fo=6, routed)           0.872     4.525    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_pp0_stage13_repN_3
    SLICE_X67Y111        LUT3 (Prop_lut3_I0_O)        0.124     4.649 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_893/O
                         net (fo=9, routed)           0.732     5.381    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_893_n_7
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.124     5.505 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_896/O
                         net (fo=30, routed)          1.330     6.835    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_896_n_7
    SLICE_X67Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.959 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_806/O
                         net (fo=2, routed)           1.193     8.152    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_806_n_7
    SLICE_X66Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.276 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_634_replica/O
                         net (fo=1, routed)           0.296     8.572    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/data_set_address0[5]_repN
    SLICE_X67Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.696 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1792/O
                         net (fo=1, routed)           0.285     8.981    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1792_n_7
    SLICE_X65Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.105 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1767/O
                         net (fo=1, routed)           0.310     9.415    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1767_n_7
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.539 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1744/O
                         net (fo=1, routed)           0.476    10.015    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1744_n_7
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.139 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1719/O
                         net (fo=1, routed)           0.294    10.433    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1719_n_7
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.557 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1693/O
                         net (fo=1, routed)           0.298    10.856    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1693_n_7
    SLICE_X61Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.980 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1665/O
                         net (fo=1, routed)           0.427    11.407    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1665_n_7
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.531 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1642/O
                         net (fo=1, routed)           0.306    11.837    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1642_n_7
    SLICE_X64Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.961 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1617/O
                         net (fo=1, routed)           0.317    12.278    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1617_n_7
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.124    12.402 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1590/O
                         net (fo=1, routed)           0.495    12.897    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1590_n_7
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.021 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1563/O
                         net (fo=1, routed)           0.263    13.284    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1563_n_7
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.408 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1538/O
                         net (fo=1, routed)           0.292    13.700    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1538_n_7
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.824 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1509/O
                         net (fo=1, routed)           0.149    13.973    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1509_n_7
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.124    14.097 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1478/O
                         net (fo=1, routed)           0.577    14.674    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/points_address0[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.798 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1448/O
                         net (fo=1, routed)           0.578    15.376    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1448_n_7
    SLICE_X61Y85         LUT6 (Prop_lut6_I5_O)        0.124    15.500 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1423/O
                         net (fo=1, routed)           0.149    15.649    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1423_n_7
    SLICE_X61Y85         LUT6 (Prop_lut6_I5_O)        0.124    15.773 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1397/O
                         net (fo=1, routed)           0.500    16.273    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1397_n_7
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.397 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1369/O
                         net (fo=1, routed)           0.298    16.696    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1369_n_7
    SLICE_X62Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.820 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1338/O
                         net (fo=1, routed)           0.303    17.123    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1338_n_7
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.247 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1309/O
                         net (fo=1, routed)           0.165    17.412    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1309_n_7
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.536 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1276/O
                         net (fo=1, routed)           0.427    17.963    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1276_n_7
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.124    18.087 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1243/O
                         net (fo=1, routed)           0.149    18.236    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1243_n_7
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.124    18.360 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1115/O
                         net (fo=1, routed)           0.325    18.686    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1115_n_7
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.810 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_875/O
                         net (fo=1, routed)           0.488    19.297    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_875_n_7
    SLICE_X67Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.421 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_706/O
                         net (fo=1, routed)           0.293    19.715    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_706_n_7
    SLICE_X67Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.839 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_521/O
                         net (fo=1, routed)           0.296    20.134    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_521_n_7
    SLICE_X67Y68         LUT6 (Prop_lut6_I0_O)        0.124    20.258 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_273/O
                         net (fo=1, routed)           0.264    20.523    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_273_n_7
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.647 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_80/O
                         net (fo=4, routed)           0.491    21.138    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_80_n_7
    SLICE_X62Y69         LUT6 (Prop_lut6_I2_O)        0.124    21.262 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_12/O
                         net (fo=10, routed)          1.705    22.967    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ap_CS_fsm_reg[117]_3[5]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.518    12.697    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ap_clk
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/CLKARDCLK
                         clock pessimism              0.129    12.826    
                         clock uncertainty           -0.154    12.672    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.106    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                         -22.967    
  -------------------------------------------------------------------
                         slack                                -10.861    

Slack (VIOLATED) :        -10.825ns  (required time - arrival time)
  Source:                 design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[14]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.734ns  (logic 4.424ns (22.418%)  route 15.310ns (77.582%))
  Logic Levels:           32  (LUT3=1 LUT5=1 LUT6=30)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.903     3.197    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X59Y107        FDRE                                         r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[14]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[14]_replica_3/Q
                         net (fo=6, routed)           0.872     4.525    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_pp0_stage13_repN_3
    SLICE_X67Y111        LUT3 (Prop_lut3_I0_O)        0.124     4.649 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_893/O
                         net (fo=9, routed)           0.732     5.381    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_893_n_7
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.124     5.505 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_896/O
                         net (fo=30, routed)          0.909     6.414    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_896_n_7
    SLICE_X62Y111        LUT6 (Prop_lut6_I5_O)        0.124     6.538 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_792/O
                         net (fo=1, routed)           1.295     7.833    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_792_n_7
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.957 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_622/O
                         net (fo=2, routed)           0.719     8.676    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/data_set_address0[7]
    SLICE_X66Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.800 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1790/O
                         net (fo=1, routed)           0.292     9.092    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1790_n_7
    SLICE_X67Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.216 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1765/O
                         net (fo=1, routed)           0.302     9.518    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1765_n_7
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.642 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1742/O
                         net (fo=1, routed)           0.568    10.210    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1742_n_7
    SLICE_X61Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.334 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1717/O
                         net (fo=1, routed)           0.404    10.738    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1717_n_7
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.862 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1691/O
                         net (fo=1, routed)           0.154    11.016    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1691_n_7
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124    11.140 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1663/O
                         net (fo=1, routed)           0.445    11.585    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1663_n_7
    SLICE_X62Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.709 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1639/O
                         net (fo=1, routed)           0.288    11.997    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1639_n_7
    SLICE_X61Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.121 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1614/O
                         net (fo=1, routed)           0.475    12.596    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1614_n_7
    SLICE_X67Y93         LUT6 (Prop_lut6_I5_O)        0.124    12.720 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1588/O
                         net (fo=1, routed)           0.154    12.874    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1588_n_7
    SLICE_X67Y93         LUT6 (Prop_lut6_I5_O)        0.124    12.998 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1561/O
                         net (fo=1, routed)           0.431    13.430    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1561_n_7
    SLICE_X67Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.554 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1534/O
                         net (fo=1, routed)           0.296    13.849    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1534_n_7
    SLICE_X67Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.973 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1506/O
                         net (fo=1, routed)           0.303    14.277    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1506_n_7
    SLICE_X66Y88         LUT6 (Prop_lut6_I5_O)        0.124    14.401 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1476/O
                         net (fo=1, routed)           0.304    14.704    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/points_address0[7]
    SLICE_X64Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.828 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1446/O
                         net (fo=1, routed)           0.300    15.128    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1446_n_7
    SLICE_X64Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.252 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1421/O
                         net (fo=1, routed)           0.298    15.550    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1421_n_7
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.124    15.674 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1395/O
                         net (fo=1, routed)           0.287    15.961    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1395_n_7
    SLICE_X67Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.085 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1367/O
                         net (fo=1, routed)           0.495    16.580    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1367_n_7
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.124    16.704 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1336/O
                         net (fo=1, routed)           0.162    16.866    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1336_n_7
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.124    16.990 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1305/O
                         net (fo=1, routed)           0.302    17.292    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1305_n_7
    SLICE_X62Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.416 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1273/O
                         net (fo=1, routed)           0.162    17.578    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1273_n_7
    SLICE_X62Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.702 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1241/O
                         net (fo=1, routed)           0.533    18.235    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1241_n_7
    SLICE_X66Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.359 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1113/O
                         net (fo=1, routed)           0.423    18.782    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1113_n_7
    SLICE_X66Y72         LUT6 (Prop_lut6_I5_O)        0.124    18.906 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_871/O
                         net (fo=1, routed)           0.292    19.198    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_871_n_7
    SLICE_X67Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.322 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_703/O
                         net (fo=1, routed)           0.291    19.613    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_703_n_7
    SLICE_X65Y69         LUT6 (Prop_lut6_I5_O)        0.124    19.737 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_515/O
                         net (fo=1, routed)           0.151    19.889    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_515_n_7
    SLICE_X65Y69         LUT6 (Prop_lut6_I0_O)        0.124    20.013 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_261/O
                         net (fo=1, routed)           0.435    20.448    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_261_n_7
    SLICE_X66Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.572 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_72/O
                         net (fo=4, routed)           0.687    21.259    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_72_n_7
    SLICE_X56Y73         LUT6 (Prop_lut6_I2_O)        0.124    21.383 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_10/O
                         net (fo=10, routed)          1.548    22.931    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ap_CS_fsm_reg[117]_3[7]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.518    12.697    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ap_clk
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/CLKARDCLK
                         clock pessimism              0.129    12.826    
                         clock uncertainty           -0.154    12.672    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.106    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                         -22.931    
  -------------------------------------------------------------------
                         slack                                -10.825    

Slack (VIOLATED) :        -10.802ns  (required time - arrival time)
  Source:                 design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[28]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.793ns  (logic 4.486ns (22.664%)  route 15.307ns (77.336%))
  Logic Levels:           32  (LUT3=1 LUT6=31)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.824     3.118    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X50Y115        FDRE                                         r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[28]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDRE (Prop_fdre_C_Q)         0.518     3.636 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[28]_replica_2/Q
                         net (fo=6, routed)           0.640     4.276    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_pp0_stage27_repN_2
    SLICE_X49Y110        LUT3 (Prop_lut3_I1_O)        0.124     4.400 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1141/O
                         net (fo=14, routed)          1.415     5.816    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1141_n_7
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.124     5.940 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1045/O
                         net (fo=1, routed)           1.382     7.322    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1045_n_7
    SLICE_X64Y96         LUT6 (Prop_lut6_I3_O)        0.124     7.446 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_819/O
                         net (fo=1, routed)           0.811     8.257    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_819_n_7
    SLICE_X64Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.381 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_640/O
                         net (fo=2, routed)           0.317     8.698    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/data_set_address0[4]
    SLICE_X64Y96         LUT6 (Prop_lut6_I5_O)        0.124     8.822 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1793/O
                         net (fo=1, routed)           0.280     9.101    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1793_n_7
    SLICE_X64Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.225 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1770/O
                         net (fo=1, routed)           0.159     9.384    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1770_n_7
    SLICE_X64Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.508 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1747/O
                         net (fo=1, routed)           0.293     9.801    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1747_n_7
    SLICE_X65Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.925 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1723/O
                         net (fo=1, routed)           0.288    10.214    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1723_n_7
    SLICE_X67Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.338 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1699/O
                         net (fo=1, routed)           0.436    10.774    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1699_n_7
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.898 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1671/O
                         net (fo=1, routed)           0.263    11.161    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1671_n_7
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.124    11.285 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1645/O
                         net (fo=1, routed)           0.151    11.436    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1645_n_7
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.124    11.560 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1621/O
                         net (fo=1, routed)           0.295    11.855    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1621_n_7
    SLICE_X63Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.979 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1596/O
                         net (fo=1, routed)           0.404    12.383    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1596_n_7
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    12.507 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1569/O
                         net (fo=1, routed)           0.482    12.989    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1569_n_7
    SLICE_X65Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.113 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1542/O
                         net (fo=1, routed)           0.299    13.413    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1542_n_7
    SLICE_X64Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.537 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1514/O
                         net (fo=1, routed)           0.303    13.839    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1514_n_7
    SLICE_X67Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.963 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1486/O
                         net (fo=1, routed)           0.282    14.245    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/points_address0[4]
    SLICE_X65Y88         LUT6 (Prop_lut6_I5_O)        0.124    14.369 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1455/O
                         net (fo=1, routed)           0.439    14.808    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1455_n_7
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.932 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1425/O
                         net (fo=1, routed)           0.296    15.228    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1425_n_7
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.124    15.352 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1400/O
                         net (fo=1, routed)           0.287    15.639    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1400_n_7
    SLICE_X61Y84         LUT6 (Prop_lut6_I5_O)        0.124    15.763 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1373/O
                         net (fo=1, routed)           0.505    16.269    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1373_n_7
    SLICE_X59Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.393 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1343/O
                         net (fo=1, routed)           0.154    16.546    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1343_n_7
    SLICE_X59Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.670 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1312/O
                         net (fo=1, routed)           0.493    17.163    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1312_n_7
    SLICE_X58Y76         LUT6 (Prop_lut6_I5_O)        0.124    17.287 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1280/O
                         net (fo=1, routed)           0.483    17.770    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1280_n_7
    SLICE_X58Y72         LUT6 (Prop_lut6_I5_O)        0.124    17.894 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1249/O
                         net (fo=1, routed)           0.435    18.330    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1249_n_7
    SLICE_X60Y73         LUT6 (Prop_lut6_I5_O)        0.124    18.454 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1121/O
                         net (fo=1, routed)           0.303    18.756    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1121_n_7
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124    18.880 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_877/O
                         net (fo=1, routed)           0.303    19.183    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_877_n_7
    SLICE_X60Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.307 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_727/O
                         net (fo=1, routed)           0.404    19.711    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_727_n_7
    SLICE_X61Y69         LUT6 (Prop_lut6_I5_O)        0.124    19.835 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_534/O
                         net (fo=1, routed)           0.154    19.990    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_534_n_7
    SLICE_X61Y69         LUT6 (Prop_lut6_I0_O)        0.124    20.114 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_280/O
                         net (fo=1, routed)           0.298    20.412    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_280_n_7
    SLICE_X62Y69         LUT6 (Prop_lut6_I2_O)        0.124    20.536 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_84/O
                         net (fo=4, routed)           0.530    21.066    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_84_n_7
    SLICE_X58Y69         LUT6 (Prop_lut6_I2_O)        0.124    21.190 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_13/O
                         net (fo=10, routed)          1.722    22.911    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ap_CS_fsm_reg[117]_3[4]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.521    12.700    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/CLKARDCLK
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    12.109    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                         -22.911    
  -------------------------------------------------------------------
                         slack                                -10.802    

Slack (VIOLATED) :        -10.791ns  (required time - arrival time)
  Source:                 design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[33]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.705ns  (logic 4.562ns (23.151%)  route 15.143ns (76.849%))
  Logic Levels:           32  (LUT3=2 LUT5=1 LUT6=29)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.898     3.192    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X55Y114        FDRE                                         r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[33]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.419     3.611 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[33]_replica/Q
                         net (fo=21, routed)          0.861     4.472    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_pp0_stage32_repN
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.299     4.771 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1134/O
                         net (fo=15, routed)          1.186     5.957    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1134_n_7
    SLICE_X57Y102        LUT5 (Prop_lut5_I0_O)        0.124     6.081 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_907/O
                         net (fo=2, routed)           0.277     6.358    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_907_n_7
    SLICE_X57Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.482 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_748/O
                         net (fo=17, routed)          0.974     7.456    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_748_n_7
    SLICE_X56Y102        LUT6 (Prop_lut6_I4_O)        0.124     7.580 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_573_replica/O
                         net (fo=1, routed)           0.306     7.885    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/data_set_address0[14]_repN
    SLICE_X56Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.009 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1779/O
                         net (fo=1, routed)           0.437     8.446    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1779_n_7
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.570 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1754/O
                         net (fo=1, routed)           0.162     8.732    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1754_n_7
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.856 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1731/O
                         net (fo=1, routed)           0.287     9.143    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1731_n_7
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.267 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1706/O
                         net (fo=1, routed)           0.264     9.532    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1706_n_7
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.656 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1680/O
                         net (fo=1, routed)           0.448    10.103    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1680_n_7
    SLICE_X56Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.227 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1652/O
                         net (fo=1, routed)           0.280    10.507    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1652_n_7
    SLICE_X56Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.631 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1628/O
                         net (fo=1, routed)           0.159    10.790    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1628_n_7
    SLICE_X56Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1603/O
                         net (fo=1, routed)           0.447    11.360    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1603_n_7
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.484 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1577/O
                         net (fo=1, routed)           0.304    11.788    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1577_n_7
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.912 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1549/O
                         net (fo=1, routed)           0.302    12.214    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1549_n_7
    SLICE_X58Y95         LUT6 (Prop_lut6_I5_O)        0.124    12.338 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1523/O
                         net (fo=1, routed)           0.616    12.955    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1523_n_7
    SLICE_X61Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.079 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1494/O
                         net (fo=1, routed)           0.151    13.230    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1494_n_7
    SLICE_X61Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.354 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1465/O
                         net (fo=1, routed)           0.442    13.796    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/points_address0[14]
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.920 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1434/O
                         net (fo=1, routed)           0.442    14.362    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1434_n_7
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.486 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1408/O
                         net (fo=1, routed)           0.294    14.780    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1408_n_7
    SLICE_X62Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.904 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1382/O
                         net (fo=1, routed)           0.446    15.350    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1382_n_7
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.124    15.474 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1354/O
                         net (fo=1, routed)           0.446    15.920    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1354_n_7
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.044 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1323/O
                         net (fo=1, routed)           0.306    16.350    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1323_n_7
    SLICE_X64Y81         LUT6 (Prop_lut6_I5_O)        0.124    16.474 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1293/O
                         net (fo=1, routed)           0.431    16.905    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1293_n_7
    SLICE_X65Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.029 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1260/O
                         net (fo=1, routed)           0.154    17.183    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1260_n_7
    SLICE_X65Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.307 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1228/O
                         net (fo=1, routed)           0.650    17.958    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1228_n_7
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.082 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1100/O
                         net (fo=1, routed)           0.287    18.369    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1100_n_7
    SLICE_X67Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.493 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_855/O
                         net (fo=1, routed)           0.472    18.965    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_855_n_7
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.089 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_678/O
                         net (fo=1, routed)           0.351    19.440    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_678_n_7
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.564 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_462/O
                         net (fo=1, routed)           0.503    20.067    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_462_n_7
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    20.191 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_198/O
                         net (fo=1, routed)           0.292    20.483    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_198_n_7
    SLICE_X67Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.607 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_43/O
                         net (fo=6, routed)           0.499    21.106    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_43_n_7
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.124    21.230 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_3/O
                         net (fo=10, routed)          1.667    22.897    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ap_CS_fsm_reg[117]_3[14]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.518    12.697    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ap_clk
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/CLKARDCLK
                         clock pessimism              0.129    12.826    
                         clock uncertainty           -0.154    12.672    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    12.106    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                         -22.897    
  -------------------------------------------------------------------
                         slack                                -10.791    

Slack (VIOLATED) :        -10.774ns  (required time - arrival time)
  Source:                 design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[33]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.688ns  (logic 4.562ns (23.171%)  route 15.126ns (76.829%))
  Logic Levels:           32  (LUT3=2 LUT5=1 LUT6=29)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.898     3.192    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X55Y114        FDRE                                         r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[33]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.419     3.611 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_reg[33]_replica/Q
                         net (fo=21, routed)          0.861     4.472    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_CS_fsm_pp0_stage32_repN
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.299     4.771 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1134/O
                         net (fo=15, routed)          1.186     5.957    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1134_n_7
    SLICE_X57Y102        LUT5 (Prop_lut5_I0_O)        0.124     6.081 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_907/O
                         net (fo=2, routed)           0.277     6.358    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_907_n_7
    SLICE_X57Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.482 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_748/O
                         net (fo=17, routed)          1.376     7.858    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_748_n_7
    SLICE_X67Y100        LUT6 (Prop_lut6_I4_O)        0.124     7.982 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_587/O
                         net (fo=2, routed)           0.163     8.145    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/data_set_address0[12]
    SLICE_X67Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.269 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1782/O
                         net (fo=1, routed)           0.584     8.853    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1782_n_7
    SLICE_X65Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.977 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1758/O
                         net (fo=1, routed)           0.294     9.271    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1758_n_7
    SLICE_X66Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.395 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1734/O
                         net (fo=1, routed)           0.475     9.870    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1734_n_7
    SLICE_X57Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.994 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1710/O
                         net (fo=1, routed)           0.443    10.437    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1710_n_7
    SLICE_X55Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.561 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1683/O
                         net (fo=1, routed)           0.310    10.871    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1683_n_7
    SLICE_X57Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.995 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1656/O
                         net (fo=1, routed)           0.154    11.150    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1656_n_7
    SLICE_X57Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.274 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1631/O
                         net (fo=1, routed)           0.264    11.538    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1631_n_7
    SLICE_X57Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.662 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1606/O
                         net (fo=1, routed)           0.431    12.093    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1606_n_7
    SLICE_X57Y95         LUT6 (Prop_lut6_I5_O)        0.124    12.217 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1580/O
                         net (fo=1, routed)           0.553    12.770    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1580_n_7
    SLICE_X57Y92         LUT6 (Prop_lut6_I5_O)        0.124    12.894 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1553/O
                         net (fo=1, routed)           0.263    13.157    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1553_n_7
    SLICE_X57Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.281 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1526/O
                         net (fo=1, routed)           0.431    13.712    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1526_n_7
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.836 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1498/O
                         net (fo=1, routed)           0.441    14.276    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1498_n_7
    SLICE_X56Y89         LUT6 (Prop_lut6_I5_O)        0.124    14.400 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1468/O
                         net (fo=1, routed)           0.293    14.694    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/points_address0[12]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.818 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1438/O
                         net (fo=1, routed)           0.312    15.130    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1438_n_7
    SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.124    15.254 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1411/O
                         net (fo=1, routed)           0.620    15.874    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1411_n_7
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124    15.998 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1385/O
                         net (fo=1, routed)           0.154    16.152    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1385_n_7
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124    16.276 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1357/O
                         net (fo=1, routed)           0.624    16.900    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1357_n_7
    SLICE_X67Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.024 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1327/O
                         net (fo=1, routed)           0.154    17.178    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1327_n_7
    SLICE_X67Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.302 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1296/O
                         net (fo=1, routed)           0.282    17.584    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1296_n_7
    SLICE_X65Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.708 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1264/O
                         net (fo=1, routed)           0.151    17.860    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1264_n_7
    SLICE_X65Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.984 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1231/O
                         net (fo=1, routed)           0.303    18.286    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1231_n_7
    SLICE_X64Y76         LUT6 (Prop_lut6_I5_O)        0.124    18.410 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1104/O
                         net (fo=1, routed)           0.332    18.743    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_1104_n_7
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.867 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_858/O
                         net (fo=1, routed)           0.309    19.176    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_858_n_7
    SLICE_X66Y73         LUT6 (Prop_lut6_I5_O)        0.124    19.300 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_685/O
                         net (fo=1, routed)           0.292    19.592    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_685_n_7
    SLICE_X67Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.716 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_481/O
                         net (fo=1, routed)           0.444    20.160    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_481_n_7
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.124    20.284 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_220/O
                         net (fo=1, routed)           0.159    20.443    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_220_n_7
    SLICE_X60Y71         LUT6 (Prop_lut6_I2_O)        0.124    20.567 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_52/O
                         net (fo=4, routed)           0.490    21.057    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_52_n_7
    SLICE_X54Y71         LUT6 (Prop_lut6_I2_O)        0.124    21.181 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_5/O
                         net (fo=10, routed)          1.700    22.880    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ap_CS_fsm_reg[117]_3[12]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.518    12.697    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ap_clk
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/CLKARDCLK
                         clock pessimism              0.129    12.826    
                         clock uncertainty           -0.154    12.672    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.106    design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                         -22.880    
  -------------------------------------------------------------------
                         slack                                -10.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.959%)  route 0.202ns (52.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.586     0.922    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X60Y49         FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup_reg/Q
                         net (fo=84, routed)          0.202     1.264    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/out
    SLICE_X60Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.309 r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_data_reg_out[34]_i_2/O
                         net (fo=1, routed)           0.000     1.309    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/D[2]
    SLICE_X60Y50         FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.849     1.215    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X60Y50         FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[34]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.092     1.277    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.031%)  route 0.230ns (61.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.580     0.916    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X63Y51         FDRE                                         r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[5]/Q
                         net (fo=2, routed)           0.230     1.286    design_1_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_REG_FOR_SMPL.buffer_length_i_reg[22][5]
    SLICE_X58Y47         FDRE                                         r  design_1_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.853     1.219    design_1_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X58Y47         FDRE                                         r  design_1_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[5]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.063     1.252    design_1_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.507%)  route 0.206ns (52.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.586     0.922    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X60Y49         FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup_reg/Q
                         net (fo=84, routed)          0.206     1.268    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/out
    SLICE_X60Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.313 r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_data_reg_out[33]_i_1/O
                         net (fo=1, routed)           0.000     1.313    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/D[1]
    SLICE_X60Y50         FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.849     1.215    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X60Y50         FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[33]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.092     1.277    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/tmp_7_13_reg_3089_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/tmp_7_13_reg_3089_pp0_iter1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.672%)  route 0.276ns (68.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.553     0.889    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X53Y97         FDRE                                         r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/tmp_7_13_reg_3089_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/tmp_7_13_reg_3089_reg[5]/Q
                         net (fo=1, routed)           0.276     1.293    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/tmp_7_13_reg_3089[5]
    SLICE_X51Y102        FDRE                                         r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/tmp_7_13_reg_3089_pp0_iter1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.907     1.273    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X51Y102        FDRE                                         r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/tmp_7_13_reg_3089_pp0_iter1_reg_reg[5]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.018     1.256    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/tmp_7_13_reg_3089_pp0_iter1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/tmp_7_36_reg_3342_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/tmp_7_36_reg_3342_pp0_iter2_reg_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.656     0.992    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X60Y116        FDRE                                         r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/tmp_7_36_reg_3342_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y116        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/tmp_7_36_reg_3342_reg[15]/Q
                         net (fo=1, routed)           0.119     1.252    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/tmp_7_36_reg_3342[15]
    SLICE_X58Y116        SRL16E                                       r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/tmp_7_36_reg_3342_pp0_iter2_reg_reg[15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.926     1.292    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X58Y116        SRL16E                                       r  design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/tmp_7_36_reg_3342_pp0_iter2_reg_reg[15]_srl2/CLK
                         clock pessimism             -0.268     1.024    
    SLICE_X58Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.207    design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/tmp_7_36_reg_3342_pp0_iter2_reg_reg[15]_srl2
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_44_reg_3409_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_44_reg_3409_pp0_iter3_reg_reg[31]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.588     0.924    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X83Y42         FDRE                                         r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_44_reg_3409_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y42         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_44_reg_3409_reg[31]/Q
                         net (fo=1, routed)           0.110     1.175    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_44_reg_3409[31]
    SLICE_X82Y41         SRL16E                                       r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_44_reg_3409_pp0_iter3_reg_reg[31]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.857     1.223    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X82Y41         SRL16E                                       r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_44_reg_3409_pp0_iter3_reg_reg[31]_srl2/CLK
                         clock pessimism             -0.284     0.940    
    SLICE_X82Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.123    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_44_reg_3409_pp0_iter3_reg_reg[31]_srl2
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_24_reg_3210_pp0_iter1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_24_reg_3210_pp0_iter2_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.120%)  route 0.239ns (62.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.615     0.951    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X101Y48        FDRE                                         r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_24_reg_3210_pp0_iter1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y48        FDRE (Prop_fdre_C_Q)         0.141     1.092 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_24_reg_3210_pp0_iter1_reg_reg[6]/Q
                         net (fo=1, routed)           0.239     1.330    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_24_reg_3210_pp0_iter1_reg[6]
    SLICE_X94Y50         FDRE                                         r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_24_reg_3210_pp0_iter2_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.878     1.244    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X94Y50         FDRE                                         r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_24_reg_3210_pp0_iter2_reg_reg[6]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X94Y50         FDRE (Hold_fdre_C_D)         0.064     1.278    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_24_reg_3210_pp0_iter2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.702%)  route 0.132ns (48.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.590     0.926    design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X28Y44         FDRE                                         r  design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.132     1.198    design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X26Y44         SRL16E                                       r  design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.859     1.225    design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X26Y44         SRL16E                                       r  design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/CLK
                         clock pessimism             -0.263     0.962    
    SLICE_X26Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.145    design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_42_reg_3389_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_42_reg_3389_pp0_iter3_reg_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.579     0.915    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X63Y32         FDRE                                         r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_42_reg_3389_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_42_reg_3389_reg[15]/Q
                         net (fo=1, routed)           0.110     1.166    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_42_reg_3389[15]
    SLICE_X62Y31         SRL16E                                       r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_42_reg_3389_pp0_iter3_reg_reg[15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.844     1.210    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X62Y31         SRL16E                                       r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_42_reg_3389_pp0_iter3_reg_reg[15]_srl2/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X62Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.111    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_42_reg_3389_pp0_iter3_reg_reg[15]_srl2
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_43_reg_3394_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_43_reg_3394_pp0_iter3_reg_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.589     0.925    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X87Y42         FDRE                                         r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_43_reg_3394_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y42         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_43_reg_3394_reg[15]/Q
                         net (fo=1, routed)           0.113     1.179    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_43_reg_3394[15]
    SLICE_X86Y41         SRL16E                                       r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_43_reg_3394_pp0_iter3_reg_reg[15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.857     1.223    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ap_clk
    SLICE_X86Y41         SRL16E                                       r  design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_43_reg_3394_pp0_iter3_reg_reg[15]_srl2/CLK
                         clock pessimism             -0.282     0.941    
    SLICE_X86Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.124    design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/tmp_7_43_reg_3394_pp0_iter3_reg_reg[15]_srl2
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y14   design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y14   design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    design_1_i/doKmean_1/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    design_1_i/doKmean_1/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6    design_1_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6    design_1_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y15   design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y15   design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7    design_1_i/doKmean_1/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7    design_1_i/doKmean_1/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y139  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y139  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y139  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y139  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y139  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y139  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y139  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y139  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y140  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y140  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y145  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y145  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y145  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y145  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y145  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y145  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y145  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y145  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y141  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y141  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.065ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.766ns (23.527%)  route 2.490ns (76.473%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 20.391 - 16.667 ) 
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.283     2.283    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.384 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.831     4.215    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y145        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y145        FDCE (Prop_fdce_C_Q)         0.518     4.733 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.954     5.687    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][5]
    SLICE_X49Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.811 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.799     6.611    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X48Y146        LUT5 (Prop_lut5_I0_O)        0.124     6.735 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.737     7.471    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X46Y147        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.980    18.647    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.738 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.653    20.391    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X46Y147        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.345    20.736    
                         clock uncertainty           -0.035    20.700    
    SLICE_X46Y147        FDRE (Setup_fdre_C_CE)      -0.164    20.536    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.536    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                 13.065    

Slack (MET) :             13.813ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.678ns  (logic 0.772ns (28.826%)  route 1.906ns (71.174%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.713ns = ( 37.046 - 33.333 ) 
    Source Clock Delay      (SCD):    4.228ns = ( 20.895 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.283    18.950    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.051 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.844    20.895    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X46Y147        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y147        FDRE (Prop_fdre_C_Q)         0.524    21.419 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.759    22.177    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y147        LUT6 (Prop_lut6_I0_O)        0.124    22.301 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.148    23.449    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X52Y149        LUT6 (Prop_lut6_I0_O)        0.124    23.573 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.573    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X52Y149        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.980    35.313    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.404 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.641    37.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y149        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.345    37.390    
                         clock uncertainty           -0.035    37.355    
    SLICE_X52Y149        FDCE (Setup_fdce_C_D)        0.031    37.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.386    
                         arrival time                         -23.573    
  -------------------------------------------------------------------
                         slack                                 13.813    

Slack (MET) :             14.059ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.576ns  (logic 0.772ns (29.974%)  route 1.804ns (70.026%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 37.057 - 33.333 ) 
    Source Clock Delay      (SCD):    4.228ns = ( 20.895 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.283    18.950    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.051 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.844    20.895    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X46Y147        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y147        FDRE (Prop_fdre_C_Q)         0.524    21.419 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.759    22.177    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y147        LUT6 (Prop_lut6_I0_O)        0.124    22.301 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.045    23.346    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X47Y143        LUT4 (Prop_lut4_I0_O)        0.124    23.470 r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.470    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X47Y143        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.980    35.313    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.404 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.652    37.057    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y143        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.479    37.535    
                         clock uncertainty           -0.035    37.500    
    SLICE_X47Y143        FDCE (Setup_fdce_C_D)        0.029    37.529    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.529    
                         arrival time                         -23.470    
  -------------------------------------------------------------------
                         slack                                 14.059    

Slack (MET) :             14.059ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.578ns  (logic 0.772ns (29.951%)  route 1.806ns (70.049%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 37.057 - 33.333 ) 
    Source Clock Delay      (SCD):    4.228ns = ( 20.895 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.283    18.950    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.051 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.844    20.895    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X46Y147        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y147        FDRE (Prop_fdre_C_Q)         0.524    21.419 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.759    22.177    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y147        LUT6 (Prop_lut6_I0_O)        0.124    22.301 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.047    23.348    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.124    23.472 r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.472    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X47Y143        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.980    35.313    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.404 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.652    37.057    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y143        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.479    37.535    
                         clock uncertainty           -0.035    37.500    
    SLICE_X47Y143        FDCE (Setup_fdce_C_D)        0.031    37.531    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.531    
                         arrival time                         -23.472    
  -------------------------------------------------------------------
                         slack                                 14.059    

Slack (MET) :             14.077ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.604ns  (logic 0.800ns (30.727%)  route 1.804ns (69.273%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 37.057 - 33.333 ) 
    Source Clock Delay      (SCD):    4.228ns = ( 20.895 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.283    18.950    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.051 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.844    20.895    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X46Y147        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y147        FDRE (Prop_fdre_C_Q)         0.524    21.419 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.759    22.177    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y147        LUT6 (Prop_lut6_I0_O)        0.124    22.301 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.045    23.346    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X47Y143        LUT5 (Prop_lut5_I0_O)        0.152    23.498 r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.498    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X47Y143        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.980    35.313    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.404 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.652    37.057    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y143        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.479    37.535    
                         clock uncertainty           -0.035    37.500    
    SLICE_X47Y143        FDCE (Setup_fdce_C_D)        0.075    37.575    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.575    
                         arrival time                         -23.498    
  -------------------------------------------------------------------
                         slack                                 14.077    

Slack (MET) :             14.131ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.504ns  (logic 0.772ns (30.828%)  route 1.732ns (69.172%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.723ns = ( 37.056 - 33.333 ) 
    Source Clock Delay      (SCD):    4.228ns = ( 20.895 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.283    18.950    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.051 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.844    20.895    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X46Y147        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y147        FDRE (Prop_fdre_C_Q)         0.524    21.419 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.759    22.177    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y147        LUT6 (Prop_lut6_I0_O)        0.124    22.301 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.974    23.275    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y141        LUT2 (Prop_lut2_I0_O)        0.124    23.399 r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.399    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X44Y141        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.980    35.313    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.404 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.651    37.056    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y141        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.479    37.534    
                         clock uncertainty           -0.035    37.499    
    SLICE_X44Y141        FDCE (Setup_fdce_C_D)        0.031    37.530    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.530    
                         arrival time                         -23.399    
  -------------------------------------------------------------------
                         slack                                 14.131    

Slack (MET) :             14.149ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.530ns  (logic 0.798ns (31.538%)  route 1.732ns (68.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.723ns = ( 37.056 - 33.333 ) 
    Source Clock Delay      (SCD):    4.228ns = ( 20.895 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.283    18.950    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.051 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.844    20.895    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X46Y147        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y147        FDRE (Prop_fdre_C_Q)         0.524    21.419 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.759    22.177    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y147        LUT6 (Prop_lut6_I0_O)        0.124    22.301 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.974    23.275    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y141        LUT3 (Prop_lut3_I0_O)        0.150    23.425 r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.425    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X44Y141        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.980    35.313    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.404 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.651    37.056    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y141        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.479    37.534    
                         clock uncertainty           -0.035    37.499    
    SLICE_X44Y141        FDCE (Setup_fdce_C_D)        0.075    37.574    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.574    
                         arrival time                         -23.425    
  -------------------------------------------------------------------
                         slack                                 14.149    

Slack (MET) :             14.172ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.319ns  (logic 0.772ns (33.292%)  route 1.547ns (66.708%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.713ns = ( 37.046 - 33.333 ) 
    Source Clock Delay      (SCD):    4.228ns = ( 20.895 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.283    18.950    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.051 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.844    20.895    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X46Y147        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y147        FDRE (Prop_fdre_C_Q)         0.524    21.419 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.759    22.177    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y147        LUT6 (Prop_lut6_I0_O)        0.124    22.301 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.788    23.090    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X51Y149        LUT4 (Prop_lut4_I0_O)        0.124    23.214 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.214    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X51Y149        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.980    35.313    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.404 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.641    37.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y149        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.345    37.390    
                         clock uncertainty           -0.035    37.355    
    SLICE_X51Y149        FDCE (Setup_fdce_C_D)        0.031    37.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.386    
                         arrival time                         -23.214    
  -------------------------------------------------------------------
                         slack                                 14.172    

Slack (MET) :             14.189ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.299ns  (logic 0.772ns (33.574%)  route 1.527ns (66.425%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.713ns = ( 37.046 - 33.333 ) 
    Source Clock Delay      (SCD):    4.228ns = ( 20.895 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.283    18.950    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.051 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.844    20.895    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X46Y147        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y147        FDRE (Prop_fdre_C_Q)         0.524    21.419 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.759    22.177    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y147        LUT6 (Prop_lut6_I0_O)        0.124    22.301 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.769    23.070    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X51Y149        LUT4 (Prop_lut4_I0_O)        0.124    23.194 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.194    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X51Y149        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.980    35.313    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.404 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.641    37.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y149        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.345    37.390    
                         clock uncertainty           -0.035    37.355    
    SLICE_X51Y149        FDCE (Setup_fdce_C_D)        0.029    37.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.384    
                         arrival time                         -23.194    
  -------------------------------------------------------------------
                         slack                                 14.189    

Slack (MET) :             14.203ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.288ns  (logic 0.772ns (33.738%)  route 1.516ns (66.262%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.713ns = ( 37.046 - 33.333 ) 
    Source Clock Delay      (SCD):    4.228ns = ( 20.895 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.283    18.950    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.051 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.844    20.895    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X46Y147        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y147        FDRE (Prop_fdre_C_Q)         0.524    21.419 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.759    22.177    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y147        LUT6 (Prop_lut6_I0_O)        0.124    22.301 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.758    23.059    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X52Y149        LUT2 (Prop_lut2_I0_O)        0.124    23.183 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.183    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X52Y149        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.980    35.313    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.404 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         1.641    37.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y149        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.345    37.390    
                         clock uncertainty           -0.035    37.355    
    SLICE_X52Y149        FDCE (Setup_fdce_C_D)        0.031    37.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.386    
                         arrival time                         -23.183    
  -------------------------------------------------------------------
                         slack                                 14.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.112%)  route 0.255ns (60.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.007     1.007    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.033 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.635     1.669    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y148        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDCE (Prop_fdce_C_Q)         0.164     1.833 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/Q
                         net (fo=3, routed)           0.255     2.088    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0
    SLICE_X47Y149        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131     1.131    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.160 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.911     2.071    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X47Y149        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/C
                         clock pessimism             -0.136     1.936    
    SLICE_X47Y149        FDCE (Hold_fdce_C_D)         0.070     2.006    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.007     1.007    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.033 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.666     1.700    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X87Y149        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y149        FDCE (Prop_fdce_C_Q)         0.141     1.841 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.896    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X87Y149        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131     1.131    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.160 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.940     2.100    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X87Y149        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.401     1.700    
    SLICE_X87Y149        FDPE (Hold_fdpe_C_D)         0.075     1.775    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.007     1.007    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.033 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.666     1.700    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X86Y149        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y149        FDCE (Prop_fdce_C_Q)         0.164     1.864 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.919    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X86Y149        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131     1.131    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.160 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.940     2.100    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X86Y149        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.401     1.700    
    SLICE_X86Y149        FDPE (Hold_fdpe_C_D)         0.060     1.760    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.007     1.007    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.033 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.638     1.672    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X45Y146        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y146        FDCE (Prop_fdce_C_Q)         0.141     1.813 r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.113     1.926    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_synced
    SLICE_X45Y145        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131     1.131    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.160 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.910     2.070    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y145        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.383     1.688    
    SLICE_X45Y145        FDCE (Hold_fdce_C_D)         0.072     1.760    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.945%)  route 0.130ns (48.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.007     1.007    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.033 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.634     1.668    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y135        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y135        FDCE (Prop_fdce_C_Q)         0.141     1.809 r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.130     1.939    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X37Y136        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131     1.131    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.160 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.905     2.065    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y136        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.365     1.701    
    SLICE_X37Y136        FDCE (Hold_fdce_C_D)         0.070     1.771    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.499%)  route 0.128ns (47.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.007     1.007    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.033 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.662     1.696    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X85Y137        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y137        FDCE (Prop_fdce_C_Q)         0.141     1.837 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.128     1.964    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[4]
    SLICE_X86Y137        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131     1.131    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.160 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.935     2.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X86Y137        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                         clock pessimism             -0.365     1.731    
    SLICE_X86Y137        FDCE (Hold_fdce_C_D)         0.064     1.795    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.582%)  route 0.126ns (40.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.007     1.007    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.033 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.639     1.673    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X45Y149        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y149        FDCE (Prop_fdce_C_Q)         0.141     1.814 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.126     1.940    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][10]
    SLICE_X46Y149        LUT6 (Prop_lut6_I5_O)        0.045     1.985 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.985    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X46Y149        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131     1.131    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.160 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.911     2.071    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X46Y149        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.383     1.689    
    SLICE_X46Y149        FDCE (Hold_fdce_C_D)         0.121     1.810    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.007     1.007    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.033 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.651     1.685    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y136        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y136        FDCE (Prop_fdce_C_Q)         0.141     1.826 r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.128     1.954    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X27Y137        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131     1.131    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.160 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.925     2.085    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y137        FDCE                                         r  design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.385     1.701    
    SLICE_X27Y137        FDCE (Hold_fdce_C_D)         0.078     1.779    design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.007     1.007    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.033 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.666     1.700    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X87Y149        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y149        FDCE (Prop_fdce_C_Q)         0.141     1.841 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/Q
                         net (fo=1, routed)           0.110     1.951    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6_n_0
    SLICE_X87Y149        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131     1.131    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.160 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.940     2.100    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X87Y149        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
                         clock pessimism             -0.401     1.700    
    SLICE_X87Y149        FDCE (Hold_fdce_C_D)         0.071     1.771    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.007     1.007    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.033 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.666     1.700    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X86Y149        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y149        FDPE (Prop_fdpe_C_Q)         0.148     1.848 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.113     1.961    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X86Y148        SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131     1.131    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.160 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=377, routed)         0.940     2.100    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X86Y148        SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.385     1.716    
    SLICE_X86Y148        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.772    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X46Y147   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X48Y149   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X49Y148   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X45Y149   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X45Y149   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X45Y149   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X45Y149   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X45Y149   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X45Y149   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y147   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y141   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y147   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y147   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y147   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y141   design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y140   design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y140   design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y140   design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y140   design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y148   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y149   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X50Y147   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X46Y141   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X50Y147   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X50Y147   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X86Y148   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X86Y148   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X86Y148   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X58Y147   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        7.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.162ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.616ns  (logic 1.184ns (21.083%)  route 4.432ns (78.918%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -3.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 36.337 - 33.333 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 23.695 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          7.028    23.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X43Y147        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDPE (Prop_fdpe_C_Q)         0.340    24.035 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/Q
                         net (fo=10, routed)          1.114    25.148    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]_0
    SLICE_X49Y147        LUT4 (Prop_lut4_I2_O)        0.152    25.300 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=5, routed)           0.830    26.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X49Y148        LUT4 (Prop_lut4_I3_O)        0.360    26.491 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.804    27.295    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X51Y147        LUT5 (Prop_lut5_I3_O)        0.332    27.627 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.684    29.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X85Y143        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          3.004    36.337    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X85Y143        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.470    36.807    
                         clock uncertainty           -0.035    36.771    
    SLICE_X85Y143        FDCE (Setup_fdce_C_CE)      -0.298    36.473    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.473    
                         arrival time                         -29.311    
  -------------------------------------------------------------------
                         slack                                  7.162    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.153ns  (logic 1.184ns (22.975%)  route 3.969ns (77.025%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -3.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 36.183 - 33.333 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 23.695 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          7.028    23.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X43Y147        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDPE (Prop_fdpe_C_Q)         0.340    24.035 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/Q
                         net (fo=10, routed)          1.114    25.148    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]_0
    SLICE_X49Y147        LUT4 (Prop_lut4_I2_O)        0.152    25.300 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=5, routed)           0.830    26.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X49Y148        LUT4 (Prop_lut4_I3_O)        0.360    26.491 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.804    27.295    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X51Y147        LUT5 (Prop_lut5_I3_O)        0.332    27.627 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.221    28.848    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X83Y148        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          2.850    36.183    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X83Y148        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.493    36.676    
                         clock uncertainty           -0.035    36.641    
    SLICE_X83Y148        FDCE (Setup_fdce_C_CE)      -0.298    36.343    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.343    
                         arrival time                         -28.848    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.168ns  (logic 1.184ns (22.909%)  route 3.984ns (77.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -3.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 36.282 - 33.333 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 23.695 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          7.028    23.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X43Y147        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDPE (Prop_fdpe_C_Q)         0.340    24.035 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/Q
                         net (fo=10, routed)          1.114    25.148    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]_0
    SLICE_X49Y147        LUT4 (Prop_lut4_I2_O)        0.152    25.300 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=5, routed)           0.830    26.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X49Y148        LUT4 (Prop_lut4_I3_O)        0.360    26.491 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.804    27.295    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X51Y147        LUT5 (Prop_lut5_I3_O)        0.332    27.627 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.236    28.863    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X87Y148        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          2.949    36.282    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X87Y148        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.447    36.729    
                         clock uncertainty           -0.035    36.694    
    SLICE_X87Y148        FDCE (Setup_fdce_C_CE)      -0.298    36.396    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.396    
                         arrival time                         -28.863    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.756ns  (logic 1.184ns (20.570%)  route 4.572ns (79.430%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.720ns = ( 37.053 - 33.333 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 23.695 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          7.028    23.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X43Y147        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDPE (Prop_fdpe_C_Q)         0.340    24.035 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/Q
                         net (fo=10, routed)          1.114    25.148    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]_0
    SLICE_X49Y147        LUT4 (Prop_lut4_I2_O)        0.152    25.300 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=5, routed)           0.830    26.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X49Y148        LUT4 (Prop_lut4_I3_O)        0.360    26.491 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.804    27.295    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X51Y147        LUT5 (Prop_lut5_I3_O)        0.332    27.627 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.824    29.451    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X85Y142        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          3.720    37.053    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X85Y142        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.630    37.683    
                         clock uncertainty           -0.035    37.648    
    SLICE_X85Y142        FDCE (Setup_fdce_C_CE)      -0.298    37.350    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.350    
                         arrival time                         -29.451    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.756ns  (logic 1.184ns (20.570%)  route 4.572ns (79.430%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.720ns = ( 37.053 - 33.333 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 23.695 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          7.028    23.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X43Y147        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDPE (Prop_fdpe_C_Q)         0.340    24.035 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/Q
                         net (fo=10, routed)          1.114    25.148    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]_0
    SLICE_X49Y147        LUT4 (Prop_lut4_I2_O)        0.152    25.300 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=5, routed)           0.830    26.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X49Y148        LUT4 (Prop_lut4_I3_O)        0.360    26.491 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.804    27.295    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X51Y147        LUT5 (Prop_lut5_I3_O)        0.332    27.627 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.824    29.451    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X85Y142        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          3.720    37.053    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X85Y142        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.630    37.683    
                         clock uncertainty           -0.035    37.648    
    SLICE_X85Y142        FDCE (Setup_fdce_C_CE)      -0.298    37.350    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.350    
                         arrival time                         -29.451    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.756ns  (logic 1.184ns (20.570%)  route 4.572ns (79.430%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.720ns = ( 37.053 - 33.333 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 23.695 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          7.028    23.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X43Y147        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDPE (Prop_fdpe_C_Q)         0.340    24.035 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/Q
                         net (fo=10, routed)          1.114    25.148    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]_0
    SLICE_X49Y147        LUT4 (Prop_lut4_I2_O)        0.152    25.300 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=5, routed)           0.830    26.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X49Y148        LUT4 (Prop_lut4_I3_O)        0.360    26.491 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.804    27.295    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X51Y147        LUT5 (Prop_lut5_I3_O)        0.332    27.627 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.824    29.451    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X85Y142        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          3.720    37.053    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X85Y142        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.630    37.683    
                         clock uncertainty           -0.035    37.648    
    SLICE_X85Y142        FDCE (Setup_fdce_C_CE)      -0.298    37.350    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.350    
                         arrival time                         -29.451    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.918ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.322ns  (logic 1.184ns (22.246%)  route 4.138ns (77.754%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 36.708 - 33.333 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 23.695 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          7.028    23.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X43Y147        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDPE (Prop_fdpe_C_Q)         0.340    24.035 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/Q
                         net (fo=10, routed)          1.114    25.148    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]_0
    SLICE_X49Y147        LUT4 (Prop_lut4_I2_O)        0.152    25.300 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=5, routed)           0.830    26.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X49Y148        LUT4 (Prop_lut4_I3_O)        0.360    26.491 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.804    27.295    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X51Y147        LUT5 (Prop_lut5_I3_O)        0.332    27.627 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.390    29.017    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X85Y146        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          3.375    36.708    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X85Y146        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.560    37.268    
                         clock uncertainty           -0.035    37.233    
    SLICE_X85Y146        FDCE (Setup_fdce_C_CE)      -0.298    36.935    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.935    
                         arrival time                         -29.017    
  -------------------------------------------------------------------
                         slack                                  7.918    

Slack (MET) :             8.173ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.463ns  (logic 1.184ns (21.672%)  route 4.279ns (78.328%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 37.058 - 33.333 ) 
    Source Clock Delay      (SCD):    7.028ns = ( 23.695 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          7.028    23.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X43Y147        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDPE (Prop_fdpe_C_Q)         0.340    24.035 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/Q
                         net (fo=10, routed)          1.114    25.148    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]_0
    SLICE_X49Y147        LUT4 (Prop_lut4_I2_O)        0.152    25.300 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=5, routed)           0.830    26.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X49Y148        LUT4 (Prop_lut4_I3_O)        0.360    26.491 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.804    27.295    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X51Y147        LUT5 (Prop_lut5_I3_O)        0.332    27.627 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.531    29.158    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X83Y145        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          3.725    37.058    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X83Y145        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.607    37.665    
                         clock uncertainty           -0.035    37.629    
    SLICE_X83Y145        FDCE (Setup_fdce_C_CE)      -0.298    37.331    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.331    
                         arrival time                         -29.158    
  -------------------------------------------------------------------
                         slack                                  8.173    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.258ns  (logic 0.614ns (8.460%)  route 6.644ns (91.540%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 37.778 - 33.333 ) 
    Source Clock Delay      (SCD):    5.569ns = ( 22.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          5.569    22.235    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y148        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y148        FDCE (Prop_fdce_C_Q)         0.340    22.575 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           4.160    26.735    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X52Y147        LUT5 (Prop_lut5_I4_O)        0.124    26.859 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=11, routed)          1.543    28.402    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X48Y145        LUT3 (Prop_lut3_I0_O)        0.150    28.552 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.941    29.493    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X53Y147        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          4.445    37.778    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y147        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
                         clock pessimism              0.740    38.518    
                         clock uncertainty           -0.035    38.483    
    SLICE_X53Y147        FDCE (Setup_fdce_C_CE)      -0.500    37.983    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]
  -------------------------------------------------------------------
                         required time                         37.983    
                         arrival time                         -29.493    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.258ns  (logic 0.614ns (8.460%)  route 6.644ns (91.540%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 37.778 - 33.333 ) 
    Source Clock Delay      (SCD):    5.569ns = ( 22.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          5.569    22.235    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y148        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y148        FDCE (Prop_fdce_C_Q)         0.340    22.575 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           4.160    26.735    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X52Y147        LUT5 (Prop_lut5_I4_O)        0.124    26.859 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=11, routed)          1.543    28.402    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X48Y145        LUT3 (Prop_lut3_I0_O)        0.150    28.552 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.941    29.493    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X53Y147        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          4.445    37.778    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y147        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
                         clock pessimism              0.740    38.518    
                         clock uncertainty           -0.035    38.483    
    SLICE_X53Y147        FDCE (Setup_fdce_C_CE)      -0.500    37.983    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]
  -------------------------------------------------------------------
                         required time                         37.983    
                         arrival time                         -29.493    
  -------------------------------------------------------------------
                         slack                                  8.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.006ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.157ns (7.619%)  route 1.904ns (92.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          2.634     2.634    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X45Y147        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDCE (Prop_fdce_C_Q)         0.112     2.746 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=3, routed)           1.904     4.650    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i
    SLICE_X45Y147        LUT3 (Prop_lut3_I2_O)        0.045     4.695 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     4.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_44
    SLICE_X45Y147        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          3.042     3.042    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X45Y147        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.408     2.634    
    SLICE_X45Y147        FDCE (Hold_fdce_C_D)         0.055     2.689    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           4.695    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.033ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.157ns (7.515%)  route 1.932ns (92.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          2.634     2.634    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X45Y147        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDCE (Prop_fdce_C_Q)         0.112     2.746 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           1.932     4.678    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X45Y147        LUT3 (Prop_lut3_I2_O)        0.045     4.723 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     4.723    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_45
    SLICE_X45Y147        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          3.042     3.042    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X45Y147        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.408     2.634    
    SLICE_X45Y147        FDCE (Hold_fdce_C_D)         0.056     2.690    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           4.723    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.061ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.157ns (7.417%)  route 1.960ns (92.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          2.634     2.634    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X45Y147        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDCE (Prop_fdce_C_Q)         0.112     2.746 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           1.960     4.706    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X45Y147        LUT3 (Prop_lut3_I2_O)        0.045     4.751 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     4.751    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_47
    SLICE_X45Y147        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          3.042     3.042    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X45Y147        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.408     2.634    
    SLICE_X45Y147        FDCE (Hold_fdce_C_D)         0.056     2.690    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           4.751    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.730ns  (logic 0.157ns (5.751%)  route 2.573ns (94.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns = ( 19.965 - 16.667 ) 
    Source Clock Delay      (SCD):    2.385ns = ( 19.051 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          2.385    19.051    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y148        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y148        FDCE (Prop_fdce_C_Q)         0.112    19.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           1.179    20.342    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X52Y147        LUT5 (Prop_lut5_I1_O)        0.045    20.387 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=11, routed)          1.394    21.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y146        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          3.298    19.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y146        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.350    19.615    
    SLICE_X47Y146        FDCE (Hold_fdce_C_CE)       -0.075    19.540    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -19.540    
                         arrival time                          21.782    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.730ns  (logic 0.157ns (5.751%)  route 2.573ns (94.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns = ( 19.965 - 16.667 ) 
    Source Clock Delay      (SCD):    2.385ns = ( 19.051 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          2.385    19.051    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y148        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y148        FDCE (Prop_fdce_C_Q)         0.112    19.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           1.179    20.342    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X52Y147        LUT5 (Prop_lut5_I1_O)        0.045    20.387 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=11, routed)          1.394    21.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y146        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          3.298    19.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y146        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.350    19.615    
    SLICE_X47Y146        FDCE (Hold_fdce_C_CE)       -0.075    19.540    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -19.540    
                         arrival time                          21.782    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.416ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/D
                            (falling edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.175ns  (logic 0.201ns (6.332%)  route 2.974ns (93.668%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns = ( 20.060 - 16.667 ) 
    Source Clock Delay      (SCD):    2.275ns = ( 18.942 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          2.275    18.942    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y147        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y147        FDCE (Prop_fdce_C_Q)         0.112    19.054 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=17, routed)          0.907    19.961    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X47Y147        LUT6 (Prop_lut6_I3_O)        0.045    20.006 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg[1]_i_2/O
                         net (fo=2, routed)           0.811    20.817    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_23_out
    SLICE_X47Y147        LUT3 (Prop_lut3_I1_O)        0.044    20.861 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg[0]_i_1/O
                         net (fo=1, routed)           1.255    22.116    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg[0]_i_1_n_0
    SLICE_X43Y147        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          3.393    20.060    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X43Y147        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.332    19.728    
    SLICE_X43Y147        FDPE (Hold_fdpe_C_D)        -0.028    19.700    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.700    
                         arrival time                          22.116    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.436ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.186ns  (logic 0.201ns (6.309%)  route 2.985ns (93.691%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns = ( 20.060 - 16.667 ) 
    Source Clock Delay      (SCD):    2.275ns = ( 18.942 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          2.275    18.942    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y147        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y147        FDCE (Prop_fdce_C_Q)         0.112    19.054 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=17, routed)          0.907    19.961    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X47Y147        LUT6 (Prop_lut6_I3_O)        0.045    20.006 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg[1]_i_2/O
                         net (fo=2, routed)           0.996    21.002    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_23_out
    SLICE_X46Y147        LUT3 (Prop_lut3_I1_O)        0.044    21.046 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg[1]_i_1/O
                         net (fo=1, routed)           1.081    22.128    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg[1]_i_1_n_0
    SLICE_X43Y147        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          3.393    20.060    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X43Y147        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.332    19.728    
    SLICE_X43Y147        FDCE (Hold_fdce_C_D)        -0.036    19.692    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -19.692    
                         arrival time                          22.128    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.503ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.767ns  (logic 0.157ns (5.674%)  route 2.610ns (94.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns = ( 19.740 - 16.667 ) 
    Source Clock Delay      (SCD):    2.385ns = ( 19.051 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          2.385    19.051    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y148        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y148        FDCE (Prop_fdce_C_Q)         0.112    19.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           1.179    20.342    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X52Y147        LUT5 (Prop_lut5_I1_O)        0.045    20.387 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=11, routed)          1.431    21.818    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y145        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          3.074    19.740    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y145        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.350    19.390    
    SLICE_X49Y145        FDCE (Hold_fdce_C_CE)       -0.075    19.315    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -19.315    
                         arrival time                          21.818    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.503ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.767ns  (logic 0.157ns (5.674%)  route 2.610ns (94.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns = ( 19.740 - 16.667 ) 
    Source Clock Delay      (SCD):    2.385ns = ( 19.051 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          2.385    19.051    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y148        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y148        FDCE (Prop_fdce_C_Q)         0.112    19.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           1.179    20.342    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X52Y147        LUT5 (Prop_lut5_I1_O)        0.045    20.387 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=11, routed)          1.431    21.818    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y145        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          3.074    19.740    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y145        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.350    19.390    
    SLICE_X49Y145        FDCE (Hold_fdce_C_CE)       -0.075    19.315    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -19.315    
                         arrival time                          21.818    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.525ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.889ns  (logic 0.157ns (5.434%)  route 2.732ns (94.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 19.841 - 16.667 ) 
    Source Clock Delay      (SCD):    2.385ns = ( 19.051 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          2.385    19.051    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y148        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y148        FDCE (Prop_fdce_C_Q)         0.112    19.163 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           1.179    20.342    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X52Y147        LUT5 (Prop_lut5_I1_O)        0.045    20.387 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=11, routed)          1.554    21.941    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y144        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=51, routed)          3.175    19.841    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y144        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.350    19.491    
    SLICE_X52Y144        FDCE (Hold_fdce_C_CE)       -0.075    19.416    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.416    
                         arrival time                          21.941    
  -------------------------------------------------------------------
                         slack                                  2.525    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X45Y147  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X45Y147  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         33.333      32.333     SLICE_X43Y147  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X43Y147  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y147  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y144  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X49Y145  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y147  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y144  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X49Y145  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y145  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y145  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y145  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y145  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y149  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y149  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y149  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y149  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X65Y147  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X65Y147  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X45Y147  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X45Y147  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y144  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y145  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y144  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y145  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X47Y146  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X47Y146  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y145  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y145  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.718ns (27.777%)  route 1.867ns (72.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.838     3.132    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y44          FDPE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812     4.363    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.299     4.662 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.055     5.717    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y38          FDPE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.656    12.835    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y38          FDPE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.269    13.104    
                         clock uncertainty           -0.154    12.950    
    SLICE_X0Y38          FDPE (Recov_fdpe_C_PRE)     -0.361    12.589    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.718ns (27.777%)  route 1.867ns (72.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.838     3.132    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y44          FDPE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812     4.363    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.299     4.662 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.055     5.717    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y38          FDPE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.656    12.835    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y38          FDPE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.269    13.104    
                         clock uncertainty           -0.154    12.950    
    SLICE_X0Y38          FDPE (Recov_fdpe_C_PRE)     -0.361    12.589    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.718ns (27.894%)  route 1.856ns (72.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.838     3.132    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y44          FDPE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812     4.363    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.299     4.662 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.044     5.706    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y43          FDPE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.659    12.839    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y43          FDPE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X0Y43          FDPE (Recov_fdpe_C_PRE)     -0.361    12.592    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.718ns (27.894%)  route 1.856ns (72.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.838     3.132    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y44          FDPE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812     4.363    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.299     4.662 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.044     5.706    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y43          FDPE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.659    12.839    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y43          FDPE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X0Y43          FDPE (Recov_fdpe_C_PRE)     -0.361    12.592    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.718ns (27.894%)  route 1.856ns (72.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.838     3.132    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y44          FDPE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812     4.363    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.299     4.662 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.044     5.706    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y43          FDPE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.659    12.839    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y43          FDPE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X0Y43          FDPE (Recov_fdpe_C_PRE)     -0.361    12.592    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.718ns (27.894%)  route 1.856ns (72.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.838     3.132    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y44          FDPE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812     4.363    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.299     4.662 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.044     5.706    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y43          FDCE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.659    12.839    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y43          FDCE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X0Y43          FDCE (Recov_fdce_C_CLR)     -0.361    12.592    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.718ns (27.894%)  route 1.856ns (72.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.838     3.132    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y44          FDPE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812     4.363    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.299     4.662 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.044     5.706    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y43          FDCE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.659    12.839    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y43          FDCE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X0Y43          FDCE (Recov_fdce_C_CLR)     -0.361    12.592    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.718ns (27.777%)  route 1.867ns (72.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.838     3.132    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y44          FDPE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812     4.363    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.299     4.662 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.055     5.717    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X0Y38          FDCE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.656    12.835    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X0Y38          FDCE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.269    13.104    
                         clock uncertainty           -0.154    12.950    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.319    12.631    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.718ns (27.777%)  route 1.867ns (72.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.838     3.132    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y44          FDPE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812     4.363    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.299     4.662 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.055     5.717    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X0Y38          FDCE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.656    12.835    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X0Y38          FDCE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.269    13.104    
                         clock uncertainty           -0.154    12.950    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.319    12.631    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.718ns (27.894%)  route 1.856ns (72.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.838     3.132    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y44          FDPE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812     4.363    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.299     4.662 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.044     5.706    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y43          FDPE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       1.659    12.839    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y43          FDPE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X0Y43          FDPE (Recov_fdpe_C_PRE)     -0.319    12.634    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  6.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.852%)  route 0.329ns (61.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.623     0.959    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y39          FDRE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     1.123 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117     1.240    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.285 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.212     1.496    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y37          FDCE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.891     1.257    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y37          FDCE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.284     0.973    
    SLICE_X0Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.852%)  route 0.329ns (61.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.623     0.959    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y39          FDRE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     1.123 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117     1.240    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.285 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.212     1.496    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y37          FDCE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.891     1.257    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y37          FDCE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.284     0.973    
    SLICE_X0Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.852%)  route 0.329ns (61.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.623     0.959    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y39          FDRE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     1.123 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117     1.240    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.285 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.212     1.496    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y37          FDCE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.891     1.257    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y37          FDCE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.284     0.973    
    SLICE_X0Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.852%)  route 0.329ns (61.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.623     0.959    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y39          FDRE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     1.123 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117     1.240    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.285 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.212     1.496    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y37          FDCE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.891     1.257    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y37          FDCE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.284     0.973    
    SLICE_X0Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.852%)  route 0.329ns (61.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.623     0.959    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y39          FDRE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     1.123 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117     1.240    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.285 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.212     1.496    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y37          FDCE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.891     1.257    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y37          FDCE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.284     0.973    
    SLICE_X0Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.382%)  route 0.309ns (59.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.623     0.959    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y39          FDRE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     1.123 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117     1.240    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.285 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.191     1.476    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y38          FDCE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.893     1.259    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y38          FDCE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.284     0.975    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.092     0.883    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.382%)  route 0.309ns (59.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.623     0.959    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y39          FDRE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     1.123 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117     1.240    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.285 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.191     1.476    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y38          FDCE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.893     1.259    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y38          FDCE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.092     0.883    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.852%)  route 0.329ns (61.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.623     0.959    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y39          FDRE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     1.123 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117     1.240    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.285 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.212     1.496    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y37          FDPE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.891     1.257    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y37          FDPE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.284     0.973    
    SLICE_X0Y37          FDPE (Remov_fdpe_C_PRE)     -0.071     0.902    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.353%)  route 0.336ns (61.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.623     0.959    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y39          FDRE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     1.123 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117     1.240    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.285 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.219     1.503    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y36          FDCE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.890     1.256    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y36          FDCE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.972    
    SLICE_X0Y36          FDCE (Remov_fdce_C_CLR)     -0.067     0.905    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.353%)  route 0.336ns (61.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.623     0.959    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y39          FDRE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     1.123 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117     1.240    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.285 f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.219     1.503    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y36          FDCE                                         f  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=42372, routed)       0.890     1.256    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y36          FDCE                                         r  design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.284     0.972    
    SLICE_X0Y36          FDCE (Remov_fdce_C_CLR)     -0.067     0.905    design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.599    





