{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1758870915607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1758870915607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 26 14:15:15 2025 " "Processing started: Fri Sep 26 14:15:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1758870915607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1758870915607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1758870915607 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1758870915991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 3 3 " "Found 3 design units, including 3 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab6/Part3/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758870916051 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_latch " "Found entity 2: D_latch" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab6/Part3/part3.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758870916051 ""} { "Info" "ISGN_ENTITY_NAME" "3 SR_latch " "Found entity 3: SR_latch" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab6/Part3/part3.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758870916051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758870916051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q part3.v(27) " "Verilog HDL Implicit Net warning at part3.v(27): created implicit net for \"Q\"" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab6/Part3/part3.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758870916051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Qn part3.v(28) " "Verilog HDL Implicit Net warning at part3.v(28): created implicit net for \"Qn\"" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab6/Part3/part3.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758870916051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1758870916096 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[1\] part3.v(5) " "Output port \"LEDG\[1\]\" at part3.v(5) has no driver" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab6/Part3/part3.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1758870916100 "|part3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch D_latch:master_latch " "Elaborating entity \"D_latch\" for hierarchy \"D_latch:master_latch\"" {  } { { "part3.v" "master_latch" { Text "D:/Quartus/ChuyenDe/Lab6/Part3/part3.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758870916126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR_latch D_latch:master_latch\|SR_latch:sr_latch " "Elaborating entity \"SR_latch\" for hierarchy \"D_latch:master_latch\|SR_latch:sr_latch\"" {  } { { "part3.v" "sr_latch" { Text "D:/Quartus/ChuyenDe/Lab6/Part3/part3.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758870916135 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q part3.v(70) " "Verilog HDL Always Construct warning at part3.v(70): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab6/Part3/part3.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1758870916137 "|part3|D_latch:master_latch|SR_latch:sr_latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q part3.v(71) " "Inferred latch for \"Q\" at part3.v(71)" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab6/Part3/part3.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1758870916137 "|part3|D_latch:master_latch|SR_latch:sr_latch"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "reset_n LEDR\[1\] " "Net \"reset_n\", which fans out to \"LEDR\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "D_latch:slave_latch\|Qn " "Net is fed by \"D_latch:slave_latch\|Qn\"" {  } { { "part3.v" "Qn" { Text "D:/Quartus/ChuyenDe/Lab6/Part3/part3.v" 44 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758870916184 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[1\] " "Net is fed by \"SW\[1\]\"" {  } { { "part3.v" "SW\[1\]" { Text "D:/Quartus/ChuyenDe/Lab6/Part3/part3.v" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758870916184 ""}  } { { "part3.v" "reset_n" { Text "D:/Quartus/ChuyenDe/Lab6/Part3/part3.v" 8 -1 0 } } { "part3.v" "LEDR\[1\]" { Text "D:/Quartus/ChuyenDe/Lab6/Part3/part3.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1758870916184 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1758870916407 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 26 14:15:16 2025 " "Processing ended: Fri Sep 26 14:15:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1758870916407 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1758870916407 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1758870916407 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1758870916407 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 5 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1758870916998 ""}
