v 20130925 2
N 55600 55200 55300 55200 4
N 55600 54800 55300 54800 4
N 55600 54400 55300 54400 4
N 55600 54000 55300 54000 4
N 55600 53600 55300 53600 4
N 55600 53200 55300 53200 4
N 55600 52400 55300 52400 4
N 55600 52000 55300 52000 4
N 46400 55200 46700 55200 4
N 46400 54800 46700 54800 4
N 46400 54000 46700 54000 4
N 46400 53600 46700 53600 4
N 46400 52800 46700 52800 4
N 46400 52400 46700 52400 4
N 46400 51600 46700 51600 4
N 46400 51200 46700 51200 4
N 46400 50800 46700 50800 4
N 46400 50400 46700 50400 4
N 46400 49600 46700 49600 4
N 46400 49200 46700 49200 4
N 46400 48800 46700 48800 4
N 46400 48000 46700 48000 4
N 46400 47600 46700 47600 4
N 46400 47200 46700 47200 4
N 46400 46800 46700 46800 4
N 46400 46400 46700 46400 4
N 46400 46000 46700 46000 4
N 46400 45200 46700 45200 4
N 46400 44800 46700 44800 4
N 46400 44400 46700 44400 4
N 46400 44000 46700 44000 4
N 46400 43200 46700 43200 4
N 48000 26500 48000 26200 4
N 48000 26200 54000 26200 4
N 53600 26200 53600 26500 4
N 48400 26500 48400 26200 4
N 48800 26500 48800 26200 4
N 49200 26500 49200 26200 4
N 49600 26500 49600 26200 4
N 50000 26500 50000 26200 4
N 50400 26500 50400 26200 4
N 50800 26500 50800 26200 4
N 51200 26500 51200 26200 4
N 51600 26500 51600 26200 4
N 52000 26500 52000 26200 4
N 52400 26500 52400 26200 4
N 52800 26500 52800 26200 4
N 53200 26500 53200 26200 4
C 50900 25900 1 0 0 gnd-1.sym
N 46700 34000 46400 34000 4
N 46400 27200 46400 34400 4
N 46400 27200 46700 27200 4
N 46700 27600 46400 27600 4
N 46700 28000 46400 28000 4
N 46700 28400 46400 28400 4
N 46700 29200 46400 29200 4
N 46700 29600 46400 29600 4
N 46700 30000 46400 30000 4
N 46700 30400 46400 30400 4
N 46700 30800 46400 30800 4
N 46700 31200 46400 31200 4
N 46700 31600 46400 31600 4
N 46700 32000 46400 32000 4
N 46700 32400 46400 32400 4
N 46700 32800 46400 32800 4
N 46700 33200 46400 33200 4
N 46700 33600 46400 33600 4
N 55300 28400 55600 28400 4
N 55600 28400 55600 27200 4
N 55600 27200 55300 27200 4
N 55300 28000 55600 28000 4
N 55300 27600 55600 27600 4
C 55500 26900 1 0 0 gnd-1.sym
N 46400 38400 46700 38400 4
N 46400 37600 46700 37600 4
N 46400 37200 46700 37200 4
N 46400 36400 46700 36400 4
N 46400 35600 46700 35600 4
N 46400 35200 46700 35200 4
C 63800 35600 1 0 0 vcc.sym
{
T 63800 37300 5 8 0 0 0 0 1
footprint=none
T 63800 37100 5 8 0 0 0 0 1
symversion=1.0
T 63800 35600 5 10 0 1 0 0 1
net=3V3:1
T 64000 35600 5 10 1 1 0 0 1
value=3V3
}
N 63900 35600 63600 35600 4
N 63600 35200 63900 35200 4
N 63900 35200 63900 35600 4
C 61400 34800 1 0 1 vcc.sym
{
T 61400 36500 5 8 0 0 0 6 1
footprint=none
T 61400 36300 5 8 0 0 0 6 1
symversion=1.0
T 61400 34800 5 10 0 1 0 6 1
net=3V3:1
T 61200 34800 5 10 1 1 0 6 1
value=3V3
}
N 61300 34800 61600 34800 4
C 61000 34500 1 270 0 gnd-1.sym
N 61300 34400 61600 34400 4
C 60500 35700 1 180 1 input-1.sym
{
T 60500 35400 5 10 0 0 180 6 1
device=INPUT
T 60500 35700 5 10 0 0 180 6 1
net=nCSO:1
T 60400 35500 5 10 1 1 0 6 1
value=nCSO
}
N 61300 35600 61600 35600 4
C 64700 34900 1 180 0 input-1.sym
{
T 64700 34600 5 10 0 0 180 0 1
device=INPUT
T 64700 34900 5 10 0 0 180 0 1
net=DCLK:1
T 64800 34700 5 10 1 1 0 0 1
value=DCLK
}
N 63900 34800 63600 34800 4
C 64700 34500 1 180 0 input-1.sym
{
T 64700 34200 5 10 0 0 180 0 1
device=INPUT
T 64700 34500 5 10 0 0 180 0 1
net=ASDO:1
T 64800 34300 5 10 1 1 0 0 1
value=ASDO
}
N 63900 34400 63600 34400 4
C 61300 35100 1 0 1 output-1.sym
{
T 61200 35400 5 10 0 0 0 6 1
device=OUTPUT
T 61300 35100 5 10 0 0 0 6 1
net=DATA0:1
T 60400 35100 5 10 1 1 0 6 1
value=DATA0
}
N 61300 35200 61600 35200 4
C 61400 32800 1 0 1 vcc.sym
{
T 61400 34500 5 8 0 0 0 6 1
footprint=none
T 61400 34300 5 8 0 0 0 6 1
symversion=1.0
T 61400 32800 5 10 0 1 0 6 1
net=3V3:1
T 61200 32800 5 10 1 1 0 6 1
value=3V3
}
N 61300 32800 61600 32800 4
N 61600 32400 61300 32400 4
N 61300 32400 61300 32800 4
N 63900 32800 63600 32800 4
N 63900 32400 63600 32400 4
C 64200 30300 1 90 0 gnd-1.sym
N 63900 30400 63600 30400 4
C 63800 30000 1 0 0 vcc.sym
{
T 63800 31700 5 8 0 0 0 0 1
footprint=none
T 63800 31500 5 8 0 0 0 0 1
symversion=1.0
T 63800 30000 5 10 0 1 0 0 1
net=3V3:1
T 64000 30000 5 10 1 1 0 0 1
value=3V3
}
N 63900 30000 63600 30000 4
C 60500 30500 1 180 1 input-1.sym
{
T 60500 30200 5 10 0 0 180 6 1
device=INPUT
T 60500 30500 5 10 0 0 180 6 1
net=nCSO:1
T 60400 30300 5 10 1 1 0 6 1
value=nCSO
}
N 61300 30400 61600 30400 4
C 61300 29900 1 0 1 output-1.sym
{
T 61200 30200 5 10 0 0 0 6 1
device=OUTPUT
T 61300 29900 5 10 0 0 0 6 1
net=DATA0:1
T 60400 29900 5 10 1 1 0 6 1
value=DATA0
}
N 61300 30000 61600 30000 4
C 61900 26900 1 0 0 header10-2.sym
{
T 61900 28900 5 10 0 1 0 0 1
device=HEADER10
T 62500 29000 5 10 1 1 0 0 1
refdes=J5
T 61900 26900 5 10 0 0 0 0 1
footprint=HEADER10_2
}
C 61600 27000 1 0 1 io-1.sym
{
T 60700 27200 5 10 0 0 0 6 1
net=TDI:1
T 61400 27600 5 10 0 0 0 6 1
device=none
T 60700 27100 5 10 1 1 0 7 1
value=TDI
}
N 61600 27100 61900 27100 4
C 61600 28600 1 0 1 io-1.sym
{
T 60700 28800 5 10 0 0 0 6 1
net=TCK:1
T 61400 29200 5 10 0 0 0 6 1
device=none
T 60700 28700 5 10 1 1 0 7 1
value=TCK
}
C 61600 27800 1 0 1 io-1.sym
{
T 60700 28000 5 10 0 0 0 6 1
net=TMS:1
T 61400 28400 5 10 0 0 0 6 1
device=none
T 60700 27900 5 10 1 1 0 7 1
value=TMS
}
C 61600 28200 1 0 1 io-1.sym
{
T 60700 28400 5 10 0 0 0 6 1
net=TDO:1
T 61400 28800 5 10 0 0 0 6 1
device=none
T 60700 28300 5 10 1 1 0 7 1
value=TDO
}
N 61600 27900 61900 27900 4
N 61600 28300 61900 28300 4
N 61600 28700 61900 28700 4
C 63500 28300 1 0 0 vcc.sym
{
T 63500 30000 5 8 0 0 0 0 1
footprint=none
T 63500 29800 5 8 0 0 0 0 1
symversion=1.0
T 63500 28300 5 10 0 1 0 0 1
net=3V3:1
T 63700 28300 5 10 1 1 0 0 1
value=3V3
}
N 63600 28300 63300 28300 4
C 63900 28600 1 90 0 gnd-1.sym
N 63600 28700 63300 28700 4
C 63900 27000 1 90 0 gnd-1.sym
N 63600 27100 63300 27100 4
C 30800 53100 1 0 1 jumper2.sym
{
T 29800 52900 5 8 0 0 0 6 1
device=PWL2
T 30400 54000 5 10 1 1 0 6 1
refdes=J1
T 30500 52900 5 8 1 1 0 6 1
footprint=PWL2
T 30800 53100 5 10 0 0 0 0 1
value=PWL2
}
N 30800 53300 32200 53300 4
N 30800 53700 32200 53700 4
C 32100 52500 1 0 0 BNX016.sym
{
T 32500 54400 5 10 0 0 0 0 1
device=BNX016
T 32500 54600 5 10 0 0 0 0 1
footprint=BNX016
T 33900 54200 5 10 1 1 0 6 1
refdes=U1
T 32100 52500 5 10 0 0 0 0 1
value=BNX016
}
N 34200 52600 34200 53300 4
N 33000 52600 34200 52600 4
N 34200 53700 37200 53700 4
C 61900 42200 1 0 0 header10-2.sym
{
T 61900 44200 5 10 0 1 0 0 1
device=HEADER10
T 62500 44300 5 10 1 1 0 0 1
refdes=J3
T 61900 42200 5 10 0 0 0 0 1
footprint=HEADER10_2
}
C 34100 52300 1 0 0 gnd-1.sym
C 61900 47400 1 0 0 header40-2.sym
{
T 62150 55900 5 10 0 1 0 0 1
device=HEADER40
T 62500 55500 5 10 1 1 0 0 1
refdes=J2
T 61900 47400 5 10 0 0 0 0 1
footprint=HEADER40_2
}
C 63600 53300 1 90 1 gnd-1.sym
C 63900 49700 1 90 1 gnd-1.sym
N 63600 47600 63300 47600 4
N 61600 47600 61900 47600 4
N 63600 48000 63300 48000 4
N 61600 48000 61900 48000 4
N 63600 48400 63300 48400 4
N 61600 48400 61900 48400 4
N 63600 48800 63300 48800 4
N 61600 48800 61900 48800 4
N 63600 49200 63300 49200 4
N 61600 49200 61900 49200 4
N 63600 50000 63300 50000 4
N 61600 50000 61900 50000 4
N 63600 50400 63300 50400 4
N 61600 50400 61900 50400 4
N 63600 50800 63300 50800 4
N 61600 50800 61900 50800 4
N 63600 51200 63300 51200 4
N 61600 51200 61900 51200 4
N 63600 51600 63300 51600 4
N 61600 51600 61900 51600 4
N 63600 52000 63300 52000 4
N 61600 52000 61900 52000 4
N 63600 52400 63300 52400 4
N 61600 52400 61900 52400 4
N 63600 52800 63300 52800 4
N 61600 52800 61900 52800 4
N 63600 53600 63300 53600 4
N 61600 53600 61900 53600 4
N 63600 54000 63300 54000 4
N 61600 54000 61900 54000 4
N 63600 54400 63300 54400 4
N 61600 54400 61900 54400 4
N 63600 54800 63300 54800 4
N 61600 54800 61900 54800 4
N 63600 55200 63300 55200 4
N 61600 55200 61900 55200 4
C 63900 43900 1 90 0 gnd-1.sym
N 63600 44000 63300 44000 4
N 61600 43600 61900 43600 4
N 63600 39400 63300 39400 4
C 63900 40900 1 90 0 gnd-1.sym
N 63600 41000 63300 41000 4
N 63600 39800 63300 39800 4
N 63600 40600 63300 40600 4
N 61600 40600 61900 40600 4
N 61600 39800 61900 39800 4
N 61600 39400 61900 39400 4
C 38100 40900 1 180 0 resistor-2.sym
{
T 37700 40550 5 10 0 0 180 0 1
device=RESISTOR
T 38100 40900 5 10 0 1 0 6 1
footprint=0603
T 37700 40500 5 10 1 1 0 0 1
refdes=R17
T 37400 40500 5 10 1 1 0 0 1
value=1k
}
C 36800 39900 1 90 0 capacitor-1.sym
{
T 36100 40100 5 10 0 0 90 0 1
device=CAPACITOR
T 35900 40100 5 10 0 0 90 0 1
symversion=0.1
T 36800 39900 5 10 0 1 0 0 1
footprint=0603
T 36500 40600 5 10 1 1 180 0 1
refdes=C15
T 36500 40200 5 10 1 1 180 0 1
value=0.1u
}
C 34100 40800 1 0 1 vcc.sym
{
T 34100 42500 5 8 0 0 0 6 1
footprint=none
T 34100 42300 5 8 0 0 0 6 1
symversion=1.0
T 34100 40800 5 10 0 0 0 6 1
net=3V3:1
T 34100 41000 5 10 1 1 180 6 1
value=3V3
}
C 35800 40800 1 270 0 button.sym
{
T 35800 40800 5 10 0 1 0 6 1
device=BUTTON
T 35800 40800 5 10 0 1 0 6 1
footprint=IT1158
T 35600 40150 5 10 1 1 0 0 1
refdes=S1
T 35800 40800 5 10 0 0 0 0 1
value=BUTTON
}
C 35500 40900 1 180 0 resistor-2.sym
{
T 35100 40550 5 10 0 0 180 0 1
device=RESISTOR
T 35500 40900 5 10 0 1 0 6 1
footprint=0603
T 35400 41100 5 10 1 1 180 0 1
refdes=R13
T 35000 41100 5 10 1 1 180 0 1
value=10k
}
N 34600 40800 34000 40800 4
N 35500 40800 37200 40800 4
N 38400 40800 38100 40800 4
C 35800 38800 1 270 0 button.sym
{
T 35800 38800 5 10 0 1 0 6 1
device=BUTTON
T 35800 38800 5 10 0 1 0 6 1
footprint=IT1158
T 35600 38150 5 10 1 1 0 0 1
refdes=S2
T 35800 38800 5 10 0 0 0 0 1
value=BUTTON
}
C 36500 39600 1 0 0 gnd-1.sym
C 35700 39300 1 0 0 gnd-1.sym
C 35700 37300 1 0 0 gnd-1.sym
C 38400 38700 1 0 0 output-1.sym
{
T 38500 39000 5 10 0 0 0 0 1
device=OUTPUT
T 38400 38700 5 10 0 0 0 0 1
net=nCONFIG:1
T 39300 38700 5 10 1 1 0 0 1
value=nCONFIG
}
C 46100 35700 1 270 0 gnd-1.sym
C 34100 38800 1 0 1 vcc.sym
{
T 34100 40500 5 8 0 0 0 6 1
footprint=none
T 34100 40300 5 8 0 0 0 6 1
symversion=1.0
T 34100 38800 5 10 0 0 0 6 1
net=3V3:1
T 34100 39000 5 10 1 1 180 6 1
value=3V3
}
C 35500 38900 1 180 0 resistor-2.sym
{
T 35100 38550 5 10 0 0 180 0 1
device=RESISTOR
T 35500 38900 5 10 0 1 0 6 1
footprint=0603
T 35400 39100 5 10 1 1 180 0 1
refdes=R16
T 35000 39100 5 10 1 1 180 0 1
value=10k
}
N 34600 38800 34000 38800 4
C 36800 37900 1 90 0 capacitor-1.sym
{
T 36100 38100 5 10 0 0 90 0 1
device=CAPACITOR
T 35900 38100 5 10 0 0 90 0 1
symversion=0.1
T 36800 37900 5 10 0 1 0 0 1
footprint=0603
T 36500 38600 5 10 1 1 180 0 1
refdes=C17
T 36500 38200 5 10 1 1 180 0 1
value=0.1u
}
C 36500 37600 1 0 0 gnd-1.sym
C 38100 38900 1 180 0 resistor-2.sym
{
T 37700 38550 5 10 0 0 180 0 1
device=RESISTOR
T 38100 38900 5 10 0 1 0 6 1
footprint=0603
T 37700 38500 5 10 1 1 0 0 1
refdes=R18
T 37400 38500 5 10 1 1 0 0 1
value=1k
}
N 38100 38800 38400 38800 4
N 35500 38800 37200 38800 4
C 46400 55500 1 0 1 io-1.sym
{
T 45500 55700 5 10 0 0 0 6 1
net=IO_7:1
T 46200 56100 5 10 0 0 0 6 1
device=none
T 45500 55600 5 10 1 1 0 7 1
value=IO_7
}
N 46400 55600 46700 55600 4
C 46400 55100 1 0 1 io-1.sym
{
T 45500 55300 5 10 0 0 0 6 1
net=IO_10:1
T 46200 55700 5 10 0 0 0 6 1
device=none
T 45500 55200 5 10 1 1 0 7 1
value=IO_10
}
C 46400 54700 1 0 1 io-1.sym
{
T 45500 54900 5 10 0 0 0 6 1
net=IO_11:1
T 46200 55300 5 10 0 0 0 6 1
device=none
T 45500 54800 5 10 1 1 0 7 1
value=IO_11
}
C 46400 53900 1 0 1 io-1.sym
{
T 45500 54100 5 10 0 0 0 6 1
net=IO_28:1
T 46200 54500 5 10 0 0 0 6 1
device=none
T 45500 54000 5 10 1 1 0 7 1
value=IO_28
}
C 46400 53500 1 0 1 io-1.sym
{
T 45500 53700 5 10 0 0 0 6 1
net=IO_30:1
T 46200 54100 5 10 0 0 0 6 1
device=none
T 45500 53600 5 10 1 1 0 7 1
value=IO_30
}
C 46400 53100 1 0 1 io-1.sym
{
T 45500 53300 5 10 0 0 0 6 1
net=IO_31:1
T 46200 53700 5 10 0 0 0 6 1
device=none
T 45500 53200 5 10 1 1 0 7 1
value=IO_31
}
N 46400 53200 46700 53200 4
C 46400 52700 1 0 1 io-1.sym
{
T 45500 52900 5 10 0 0 0 6 1
net=IO_32:1
T 46200 53300 5 10 0 0 0 6 1
device=none
T 45500 52800 5 10 1 1 0 7 1
value=IO_32
}
C 46400 52300 1 0 1 io-1.sym
{
T 45500 52500 5 10 0 0 0 6 1
net=IO_33:1
T 46200 52900 5 10 0 0 0 6 1
device=none
T 45500 52400 5 10 1 1 0 7 1
value=IO_33
}
C 46400 51500 1 0 1 io-1.sym
{
T 45500 51700 5 10 0 0 0 6 1
net=IO_39:1
T 46200 52100 5 10 0 0 0 6 1
device=none
T 45500 51600 5 10 1 1 0 7 1
value=IO_39
}
C 46400 51100 1 0 1 io-1.sym
{
T 45500 51300 5 10 0 0 0 6 1
net=IO_42:1
T 46200 51700 5 10 0 0 0 6 1
device=none
T 45500 51200 5 10 1 1 0 7 1
value=IO_42
}
C 46400 50700 1 0 1 io-1.sym
{
T 45500 50900 5 10 0 0 0 6 1
net=IO_43:1
T 46200 51300 5 10 0 0 0 6 1
device=none
T 45500 50800 5 10 1 1 0 7 1
value=IO_43
}
C 46400 50300 1 0 1 io-1.sym
{
T 45500 50500 5 10 0 0 0 6 1
net=IO_44:1
T 46200 50900 5 10 0 0 0 6 1
device=none
T 45500 50400 5 10 1 1 0 7 1
value=IO_44
}
C 46400 49900 1 0 1 io-1.sym
{
T 45500 50100 5 10 0 0 0 6 1
net=IO_46:1
T 46200 50500 5 10 0 0 0 6 1
device=none
T 45500 50000 5 10 1 1 0 7 1
value=IO_46
}
N 46400 50000 46700 50000 4
C 46400 49500 1 0 1 io-1.sym
{
T 45500 49700 5 10 0 0 0 6 1
net=IO_49:1
T 46200 50100 5 10 0 0 0 6 1
device=none
T 45500 49600 5 10 1 1 0 7 1
value=IO_49
}
C 46400 49100 1 0 1 io-1.sym
{
T 45500 49300 5 10 0 0 0 6 1
net=IO_50:1
T 46200 49700 5 10 0 0 0 6 1
device=none
T 45500 49200 5 10 1 1 0 7 1
value=IO_50
}
C 46400 48700 1 0 1 io-1.sym
{
T 45500 48900 5 10 0 0 0 6 1
net=IO_51:1
T 46200 49300 5 10 0 0 0 6 1
device=none
T 45500 48800 5 10 1 1 0 7 1
value=IO_51
}
C 46400 47900 1 0 1 io-1.sym
{
T 45500 48100 5 10 0 0 0 6 1
net=IO_58:1
T 46200 48500 5 10 0 0 0 6 1
device=none
T 45500 48000 5 10 1 1 0 7 1
value=IO_58
}
C 46400 47500 1 0 1 io-1.sym
{
T 45500 47700 5 10 0 0 0 6 1
net=IO_59:1
T 46200 48100 5 10 0 0 0 6 1
device=none
T 45500 47600 5 10 1 1 0 7 1
value=IO_59
}
C 46400 47100 1 0 1 io-1.sym
{
T 45500 47300 5 10 0 0 0 6 1
net=IO_60:1
T 46200 47700 5 10 0 0 0 6 1
device=none
T 45500 47200 5 10 1 1 0 7 1
value=IO_60
}
C 46400 46700 1 0 1 io-1.sym
{
T 45500 46900 5 10 0 0 0 6 1
net=IO_64:1
T 46200 47300 5 10 0 0 0 6 1
device=none
T 45500 46800 5 10 1 1 0 7 1
value=IO_64
}
C 46400 46300 1 0 1 io-1.sym
{
T 45500 46500 5 10 0 0 0 6 1
net=IO_65:1
T 46200 46900 5 10 0 0 0 6 1
device=none
T 45500 46400 5 10 1 1 0 7 1
value=IO_65
}
C 46400 45900 1 0 1 io-1.sym
{
T 45500 46100 5 10 0 0 0 6 1
net=IO_66:1
T 46200 46500 5 10 0 0 0 6 1
device=none
T 45500 46000 5 10 1 1 0 7 1
value=IO_66
}
C 46400 45500 1 0 1 io-1.sym
{
T 45500 45700 5 10 0 0 0 6 1
net=IO_67:1
T 46200 46100 5 10 0 0 0 6 1
device=none
T 45500 45600 5 10 1 1 0 7 1
value=IO_67
}
N 46400 45600 46700 45600 4
C 46400 45100 1 0 1 io-1.sym
{
T 45500 45300 5 10 0 0 0 6 1
net=IO_68:1
T 46200 45700 5 10 0 0 0 6 1
device=none
T 45500 45200 5 10 1 1 0 7 1
value=IO_68
}
C 46400 44700 1 0 1 io-1.sym
{
T 45500 44900 5 10 0 0 0 6 1
net=IO_69:1
T 46200 45300 5 10 0 0 0 6 1
device=none
T 45500 44800 5 10 1 1 0 7 1
value=IO_69
}
C 46400 44300 1 0 1 io-1.sym
{
T 45500 44500 5 10 0 0 0 6 1
net=IO_71:1
T 46200 44900 5 10 0 0 0 6 1
device=none
T 45500 44400 5 10 1 1 0 7 1
value=IO_71
}
C 46400 43900 1 0 1 io-1.sym
{
T 45500 44100 5 10 0 0 0 6 1
net=LED1:1
T 46200 44500 5 10 0 0 0 6 1
device=none
T 45500 44000 5 10 1 1 0 7 1
value=LED1
}
C 45600 43300 1 180 1 input-1.sym
{
T 45600 43000 5 10 0 0 180 6 1
device=INPUT
T 45600 43300 5 10 0 0 180 6 1
net=CLK_50:1
T 45500 43100 5 10 1 1 0 6 1
value=CLK_50
}
C 55600 54700 1 0 0 io-1.sym
{
T 56500 54900 5 10 0 0 0 0 1
net=IO_80:1
T 55800 55300 5 10 0 0 0 0 1
device=none
T 56500 54800 5 10 1 1 0 1 1
value=IO_80
}
C 55600 54300 1 0 0 io-1.sym
{
T 56500 54500 5 10 0 0 0 0 1
net=IO_83:1
T 55800 54900 5 10 0 0 0 0 1
device=none
T 56500 54400 5 10 1 1 0 1 1
value=IO_83
}
C 55600 53900 1 0 0 io-1.sym
{
T 56500 54100 5 10 0 0 0 0 1
net=IO_85:1
T 55800 54500 5 10 0 0 0 0 1
device=none
T 56500 54000 5 10 1 1 0 1 1
value=IO_85
}
C 55600 53500 1 0 0 io-1.sym
{
T 56500 53700 5 10 0 0 0 0 1
net=IO_86:1
T 55800 54100 5 10 0 0 0 0 1
device=none
T 56500 53600 5 10 1 1 0 1 1
value=IO_86
}
C 55600 53100 1 0 0 io-1.sym
{
T 56500 53300 5 10 0 0 0 0 1
net=IO_87:1
T 55800 53700 5 10 0 0 0 0 1
device=none
T 56500 53200 5 10 1 1 0 1 1
value=IO_87
}
N 55600 55600 55300 55600 4
C 55600 52300 1 0 0 io-1.sym
{
T 56500 52500 5 10 0 0 0 0 1
net=IO_98:1
T 55800 52900 5 10 0 0 0 0 1
device=none
T 56500 52400 5 10 1 1 0 1 1
value=IO_98
}
C 55600 51900 1 0 0 io-1.sym
{
T 56500 52100 5 10 0 0 0 0 1
net=IO_99:1
T 55800 52500 5 10 0 0 0 0 1
device=none
T 56500 52000 5 10 1 1 0 1 1
value=IO_99
}
C 46400 38300 1 0 1 io-1.sym
{
T 45500 38500 5 10 0 0 0 6 1
net=TDI:1
T 46200 38900 5 10 0 0 0 6 1
device=none
T 45500 38400 5 10 1 1 0 7 1
value=TDI
}
C 46400 37900 1 0 1 io-1.sym
{
T 45500 38100 5 10 0 0 0 6 1
net=TCK:1
T 46200 38500 5 10 0 0 0 6 1
device=none
T 45500 38000 5 10 1 1 0 7 1
value=TCK
}
C 46400 37500 1 0 1 io-1.sym
{
T 45500 37700 5 10 0 0 0 6 1
net=TMS:1
T 46200 38100 5 10 0 0 0 6 1
device=none
T 45500 37600 5 10 1 1 0 7 1
value=TMS
}
C 46400 37100 1 0 1 io-1.sym
{
T 45500 37300 5 10 0 0 0 6 1
net=TDO:1
T 46200 37700 5 10 0 0 0 6 1
device=none
T 45500 37200 5 10 1 1 0 7 1
value=TDO
}
N 46400 38000 46700 38000 4
C 45600 36100 1 180 1 input-1.sym
{
T 45600 35800 5 10 0 0 180 6 1
device=INPUT
T 45600 36100 5 10 0 0 180 6 1
net=nCONFIG:1
T 45500 35900 5 10 1 1 0 6 1
value=nCONFIG
}
N 46400 36000 46700 36000 4
C 46400 36500 1 180 0 resistor-2.sym
{
T 46000 36150 5 10 0 0 180 0 1
device=RESISTOR
T 46400 36500 5 10 0 1 0 6 1
footprint=0603
T 45600 36700 5 10 1 1 180 6 1
refdes=R20
T 46300 36700 5 10 1 1 180 0 1
value=10k
}
C 45300 36400 1 0 1 vcc.sym
{
T 45300 38100 5 8 0 0 0 6 1
footprint=none
T 45300 37900 5 8 0 0 0 6 1
symversion=1.0
T 45300 36400 5 10 0 1 0 6 1
net=3V3:1
T 45100 36400 5 10 1 1 0 6 1
value=3V3
}
N 45200 36400 45500 36400 4
C 46400 35300 1 180 0 resistor-2.sym
{
T 46000 34950 5 10 0 0 180 0 1
device=RESISTOR
T 46400 35300 5 10 0 1 0 6 1
footprint=0603
T 45600 35500 5 10 1 1 180 6 1
refdes=R21
T 46300 35500 5 10 1 1 180 0 1
value=10k
}
C 45300 35200 1 0 1 vcc.sym
{
T 45300 36900 5 8 0 0 0 6 1
footprint=none
T 45300 36700 5 8 0 0 0 6 1
symversion=1.0
T 45300 35200 5 10 0 1 0 6 1
net=3V3:1
T 45100 35200 5 10 1 1 0 6 1
value=3V3
}
N 45200 35200 45500 35200 4
C 33900 32600 1 90 0 capacitor-1.sym
{
T 33200 32800 5 10 0 0 90 0 1
device=CAPACITOR
T 33000 32800 5 10 0 0 90 0 1
symversion=0.1
T 33900 32600 5 10 0 1 0 0 1
footprint=0402
T 33300 33300 5 10 1 1 180 6 1
refdes=C18
T 33300 32900 5 10 1 1 180 6 1
value=0.1u
}
C 34400 32600 1 90 0 capacitor-1.sym
{
T 33700 32800 5 10 0 0 90 0 1
device=CAPACITOR
T 33500 32800 5 10 0 0 90 0 1
symversion=0.1
T 34400 32600 5 10 0 1 0 0 1
footprint=0402
T 33800 33300 5 10 1 1 180 6 1
refdes=C19
T 33800 32900 5 10 1 1 180 6 1
value=0.1u
}
C 34900 32600 1 90 0 capacitor-1.sym
{
T 34200 32800 5 10 0 0 90 0 1
device=CAPACITOR
T 34000 32800 5 10 0 0 90 0 1
symversion=0.1
T 34900 32600 5 10 0 1 0 0 1
footprint=0402
T 34300 33300 5 10 1 1 180 6 1
refdes=C20
T 34300 32900 5 10 1 1 180 6 1
value=0.1u
}
C 35400 32600 1 90 0 capacitor-1.sym
{
T 34700 32800 5 10 0 0 90 0 1
device=CAPACITOR
T 34500 32800 5 10 0 0 90 0 1
symversion=0.1
T 35400 32600 5 10 0 1 0 0 1
footprint=0402
T 34800 33300 5 10 1 1 180 6 1
refdes=C22
T 34800 32900 5 10 1 1 180 6 1
value=0.1u
}
C 35900 32600 1 90 0 capacitor-1.sym
{
T 35200 32800 5 10 0 0 90 0 1
device=CAPACITOR
T 35000 32800 5 10 0 0 90 0 1
symversion=0.1
T 35900 32600 5 10 0 1 0 0 1
footprint=0402
T 35300 33300 5 10 1 1 180 6 1
refdes=C24
T 35300 32900 5 10 1 1 180 6 1
value=0.1u
}
C 36400 32600 1 90 0 capacitor-1.sym
{
T 35700 32800 5 10 0 0 90 0 1
device=CAPACITOR
T 35500 32800 5 10 0 0 90 0 1
symversion=0.1
T 36400 32600 5 10 0 1 0 0 1
footprint=0402
T 35800 33300 5 10 1 1 180 6 1
refdes=C26
T 35800 32900 5 10 1 1 180 6 1
value=0.1u
}
C 36900 32600 1 90 0 capacitor-1.sym
{
T 36200 32800 5 10 0 0 90 0 1
device=CAPACITOR
T 36000 32800 5 10 0 0 90 0 1
symversion=0.1
T 36900 32600 5 10 0 1 0 0 1
footprint=0402
T 36300 33300 5 10 1 1 180 6 1
refdes=C28
T 36300 32900 5 10 1 1 180 6 1
value=0.1u
}
C 37400 32600 1 90 0 capacitor-1.sym
{
T 36700 32800 5 10 0 0 90 0 1
device=CAPACITOR
T 36500 32800 5 10 0 0 90 0 1
symversion=0.1
T 37400 32600 5 10 0 1 0 0 1
footprint=0402
T 36800 33300 5 10 1 1 180 6 1
refdes=C30
T 36800 32900 5 10 1 1 180 6 1
value=0.1u
}
C 37900 32600 1 90 0 capacitor-1.sym
{
T 37200 32800 5 10 0 0 90 0 1
device=CAPACITOR
T 37000 32800 5 10 0 0 90 0 1
symversion=0.1
T 37900 32600 5 10 0 1 0 0 1
footprint=0402
T 37300 33300 5 10 1 1 180 6 1
refdes=C32
T 37300 32900 5 10 1 1 180 6 1
value=0.1u
}
C 38400 32600 1 90 0 capacitor-1.sym
{
T 37700 32800 5 10 0 0 90 0 1
device=CAPACITOR
T 37500 32800 5 10 0 0 90 0 1
symversion=0.1
T 38400 32600 5 10 0 1 0 0 1
footprint=0402
T 37800 33300 5 10 1 1 180 6 1
refdes=C34
T 37800 32900 5 10 1 1 180 6 1
value=0.1u
}
C 38900 32600 1 90 0 capacitor-1.sym
{
T 38200 32800 5 10 0 0 90 0 1
device=CAPACITOR
T 38000 32800 5 10 0 0 90 0 1
symversion=0.1
T 38900 32600 5 10 0 1 0 0 1
footprint=0402
T 38300 33300 5 10 1 1 180 6 1
refdes=C36
T 38300 32900 5 10 1 1 180 6 1
value=0.1u
}
C 39400 32600 1 90 0 capacitor-1.sym
{
T 38700 32800 5 10 0 0 90 0 1
device=CAPACITOR
T 38500 32800 5 10 0 0 90 0 1
symversion=0.1
T 39400 32600 5 10 0 1 0 0 1
footprint=0402
T 38800 33300 5 10 1 1 180 6 1
refdes=C39
T 38800 32900 5 10 1 1 180 6 1
value=0.1u
}
N 33700 32600 39200 32600 4
N 33700 33500 39200 33500 4
C 33900 30900 1 90 0 capacitor-1.sym
{
T 33200 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 33000 31100 5 10 0 0 90 0 1
symversion=0.1
T 33900 30900 5 10 0 1 0 0 1
footprint=0402
T 33300 31600 5 10 1 1 180 6 1
refdes=C23
T 33300 31200 5 10 1 1 180 6 1
value=0.1u
}
C 34400 30900 1 90 0 capacitor-1.sym
{
T 33700 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 33500 31100 5 10 0 0 90 0 1
symversion=0.1
T 34400 30900 5 10 0 1 0 0 1
footprint=0402
T 33800 31600 5 10 1 1 180 6 1
refdes=C25
T 33800 31200 5 10 1 1 180 6 1
value=0.1u
}
C 34900 30900 1 90 0 capacitor-1.sym
{
T 34200 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 34000 31100 5 10 0 0 90 0 1
symversion=0.1
T 34900 30900 5 10 0 1 0 0 1
footprint=0402
T 34300 31600 5 10 1 1 180 6 1
refdes=C27
T 34300 31200 5 10 1 1 180 6 1
value=0.1u
}
C 35400 30900 1 90 0 capacitor-1.sym
{
T 34700 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 34500 31100 5 10 0 0 90 0 1
symversion=0.1
T 35400 30900 5 10 0 1 0 0 1
footprint=0402
T 34800 31600 5 10 1 1 180 6 1
refdes=C29
T 34800 31200 5 10 1 1 180 6 1
value=0.1u
}
C 35900 30900 1 90 0 capacitor-1.sym
{
T 35200 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 35000 31100 5 10 0 0 90 0 1
symversion=0.1
T 35900 30900 5 10 0 1 0 0 1
footprint=0402
T 35300 31600 5 10 1 1 180 6 1
refdes=C31
T 35300 31200 5 10 1 1 180 6 1
value=0.1u
}
C 36400 30900 1 90 0 capacitor-1.sym
{
T 35700 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 35500 31100 5 10 0 0 90 0 1
symversion=0.1
T 36400 30900 5 10 0 1 0 0 1
footprint=0402
T 35800 31600 5 10 1 1 180 6 1
refdes=C33
T 35800 31200 5 10 1 1 180 6 1
value=0.1u
}
C 36900 30900 1 90 0 capacitor-1.sym
{
T 36200 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 36000 31100 5 10 0 0 90 0 1
symversion=0.1
T 36900 30900 5 10 0 1 0 0 1
footprint=0402
T 36300 31600 5 10 1 1 180 6 1
refdes=C35
T 36300 31200 5 10 1 1 180 6 1
value=0.1u
}
C 37400 30900 1 90 0 capacitor-1.sym
{
T 36700 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 36500 31100 5 10 0 0 90 0 1
symversion=0.1
T 37400 30900 5 10 0 1 0 0 1
footprint=0402
T 36800 31600 5 10 1 1 180 6 1
refdes=C37
T 36800 31200 5 10 1 1 180 6 1
value=0.1u
}
C 37900 30900 1 90 0 capacitor-1.sym
{
T 37200 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 37000 31100 5 10 0 0 90 0 1
symversion=0.1
T 37900 30900 5 10 0 1 0 0 1
footprint=0402
T 37300 31600 5 10 1 1 180 6 1
refdes=C40
T 37300 31200 5 10 1 1 180 6 1
value=0.1u
}
C 38400 30900 1 90 0 capacitor-1.sym
{
T 37700 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 37500 31100 5 10 0 0 90 0 1
symversion=0.1
T 38400 30900 5 10 0 1 0 0 1
footprint=0402
T 37800 31600 5 10 1 1 180 6 1
refdes=C42
T 37800 31200 5 10 1 1 180 6 1
value=0.1u
}
C 38900 30900 1 90 0 capacitor-1.sym
{
T 38200 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 38000 31100 5 10 0 0 90 0 1
symversion=0.1
T 38900 30900 5 10 0 1 0 0 1
footprint=0402
T 38300 31600 5 10 1 1 180 6 1
refdes=C44
T 38300 31200 5 10 1 1 180 6 1
value=0.1u
}
C 39400 30900 1 90 0 capacitor-1.sym
{
T 38700 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 38500 31100 5 10 0 0 90 0 1
symversion=0.1
T 39400 30900 5 10 0 1 0 0 1
footprint=0402
T 38800 31600 5 10 1 1 180 6 1
refdes=C46
T 38800 31200 5 10 1 1 180 6 1
value=0.1u
}
N 33700 30900 42200 30900 4
N 33700 31800 42200 31800 4
C 39900 30900 1 90 0 capacitor-1.sym
{
T 39200 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 39000 31100 5 10 0 0 90 0 1
symversion=0.1
T 39900 30900 5 10 0 1 0 0 1
footprint=0402
T 39300 31600 5 10 1 1 180 6 1
refdes=C47
T 39300 31200 5 10 1 1 180 6 1
value=0.1u
}
C 40400 30900 1 90 0 capacitor-1.sym
{
T 39700 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 39500 31100 5 10 0 0 90 0 1
symversion=0.1
T 40400 30900 5 10 0 1 0 0 1
footprint=0402
T 39800 31600 5 10 1 1 180 6 1
refdes=C48
T 39800 31200 5 10 1 1 180 6 1
value=0.1u
}
C 40900 30900 1 90 0 capacitor-1.sym
{
T 40200 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 40000 31100 5 10 0 0 90 0 1
symversion=0.1
T 40900 30900 5 10 0 1 0 0 1
footprint=0402
T 40300 31600 5 10 1 1 180 6 1
refdes=C49
T 40300 31200 5 10 1 1 180 6 1
value=0.1u
}
C 41400 30900 1 90 0 capacitor-1.sym
{
T 40700 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 40500 31100 5 10 0 0 90 0 1
symversion=0.1
T 41400 30900 5 10 0 1 0 0 1
footprint=0402
T 40800 31600 5 10 1 1 180 6 1
refdes=C50
T 40800 31200 5 10 1 1 180 6 1
value=0.1u
}
C 41900 30900 1 90 0 capacitor-1.sym
{
T 41200 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 41000 31100 5 10 0 0 90 0 1
symversion=0.1
T 41900 30900 5 10 0 1 0 0 1
footprint=0402
T 41300 31600 5 10 1 1 180 6 1
refdes=C51
T 41300 31200 5 10 1 1 180 6 1
value=0.1u
}
C 42400 30900 1 90 0 capacitor-1.sym
{
T 41700 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 41500 31100 5 10 0 0 90 0 1
symversion=0.1
T 42400 30900 5 10 0 1 0 0 1
footprint=0402
T 41800 31600 5 10 1 1 180 6 1
refdes=C52
T 41800 31200 5 10 1 1 180 6 1
value=0.1u
}
C 36600 33500 1 0 0 vcc.sym
{
T 36600 35200 5 8 0 0 0 0 1
footprint=none
T 36600 35000 5 8 0 0 0 0 1
symversion=1.0
T 36600 33500 5 10 0 1 0 0 1
net=3V3:1
T 36800 33500 5 10 1 1 0 0 1
value=3V3
}
C 36600 32300 1 0 0 gnd-1.sym
C 36800 31800 1 0 1 vcc.sym
{
T 36800 33500 5 8 0 0 0 6 1
footprint=none
T 36800 33300 5 8 0 0 0 6 1
symversion=1.0
T 36800 31800 5 10 0 1 0 6 1
net=1V2:1
T 37100 31800 5 10 1 1 0 6 1
value=1V2
}
C 36600 30600 1 0 0 gnd-1.sym
C 36600 30100 1 0 0 vcc.sym
{
T 36600 31800 5 8 0 0 0 0 1
footprint=none
T 36600 31600 5 8 0 0 0 0 1
symversion=1.0
T 36600 30100 5 10 0 1 0 0 1
net=2V5:1
T 36800 30100 5 10 1 1 0 0 1
value=2V5
}
C 35900 29200 1 90 0 capacitor-1.sym
{
T 35200 29400 5 10 0 0 90 0 1
device=CAPACITOR
T 35000 29400 5 10 0 0 90 0 1
symversion=0.1
T 35900 29200 5 10 0 1 0 0 1
footprint=0402
T 35300 29900 5 10 1 1 180 6 1
refdes=C38
T 35300 29500 5 10 1 1 180 6 1
value=0.1u
}
C 36400 29200 1 90 0 capacitor-1.sym
{
T 35700 29400 5 10 0 0 90 0 1
device=CAPACITOR
T 35500 29400 5 10 0 0 90 0 1
symversion=0.1
T 36400 29200 5 10 0 1 0 0 1
footprint=0402
T 35800 29900 5 10 1 1 180 6 1
refdes=C41
T 35800 29500 5 10 1 1 180 6 1
value=0.1u
}
C 36900 29200 1 90 0 capacitor-1.sym
{
T 36200 29400 5 10 0 0 90 0 1
device=CAPACITOR
T 36000 29400 5 10 0 0 90 0 1
symversion=0.1
T 36900 29200 5 10 0 1 0 0 1
footprint=0402
T 36300 29900 5 10 1 1 180 6 1
refdes=C43
T 36300 29500 5 10 1 1 180 6 1
value=0.1u
}
C 37400 29200 1 90 0 capacitor-1.sym
{
T 36700 29400 5 10 0 0 90 0 1
device=CAPACITOR
T 36500 29400 5 10 0 0 90 0 1
symversion=0.1
T 37400 29200 5 10 0 1 0 0 1
footprint=0402
T 36800 29900 5 10 1 1 180 6 1
refdes=C45
T 36800 29500 5 10 1 1 180 6 1
value=0.1u
}
C 36600 28900 1 0 0 gnd-1.sym
N 37200 29200 35700 29200 4
N 35700 30100 37200 30100 4
C 63600 43100 1 0 0 io-1.sym
{
T 64500 43300 5 10 0 0 0 0 1
net=IO_28:1
T 63800 43700 5 10 0 0 0 0 1
device=none
T 64500 43200 5 10 1 1 0 1 1
value=IO_28
}
C 61600 42700 1 0 1 io-1.sym
{
T 60700 42900 5 10 0 0 0 6 1
net=IO_30:1
T 61400 43300 5 10 0 0 0 6 1
device=none
T 60700 42800 5 10 1 1 0 7 1
value=IO_30
}
C 63600 42700 1 0 0 io-1.sym
{
T 64500 42900 5 10 0 0 0 0 1
net=IO_31:1
T 63800 43300 5 10 0 0 0 0 1
device=none
T 64500 42800 5 10 1 1 0 1 1
value=IO_31
}
C 61600 42300 1 0 1 io-1.sym
{
T 60700 42500 5 10 0 0 0 6 1
net=IO_32:1
T 61400 42900 5 10 0 0 0 6 1
device=none
T 60700 42400 5 10 1 1 0 7 1
value=IO_32
}
C 63600 42300 1 0 0 io-1.sym
{
T 64500 42500 5 10 0 0 0 0 1
net=IO_33:1
T 63800 42900 5 10 0 0 0 0 1
device=none
T 64500 42400 5 10 1 1 0 1 1
value=IO_33
}
C 61600 44100 1 180 0 resistor-2.sym
{
T 61200 43750 5 10 0 0 180 0 1
device=RESISTOR
T 61600 44100 5 10 0 1 90 0 1
footprint=0603
T 61100 44300 5 10 1 1 180 0 1
refdes=R23
T 61500 44300 5 10 1 1 180 0 1
value=DNI
}
N 61600 44000 61900 44000 4
C 60500 44000 1 0 1 vcc.sym
{
T 60500 45700 5 8 0 0 0 6 1
footprint=none
T 60500 45500 5 8 0 0 0 6 1
symversion=1.0
T 60500 44000 5 10 0 1 0 6 1
net=3V3:1
T 60300 44000 5 10 1 1 0 6 1
value=3V3
}
N 60400 44000 60700 44000 4
N 61600 43200 61900 43200 4
N 63600 43600 63300 43600 4
N 63600 43200 63300 43200 4
N 61600 42800 61900 42800 4
N 63600 42800 63300 42800 4
N 61600 42400 61900 42400 4
N 63600 42400 63300 42400 4
C 61900 37200 1 0 0 header20-2.sym
{
T 62150 36950 5 10 0 1 0 0 1
device=HEADER20
T 62500 41300 5 10 1 1 0 0 1
refdes=J4
T 61900 37200 5 10 0 1 0 0 1
footprint=HEADER20_2
}
C 61600 41100 1 180 0 resistor-2.sym
{
T 61200 40750 5 10 0 0 180 0 1
device=RESISTOR
T 61600 41100 5 10 0 1 90 0 1
footprint=0603
T 61100 41300 5 10 1 1 180 0 1
refdes=R26
T 61500 41300 5 10 1 1 180 0 1
value=DNI
}
C 60500 41000 1 0 1 vcc.sym
{
T 60500 42700 5 8 0 0 0 6 1
footprint=none
T 60500 42500 5 8 0 0 0 6 1
symversion=1.0
T 60500 41000 5 10 0 1 0 6 1
net=3V3:1
T 60300 41000 5 10 1 1 0 6 1
value=3V3
}
N 60400 41000 60700 41000 4
N 61600 41000 61900 41000 4
C 61600 40500 1 0 1 io-1.sym
{
T 60700 40700 5 10 0 0 0 6 1
net=IO_39:1
T 61400 41100 5 10 0 0 0 6 1
device=none
T 60700 40600 5 10 1 1 0 7 1
value=IO_39
}
C 63600 40500 1 0 0 io-1.sym
{
T 64500 40700 5 10 0 0 0 0 1
net=IO_42:1
T 63800 41100 5 10 0 0 0 0 1
device=none
T 64500 40600 5 10 1 1 0 1 1
value=IO_42
}
C 61600 40100 1 0 1 io-1.sym
{
T 60700 40300 5 10 0 0 0 6 1
net=IO_43:1
T 61400 40700 5 10 0 0 0 6 1
device=none
T 60700 40200 5 10 1 1 0 7 1
value=IO_43
}
C 63600 40100 1 0 0 io-1.sym
{
T 64500 40300 5 10 0 0 0 0 1
net=IO_44:1
T 63800 40700 5 10 0 0 0 0 1
device=none
T 64500 40200 5 10 1 1 0 1 1
value=IO_44
}
C 61600 39700 1 0 1 io-1.sym
{
T 60700 39900 5 10 0 0 0 6 1
net=IO_46:1
T 61400 40300 5 10 0 0 0 6 1
device=none
T 60700 39800 5 10 1 1 0 7 1
value=IO_46
}
C 63600 39700 1 0 0 io-1.sym
{
T 64500 39900 5 10 0 0 0 0 1
net=IO_49:1
T 63800 40300 5 10 0 0 0 0 1
device=none
T 64500 39800 5 10 1 1 0 1 1
value=IO_49
}
C 61600 39300 1 0 1 io-1.sym
{
T 60700 39500 5 10 0 0 0 6 1
net=IO_50:1
T 61400 39900 5 10 0 0 0 6 1
device=none
T 60700 39400 5 10 1 1 0 7 1
value=IO_50
}
C 63600 39300 1 0 0 io-1.sym
{
T 64500 39500 5 10 0 0 0 0 1
net=IO_51:1
T 63800 39900 5 10 0 0 0 0 1
device=none
T 64500 39400 5 10 1 1 0 1 1
value=IO_51
}
N 63600 37400 63300 37400 4
N 61600 37400 61900 37400 4
N 63600 37800 63300 37800 4
N 61600 37800 61900 37800 4
N 63600 38200 63300 38200 4
N 61600 38200 61900 38200 4
N 63600 38600 63300 38600 4
N 61600 38600 61900 38600 4
N 63600 39000 63300 39000 4
N 61600 39000 61900 39000 4
N 63600 40200 63300 40200 4
N 61600 40200 61900 40200 4
C 64200 45800 1 180 0 resistor-2.sym
{
T 63800 45450 5 10 0 0 180 0 1
device=RESISTOR
T 64200 45800 5 10 0 1 90 0 1
footprint=0603
T 63400 46000 5 10 1 1 180 6 1
refdes=R25
T 64100 46000 5 10 1 1 180 0 1
value=3k3
}
C 63000 45600 1 0 1 led-2.sym
{
T 62900 46200 5 10 0 0 0 6 1
device=LED
T 63000 45600 5 10 0 1 90 2 1
footprint=0603
T 62600 45400 5 10 1 1 180 2 1
refdes=D2
T 63000 45600 5 10 0 0 0 0 1
value=LED
}
C 64200 46600 1 180 0 resistor-2.sym
{
T 63800 46250 5 10 0 0 180 0 1
device=RESISTOR
T 64200 46600 5 10 0 1 90 0 1
footprint=0603
T 63400 46800 5 10 1 1 180 6 1
refdes=R24
T 64100 46800 5 10 1 1 180 0 1
value=3k3
}
C 63000 46400 1 0 1 led-2.sym
{
T 62900 47000 5 10 0 0 0 6 1
device=LED
T 63000 46400 5 10 0 1 90 2 1
footprint=0603
T 62600 46200 5 10 1 1 180 2 1
refdes=D1
T 63000 46400 5 10 0 0 0 0 1
value=LED
}
C 64400 45700 1 0 0 vcc.sym
{
T 64400 47400 5 8 0 0 0 0 1
footprint=none
T 64400 47200 5 8 0 0 0 0 1
symversion=1.0
T 64400 45700 5 10 0 1 0 0 1
net=3V3:1
T 64600 45700 5 10 1 1 0 0 1
value=3V3
}
N 62100 45700 61800 45700 4
N 63300 45700 63000 45700 4
N 64500 45700 64200 45700 4
N 62100 46500 61800 46500 4
N 63300 46500 63000 46500 4
C 64400 46500 1 0 0 vcc.sym
{
T 64400 48200 5 8 0 0 0 0 1
footprint=none
T 64400 48000 5 8 0 0 0 0 1
symversion=1.0
T 64400 46500 5 10 0 1 0 0 1
net=3V3:1
T 64600 46500 5 10 1 1 0 0 1
value=3V3
}
N 64500 46500 64200 46500 4
C 37100 52400 1 0 0 LM3880.sym
{
T 38900 54200 5 10 1 1 0 6 1
refdes=U2
T 37500 54400 5 10 0 0 0 0 1
device=LM3880
T 37500 54600 5 10 0 0 0 0 1
footprint=SOT26
T 37100 52400 5 10 0 0 0 0 1
value=LM3880
}
C 34200 43900 1 0 0 LM26480.sym
{
T 37000 50400 5 10 1 1 0 6 1
refdes=U3
T 34600 50600 5 10 0 0 0 0 1
device=LM26480
T 34600 50800 5 10 0 0 0 0 1
footprint=QFN24_4_EP
T 34200 43900 5 10 0 0 0 0 1
value=LM26480
}
C 37100 52000 1 90 0 capacitor-1.sym
{
T 36400 52200 5 10 0 0 90 0 1
device=CAPACITOR
T 36200 52200 5 10 0 0 90 0 1
symversion=0.1
T 37100 52000 5 10 0 1 0 0 1
footprint=0603
T 36800 52700 5 10 1 1 180 0 1
refdes=C3
T 36800 52300 5 10 1 1 180 0 1
value=0.1u
}
N 37200 52900 36900 52900 4
C 36800 51700 1 0 0 gnd-1.sym
C 41200 53600 1 0 0 output-1.sym
{
T 41300 53900 5 10 0 0 0 0 1
device=OUTPUT
T 41200 53600 5 10 0 0 0 0 1
net=ENSW1:1
T 42100 53600 5 10 1 1 0 0 1
value=ENSW1
}
C 41200 53200 1 0 0 output-1.sym
{
T 41300 53500 5 10 0 0 0 0 1
device=OUTPUT
T 41200 53200 5 10 0 0 0 0 1
net=ENSW2:1
T 42100 53200 5 10 1 1 0 0 1
value=ENSW2
}
N 41200 53300 39200 53300 4
C 41200 52800 1 0 0 output-1.sym
{
T 41300 53100 5 10 0 0 0 0 1
device=OUTPUT
T 41200 52800 5 10 0 0 0 0 1
net=ENLDO1:1
T 42100 52800 5 10 1 1 0 0 1
value=ENLDO1
}
N 41200 52900 39200 52900 4
N 41200 53700 39200 53700 4
C 33200 49600 1 180 1 input-1.sym
{
T 33200 49300 5 10 0 0 180 6 1
device=INPUT
T 33200 49600 5 10 0 0 180 6 1
net=ENLDO1:1
T 33100 49400 5 10 1 1 0 6 1
value=ENLDO1
}
N 37300 48700 37600 48700 4
C 39600 54900 1 270 0 resistor-2.sym
{
T 39950 54500 5 10 0 0 270 0 1
device=RESISTOR
T 39600 54900 5 10 0 1 180 0 1
footprint=0603
T 39600 54700 5 10 1 1 180 0 1
refdes=R3
T 39600 54300 5 10 1 1 180 0 1
value=100k
}
C 40200 54900 1 270 0 resistor-2.sym
{
T 40550 54500 5 10 0 0 270 0 1
device=RESISTOR
T 40200 54900 5 10 0 1 180 0 1
footprint=0603
T 40200 54700 5 10 1 1 180 0 1
refdes=R5
T 40200 54300 5 10 1 1 180 0 1
value=100k
}
C 40800 54900 1 270 0 resistor-2.sym
{
T 41150 54500 5 10 0 0 270 0 1
device=RESISTOR
T 40800 54900 5 10 0 1 180 0 1
footprint=0603
T 40800 54700 5 10 1 1 180 0 1
refdes=R6
T 40800 54300 5 10 1 1 180 0 1
value=100k
}
N 40900 54900 40900 55200 4
N 36300 55200 40900 55200 4
N 39700 55200 39700 54900 4
N 40300 54900 40300 55200 4
N 36300 55200 36300 53700 4
N 39700 54000 39700 53700 4
N 40300 54000 40300 53300 4
N 40900 54000 40900 52900 4
C 33200 48800 1 180 1 input-1.sym
{
T 33200 48500 5 10 0 0 180 6 1
device=INPUT
T 33200 48800 5 10 0 0 180 6 1
net=ENSW1:1
T 33100 48600 5 10 1 1 0 6 1
value=ENSW1
}
C 33200 48400 1 180 1 input-1.sym
{
T 33200 48100 5 10 0 0 180 6 1
device=INPUT
T 33200 48400 5 10 0 0 180 6 1
net=ENSW2:1
T 33100 48200 5 10 1 1 0 6 1
value=ENSW2
}
N 34000 49500 34300 49500 4
C 30300 48800 1 270 0 gnd-1.sym
N 34000 48700 34300 48700 4
N 34000 48300 34300 48300 4
C 33700 50000 1 270 0 gnd-1.sym
N 34000 49900 34300 49900 4
C 31500 46600 1 90 0 capacitor-1.sym
{
T 30800 46800 5 10 0 0 90 0 1
device=CAPACITOR
T 30600 46800 5 10 0 0 90 0 1
symversion=0.1
T 31500 46600 5 10 0 1 0 0 1
footprint=0603
T 31200 47300 5 10 1 1 180 0 1
refdes=C4
T 31200 46900 5 10 1 1 180 0 1
value=0.47u
}
C 35700 43400 1 0 0 gnd-1.sym
N 35000 44000 35000 43700 4
N 35000 43700 36600 43700 4
N 36600 44000 36600 43700 4
N 35800 44000 35800 43700 4
C 34700 53700 1 0 0 vcc.sym
{
T 34700 55400 5 8 0 0 0 0 1
footprint=none
T 34700 55200 5 8 0 0 0 0 1
symversion=1.0
T 34700 53700 5 10 0 1 0 0 1
net=5V5:1
T 34900 53700 5 10 1 1 0 0 1
value=5V5
}
C 37800 44700 1 0 0 vcc.sym
{
T 37800 46400 5 8 0 0 0 0 1
footprint=none
T 37800 46200 5 8 0 0 0 0 1
symversion=1.0
T 37800 44700 5 10 0 1 0 0 1
net=5V5:1
T 38000 44700 5 10 1 1 0 0 1
value=5V5
}
N 37300 44700 37900 44700 4
C 40000 48800 1 0 0 testpt-1.sym
{
T 40400 49700 5 10 0 0 0 0 1
device=TESTPOINT
T 40400 49500 5 10 0 0 0 0 1
footprint=JUMPER1
T 40200 48900 5 10 1 1 0 0 1
refdes=TP5
T 40000 48800 5 10 0 0 0 0 1
value=TESTPOINT
}
C 33100 47500 1 270 0 resistor-2.sym
{
T 33450 47100 5 10 0 0 270 0 1
device=RESISTOR
T 33100 47500 5 10 0 1 180 0 1
footprint=0603
T 33100 47300 5 10 1 1 180 0 1
refdes=R4
T 33100 46900 5 10 1 1 180 0 1
value=750k
}
C 32500 46700 1 180 0 resistor-2.sym
{
T 32100 46350 5 10 0 0 180 0 1
device=RESISTOR
T 32500 46700 5 10 0 1 90 0 1
footprint=0603
T 32000 46900 5 10 1 1 180 0 1
refdes=R7
T 32100 46900 5 10 1 1 180 6 1
value=187k
}
N 34300 47100 34000 47100 4
N 34000 47100 34000 46600 4
C 31200 46300 1 0 0 gnd-1.sym
N 31300 47500 34300 47500 4
C 31400 47500 1 0 1 vcc.sym
{
T 31400 49200 5 8 0 0 0 6 1
footprint=none
T 31400 49000 5 8 0 0 0 6 1
symversion=1.0
T 31400 47500 5 10 0 1 0 6 1
net=2V5:1
T 31200 47500 5 10 1 1 0 6 1
value=2V5
}
C 29700 45100 1 0 0 gnd-1.sym
N 34300 46300 29800 46300 4
C 30400 44700 1 0 0 gnd-1.sym
N 30500 45900 34300 45900 4
C 31500 44200 1 90 0 capacitor-1.sym
{
T 30800 44400 5 10 0 0 90 0 1
device=CAPACITOR
T 30600 44400 5 10 0 0 90 0 1
symversion=0.1
T 31500 44200 5 10 0 1 0 0 1
footprint=0603
T 31200 44900 5 10 1 1 180 0 1
refdes=C6
T 31200 44500 5 10 1 1 180 0 1
value=DNI
}
C 33100 45100 1 270 0 resistor-2.sym
{
T 33450 44700 5 10 0 0 270 0 1
device=RESISTOR
T 33100 45100 5 10 0 1 180 0 1
footprint=0603
T 33100 44900 5 10 1 1 180 0 1
refdes=R8
T 33100 44500 5 10 1 1 180 0 1
value=DNI
}
C 32500 44300 1 180 0 resistor-2.sym
{
T 32100 43950 5 10 0 0 180 0 1
device=RESISTOR
T 32500 44300 5 10 0 1 90 0 1
footprint=0603
T 32000 44500 5 10 1 1 180 0 1
refdes=R10
T 32100 44500 5 10 1 1 180 6 1
value=DNI
}
C 31200 43900 1 0 0 gnd-1.sym
N 34300 45100 31300 45100 4
N 34300 44700 34000 44700 4
N 34000 44700 34000 44200 4
C 31700 48800 1 180 0 resistor-2.sym
{
T 31300 48450 5 10 0 0 180 0 1
device=RESISTOR
T 31700 48800 5 10 0 1 90 0 1
footprint=0603
T 31200 49000 5 10 1 1 180 0 1
refdes=R2
T 31300 49000 5 10 1 1 180 6 1
value=0
}
C 31700 49600 1 180 0 resistor-2.sym
{
T 31300 49250 5 10 0 0 180 0 1
device=RESISTOR
T 31700 49600 5 10 0 1 90 0 1
footprint=0603
T 31200 49800 5 10 1 1 180 0 1
refdes=R1
T 31300 49800 5 10 1 1 180 6 1
value=DNI
}
N 34300 49100 32000 49100 4
N 32000 48700 32000 49500 4
N 32000 49500 31700 49500 4
N 30600 48700 30800 48700 4
N 32000 48700 31700 48700 4
C 30600 49500 1 0 1 vcc.sym
{
T 30600 51200 5 8 0 0 0 6 1
footprint=none
T 30600 51000 5 8 0 0 0 6 1
symversion=1.0
T 30600 49500 5 10 0 1 0 6 1
net=5V5:1
T 30400 49500 5 10 1 1 0 6 1
value=5V5
}
N 30500 49500 30800 49500 4
C 37500 43500 1 0 0 gnd-1.sym
C 39500 50600 1 0 0 vcc.sym
{
T 39500 52300 5 8 0 0 0 0 1
footprint=none
T 39500 52100 5 8 0 0 0 0 1
symversion=1.0
T 39500 50600 5 10 0 1 0 0 1
net=5V5:1
T 39700 50600 5 10 1 1 0 0 1
value=5V5
}
N 37300 49900 38800 49900 4
C 38500 49600 1 180 0 resistor-2.sym
{
T 38100 49250 5 10 0 0 180 0 1
device=RESISTOR
T 38500 49600 5 10 0 1 90 0 1
footprint=0603
T 38000 49800 5 10 1 1 180 0 1
refdes=R9
T 38100 49800 5 10 1 1 180 6 1
value=100k
}
N 37600 49500 37300 49500 4
N 38500 49500 38800 49500 4
N 38800 49500 38800 50600 4
C 39500 49400 1 0 0 gnd-1.sym
C 42600 49200 1 0 0 vcc.sym
{
T 42600 50900 5 8 0 0 0 0 1
footprint=none
T 42600 50700 5 8 0 0 0 0 1
symversion=1.0
T 42600 49200 5 10 0 1 0 0 1
net=5V5:1
T 42800 49200 5 10 1 1 0 0 1
value=5V5
}
C 41800 48800 1 0 0 vcc.sym
{
T 41800 50500 5 8 0 0 0 0 1
footprint=none
T 41800 50300 5 8 0 0 0 0 1
symversion=1.0
T 41800 48800 5 10 0 1 0 0 1
net=3V3:1
T 41500 48800 5 10 1 1 0 0 1
value=3V3
}
C 41800 47600 1 0 0 gnd-1.sym
C 41000 48800 1 270 0 resistor-2.sym
{
T 41350 48400 5 10 0 0 270 0 1
device=RESISTOR
T 41000 48800 5 10 0 1 180 0 1
footprint=0603
T 41000 48600 5 10 1 1 180 0 1
refdes=R11
T 41000 48200 5 10 1 1 180 0 1
value=562k
}
C 40300 47900 1 90 0 capacitor-1.sym
{
T 39600 48100 5 10 0 0 90 0 1
device=CAPACITOR
T 39400 48100 5 10 0 0 90 0 1
symversion=0.1
T 40300 47900 5 10 0 1 0 0 1
footprint=0603
T 40000 48600 5 10 1 1 180 0 1
refdes=C8
T 40000 48200 5 10 1 1 180 0 1
value=6.8p
}
N 37300 47900 41100 47900 4
C 38200 48700 1 0 0 inductor-1.sym
{
T 38400 49200 5 10 0 0 0 0 1
device=INDUCTOR
T 38300 48600 5 10 1 1 0 0 1
refdes=L1
T 38400 49400 5 10 0 0 0 0 1
symversion=0.1
T 38600 48600 5 10 1 1 0 0 1
value=2.2uH
T 38200 48700 5 10 0 1 0 0 1
footprint=CDRH2D
}
C 37900 47400 1 90 0 gnd-1.sym
N 37600 47500 37300 47500 4
N 39100 48800 41900 48800 4
N 37300 46700 42700 46700 4
C 42600 46700 1 0 0 vcc.sym
{
T 42600 48400 5 8 0 0 0 0 1
footprint=none
T 42600 48200 5 8 0 0 0 0 1
symversion=1.0
T 42600 46700 5 10 0 1 0 0 1
net=5V5:1
T 42800 46700 5 10 1 1 0 0 1
value=5V5
}
C 41800 46300 1 0 0 vcc.sym
{
T 41800 48000 5 8 0 0 0 0 1
footprint=none
T 41800 47800 5 8 0 0 0 0 1
symversion=1.0
T 41800 46300 5 10 0 1 0 0 1
net=1V2:1
T 41500 46300 5 10 1 1 0 0 1
value=1V2
}
C 41800 45100 1 0 0 gnd-1.sym
C 41000 46300 1 270 0 resistor-2.sym
{
T 41350 45900 5 10 0 0 270 0 1
device=RESISTOR
T 41000 46300 5 10 0 1 180 0 1
footprint=0603
T 41000 46100 5 10 1 1 180 0 1
refdes=R14
T 41000 45700 5 10 1 1 180 0 1
value=280k
}
C 40300 45400 1 90 0 capacitor-1.sym
{
T 39600 45600 5 10 0 0 90 0 1
device=CAPACITOR
T 39400 45600 5 10 0 0 90 0 1
symversion=0.1
T 40300 45400 5 10 0 1 0 0 1
footprint=0603
T 40000 46100 5 10 1 1 180 0 1
refdes=C11
T 40000 45700 5 10 1 1 180 0 1
value=12p
}
N 39400 45400 41100 45400 4
N 39400 45400 39400 45900 4
N 39400 45900 37300 45900 4
C 38200 46200 1 0 0 inductor-1.sym
{
T 38400 46700 5 10 0 0 0 0 1
device=INDUCTOR
T 38400 46900 5 10 0 0 0 0 1
symversion=0.1
T 38200 46200 5 10 0 1 0 0 1
footprint=CDRH2D
T 38300 46100 5 10 1 1 0 0 1
refdes=L2
T 38600 46100 5 10 1 1 0 0 1
value=2.2uH
}
C 37900 45400 1 90 0 gnd-1.sym
N 37600 45500 37300 45500 4
N 37300 46300 38200 46300 4
N 39100 46300 41900 46300 4
C 40500 44200 1 0 0 gnd-1.sym
C 41000 45400 1 270 0 resistor-2.sym
{
T 41350 45000 5 10 0 0 270 0 1
device=RESISTOR
T 41000 45400 5 10 0 1 180 0 1
footprint=0603
T 41000 45200 5 10 1 1 180 0 1
refdes=R15
T 41000 44800 5 10 1 1 180 0 1
value=200k
}
C 40300 44500 1 90 0 capacitor-1.sym
{
T 39600 44700 5 10 0 0 90 0 1
device=CAPACITOR
T 39400 44700 5 10 0 0 90 0 1
symversion=0.1
T 40300 44500 5 10 0 1 0 0 1
footprint=0603
T 40000 45200 5 10 1 1 180 0 1
refdes=C53
T 40000 44800 5 10 1 1 180 0 1
value=DNI
}
N 41100 44500 40100 44500 4
C 34400 53300 1 0 0 testpt-1.sym
{
T 34800 54200 5 10 0 0 0 0 1
device=TESTPOINT
T 34800 54000 5 10 0 0 0 0 1
footprint=JUMPER1
T 34600 53300 5 10 1 1 0 0 1
refdes=TP1
T 34400 53300 5 10 0 0 0 0 1
value=TESTPOINT
}
C 40000 46300 1 0 0 testpt-1.sym
{
T 40400 47200 5 10 0 0 0 0 1
device=TESTPOINT
T 40400 47000 5 10 0 0 0 0 1
footprint=JUMPER1
T 40200 46400 5 10 1 1 0 0 1
refdes=TP6
T 40000 46300 5 10 0 0 0 0 1
value=TESTPOINT
}
C 33100 47500 1 0 0 testpt-1.sym
{
T 33500 48400 5 10 0 0 0 0 1
device=TESTPOINT
T 33500 48200 5 10 0 0 0 0 1
footprint=JUMPER1
T 33300 47600 5 10 1 1 0 0 1
refdes=TP3
T 33100 47500 5 10 0 0 0 0 1
value=TESTPOINT
}
C 33100 45100 1 0 0 testpt-1.sym
{
T 33500 46000 5 10 0 0 0 0 1
device=TESTPOINT
T 33500 45800 5 10 0 0 0 0 1
footprint=JUMPER1
T 33300 45200 5 10 1 1 0 0 1
refdes=TP4
T 33100 45100 5 10 0 0 0 0 1
value=TESTPOINT
}
N 34200 53300 34500 53300 4
C 36900 53400 1 270 0 gnd-1.sym
C 35600 52500 1 0 0 gnd-1.sym
C 42100 47900 1 90 0 capacitor-1.sym
{
T 41400 48100 5 10 0 0 90 0 1
device=CAPACITOR
T 41200 48100 5 10 0 0 90 0 1
symversion=0.1
T 42100 47900 5 10 0 1 0 0 1
footprint=0805
T 41800 48600 5 10 1 1 180 0 1
refdes=C12
T 41800 48200 5 10 1 1 180 0 1
value=10u
}
C 42600 48000 1 0 0 gnd-1.sym
C 42100 45400 1 90 0 capacitor-1.sym
{
T 41400 45600 5 10 0 0 90 0 1
device=CAPACITOR
T 41200 45600 5 10 0 0 90 0 1
symversion=0.1
T 42100 45400 5 10 0 1 0 0 1
footprint=0805
T 41800 46100 5 10 1 1 180 0 1
refdes=C14
T 41800 45700 5 10 1 1 180 0 1
value=10u
}
C 42600 45500 1 0 0 gnd-1.sym
C 34500 35300 1 0 0 KXO-97.sym
{
T 35900 36700 5 10 1 1 0 6 1
refdes=U5
T 34900 36900 5 10 0 0 0 0 1
device=KXO-97
T 34900 37100 5 10 0 0 0 0 1
footprint=KXO-97
T 34500 35300 5 10 0 0 0 0 1
value=KXO-97
}
C 37600 36100 1 0 0 output-1.sym
{
T 37700 36400 5 10 0 0 0 0 1
device=OUTPUT
T 37600 36100 5 10 0 0 0 0 1
net=CLK_50:1
T 38400 36100 5 10 1 1 0 0 1
value=CLK_50
}
N 36200 36200 37600 36200 4
C 36500 35700 1 90 0 gnd-1.sym
C 34100 35000 1 0 0 gnd-1.sym
C 33800 36200 1 0 0 vcc.sym
{
T 33800 37900 5 8 0 0 0 0 1
footprint=none
T 33800 37700 5 8 0 0 0 0 1
symversion=1.0
T 33800 36200 5 10 0 0 0 0 1
net=3V3:1
T 33500 36200 5 10 1 1 0 0 1
value=3V3
}
N 33900 36200 34600 36200 4
C 42900 45800 1 90 0 capacitor-1.sym
{
T 42200 46000 5 10 0 0 90 0 1
device=CAPACITOR
T 42000 46000 5 10 0 0 90 0 1
symversion=0.1
T 42900 45800 5 10 0 1 0 0 1
footprint=0805
T 42600 46500 5 10 1 1 180 0 1
refdes=C16
T 42600 46100 5 10 1 1 180 0 1
value=10u
}
C 42900 48300 1 90 0 capacitor-1.sym
{
T 42200 48500 5 10 0 0 90 0 1
device=CAPACITOR
T 42000 48500 5 10 0 0 90 0 1
symversion=0.1
T 42900 48300 5 10 0 1 0 0 1
footprint=0805
T 42600 49000 5 10 1 1 180 0 1
refdes=C13
T 42600 48600 5 10 1 1 180 0 1
value=10u
}
C 39800 49700 1 90 0 capacitor-1.sym
{
T 39100 49900 5 10 0 0 90 0 1
device=CAPACITOR
T 38900 49900 5 10 0 0 90 0 1
symversion=0.1
T 39800 49700 5 10 0 1 0 0 1
footprint=0603
T 39500 50400 5 10 1 1 180 0 1
refdes=C7
T 39500 50000 5 10 1 1 180 0 1
value=1u
}
C 30000 45400 1 90 0 capacitor-1.sym
{
T 29300 45600 5 10 0 0 90 0 1
device=CAPACITOR
T 29100 45600 5 10 0 0 90 0 1
symversion=0.1
T 30000 45400 5 10 0 1 0 0 1
footprint=0603
T 29700 46100 5 10 1 1 180 0 1
refdes=C2
T 29700 45700 5 10 1 1 180 0 1
value=1u
}
C 30700 45000 1 90 0 capacitor-1.sym
{
T 30000 45200 5 10 0 0 90 0 1
device=CAPACITOR
T 29800 45200 5 10 0 0 90 0 1
symversion=0.1
T 30700 45000 5 10 0 1 0 0 1
footprint=0603
T 30400 45700 5 10 1 1 180 0 1
refdes=C5
T 30400 45300 5 10 1 1 180 0 1
value=DNI
}
C 37800 43800 1 90 0 capacitor-1.sym
{
T 37100 44000 5 10 0 0 90 0 1
device=CAPACITOR
T 36900 44000 5 10 0 0 90 0 1
symversion=0.1
T 37800 43800 5 10 0 1 0 0 1
footprint=0603
T 37500 44500 5 10 1 1 180 0 1
refdes=C9
T 37500 44100 5 10 1 1 180 0 1
value=1u
}
C 35900 52800 1 90 0 capacitor-1.sym
{
T 35200 53000 5 10 0 0 90 0 1
device=CAPACITOR
T 35000 53000 5 10 0 0 90 0 1
symversion=0.1
T 35900 52800 5 10 0 1 0 0 1
footprint=0805
T 35600 53500 5 10 1 1 180 0 1
refdes=C1
T 35600 53100 5 10 1 1 180 0 1
value=4.7u
}
C 44200 42600 1 0 0 con_SMA.sym
{
T 44200 42950 5 10 1 1 0 0 1
refdes=IPX1
T 44200 42600 5 10 0 0 0 0 1
footprint=IPX
T 44200 42600 5 10 0 0 0 0 1
value=IPX
}
N 46700 42800 44650 42800 4
C 44200 42300 1 0 0 gnd-1.sym
C 45300 39800 1 0 0 con_SMA.sym
{
T 45300 40150 5 10 1 1 0 0 1
refdes=IPX2
T 45300 39800 5 10 0 0 0 0 1
footprint=IPX
T 45300 39800 5 10 0 0 0 0 1
value=IPX
}
C 45300 39300 1 0 0 gnd-1.sym
C 64700 32500 1 180 0 input-1.sym
{
T 64700 32200 5 10 0 0 180 0 1
device=INPUT
T 64700 32500 5 10 0 0 180 0 1
net=ASDO:1
T 64800 32300 5 10 1 1 0 0 1
value=ASDO
}
C 64700 32900 1 180 0 input-1.sym
{
T 64700 32600 5 10 0 0 180 0 1
device=INPUT
T 64700 32900 5 10 0 0 180 0 1
net=DCLK:1
T 64800 32700 5 10 1 1 0 0 1
value=DCLK
}
N 54000 26200 54000 26500 4
C 61600 38900 1 0 1 io-1.sym
{
T 60700 39100 5 10 0 0 0 6 1
net=IO_58:1
T 61400 39500 5 10 0 0 0 6 1
device=none
T 60700 39000 5 10 1 1 0 7 1
value=IO_58
}
C 63600 38900 1 0 0 io-1.sym
{
T 64500 39100 5 10 0 0 0 0 1
net=IO_59:1
T 63800 39500 5 10 0 0 0 0 1
device=none
T 64500 39000 5 10 1 1 0 1 1
value=IO_59
}
C 63600 38500 1 0 0 io-1.sym
{
T 64500 38700 5 10 0 0 0 0 1
net=IO_64:1
T 63800 39100 5 10 0 0 0 0 1
device=none
T 64500 38600 5 10 1 1 0 1 1
value=IO_64
}
C 63600 38100 1 0 0 io-1.sym
{
T 64500 38300 5 10 0 0 0 0 1
net=IO_66:1
T 63800 38700 5 10 0 0 0 0 1
device=none
T 64500 38200 5 10 1 1 0 1 1
value=IO_66
}
C 63600 37700 1 0 0 io-1.sym
{
T 64500 37900 5 10 0 0 0 0 1
net=IO_68:1
T 63800 38300 5 10 0 0 0 0 1
device=none
T 64500 37800 5 10 1 1 0 1 1
value=IO_68
}
C 63600 37300 1 0 0 io-1.sym
{
T 64500 37500 5 10 0 0 0 0 1
net=IO_71:1
T 63800 37900 5 10 0 0 0 0 1
device=none
T 64500 37400 5 10 1 1 0 1 1
value=IO_71
}
C 61600 38500 1 0 1 io-1.sym
{
T 60700 38700 5 10 0 0 0 6 1
net=IO_60:1
T 61400 39100 5 10 0 0 0 6 1
device=none
T 60700 38600 5 10 1 1 0 7 1
value=IO_60
}
C 61600 38100 1 0 1 io-1.sym
{
T 60700 38300 5 10 0 0 0 6 1
net=IO_65:1
T 61400 38700 5 10 0 0 0 6 1
device=none
T 60700 38200 5 10 1 1 0 7 1
value=IO_65
}
C 61600 37700 1 0 1 io-1.sym
{
T 60700 37900 5 10 0 0 0 6 1
net=IO_67:1
T 61400 38300 5 10 0 0 0 6 1
device=none
T 60700 37800 5 10 1 1 0 7 1
value=IO_67
}
C 61600 37300 1 0 1 io-1.sym
{
T 60700 37500 5 10 0 0 0 6 1
net=IO_69:1
T 61400 37900 5 10 0 0 0 6 1
device=none
T 60700 37400 5 10 1 1 0 7 1
value=IO_69
}
C 61800 46400 1 0 1 io-1.sym
{
T 60900 46600 5 10 0 0 0 6 1
net=LED1:1
T 61600 47000 5 10 0 0 0 6 1
device=none
T 60900 46500 5 10 1 1 0 7 1
value=LED1
}
N 63600 49600 63300 49600 4
C 63600 52900 1 180 1 io-1.sym
{
T 64500 52700 5 10 0 0 180 6 1
net=IO_128:1
T 63800 52300 5 10 0 0 180 6 1
device=none
T 64500 52800 5 10 1 1 180 7 1
value=IO_128
}
C 63600 53700 1 180 1 io-1.sym
{
T 64500 53500 5 10 0 0 180 6 1
net=IO_132:1
T 63800 53100 5 10 0 0 180 6 1
device=none
T 64500 53600 5 10 1 1 180 7 1
value=IO_132
}
C 63600 54100 1 180 1 io-1.sym
{
T 64500 53900 5 10 0 0 180 6 1
net=IO_135:1
T 63800 53500 5 10 0 0 180 6 1
device=none
T 64500 54000 5 10 1 1 180 7 1
value=IO_135
}
C 63600 54500 1 180 1 io-1.sym
{
T 64500 54300 5 10 0 0 180 6 1
net=IO_137:1
T 63800 53900 5 10 0 0 180 6 1
device=none
T 64500 54400 5 10 1 1 180 7 1
value=IO_137
}
C 63600 54900 1 180 1 io-1.sym
{
T 64500 54700 5 10 0 0 180 6 1
net=IO_142:1
T 63800 54300 5 10 0 0 180 6 1
device=none
T 64500 54800 5 10 1 1 180 7 1
value=IO_142
}
C 61600 53700 1 180 0 io-1.sym
{
T 60700 53500 5 10 0 0 180 0 1
net=IO_129:1
T 61400 53100 5 10 0 0 180 0 1
device=none
T 60700 53600 5 10 1 1 180 1 1
value=IO_129
}
C 61600 54100 1 180 0 io-1.sym
{
T 60700 53900 5 10 0 0 180 0 1
net=IO_133:1
T 61400 53500 5 10 0 0 180 0 1
device=none
T 60700 54000 5 10 1 1 180 1 1
value=IO_133
}
C 61600 54500 1 180 0 io-1.sym
{
T 60700 54300 5 10 0 0 180 0 1
net=IO_136:1
T 61400 53900 5 10 0 0 180 0 1
device=none
T 60700 54400 5 10 1 1 180 1 1
value=IO_136
}
C 61600 54900 1 180 0 io-1.sym
{
T 60700 54700 5 10 0 0 180 0 1
net=IO_141:1
T 61400 54300 5 10 0 0 180 0 1
device=none
T 60700 54800 5 10 1 1 180 1 1
value=IO_141
}
C 61600 55300 1 180 0 io-1.sym
{
T 60700 55100 5 10 0 0 180 0 1
net=IO_143:1
T 61400 54700 5 10 0 0 180 0 1
device=none
T 60700 55200 5 10 1 1 180 1 1
value=IO_143
}
C 63600 55100 1 0 0 io-1.sym
{
T 64500 55300 5 10 0 0 0 0 1
net=IO_144:1
T 63800 55700 5 10 0 0 0 0 1
device=none
T 64500 55200 5 10 1 1 0 1 1
value=IO_144
}
C 46300 34400 1 0 0 vcc.sym
{
T 46300 36100 5 8 0 0 0 0 1
footprint=none
T 46300 35900 5 8 0 0 0 0 1
symversion=1.0
T 46300 34400 5 10 0 1 0 0 1
net=1V2:1
T 46000 34400 5 10 1 1 0 0 1
value=1V2
}
N 46700 34400 46400 34400 4
N 55600 38800 55300 38800 4
N 55600 38400 55300 38400 4
N 55600 38000 55300 38000 4
C 55500 38800 1 0 0 vcc.sym
{
T 55500 40500 5 8 0 0 0 0 1
footprint=none
T 55500 40300 5 8 0 0 0 0 1
symversion=1.0
T 55500 38800 5 10 0 1 0 0 1
net=3V3:1
T 55700 38800 5 10 1 1 0 0 1
value=3V3
}
C 55900 38300 1 90 0 gnd-1.sym
C 55500 38000 1 0 0 vcc.sym
{
T 55500 39700 5 8 0 0 0 0 1
footprint=none
T 55500 39500 5 8 0 0 0 0 1
symversion=1.0
T 55500 38000 5 10 0 1 0 0 1
net=3V3:1
T 55700 38000 5 10 1 1 0 0 1
value=3V3
}
N 55600 43600 55300 43600 4
N 55600 43200 55300 43200 4
N 55600 42800 55300 42800 4
N 55600 42400 55300 42400 4
N 55600 42000 55300 42000 4
N 55600 41600 55300 41600 4
N 55600 41200 55300 41200 4
N 55600 40800 55300 40800 4
N 55600 40000 55300 40000 4
N 55600 39600 55300 39600 4
C 55600 43500 1 0 0 io-1.sym
{
T 56500 43700 5 10 0 0 0 0 1
net=IO_128:1
T 55800 44100 5 10 0 0 0 0 1
device=none
T 56500 43600 5 10 1 1 0 1 1
value=IO_128
}
C 55600 43100 1 0 0 io-1.sym
{
T 56500 43300 5 10 0 0 0 0 1
net=IO_129:1
T 55800 43700 5 10 0 0 0 0 1
device=none
T 56500 43200 5 10 1 1 0 1 1
value=IO_129
}
C 55600 42700 1 0 0 io-1.sym
{
T 56500 42900 5 10 0 0 0 0 1
net=IO_132:1
T 55800 43300 5 10 0 0 0 0 1
device=none
T 56500 42800 5 10 1 1 0 1 1
value=IO_132
}
C 55600 42300 1 0 0 io-1.sym
{
T 56500 42500 5 10 0 0 0 0 1
net=IO_133:1
T 55800 42900 5 10 0 0 0 0 1
device=none
T 56500 42400 5 10 1 1 0 1 1
value=IO_133
}
C 55600 41900 1 0 0 io-1.sym
{
T 56500 42100 5 10 0 0 0 0 1
net=IO_135:1
T 55800 42500 5 10 0 0 0 0 1
device=none
T 56500 42000 5 10 1 1 0 1 1
value=IO_135
}
C 55600 41500 1 0 0 io-1.sym
{
T 56500 41700 5 10 0 0 0 0 1
net=IO_136:1
T 55800 42100 5 10 0 0 0 0 1
device=none
T 56500 41600 5 10 1 1 0 1 1
value=IO_136
}
C 55600 41100 1 0 0 io-1.sym
{
T 56500 41300 5 10 0 0 0 0 1
net=IO_137:1
T 55800 41700 5 10 0 0 0 0 1
device=none
T 56500 41200 5 10 1 1 0 1 1
value=IO_137
}
C 55600 40700 1 0 0 io-1.sym
{
T 56500 40900 5 10 0 0 0 0 1
net=IO_141:1
T 55800 41300 5 10 0 0 0 0 1
device=none
T 56500 40800 5 10 1 1 0 1 1
value=IO_141
}
C 55600 40300 1 0 0 io-1.sym
{
T 56500 40500 5 10 0 0 0 0 1
net=IO_142:1
T 55800 40900 5 10 0 0 0 0 1
device=none
T 56500 40400 5 10 1 1 0 1 1
value=IO_142
}
C 55600 39900 1 0 0 io-1.sym
{
T 56500 40100 5 10 0 0 0 0 1
net=IO_143:1
T 55800 40500 5 10 0 0 0 0 1
device=none
T 56500 40000 5 10 1 1 0 1 1
value=IO_143
}
C 55600 39500 1 0 0 io-1.sym
{
T 56500 39700 5 10 0 0 0 0 1
net=IO_144:1
T 55800 40100 5 10 0 0 0 0 1
device=none
T 56500 39600 5 10 1 1 0 1 1
value=IO_144
}
N 55600 40400 55300 40400 4
N 55600 48800 55300 48800 4
N 55600 48400 55300 48400 4
N 55600 48000 55300 48000 4
N 55600 47600 55300 47600 4
N 55600 47200 55300 47200 4
N 55600 46800 55300 46800 4
N 55600 46400 55300 46400 4
N 55600 46000 55300 46000 4
N 55600 45200 55300 45200 4
N 55600 44800 55300 44800 4
N 55600 44400 55300 44400 4
C 55600 48700 1 0 0 io-1.sym
{
T 56500 48900 5 10 0 0 0 0 1
net=IO_110:1
T 55800 49300 5 10 0 0 0 0 1
device=none
T 56500 48800 5 10 1 1 0 1 1
value=IO_110
}
C 55600 48300 1 0 0 io-1.sym
{
T 56500 48500 5 10 0 0 0 0 1
net=IO_111:1
T 55800 48900 5 10 0 0 0 0 1
device=none
T 56500 48400 5 10 1 1 0 1 1
value=IO_111
}
C 55600 47900 1 0 0 io-1.sym
{
T 56500 48100 5 10 0 0 0 0 1
net=IO_112:1
T 55800 48500 5 10 0 0 0 0 1
device=none
T 56500 48000 5 10 1 1 0 1 1
value=IO_112
}
C 55600 47500 1 0 0 io-1.sym
{
T 56500 47700 5 10 0 0 0 0 1
net=IO_113:1
T 55800 48100 5 10 0 0 0 0 1
device=none
T 56500 47600 5 10 1 1 0 1 1
value=IO_113
}
C 55600 47100 1 0 0 io-1.sym
{
T 56500 47300 5 10 0 0 0 0 1
net=IO_114:1
T 55800 47700 5 10 0 0 0 0 1
device=none
T 56500 47200 5 10 1 1 0 1 1
value=IO_114
}
C 55600 46700 1 0 0 io-1.sym
{
T 56500 46900 5 10 0 0 0 0 1
net=IO_115:1
T 55800 47300 5 10 0 0 0 0 1
device=none
T 56500 46800 5 10 1 1 0 1 1
value=IO_115
}
C 55600 46300 1 0 0 io-1.sym
{
T 56500 46500 5 10 0 0 0 0 1
net=IO_119:1
T 55800 46900 5 10 0 0 0 0 1
device=none
T 56500 46400 5 10 1 1 0 1 1
value=IO_119
}
C 55600 45900 1 0 0 io-1.sym
{
T 56500 46100 5 10 0 0 0 0 1
net=IO_120:1
T 55800 46500 5 10 0 0 0 0 1
device=none
T 56500 46000 5 10 1 1 0 1 1
value=IO_120
}
C 55600 45500 1 0 0 io-1.sym
{
T 56500 45700 5 10 0 0 0 0 1
net=IO_121:1
T 55800 46100 5 10 0 0 0 0 1
device=none
T 56500 45600 5 10 1 1 0 1 1
value=IO_121
}
C 55600 45100 1 0 0 io-1.sym
{
T 56500 45300 5 10 0 0 0 0 1
net=IO_125:1
T 55800 45700 5 10 0 0 0 0 1
device=none
T 56500 45200 5 10 1 1 0 1 1
value=IO_125
}
C 55600 44700 1 0 0 io-1.sym
{
T 56500 44900 5 10 0 0 0 0 1
net=IO_126:1
T 55800 45300 5 10 0 0 0 0 1
device=none
T 56500 44800 5 10 1 1 0 1 1
value=IO_126
}
C 55600 44300 1 0 0 io-1.sym
{
T 56500 44500 5 10 0 0 0 0 1
net=IO_127:1
T 55800 44900 5 10 0 0 0 0 1
device=none
T 56500 44400 5 10 1 1 0 1 1
value=IO_127
}
N 55600 45600 55300 45600 4
N 55600 50800 55300 50800 4
N 55600 50400 55300 50400 4
N 55600 50000 55300 50000 4
N 55600 49600 55300 49600 4
C 55600 51100 1 0 0 io-1.sym
{
T 56500 51300 5 10 0 0 0 0 1
net=IO_101:1
T 55800 51700 5 10 0 0 0 0 1
device=none
T 56500 51200 5 10 1 1 0 1 1
value=IO_101
}
C 55600 50700 1 0 0 io-1.sym
{
T 56500 50900 5 10 0 0 0 0 1
net=IO_103:1
T 55800 51300 5 10 0 0 0 0 1
device=none
T 56500 50800 5 10 1 1 0 1 1
value=IO_103
}
C 55600 50300 1 0 0 io-1.sym
{
T 56500 50500 5 10 0 0 0 0 1
net=IO_104:1
T 55800 50900 5 10 0 0 0 0 1
device=none
T 56500 50400 5 10 1 1 0 1 1
value=IO_104
}
C 55600 49900 1 0 0 io-1.sym
{
T 56500 50100 5 10 0 0 0 0 1
net=IO_105:1
T 55800 50500 5 10 0 0 0 0 1
device=none
T 56500 50000 5 10 1 1 0 1 1
value=IO_105
}
C 55600 49500 1 0 0 io-1.sym
{
T 56500 49700 5 10 0 0 0 0 1
net=IO_106:1
T 55800 50100 5 10 0 0 0 0 1
device=none
T 56500 49600 5 10 1 1 0 1 1
value=IO_106
}
N 55600 51200 55300 51200 4
C 55600 51500 1 0 0 io-1.sym
{
T 56500 51700 5 10 0 0 0 0 1
net=IO_100:1
T 55800 52100 5 10 0 0 0 0 1
device=none
T 56500 51600 5 10 1 1 0 1 1
value=IO_100
}
N 55600 51600 55300 51600 4
N 55300 30400 55600 30400 4
N 55600 30400 55600 29200 4
N 55600 29200 55300 29200 4
N 55300 30000 55600 30000 4
N 55300 29600 55600 29600 4
C 55500 30400 1 0 0 vcc.sym
{
T 55500 32100 5 8 0 0 0 0 1
footprint=none
T 55500 31900 5 8 0 0 0 0 1
symversion=1.0
T 55500 30400 5 10 0 1 0 0 1
net=2V5:1
T 55700 30400 5 10 1 1 0 0 1
value=2V5
}
N 55300 35600 55600 35600 4
N 55600 35600 55600 31200 4
N 55600 31200 55300 31200 4
N 55300 31600 55600 31600 4
N 55300 32000 55600 32000 4
N 55300 32400 55600 32400 4
N 55300 32800 55600 32800 4
N 55300 33200 55600 33200 4
N 55300 33600 55600 33600 4
N 55300 34000 55600 34000 4
N 55300 34400 55600 34400 4
N 55300 34800 55600 34800 4
N 55300 35200 55600 35200 4
C 55500 35600 1 0 0 vcc.sym
{
T 55500 37300 5 8 0 0 0 0 1
footprint=none
T 55500 37100 5 8 0 0 0 0 1
symversion=1.0
T 55500 35600 5 10 0 1 0 0 1
net=3V3:1
T 55700 35600 5 10 1 1 0 0 1
value=3V3
}
N 55600 37600 55300 37600 4
N 55600 37200 55300 37200 4
N 55600 36800 55300 36800 4
N 55600 36400 55300 36400 4
C 55600 37100 1 0 0 output-1.sym
{
T 55700 37400 5 10 0 0 0 0 1
device=OUTPUT
T 55600 37100 5 10 0 0 0 0 1
net=nCSO:1
T 56500 37100 5 10 1 1 0 0 1
value=nCSO
}
C 55600 37500 1 0 0 output-1.sym
{
T 55700 37800 5 10 0 0 0 0 1
device=OUTPUT
T 55600 37500 5 10 0 0 0 0 1
net=ASDO:1
T 56500 37500 5 10 1 1 0 0 1
value=ASDO
}
C 55600 36700 1 0 0 output-1.sym
{
T 55700 37000 5 10 0 0 0 0 1
device=OUTPUT
T 55600 36700 5 10 0 0 0 0 1
net=DCLK:1
T 56500 36700 5 10 1 1 0 0 1
value=DCLK
}
C 56400 36500 1 180 0 input-1.sym
{
T 56400 36200 5 10 0 0 180 0 1
device=INPUT
T 56400 36500 5 10 0 0 180 0 1
net=DATA0:1
T 56500 36300 5 10 1 1 0 0 1
value=DATA0
}
C 61800 45600 1 0 1 io-1.sym
{
T 60900 45800 5 10 0 0 0 6 1
net=LED2:1
T 61600 46200 5 10 0 0 0 6 1
device=none
T 60900 45700 5 10 1 1 0 7 1
value=LED2
}
C 55600 55500 1 0 0 io-1.sym
{
T 56500 55700 5 10 0 0 0 0 1
net=LED2:1
T 55800 56100 5 10 0 0 0 0 1
device=none
T 56500 55600 5 10 1 1 0 1 1
value=LED2
}
C 61600 50100 1 180 0 io-1.sym
{
T 60700 49900 5 10 0 0 180 0 1
net=IO_104:1
T 61400 49500 5 10 0 0 180 0 1
device=none
T 60700 50000 5 10 1 1 180 1 1
value=IO_104
}
C 61600 50500 1 180 0 io-1.sym
{
T 60700 50300 5 10 0 0 180 0 1
net=IO_106:1
T 61400 49900 5 10 0 0 180 0 1
device=none
T 60700 50400 5 10 1 1 180 1 1
value=IO_106
}
C 61600 50900 1 180 0 io-1.sym
{
T 60700 50700 5 10 0 0 180 0 1
net=IO_111:1
T 61400 50300 5 10 0 0 180 0 1
device=none
T 60700 50800 5 10 1 1 180 1 1
value=IO_111
}
C 61600 51300 1 180 0 io-1.sym
{
T 60700 51100 5 10 0 0 180 0 1
net=IO_113:1
T 61400 50700 5 10 0 0 180 0 1
device=none
T 60700 51200 5 10 1 1 180 1 1
value=IO_113
}
C 61600 51700 1 180 0 io-1.sym
{
T 60700 51500 5 10 0 0 180 0 1
net=IO_115:1
T 61400 51100 5 10 0 0 180 0 1
device=none
T 60700 51600 5 10 1 1 180 1 1
value=IO_115
}
C 61600 52100 1 180 0 io-1.sym
{
T 60700 51900 5 10 0 0 180 0 1
net=IO_120:1
T 61400 51500 5 10 0 0 180 0 1
device=none
T 60700 52000 5 10 1 1 180 1 1
value=IO_120
}
C 61600 52500 1 180 0 io-1.sym
{
T 60700 52300 5 10 0 0 180 0 1
net=IO_125:1
T 61400 51900 5 10 0 0 180 0 1
device=none
T 60700 52400 5 10 1 1 180 1 1
value=IO_125
}
C 61600 52900 1 180 0 io-1.sym
{
T 60700 52700 5 10 0 0 180 0 1
net=IO_127:1
T 61400 52300 5 10 0 0 180 0 1
device=none
T 60700 52800 5 10 1 1 180 1 1
value=IO_127
}
C 63600 49300 1 180 1 io-1.sym
{
T 64500 49100 5 10 0 0 180 6 1
net=IO_103:1
T 63800 48700 5 10 0 0 180 6 1
device=none
T 64500 49200 5 10 1 1 180 7 1
value=IO_103
}
C 63600 50100 1 180 1 io-1.sym
{
T 64500 49900 5 10 0 0 180 6 1
net=IO_105:1
T 63800 49500 5 10 0 0 180 6 1
device=none
T 64500 50000 5 10 1 1 180 7 1
value=IO_105
}
C 63600 50500 1 180 1 io-1.sym
{
T 64500 50300 5 10 0 0 180 6 1
net=IO_110:1
T 63800 49900 5 10 0 0 180 6 1
device=none
T 64500 50400 5 10 1 1 180 7 1
value=IO_110
}
C 63600 50900 1 180 1 io-1.sym
{
T 64500 50700 5 10 0 0 180 6 1
net=IO_112:1
T 63800 50300 5 10 0 0 180 6 1
device=none
T 64500 50800 5 10 1 1 180 7 1
value=IO_112
}
C 63600 51300 1 180 1 io-1.sym
{
T 64500 51100 5 10 0 0 180 6 1
net=IO_114:1
T 63800 50700 5 10 0 0 180 6 1
device=none
T 64500 51200 5 10 1 1 180 7 1
value=IO_114
}
C 63600 51700 1 180 1 io-1.sym
{
T 64500 51500 5 10 0 0 180 6 1
net=IO_119:1
T 63800 51100 5 10 0 0 180 6 1
device=none
T 64500 51600 5 10 1 1 180 7 1
value=IO_119
}
C 63600 52100 1 180 1 io-1.sym
{
T 64500 51900 5 10 0 0 180 6 1
net=IO_121:1
T 63800 51500 5 10 0 0 180 6 1
device=none
T 64500 52000 5 10 1 1 180 7 1
value=IO_121
}
C 63600 52500 1 180 1 io-1.sym
{
T 64500 52300 5 10 0 0 180 6 1
net=IO_126:1
T 63800 51900 5 10 0 0 180 6 1
device=none
T 64500 52400 5 10 1 1 180 7 1
value=IO_126
}
C 61600 49300 1 180 0 io-1.sym
{
T 60700 49100 5 10 0 0 180 0 1
net=IO_101:1
T 61400 48700 5 10 0 0 180 0 1
device=none
T 60700 49200 5 10 1 1 180 1 1
value=IO_101
}
C 38400 40700 1 0 0 output-1.sym
{
T 38500 41000 5 10 0 0 0 0 1
device=OUTPUT
T 38400 40700 5 10 0 0 0 0 1
net=RESET:1
T 39300 40700 5 10 1 1 0 0 1
value=RESET
}
C 56400 55300 1 180 0 input-1.sym
{
T 56400 55000 5 10 0 0 180 0 1
device=INPUT
T 56400 55300 5 10 0 0 180 0 1
net=RESET:1
T 56500 55100 5 10 1 1 0 0 1
value=RESET
}
C 61600 47700 1 180 0 io-1.sym
{
T 60700 47500 5 10 0 0 180 0 1
net=IO_80:1
T 61400 47100 5 10 0 0 180 0 1
device=none
T 60700 47600 5 10 1 1 180 1 1
value=IO_80
}
C 61600 48100 1 180 0 io-1.sym
{
T 60700 47900 5 10 0 0 180 0 1
net=IO_85:1
T 61400 47500 5 10 0 0 180 0 1
device=none
T 60700 48000 5 10 1 1 180 1 1
value=IO_85
}
C 61600 48500 1 180 0 io-1.sym
{
T 60700 48300 5 10 0 0 180 0 1
net=IO_87:1
T 61400 47900 5 10 0 0 180 0 1
device=none
T 60700 48400 5 10 1 1 180 1 1
value=IO_87
}
C 61600 48900 1 180 0 io-1.sym
{
T 60700 48700 5 10 0 0 180 0 1
net=IO_99:1
T 61400 48300 5 10 0 0 180 0 1
device=none
T 60700 48800 5 10 1 1 180 1 1
value=IO_99
}
C 63600 47700 1 180 1 io-1.sym
{
T 64500 47500 5 10 0 0 180 6 1
net=IO_83:1
T 63800 47100 5 10 0 0 180 6 1
device=none
T 64500 47600 5 10 1 1 180 7 1
value=IO_83
}
C 63600 48100 1 180 1 io-1.sym
{
T 64500 47900 5 10 0 0 180 6 1
net=IO_86:1
T 63800 47500 5 10 0 0 180 6 1
device=none
T 64500 48000 5 10 1 1 180 7 1
value=IO_86
}
C 63600 48500 1 180 1 io-1.sym
{
T 64500 48300 5 10 0 0 180 6 1
net=IO_98:1
T 63800 47900 5 10 0 0 180 6 1
device=none
T 64500 48400 5 10 1 1 180 7 1
value=IO_98
}
C 63600 48900 1 180 1 io-1.sym
{
T 64500 48700 5 10 0 0 180 6 1
net=IO_100:1
T 63800 48300 5 10 0 0 180 6 1
device=none
T 64500 48800 5 10 1 1 180 7 1
value=IO_100
}
C 46600 26400 1 0 0 EP4CE22E22.sym
{
T 55000 56100 5 10 1 1 0 6 1
refdes=U4
T 47000 56300 5 10 0 0 0 0 1
device=EP4CE22E22
T 47000 56500 5 10 0 0 0 0 1
footprint=EQFP144_20
T 46600 26400 5 10 0 0 0 0 1
value=EP4CE22E22
}
C 63600 43500 1 0 0 io-1.sym
{
T 64500 43700 5 10 0 0 0 0 1
net=IO_10:1
T 63800 44100 5 10 0 0 0 0 1
device=none
T 64500 43600 5 10 1 1 0 1 1
value=IO_10
}
C 61600 43500 1 0 1 io-1.sym
{
T 60700 43700 5 10 0 0 0 6 1
net=IO_7:1
T 61400 44100 5 10 0 0 0 6 1
device=none
T 60700 43600 5 10 1 1 0 7 1
value=IO_7
}
C 61600 43100 1 0 1 io-1.sym
{
T 60700 43300 5 10 0 0 0 6 1
net=IO_11:1
T 61400 43700 5 10 0 0 0 6 1
device=none
T 60700 43200 5 10 1 1 0 7 1
value=IO_11
}
C 35600 53700 1 0 0 testpt-1.sym
{
T 36000 54600 5 10 0 0 0 0 1
device=TESTPOINT
T 36000 54400 5 10 0 0 0 0 1
footprint=JUMPER1
T 35800 53700 5 10 1 1 0 0 1
refdes=TP2
T 35600 53700 5 10 0 0 0 0 1
value=TESTPOINT
}
C 34400 35300 1 90 0 capacitor-1.sym
{
T 33700 35500 5 10 0 0 90 0 1
device=CAPACITOR
T 33500 35500 5 10 0 0 90 0 1
symversion=0.1
T 34400 35300 5 10 0 1 0 0 1
footprint=0603
T 34100 36000 5 10 1 1 180 0 1
refdes=C21
T 34100 35600 5 10 1 1 180 0 1
value=0.01u
}
N 45400 39600 45400 39800 4
N 46700 40000 45750 40000 4
N 31300 46600 31600 46600 4
N 32500 46600 34000 46600 4
N 31300 44200 31600 44200 4
N 32500 44200 34000 44200 4
N 38800 50600 39600 50600 4
N 42700 49200 37600 49200 4
N 37600 49200 37600 48700 4
N 37300 48300 37900 48300 4
N 37900 48300 37900 48800 4
N 37900 48800 38200 48800 4
C 41000 47900 1 270 0 resistor-2.sym
{
T 41350 47500 5 10 0 0 270 0 1
device=RESISTOR
T 41000 47900 5 10 0 1 180 0 1
footprint=0603
T 41000 47700 5 10 1 1 180 0 1
refdes=R12
T 41000 47300 5 10 1 1 180 0 1
value=100k
}
C 40300 47000 1 90 0 capacitor-1.sym
{
T 39600 47200 5 10 0 0 90 0 1
device=CAPACITOR
T 39400 47200 5 10 0 0 90 0 1
symversion=0.1
T 40300 47000 5 10 0 1 0 0 1
footprint=0603
T 40000 47700 5 10 1 1 180 0 1
refdes=C10
T 40000 47300 5 10 1 1 180 0 1
value=33p
}
N 41100 47000 40100 47000 4
C 40500 46700 1 0 0 gnd-1.sym
C 64200 45000 1 180 0 resistor-2.sym
{
T 63800 44650 5 10 0 0 180 0 1
device=RESISTOR
T 64200 45000 5 10 0 1 90 0 1
footprint=0603
T 63400 45200 5 10 1 1 180 6 1
refdes=R19
T 64100 45200 5 10 1 1 180 0 1
value=3k3
}
C 63000 44800 1 0 1 led-2.sym
{
T 62900 45400 5 10 0 0 0 6 1
device=LED
T 63000 44800 5 10 0 1 90 2 1
footprint=0603
T 63000 44800 5 10 0 0 0 0 1
value=LED
T 62600 44600 5 10 1 1 180 2 1
refdes=D3
}
C 64400 44900 1 0 0 vcc.sym
{
T 64400 46600 5 8 0 0 0 0 1
footprint=none
T 64400 46400 5 8 0 0 0 0 1
symversion=1.0
T 64400 44900 5 10 0 1 0 0 1
net=3V3:1
T 64600 44900 5 10 1 1 0 0 1
value=3V3
}
N 62100 44900 61800 44900 4
N 63300 44900 63000 44900 4
N 64500 44900 64200 44900 4
C 61500 44800 1 270 1 gnd-1.sym
C 61500 29500 1 0 0 EPCS64.sym
{
T 63300 33300 5 10 1 1 0 6 1
refdes=U7
T 61900 33500 5 10 0 0 0 0 1
device=EPCS64SI16N
T 61900 33700 5 10 0 0 0 0 1
footprint=SO16W
T 61500 29500 5 10 0 0 0 0 1
value=EPCS64SI16N
}
C 61500 33900 1 0 0 EPCS16.sym
{
T 63300 36100 5 10 1 1 0 6 1
refdes=U6
T 61900 36300 5 10 0 0 0 0 1
device=EPCS16SI8N
T 61900 36500 5 10 0 0 0 0 1
footprint=SO8
T 61500 33900 5 10 0 0 0 0 1
value=EPCS16SI8N
}
