--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Bai_KT_2.twx Bai_KT_2.ncd -o Bai_KT_2.twr Bai_KT_2.pcf
-ucf kit_Spartan3E_starter_iopin.ucf

Design file:              Bai_KT_2.ncd
Physical constraint file: Bai_KT_2.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |   10.045(R)|clk_BUFGP         |   0.000|
led<1>      |   10.148(R)|clk_BUFGP         |   0.000|
led<2>      |   10.584(R)|clk_BUFGP         |   0.000|
led<3>      |   10.202(R)|clk_BUFGP         |   0.000|
led<4>      |   10.333(R)|clk_BUFGP         |   0.000|
led<5>      |   10.192(R)|clk_BUFGP         |   0.000|
led<6>      |   10.862(R)|clk_BUFGP         |   0.000|
led<7>      |   10.715(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.502|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
S<0>           |led<0>         |   10.876|
S<0>           |led<1>         |   11.161|
S<0>           |led<2>         |   10.559|
S<0>           |led<3>         |   10.425|
S<0>           |led<4>         |   10.433|
S<0>           |led<5>         |    9.710|
S<0>           |led<6>         |   10.797|
S<0>           |led<7>         |   10.939|
S<1>           |led<0>         |    8.961|
S<1>           |led<1>         |    9.205|
S<1>           |led<2>         |   10.688|
S<1>           |led<3>         |    9.997|
S<1>           |led<4>         |   10.011|
S<1>           |led<5>         |    9.923|
S<1>           |led<6>         |   10.708|
S<1>           |led<7>         |   10.781|
---------------+---------------+---------+


Analysis completed Tue Oct 10 10:14:31 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4509 MB



