axil2iob
     #(
       .AXIL_ADDR_W(AXIL_ADDR_W),
       .AXIL_DATA_W(AXIL_DATA_W),
       .AXI_ID_W(1)
       )
   axil2iob0
     (
      // AXI-4 lite slave  i/f
`include "<core name>_axil_portmap.vh"

      // IOb master interface
`include "<core name>_portmap.vh"

      // AXI-4 full master i/f
`include "<core name>_axi_portmap.vh"

      .clk(clk),
      .rst(rst)
      );