
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity FlipFlopD is
  Port ( D,clk: in std_logic;
Q: out std_logic);

end FlipFlopD;

architecture Behavioral of FlipFlopD is
begin
    process(clk)
        begin
            if rising_edge(clk) then
                Q <= D;
            end if;
    end process;
end Behavioral;
