Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 1201 ns : File "C:/Users/Rongye/OneDrive/FPGA/VerilogHDL/Project/seqdet_shift/seqdet_shift.srcs/sim_1/new/seqdet_shift_tb.v" Line 69
