/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_IPU_CM_CORE_AON_H
#define CSLR_IPU_CM_CORE_AON_H

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for __ALL__
**************************************************************************/
typedef struct {
    volatile Uint32 CM_IPU1_CLKSTCTRL_REG;
    volatile Uint32 CM_IPU1_STATICDEP_REG;
    volatile Uint32 CM_IPU1_DYNAMICDEP_REG;
    volatile Uint8  RSVD0[20];
    volatile Uint32 CM_IPU1_IPU1_CLKCTRL_REG;
    volatile Uint8  RSVD1[28];
    volatile Uint32 CM_IPU_CLKSTCTRL_REG;
    volatile Uint8  RSVD2[12];
    volatile Uint32 CM_IPU_MCASP1_CLKCTRL_REG;
    volatile Uint8  RSVD3[4];
    volatile Uint32 CM_IPU_TIMER5_CLKCTRL_REG;
    volatile Uint8  RSVD4[4];
    volatile Uint32 CM_IPU_TIMER6_CLKCTRL_REG;
    volatile Uint8  RSVD5[4];
    volatile Uint32 CM_IPU_TIMER7_CLKCTRL_REG;
    volatile Uint8  RSVD6[4];
    volatile Uint32 CM_IPU_TIMER8_CLKCTRL_REG;
    volatile Uint8  RSVD7[4];
    volatile Uint32 CM_IPU_I2C5_CLKCTRL_REG;
    volatile Uint8  RSVD8[4];
    volatile Uint32 CM_IPU_UART6_CLKCTRL_REG;
} CSL_ipu_cm_core_aonRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

/* This register enables the domain power state transition. It controls the HW 
 * supervised domain power state transition between ON-ACTIVE and ON-INACTIVE 
 * states. It also hold one status bit per clock input of the domain. */
#define CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG               (0x0U)
/* Below define for backward compatibility */
#define CM_IPU1_CLKSTCTRL  (CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG)


/* This register controls the static domain depedencies from IPU domain 
 * towards 'target' domains. It is relevant only for domain having system 
 * initiator(s). */
#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG               (0x4U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP  (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG)


/* This register controls the dynamic domain depedencies from IPU domain 
 * towards 'target' domains. It is relevant only for domain having OCP master 
 * port(s). */
#define CSL_IPU_CM_CORE_AON_CM_IPU1_DYNAMICDEP_REG              (0x8U)
/* Below define for backward compatibility */
#define CM_IPU1_DYNAMICDEP  (CSL_IPU_CM_CORE_AON_CM_IPU1_DYNAMICDEP_REG)


/* This register manages the IPU1 clocks. */
#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG            (0x20U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL  (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG)


/* This register enables the ABE domain power state transition. It controls 
 * the HW supervised domain power state transition between ON-ACTIVE and 
 * ON-INACTIVE states. It also hold one status bit per clock input of the 
 * domain. */
#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG                (0x40U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG)


/* This register manages the MCASP clocks. */
#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG           (0x50U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG)


/* This register manages the TIMER5 clocks. */
#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG           (0x58U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL  (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG)


/* This register manages the TIMER6 clocks. */
#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG           (0x60U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL  (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG)


/* This register manages the TIMER7 clocks. */
#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG           (0x68U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL  (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG)


/* This register manages the TIMER8 clocks. */
#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG           (0x70U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL  (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG)


/* This register manages the I2C5 clocks. */
#define CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG             (0x78U)
/* Below define for backward compatibility */
#define CM_IPU_I2C5_CLKCTRL  (CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG)


/* This register manages the UART6 clocks. */
#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG            (0x80U)
/* Below define for backward compatibility */
#define CM_IPU_UART6_CLKCTRL  (CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG)



/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* CM_IPU1_CLKSTCTRL_REG */

#define CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKTRCTRL_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU1_CLKSTCTRL_CLKTRCTRL_MASK              (CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKTRCTRL_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKTRCTRL_RESETVAL  (0x00000003U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKTRCTRL_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_IPU1_CLKSTCTRL_CLKTRCTRL_SHIFT             (CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKTRCTRL_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKTRCTRL_NO_SLEEP  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_CLKSTCTRL_CLKTRCTRL_NO_SLEEP          (CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKTRCTRL_NO_SLEEP)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKTRCTRL_SW_SLEEP  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_CLKSTCTRL_CLKTRCTRL_SW_SLEEP          (CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKTRCTRL_SW_SLEEP)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKTRCTRL_SW_WKUP  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU1_CLKSTCTRL_CLKTRCTRL_SW_WKUP           (CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKTRCTRL_SW_WKUP)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKTRCTRL_HW_AUTO  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU1_CLKSTCTRL_CLKTRCTRL_HW_AUTO           (CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKTRCTRL_HW_AUTO)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKACTIVITY_IPU1_GFCLK_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_IPU1_CLKSTCTRL_CLKACTIVITY_IPU1_GFCLK_MASK  (CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKACTIVITY_IPU1_GFCLK_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKACTIVITY_IPU1_GFCLK_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKACTIVITY_IPU1_GFCLK_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_IPU1_CLKSTCTRL_CLKACTIVITY_IPU1_GFCLK_SHIFT  (CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKACTIVITY_IPU1_GFCLK_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKACTIVITY_IPU1_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_CLKSTCTRL_CLKACTIVITY_IPU1_GFCLK_INACT  (CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKACTIVITY_IPU1_GFCLK_INACT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKACTIVITY_IPU1_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_CLKSTCTRL_CLKACTIVITY_IPU1_GFCLK_ACT  (CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_CLKACTIVITY_IPU1_GFCLK_ACT)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_CLKSTCTRL_REG_RESETVAL      (0x00000003U)

/* CM_IPU1_STATICDEP_REG */

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSP1_STATDEP_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_DSP1_STATDEP_MASK           (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSP1_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSP1_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSP1_STATDEP_SHIFT  (1U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_DSP1_STATDEP_SHIFT          (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSP1_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSP1_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_DSP1_STATDEP_ENABLED        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSP1_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSP1_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_DSP1_STATDEP_DISABLED       (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSP1_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IVA_STATDEP_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_IVA_STATDEP_MASK            (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IVA_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IVA_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IVA_STATDEP_SHIFT  (2U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_IVA_STATDEP_SHIFT           (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IVA_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IVA_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_IVA_STATDEP_ENABLED         (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IVA_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IVA_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_IVA_STATDEP_DISABLED        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IVA_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EMIF_STATDEP_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EMIF_STATDEP_MASK           (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EMIF_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EMIF_STATDEP_RESETVAL  (0x00000001U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EMIF_STATDEP_SHIFT  (4U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EMIF_STATDEP_SHIFT          (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EMIF_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EMIF_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EMIF_STATDEP_ENABLED        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EMIF_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EMIF_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EMIF_STATDEP_DISABLED       (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EMIF_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L3MAIN1_STATDEP_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L3MAIN1_STATDEP_MASK        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L3MAIN1_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L3MAIN1_STATDEP_RESETVAL  (0x00000001U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L3MAIN1_STATDEP_SHIFT  (5U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L3MAIN1_STATDEP_SHIFT       (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L3MAIN1_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L3MAIN1_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L3MAIN1_STATDEP_ENABLED     (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L3MAIN1_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L3MAIN1_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L3MAIN1_STATDEP_DISABLED    (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L3MAIN1_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L3INIT_STATDEP_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L3INIT_STATDEP_MASK         (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L3INIT_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L3INIT_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L3INIT_STATDEP_SHIFT  (7U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L3INIT_STATDEP_SHIFT        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L3INIT_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L3INIT_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L3INIT_STATDEP_ENABLED      (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L3INIT_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L3INIT_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L3INIT_STATDEP_DISABLED     (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L3INIT_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSS_STATDEP_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_DSS_STATDEP_MASK            (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSS_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSS_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSS_STATDEP_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_DSS_STATDEP_SHIFT           (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSS_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSS_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_DSS_STATDEP_ENABLED         (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSS_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSS_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_DSS_STATDEP_DISABLED        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSS_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_CAM_STATDEP_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_CAM_STATDEP_MASK            (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_CAM_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_CAM_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_CAM_STATDEP_SHIFT  (9U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_CAM_STATDEP_SHIFT           (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_CAM_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_CAM_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_CAM_STATDEP_DISABLED        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_CAM_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_GPU_STATDEP_MASK  (0x00000400U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_GPU_STATDEP_MASK            (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_GPU_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_GPU_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_GPU_STATDEP_SHIFT  (10U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_GPU_STATDEP_SHIFT           (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_GPU_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_GPU_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_GPU_STATDEP_ENABLED         (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_GPU_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_GPU_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_GPU_STATDEP_DISABLED        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_GPU_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4CFG_STATDEP_MASK  (0x00001000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4CFG_STATDEP_MASK          (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4CFG_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4CFG_STATDEP_RESETVAL  (0x00000001U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4CFG_STATDEP_SHIFT  (12U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4CFG_STATDEP_SHIFT         (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4CFG_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4CFG_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4CFG_STATDEP_ENABLED       (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4CFG_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4CFG_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4CFG_STATDEP_DISABLED      (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4CFG_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER_STATDEP_MASK  (0x00002000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4PER_STATDEP_MASK          (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER_STATDEP_SHIFT  (13U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4PER_STATDEP_SHIFT         (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4PER_STATDEP_ENABLED       (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4PER_STATDEP_DISABLED      (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4SEC_STATDEP_MASK  (0x00004000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4SEC_STATDEP_MASK          (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4SEC_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4SEC_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4SEC_STATDEP_SHIFT  (14U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4SEC_STATDEP_SHIFT         (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4SEC_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4SEC_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4SEC_STATDEP_ENABLED       (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4SEC_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4SEC_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4SEC_STATDEP_DISABLED      (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4SEC_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_COREAON_STATDEP_MASK  (0x00010000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_COREAON_STATDEP_MASK        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_COREAON_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_COREAON_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_COREAON_STATDEP_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_COREAON_STATDEP_SHIFT       (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_COREAON_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_COREAON_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_COREAON_STATDEP_DISABLED    (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_COREAON_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_CUSTEFUSE_STATDEP_MASK  (0x00020000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_CUSTEFUSE_STATDEP_MASK      (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_CUSTEFUSE_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_CUSTEFUSE_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_CUSTEFUSE_STATDEP_SHIFT  (17U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_CUSTEFUSE_STATDEP_SHIFT     (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_CUSTEFUSE_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_CUSTEFUSE_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_CUSTEFUSE_STATDEP_DISABLED  (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_CUSTEFUSE_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_SDMA_STATDEP_MASK  (0x00000800U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_SDMA_STATDEP_MASK           (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_SDMA_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_SDMA_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_SDMA_STATDEP_SHIFT  (11U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_SDMA_STATDEP_SHIFT          (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_SDMA_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_SDMA_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_SDMA_STATDEP_DISABLED       (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_SDMA_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_WKUPAON_STATDEP_MASK  (0x00008000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_WKUPAON_STATDEP_MASK        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_WKUPAON_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_WKUPAON_STATDEP_RESETVAL  (0x00000001U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_WKUPAON_STATDEP_SHIFT  (15U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_WKUPAON_STATDEP_SHIFT       (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_WKUPAON_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_WKUPAON_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_WKUPAON_STATDEP_ENABLED     (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_WKUPAON_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_WKUPAON_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_WKUPAON_STATDEP_DISABLED    (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_WKUPAON_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_ATL_STATDEP_MASK  (0x40000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_ATL_STATDEP_MASK            (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_ATL_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_ATL_STATDEP_RESETVAL  (0x00000001U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_ATL_STATDEP_SHIFT  (30U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_ATL_STATDEP_SHIFT           (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_ATL_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_ATL_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_ATL_STATDEP_ENABLED         (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_ATL_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_ATL_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_ATL_STATDEP_DISABLED        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_ATL_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSP2_STATDEP_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_DSP2_STATDEP_MASK           (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSP2_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSP2_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSP2_STATDEP_SHIFT  (18U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_DSP2_STATDEP_SHIFT          (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSP2_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSP2_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_DSP2_STATDEP_ENABLED        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSP2_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSP2_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_DSP2_STATDEP_DISABLED       (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_DSP2_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE1_STATDEP_MASK  (0x00080000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EVE1_STATDEP_MASK           (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE1_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE1_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE1_STATDEP_SHIFT  (19U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EVE1_STATDEP_SHIFT          (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE1_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE1_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EVE1_STATDEP_ENABLED        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE1_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE1_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EVE1_STATDEP_DISABLED       (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE1_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE3_STATDEP_MASK  (0x00200000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EVE3_STATDEP_MASK           (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE3_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE3_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE3_STATDEP_SHIFT  (21U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EVE3_STATDEP_SHIFT          (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE3_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE3_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EVE3_STATDEP_ENABLED        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE3_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE3_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EVE3_STATDEP_DISABLED       (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE3_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE2_STATDEP_MASK  (0x00100000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EVE2_STATDEP_MASK           (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE2_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE2_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE2_STATDEP_SHIFT  (20U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EVE2_STATDEP_SHIFT          (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE2_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE2_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EVE2_STATDEP_ENABLED        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE2_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE2_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EVE2_STATDEP_DISABLED       (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE2_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE4_STATDEP_MASK  (0x00400000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EVE4_STATDEP_MASK           (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE4_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE4_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE4_STATDEP_SHIFT  (22U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EVE4_STATDEP_SHIFT          (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE4_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE4_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EVE4_STATDEP_ENABLED        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE4_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE4_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_EVE4_STATDEP_DISABLED       (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_EVE4_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_GMAC_STATDEP_MASK  (0x02000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_GMAC_STATDEP_MASK           (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_GMAC_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_GMAC_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_GMAC_STATDEP_SHIFT  (25U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_GMAC_STATDEP_SHIFT          (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_GMAC_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_GMAC_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_GMAC_STATDEP_ENABLED        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_GMAC_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_GMAC_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_GMAC_STATDEP_DISABLED       (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_GMAC_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER3_STATDEP_MASK  (0x08000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4PER3_STATDEP_MASK         (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER3_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER3_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER3_STATDEP_SHIFT  (27U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4PER3_STATDEP_SHIFT        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER3_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER3_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4PER3_STATDEP_ENABLED      (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER3_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER3_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4PER3_STATDEP_DISABLED     (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER3_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER2_STATDEP_MASK  (0x04000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4PER2_STATDEP_MASK         (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER2_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER2_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER2_STATDEP_SHIFT  (26U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4PER2_STATDEP_SHIFT        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER2_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER2_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4PER2_STATDEP_ENABLED      (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER2_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER2_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_L4PER2_STATDEP_DISABLED     (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_L4PER2_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_PCIE_STATDEP_MASK  (0x20000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_PCIE_STATDEP_MASK           (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_PCIE_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_PCIE_STATDEP_RESETVAL  (0x00000001U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_PCIE_STATDEP_SHIFT  (29U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_PCIE_STATDEP_SHIFT          (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_PCIE_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_PCIE_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_PCIE_STATDEP_ENABLED        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_PCIE_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_PCIE_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_PCIE_STATDEP_DISABLED       (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_PCIE_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_VPE_STATDEP_MASK  (0x10000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_VPE_STATDEP_MASK            (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_VPE_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_VPE_STATDEP_RESETVAL  (0x00000001U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_VPE_STATDEP_SHIFT  (28U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_VPE_STATDEP_SHIFT           (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_VPE_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_VPE_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_VPE_STATDEP_ENABLED         (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_VPE_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_VPE_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_VPE_STATDEP_DISABLED        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_VPE_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IPU2_STATDEP_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_IPU2_STATDEP_MASK           (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IPU2_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IPU2_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IPU2_STATDEP_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_IPU2_STATDEP_SHIFT          (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IPU2_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IPU2_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_IPU2_STATDEP_ENABLED        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IPU2_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IPU2_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_IPU2_STATDEP_DISABLED       (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IPU2_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IPU_STATDEP_MASK  (0x01000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_IPU_STATDEP_MASK            (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IPU_STATDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IPU_STATDEP_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IPU_STATDEP_SHIFT  (24U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_IPU_STATDEP_SHIFT           (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IPU_STATDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IPU_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_IPU_STATDEP_ENABLED         (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IPU_STATDEP_ENABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IPU_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_STATICDEP_IPU_STATDEP_DISABLED        (CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_IPU_STATDEP_DISABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_STATICDEP_REG_RESETVAL      (0x70009030U)

/* CM_IPU1_DYNAMICDEP_REG */

#define CSL_IPU_CM_CORE_AON_CM_IPU1_DYNAMICDEP_REG_L3MAIN1_DYNDEP_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define CM_IPU1_DYNAMICDEP_L3MAIN1_DYNDEP_MASK        (CSL_IPU_CM_CORE_AON_CM_IPU1_DYNAMICDEP_REG_L3MAIN1_DYNDEP_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_DYNAMICDEP_REG_L3MAIN1_DYNDEP_RESETVAL  (0x00000001U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_DYNAMICDEP_REG_L3MAIN1_DYNDEP_SHIFT  (5U)
/* Below define for backward compatibility */
#define CM_IPU1_DYNAMICDEP_L3MAIN1_DYNDEP_SHIFT       (CSL_IPU_CM_CORE_AON_CM_IPU1_DYNAMICDEP_REG_L3MAIN1_DYNDEP_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_DYNAMICDEP_REG_L3MAIN1_DYNDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_DYNAMICDEP_L3MAIN1_DYNDEP_ENABLED     (CSL_IPU_CM_CORE_AON_CM_IPU1_DYNAMICDEP_REG_L3MAIN1_DYNDEP_ENABLED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_DYNAMICDEP_REG_WINDOWSIZE_MASK  (0x0F000000U)
/* Below define for backward compatibility */
#define CM_IPU1_DYNAMICDEP_WINDOWSIZE_MASK            (CSL_IPU_CM_CORE_AON_CM_IPU1_DYNAMICDEP_REG_WINDOWSIZE_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_DYNAMICDEP_REG_WINDOWSIZE_RESETVAL  (0x00000004U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_DYNAMICDEP_REG_WINDOWSIZE_SHIFT  (24U)
/* Below define for backward compatibility */
#define CM_IPU1_DYNAMICDEP_WINDOWSIZE_SHIFT           (CSL_IPU_CM_CORE_AON_CM_IPU1_DYNAMICDEP_REG_WINDOWSIZE_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_DYNAMICDEP_REG_WINDOWSIZE_MAX  (0x0000000fU)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_DYNAMICDEP_REG_RESETVAL     (0x04000020U)

/* CM_IPU1_IPU1_CLKCTRL_REG */

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_STBYST_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_STBYST_MASK              (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_STBYST_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_STBYST_RESETVAL  (0x00000001U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_STBYST_SHIFT  (18U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_STBYST_SHIFT             (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_STBYST_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_STBYST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_STBYST_FUNC              (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_STBYST_FUNC)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_STBYST_STANDBY  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_STBYST_STANDBY           (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_STBYST_STANDBY)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_IDLEST_MASK              (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_IDLEST_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_IDLEST_SHIFT             (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_IDLEST_DISABLE           (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_IDLEST_IDLE              (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_IDLEST_FUNC              (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_IDLEST_TRANS             (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_MODULEMODE_MASK          (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_MODULEMODE_SHIFT         (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_MODULEMODE_DISABLED      (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_MODULEMODE_AUTO  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_MODULEMODE_AUTO          (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_MODULEMODE_AUTO)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_MODULEMODE_RESERVED_2  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_MODULEMODE_RESERVED_2    (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_MODULEMODE_RESERVED_2)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_MODULEMODE_RESERVED      (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_CLKSEL_MASK  (0x01000000U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_CLKSEL_MASK              (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_CLKSEL_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_CLKSEL_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_CLKSEL_SHIFT  (24U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_CLKSEL_SHIFT             (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_CLKSEL_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_CLKSEL_SEL_DPLL_ABE_X2_CLK  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_CLKSEL_SEL_DPLL_ABE_X2_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_CLKSEL_SEL_DPLL_ABE_X2_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_CLKSEL_SEL_CORE_IPU_ISS_BOOST_CLK  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU1_IPU1_CLKCTRL_CLKSEL_SEL_CORE_IPU_ISS_BOOST_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_CLKSEL_SEL_CORE_IPU_ISS_BOOST_CLK)


#define CSL_IPU_CM_CORE_AON_CM_IPU1_IPU1_CLKCTRL_REG_RESETVAL   (0x00070000U)

/* CM_IPU_CLKSTCTRL_REG */

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKTRCTRL_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKTRCTRL_MASK               (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKTRCTRL_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKTRCTRL_RESETVAL  (0x00000003U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKTRCTRL_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKTRCTRL_SHIFT              (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKTRCTRL_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKTRCTRL_NO_SLEEP  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKTRCTRL_NO_SLEEP           (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKTRCTRL_NO_SLEEP)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKTRCTRL_SW_SLEEP  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKTRCTRL_SW_SLEEP           (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKTRCTRL_SW_SLEEP)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKTRCTRL_SW_WKUP  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKTRCTRL_SW_WKUP            (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKTRCTRL_SW_WKUP)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKTRCTRL_HW_AUTO  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKTRCTRL_HW_AUTO            (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKTRCTRL_HW_AUTO)


#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER5_GFCLK_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER5_GFCLK_MASK  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER5_GFCLK_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER5_GFCLK_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER5_GFCLK_SHIFT  (9U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER5_GFCLK_SHIFT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER5_GFCLK_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER5_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER5_GFCLK_INACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER5_GFCLK_INACT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER5_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER5_GFCLK_ACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER5_GFCLK_ACT)


#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER6_GFCLK_MASK  (0x00000400U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER6_GFCLK_MASK  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER6_GFCLK_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER6_GFCLK_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER6_GFCLK_SHIFT  (10U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER6_GFCLK_SHIFT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER6_GFCLK_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER6_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER6_GFCLK_INACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER6_GFCLK_INACT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER6_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER6_GFCLK_ACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER6_GFCLK_ACT)


#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER7_GFCLK_MASK  (0x00000800U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER7_GFCLK_MASK  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER7_GFCLK_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER7_GFCLK_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER7_GFCLK_SHIFT  (11U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER7_GFCLK_SHIFT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER7_GFCLK_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER7_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER7_GFCLK_INACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER7_GFCLK_INACT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER7_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER7_GFCLK_ACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER7_GFCLK_ACT)


#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER8_GFCLK_MASK  (0x00001000U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER8_GFCLK_MASK  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER8_GFCLK_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER8_GFCLK_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER8_GFCLK_SHIFT  (12U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER8_GFCLK_SHIFT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER8_GFCLK_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER8_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER8_GFCLK_INACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER8_GFCLK_INACT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER8_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER8_GFCLK_ACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_TIMER8_GFCLK_ACT)


#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_IPU_96M_GFCLK_MASK  (0x00002000U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_IPU_96M_GFCLK_MASK  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_IPU_96M_GFCLK_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_IPU_96M_GFCLK_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_IPU_96M_GFCLK_SHIFT  (13U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_IPU_96M_GFCLK_SHIFT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_IPU_96M_GFCLK_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_IPU_96M_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_IPU_96M_GFCLK_INACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_IPU_96M_GFCLK_INACT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_IPU_96M_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_IPU_96M_GFCLK_ACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_IPU_96M_GFCLK_ACT)


#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_UART6_GFCLK_MASK  (0x00004000U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_UART6_GFCLK_MASK  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_UART6_GFCLK_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_UART6_GFCLK_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_UART6_GFCLK_SHIFT  (14U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_UART6_GFCLK_SHIFT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_UART6_GFCLK_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_UART6_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_UART6_GFCLK_INACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_UART6_GFCLK_INACT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_UART6_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_UART6_GFCLK_ACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_UART6_GFCLK_ACT)


#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AUX_GFCLK_MASK  (0x00010000U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_MCASP1_AUX_GFCLK_MASK  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AUX_GFCLK_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AUX_GFCLK_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AUX_GFCLK_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_MCASP1_AUX_GFCLK_SHIFT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AUX_GFCLK_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AUX_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_MCASP1_AUX_GFCLK_INACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AUX_GFCLK_INACT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AUX_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_MCASP1_AUX_GFCLK_ACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AUX_GFCLK_ACT)


#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AHCLKX_MASK  (0x00020000U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_MCASP1_AHCLKX_MASK  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AHCLKX_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AHCLKX_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AHCLKX_SHIFT  (17U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_MCASP1_AHCLKX_SHIFT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AHCLKX_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AHCLKX_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_MCASP1_AHCLKX_INACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AHCLKX_INACT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AHCLKX_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_MCASP1_AHCLKX_ACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AHCLKX_ACT)


#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AHCLKR_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_MCASP1_AHCLKR_MASK  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AHCLKR_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AHCLKR_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AHCLKR_SHIFT  (18U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_MCASP1_AHCLKR_SHIFT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AHCLKR_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AHCLKR_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_MCASP1_AHCLKR_INACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AHCLKR_INACT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AHCLKR_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_MCASP1_AHCLKR_ACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_MCASP1_AHCLKR_ACT)


#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_IPU_L3_GICLK_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_IPU_L3_GICLK_MASK  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_IPU_L3_GICLK_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_IPU_L3_GICLK_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_IPU_L3_GICLK_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_IPU_L3_GICLK_SHIFT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_IPU_L3_GICLK_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_IPU_L3_GICLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_IPU_L3_GICLK_INACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_IPU_L3_GICLK_INACT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_IPU_L3_GICLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_CLKSTCTRL_CLKACTIVITY_IPU_L3_GICLK_ACT  (CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_CLKACTIVITY_IPU_L3_GICLK_ACT)


#define CSL_IPU_CM_CORE_AON_CM_IPU_CLKSTCTRL_REG_RESETVAL       (0x00000003U)

/* CM_IPU_MCASP1_CLKCTRL_REG */

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AUX_CLK_MASK  (0x00C00000U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AUX_CLK_MASK     (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AUX_CLK_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AUX_CLK_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AUX_CLK_SHIFT  (22U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AUX_CLK_SHIFT    (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AUX_CLK_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AUX_CLK_SEL_PER_ABE_X1_GFCLK  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AUX_CLK_SEL_PER_ABE_X1_GFCLK  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AUX_CLK_SEL_PER_ABE_X1_GFCLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AUX_CLK_SEL_VIDEO1_CLK  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AUX_CLK_SEL_VIDEO1_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AUX_CLK_SEL_VIDEO1_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AUX_CLK_SEL_VIDEO2_CLK  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AUX_CLK_SEL_VIDEO2_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AUX_CLK_SEL_VIDEO2_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AUX_CLK_SEL_HDMI_CLK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AUX_CLK_SEL_HDMI_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AUX_CLK_SEL_HDMI_CLK)


#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_IDLEST_MASK             (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_IDLEST_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_IDLEST_SHIFT            (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_IDLEST_DISABLE          (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_IDLEST_IDLE             (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_IDLEST_FUNC             (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_IDLEST_TRANS            (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_MODULEMODE_MASK         (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_MODULEMODE_SHIFT        (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_MODULEMODE_DISABLED     (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_MODULEMODE_RESERVED_1   (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_MODULEMODE_ENABLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_MODULEMODE_ENABLE       (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_MODULEMODE_ENABLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_MODULEMODE_RESERVED     (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_MASK  (0x0F000000U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKX_MASK      (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SHIFT  (24U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKX_SHIFT     (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_ABE_24M_GFCLK  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKX_SEL_ABE_24M_GFCLK  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_ABE_24M_GFCLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_ABE_SYS_CLK  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKX_SEL_ABE_SYS_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_ABE_SYS_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_FUNC_24M_GFCLK  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKX_SEL_FUNC_24M_GFCLK  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_FUNC_24M_GFCLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_ATL_CLK3  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKX_SEL_ATL_CLK3  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_ATL_CLK3)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_ATL_CLK2  (0x00000004U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKX_SEL_ATL_CLK2  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_ATL_CLK2)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_ATL_CLK1  (0x00000005U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKX_SEL_ATL_CLK1  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_ATL_CLK1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_ATL_CLK0  (0x00000006U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKX_SEL_ATL_CLK0  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_ATL_CLK0)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_SYS_SLK2  (0x00000007U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKX_SEL_SYS_SLK2  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_SYS_SLK2)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_XREF_CLK0  (0x00000008U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKX_SEL_XREF_CLK0  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_XREF_CLK0)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_XREF_CLK1  (0x00000009U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKX_SEL_XREF_CLK1  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_XREF_CLK1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_XREF_CLK2  (0x0000000aU)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKX_SEL_XREF_CLK2  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_XREF_CLK2)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_XREF_CLK3  (0x0000000bU)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKX_SEL_XREF_CLK3  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_XREF_CLK3)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_MLB_CLK  (0x0000000cU)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKX_SEL_MLB_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_MLB_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_MLBP_CLK  (0x0000000dU)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKX_SEL_MLBP_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_SEL_MLBP_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_RESERVED  (0x0000000eU)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKX_RESERVED  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_RESERVED)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_RESERVED1  (0x0000000fU)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKX_RESERVED1  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKX_RESERVED1)


#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_MASK  (0xF0000000U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKR_MASK      (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SHIFT  (28U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKR_SHIFT     (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_ABE_24M_GFCLK  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKR_SEL_ABE_24M_GFCLK  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_ABE_24M_GFCLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_ABE_SYS_CLK  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKR_SEL_ABE_SYS_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_ABE_SYS_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_FUNC_24M_GFCLK  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKR_SEL_FUNC_24M_GFCLK  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_FUNC_24M_GFCLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_ATL_CLK3  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKR_SEL_ATL_CLK3  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_ATL_CLK3)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_ATL_CLK2  (0x00000004U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKR_SEL_ATL_CLK2  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_ATL_CLK2)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_ATL_CLK1  (0x00000005U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKR_SEL_ATL_CLK1  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_ATL_CLK1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_ATL_CLK0  (0x00000006U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKR_SEL_ATL_CLK0  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_ATL_CLK0)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_SYS_SLK2  (0x00000007U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKR_SEL_SYS_SLK2  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_SYS_SLK2)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_XREF_CLK0  (0x00000008U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKR_SEL_XREF_CLK0  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_XREF_CLK0)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_XREF_CLK1  (0x00000009U)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKR_SEL_XREF_CLK1  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_XREF_CLK1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_XREF_CLK2  (0x0000000aU)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKR_SEL_XREF_CLK2  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_XREF_CLK2)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_XREF_CLK3  (0x0000000bU)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKR_SEL_XREF_CLK3  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_XREF_CLK3)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_MLB_CLK  (0x0000000cU)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKR_SEL_MLB_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_MLB_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_MLBP_CLK  (0x0000000dU)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKR_SEL_MLBP_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_SEL_MLBP_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_RESERVED  (0x0000000eU)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKR_RESERVED  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_RESERVED)

#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_RESERVED1  (0x0000000fU)
/* Below define for backward compatibility */
#define CM_IPU_MCASP1_CLKCTRL_CLKSEL_AHCLKR_RESERVED1  (CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_CLKSEL_AHCLKR_RESERVED1)


#define CSL_IPU_CM_CORE_AON_CM_IPU_MCASP1_CLKCTRL_REG_RESETVAL  (0x00030000U)

/* CM_IPU_TIMER5_CLKCTRL_REG */

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_IDLEST_MASK             (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_IDLEST_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_IDLEST_SHIFT            (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_IDLEST_DISABLE          (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_IDLEST_IDLE             (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_IDLEST_FUNC             (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_IDLEST_TRANS            (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_MASK  (0x0F000000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_CLKSEL_MASK             (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SHIFT  (24U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_CLKSEL_SHIFT            (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_TIMER_SYS_CLK  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_CLKSEL_SEL_TIMER_SYS_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_TIMER_SYS_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_SYS_CLK1_32K_CLK  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_CLKSEL_SEL_SYS_CLK1_32K_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_SYS_CLK1_32K_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_SYS_CLK2  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_CLKSEL_SEL_SYS_CLK2     (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_SYS_CLK2)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK0  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_CLKSEL_SEL_XREF_CLK0    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK0)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK1  (0x00000004U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_CLKSEL_SEL_XREF_CLK1    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK2  (0x00000005U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_CLKSEL_SEL_XREF_CLK2    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK2)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK3  (0x00000006U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_CLKSEL_SEL_XREF_CLK3    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK3)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_ABE_GICLK  (0x00000007U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_CLKSEL_SEL_ABE_GICLK    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_ABE_GICLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_VIDEO1_CLK  (0x00000008U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_CLKSEL_SEL_VIDEO1_CLK   (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_VIDEO1_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_VIDEO2_CLK  (0x00000009U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_CLKSEL_SEL_VIDEO2_CLK   (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_VIDEO2_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_HDMI_CLK  (0x0000000aU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_CLKSEL_SEL_HDMI_CLK     (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_HDMI_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_CLKOUTMUX_CLK  (0x0000000bU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_CLKSEL_SEL_CLKOUTMUX_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_SEL_CLKOUTMUX_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_RESERVED  (0x0000000cU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_CLKSEL_RESERVED         (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_RESERVED)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_RESERVED1  (0x0000000dU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_CLKSEL_RESERVED1        (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_RESERVED1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_RESERVED2  (0x0000000eU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_CLKSEL_RESERVED2        (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_RESERVED2)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_RESERVED3  (0x0000000fU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_CLKSEL_RESERVED3        (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_CLKSEL_RESERVED3)


#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_MODULEMODE_MASK         (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_MODULEMODE_SHIFT        (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_MODULEMODE_DISABLED     (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_MODULEMODE_RESERVED_1   (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_MODULEMODE_ENABLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_MODULEMODE_ENABLE       (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_MODULEMODE_ENABLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER5_CLKCTRL_MODULEMODE_RESERVED     (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER5_CLKCTRL_REG_RESETVAL  (0x00030000U)

/* CM_IPU_TIMER6_CLKCTRL_REG */

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_IDLEST_MASK             (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_IDLEST_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_IDLEST_SHIFT            (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_IDLEST_DISABLE          (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_IDLEST_IDLE             (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_IDLEST_FUNC             (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_IDLEST_TRANS            (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_MASK  (0x0F000000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_CLKSEL_MASK             (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SHIFT  (24U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_CLKSEL_SHIFT            (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_TIMER_SYS_CLK  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_CLKSEL_SEL_TIMER_SYS_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_TIMER_SYS_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_SYS_CLK1_32K_CLK  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_CLKSEL_SEL_SYS_CLK1_32K_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_SYS_CLK1_32K_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_SYS_CLK2  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_CLKSEL_SEL_SYS_CLK2     (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_SYS_CLK2)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK0  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_CLKSEL_SEL_XREF_CLK0    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK0)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK1  (0x00000004U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_CLKSEL_SEL_XREF_CLK1    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK2  (0x00000005U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_CLKSEL_SEL_XREF_CLK2    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK2)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK3  (0x00000006U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_CLKSEL_SEL_XREF_CLK3    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK3)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_ABE_GICLK  (0x00000007U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_CLKSEL_SEL_ABE_GICLK    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_ABE_GICLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_VIDEO1_CLK  (0x00000008U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_CLKSEL_SEL_VIDEO1_CLK   (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_VIDEO1_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_VIDEO2_CLK  (0x00000009U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_CLKSEL_SEL_VIDEO2_CLK   (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_VIDEO2_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_HDMI_CLK  (0x0000000aU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_CLKSEL_SEL_HDMI_CLK     (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_HDMI_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_CLKOUTMUX_CLK  (0x0000000bU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_CLKSEL_SEL_CLKOUTMUX_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_SEL_CLKOUTMUX_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_RESERVED  (0x0000000cU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_CLKSEL_RESERVED         (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_RESERVED)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_RESERVED1  (0x0000000dU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_CLKSEL_RESERVED1        (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_RESERVED1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_RESERVED2  (0x0000000eU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_CLKSEL_RESERVED2        (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_RESERVED2)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_RESERVED3  (0x0000000fU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_CLKSEL_RESERVED3        (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_CLKSEL_RESERVED3)


#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_MODULEMODE_MASK         (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_MODULEMODE_SHIFT        (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_MODULEMODE_DISABLED     (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_MODULEMODE_RESERVED_1   (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_MODULEMODE_ENABLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_MODULEMODE_ENABLE       (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_MODULEMODE_ENABLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER6_CLKCTRL_MODULEMODE_RESERVED     (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER6_CLKCTRL_REG_RESETVAL  (0x00030000U)

/* CM_IPU_TIMER7_CLKCTRL_REG */

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_IDLEST_MASK             (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_IDLEST_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_IDLEST_SHIFT            (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_IDLEST_DISABLE          (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_IDLEST_IDLE             (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_IDLEST_FUNC             (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_IDLEST_TRANS            (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_MASK  (0x0F000000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_CLKSEL_MASK             (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SHIFT  (24U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_CLKSEL_SHIFT            (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_TIMER_SYS_CLK  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_CLKSEL_SEL_TIMER_SYS_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_TIMER_SYS_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_SYS_CLK1_32K_CLK  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_CLKSEL_SEL_SYS_CLK1_32K_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_SYS_CLK1_32K_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_SYS_CLK2  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_CLKSEL_SEL_SYS_CLK2     (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_SYS_CLK2)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK0  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_CLKSEL_SEL_XREF_CLK0    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK0)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK1  (0x00000004U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_CLKSEL_SEL_XREF_CLK1    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK2  (0x00000005U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_CLKSEL_SEL_XREF_CLK2    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK2)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK3  (0x00000006U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_CLKSEL_SEL_XREF_CLK3    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK3)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_ABE_GICLK  (0x00000007U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_CLKSEL_SEL_ABE_GICLK    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_ABE_GICLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_VIDEO1_CLK  (0x00000008U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_CLKSEL_SEL_VIDEO1_CLK   (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_VIDEO1_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_VIDEO2_CLK  (0x00000009U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_CLKSEL_SEL_VIDEO2_CLK   (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_VIDEO2_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_HDMI_CLK  (0x0000000aU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_CLKSEL_SEL_HDMI_CLK     (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_HDMI_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_CLKOUTMUX_CLK  (0x0000000bU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_CLKSEL_SEL_CLKOUTMUX_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_SEL_CLKOUTMUX_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_RESERVED  (0x0000000cU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_CLKSEL_RESERVED         (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_RESERVED)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_RESERVED1  (0x0000000dU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_CLKSEL_RESERVED1        (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_RESERVED1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_RESERVED2  (0x0000000eU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_CLKSEL_RESERVED2        (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_RESERVED2)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_RESERVED3  (0x0000000fU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_CLKSEL_RESERVED3        (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_CLKSEL_RESERVED3)


#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_MODULEMODE_MASK         (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_MODULEMODE_SHIFT        (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_MODULEMODE_DISABLED     (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_MODULEMODE_RESERVED_1   (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_MODULEMODE_ENABLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_MODULEMODE_ENABLE       (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_MODULEMODE_ENABLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER7_CLKCTRL_MODULEMODE_RESERVED     (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER7_CLKCTRL_REG_RESETVAL  (0x00030000U)

/* CM_IPU_TIMER8_CLKCTRL_REG */

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_IDLEST_MASK             (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_IDLEST_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_IDLEST_SHIFT            (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_IDLEST_DISABLE          (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_IDLEST_IDLE             (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_IDLEST_FUNC             (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_IDLEST_TRANS            (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_MASK  (0x0F000000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_CLKSEL_MASK             (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SHIFT  (24U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_CLKSEL_SHIFT            (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_TIMER_SYS_CLK  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_CLKSEL_SEL_TIMER_SYS_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_TIMER_SYS_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_SYS_CLK1_32K_CLK  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_CLKSEL_SEL_SYS_CLK1_32K_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_SYS_CLK1_32K_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_SYS_CLK2  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_CLKSEL_SEL_SYS_CLK2     (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_SYS_CLK2)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK0  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_CLKSEL_SEL_XREF_CLK0    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK0)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK1  (0x00000004U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_CLKSEL_SEL_XREF_CLK1    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK2  (0x00000005U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_CLKSEL_SEL_XREF_CLK2    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK2)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK3  (0x00000006U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_CLKSEL_SEL_XREF_CLK3    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_XREF_CLK3)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_ABE_GICLK  (0x00000007U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_CLKSEL_SEL_ABE_GICLK    (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_ABE_GICLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_VIDEO1_CLK  (0x00000008U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_CLKSEL_SEL_VIDEO1_CLK   (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_VIDEO1_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_VIDEO2_CLK  (0x00000009U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_CLKSEL_SEL_VIDEO2_CLK   (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_VIDEO2_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_HDMI_CLK  (0x0000000aU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_CLKSEL_SEL_HDMI_CLK     (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_HDMI_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_CLKOUTMUX_CLK  (0x0000000bU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_CLKSEL_SEL_CLKOUTMUX_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_SEL_CLKOUTMUX_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_RESERVED  (0x0000000cU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_CLKSEL_RESERVED         (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_RESERVED)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_RESERVED1  (0x0000000dU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_CLKSEL_RESERVED1        (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_RESERVED1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_RESERVED2  (0x0000000eU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_CLKSEL_RESERVED2        (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_RESERVED2)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_RESERVED3  (0x0000000fU)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_CLKSEL_RESERVED3        (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_CLKSEL_RESERVED3)


#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_MODULEMODE_MASK         (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_MODULEMODE_SHIFT        (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_MODULEMODE_DISABLED     (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_MODULEMODE_RESERVED_1   (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_MODULEMODE_ENABLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_MODULEMODE_ENABLE       (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_MODULEMODE_ENABLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_TIMER8_CLKCTRL_MODULEMODE_RESERVED     (CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_IPU_CM_CORE_AON_CM_IPU_TIMER8_CLKCTRL_REG_RESETVAL  (0x00030000U)

/* CM_IPU_I2C5_CLKCTRL_REG */

#define CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_IPU_I2C5_CLKCTRL_IDLEST_MASK               (CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_IDLEST_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_IPU_I2C5_CLKCTRL_IDLEST_SHIFT              (CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_I2C5_CLKCTRL_IDLEST_DISABLE            (CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_I2C5_CLKCTRL_IDLEST_IDLE               (CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_I2C5_CLKCTRL_IDLEST_FUNC               (CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_I2C5_CLKCTRL_IDLEST_TRANS              (CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_I2C5_CLKCTRL_MODULEMODE_MASK           (CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_IPU_I2C5_CLKCTRL_MODULEMODE_SHIFT          (CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_I2C5_CLKCTRL_MODULEMODE_DISABLED       (CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_I2C5_CLKCTRL_MODULEMODE_RESERVED_1     (CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_MODULEMODE_ENABLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_I2C5_CLKCTRL_MODULEMODE_ENABLE         (CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_MODULEMODE_ENABLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_I2C5_CLKCTRL_MODULEMODE_RESERVED       (CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_IPU_CM_CORE_AON_CM_IPU_I2C5_CLKCTRL_REG_RESETVAL    (0x00030000U)

/* CM_IPU_UART6_CLKCTRL_REG */

#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_IPU_UART6_CLKCTRL_IDLEST_MASK              (CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_IDLEST_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_IPU_UART6_CLKCTRL_IDLEST_SHIFT             (CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_UART6_CLKCTRL_IDLEST_DISABLE           (CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_UART6_CLKCTRL_IDLEST_IDLE              (CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_UART6_CLKCTRL_IDLEST_FUNC              (CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_UART6_CLKCTRL_IDLEST_TRANS             (CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_UART6_CLKCTRL_MODULEMODE_MASK          (CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_IPU_UART6_CLKCTRL_MODULEMODE_SHIFT         (CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_UART6_CLKCTRL_MODULEMODE_DISABLED      (CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_UART6_CLKCTRL_MODULEMODE_RESERVED_1    (CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_MODULEMODE_ENABLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_IPU_UART6_CLKCTRL_MODULEMODE_ENABLE        (CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_MODULEMODE_ENABLE)

#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_IPU_UART6_CLKCTRL_MODULEMODE_RESERVED      (CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_CLKSEL_MASK  (0x01000000U)
/* Below define for backward compatibility */
#define CM_IPU_UART6_CLKCTRL_CLKSEL_MASK              (CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_CLKSEL_MASK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_CLKSEL_RESETVAL  (0x00000000U)

#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_CLKSEL_SHIFT  (24U)
/* Below define for backward compatibility */
#define CM_IPU_UART6_CLKCTRL_CLKSEL_SHIFT             (CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_CLKSEL_SHIFT)

#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_CLKSEL_SEL_FUNC_48M_CLK  (0x00000000U)
/* Below define for backward compatibility */
#define CM_IPU_UART6_CLKCTRL_CLKSEL_SEL_FUNC_48M_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_CLKSEL_SEL_FUNC_48M_CLK)

#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_CLKSEL_SEL_FUNC_192M_CLK  (0x00000001U)
/* Below define for backward compatibility */
#define CM_IPU_UART6_CLKCTRL_CLKSEL_SEL_FUNC_192M_CLK  (CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_CLKSEL_SEL_FUNC_192M_CLK)


#define CSL_IPU_CM_CORE_AON_CM_IPU_UART6_CLKCTRL_REG_RESETVAL   (0x00030000U)

#ifdef __cplusplus
}
#endif
#endif
