Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Mar 29 13:06:13 2020
| Host         : big20 running 64-bit openSUSE Leap 15.1
| Command      : report_design_analysis -file ./output/post_route_design_analysis_report.txt
| Design       : lc4_system
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                                                                                                                                             Path #1                                                                                                                                                                                                                                            |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         57.250 |
| Path Delay                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         63.531 |
| Logic Delay               | 21.452(34%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Net Delay                 | 42.079(66%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Clock Skew                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         -0.121 |
| Slack                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         -6.422 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| Logic Levels              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             79 |
| Routes                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             62 |
| Logical Path              | RAMB36E1 RAMB36E1 LUT4 LUT6 LUT6 LUT3 LUT3 CARRY4 CARRY4 LUT4 LUT4 CARRY4 CARRY4 LUT5 LUT3 CARRY4 CARRY4 LUT4 LUT4 CARRY4 LUT4 LUT4 CARRY4 CARRY4 LUT6 LUT4 CARRY4 CARRY4 LUT4 LUT4 CARRY4 CARRY4 LUT4 LUT4 CARRY4 CARRY4 LUT5 LUT3 CARRY4 CARRY4 LUT5 LUT3 CARRY4 CARRY4 LUT5 LUT3 CARRY4 CARRY4 LUT5 LUT3 CARRY4 CARRY4 LUT5 LUT3 CARRY4 CARRY4 LUT4 LUT4 CARRY4 LUT4 LUT4 CARRY4 CARRY4 LUT5 LUT3 CARRY4 CARRY4 LUT6 MUXF7 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 MUXF7 LUT2 CARRY4 CARRY4 LUT4 FDRE |
| Start Point Clock         | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| End Point Clock           | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| DSP Block                 | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| BRAM                      | No DO_REG                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| IO Crossings              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |
| Config Crossings          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |
| SLR Crossings             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |
| PBlocks                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |
| High Fanout               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             79 |
| Dont Touch                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |
| Mark Debug                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |
| Start Point Pin Primitive | RAMB36E1/CLKBWRCLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| Start Point Pin           | IDRAM_reg_0_9/CLKBWRCLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| End Point Pin             | state_reg[0]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+------------------------------------+-------------+----+----+----+---+----+----+-----+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+
|           End Point Clock          | Requirement |  0 |  1 |  2 | 3 | 68 | 69 |  70 |  71 |  72 |  73 | 74 | 75 | 76 | 77 | 78 | 79 | 80 | 81 | 82 | 83 |
+------------------------------------+-------------+----+----+----+---+----+----+-----+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+
| clk_processor_design_1_clk_wiz_0_0 | 57.250ns    |  0 |  0 |  0 | 0 | 20 | 30 | 147 | 229 | 121 | 125 | 88 | 41 | 21 |  4 |  4 |  6 |  4 |  4 |  4 |  4 |
| clk_vga_design_1_clk_wiz_0_0       | 20.000ns    | 88 | 24 |  0 | 0 |  0 |  0 |   0 |   0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| clk_vga_inv_design_1_clk_wiz_0_0   | 20.000ns    | 12 |  6 | 14 | 4 |  0 |  0 |   0 |   0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
+------------------------------------+-------------+----+----+----+---+----+----+-----+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


