<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PostRASchedulerList.cpp source code [llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='PostRASchedulerList.cpp.html'>PostRASchedulerList.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===----- SchedulePostRAList.cpp - list scheduler ------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This implements a top-down list scheduler, using standard algorithms.</i></td></tr>
<tr><th id="10">10</th><td><i>// The basic approach uses a priority queue of available nodes to schedule.</i></td></tr>
<tr><th id="11">11</th><td><i>// One at a time, nodes are taken from the priority queue (thus in priority</i></td></tr>
<tr><th id="12">12</th><td><i>// order), checked for legality to schedule, and emitted if legal.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>// Nodes may not be legal to schedule either due to structural hazards (e.g.</i></td></tr>
<tr><th id="15">15</th><td><i>// pipeline or resource constraints) or because an input to the instruction has</i></td></tr>
<tr><th id="16">16</th><td><i>// not completed execution.</i></td></tr>
<tr><th id="17">17</th><td><i>//</i></td></tr>
<tr><th id="18">18</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="AggressiveAntiDepBreaker.h.html">"AggressiveAntiDepBreaker.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="AntiDepBreaker.h.html">"AntiDepBreaker.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="CriticalAntiDepBreaker.h.html">"CriticalAntiDepBreaker.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/LatencyPriorityQueue.h.html">"llvm/CodeGen/LatencyPriorityQueue.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html">"llvm/CodeGen/ScheduleDAGInstrs.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html">"llvm/CodeGen/ScheduleHazardRecognizer.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/CodeGen/SchedulerRegistry.h.html">"llvm/CodeGen/SchedulerRegistry.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetPassConfig.h.html">"llvm/CodeGen/TargetPassConfig.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="45">45</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"post-RA-sched"</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumNoops = {&quot;post-RA-sched&quot;, &quot;NumNoops&quot;, &quot;Number of noops inserted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumNoops" title='NumNoops' data-ref="NumNoops">NumNoops</dfn>, <q>"Number of noops inserted"</q>);</td></tr>
<tr><th id="50">50</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumStalls = {&quot;post-RA-sched&quot;, &quot;NumStalls&quot;, &quot;Number of pipeline stalls&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumStalls" title='NumStalls' data-ref="NumStalls">NumStalls</dfn>, <q>"Number of pipeline stalls"</q>);</td></tr>
<tr><th id="51">51</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumFixedAnti = {&quot;post-RA-sched&quot;, &quot;NumFixedAnti&quot;, &quot;Number of fixed anti-dependencies&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumFixedAnti" title='NumFixedAnti' data-ref="NumFixedAnti">NumFixedAnti</dfn>, <q>"Number of fixed anti-dependencies"</q>);</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i  data-doc="EnablePostRAScheduler">// Post-RA scheduling is enabled with</i></td></tr>
<tr><th id="54">54</th><td><i  data-doc="EnablePostRAScheduler">// TargetSubtargetInfo.enablePostRAScheduler(). This flag can be used to</i></td></tr>
<tr><th id="55">55</th><td><i  data-doc="EnablePostRAScheduler">// override the target.</i></td></tr>
<tr><th id="56">56</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="57">57</th><td><dfn class="tu decl def" id="EnablePostRAScheduler" title='EnablePostRAScheduler' data-type='cl::opt&lt;bool&gt;' data-ref="EnablePostRAScheduler">EnablePostRAScheduler</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"post-RA-scheduler"</q>,</td></tr>
<tr><th id="58">58</th><td>                       <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable scheduling after register allocation"</q>),</td></tr>
<tr><th id="59">59</th><td>                       <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="60">60</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a>&gt;</td></tr>
<tr><th id="61">61</th><td><dfn class="tu decl def" id="EnableAntiDepBreaking" title='EnableAntiDepBreaking' data-type='cl::opt&lt;std::string&gt;' data-ref="EnableAntiDepBreaking">EnableAntiDepBreaking</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"break-anti-dependencies"</q>,</td></tr>
<tr><th id="62">62</th><td>                      <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Break post-RA scheduling anti-dependencies: "</q></td></tr>
<tr><th id="63">63</th><td>                               <q>"\"critical\", \"all\", or \"none\""</q>),</td></tr>
<tr><th id="64">64</th><td>                      <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<q>"none"</q>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i  data-doc="DebugDiv">// If DebugDiv &gt; 0 then only schedule MBB with (ID % DebugDiv) == DebugMod</i></td></tr>
<tr><th id="67">67</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>int</em>&gt;</td></tr>
<tr><th id="68">68</th><td><dfn class="tu decl def" id="DebugDiv" title='DebugDiv' data-type='cl::opt&lt;int&gt;' data-ref="DebugDiv">DebugDiv</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"postra-sched-debugdiv"</q>,</td></tr>
<tr><th id="69">69</th><td>                      <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Debug control MBBs that are scheduled"</q>),</td></tr>
<tr><th id="70">70</th><td>                      <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>0</var>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="71">71</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>int</em>&gt;</td></tr>
<tr><th id="72">72</th><td><dfn class="tu decl def" id="DebugMod" title='DebugMod' data-type='cl::opt&lt;int&gt;' data-ref="DebugMod">DebugMod</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"postra-sched-debugmod"</q>,</td></tr>
<tr><th id="73">73</th><td>                      <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Debug control MBBs that are scheduled"</q>),</td></tr>
<tr><th id="74">74</th><td>                      <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>0</var>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><a class="type" href="AntiDepBreaker.h.html#llvm::AntiDepBreaker" title='llvm::AntiDepBreaker' data-ref="llvm::AntiDepBreaker">AntiDepBreaker</a>::<dfn class="virtual decl def" id="_ZN4llvm14AntiDepBreakerD1Ev" title='llvm::AntiDepBreaker::~AntiDepBreaker' data-ref="_ZN4llvm14AntiDepBreakerD1Ev">~AntiDepBreaker</dfn>() { }</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><b>namespace</b> {</td></tr>
<tr><th id="79">79</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::PostRAScheduler" title='(anonymous namespace)::PostRAScheduler' data-ref="(anonymousnamespace)::PostRAScheduler">PostRAScheduler</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="80">80</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::PostRAScheduler::TII" title='(anonymous namespace)::PostRAScheduler::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::PostRAScheduler::TII">TII</dfn>;</td></tr>
<tr><th id="81">81</th><td>    <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> <dfn class="tu decl" id="(anonymousnamespace)::PostRAScheduler::RegClassInfo" title='(anonymous namespace)::PostRAScheduler::RegClassInfo' data-type='llvm::RegisterClassInfo' data-ref="(anonymousnamespace)::PostRAScheduler::RegClassInfo">RegClassInfo</dfn>;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <b>public</b>:</td></tr>
<tr><th id="84">84</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::PostRAScheduler::ID" title='(anonymous namespace)::PostRAScheduler::ID' data-type='char' data-ref="(anonymousnamespace)::PostRAScheduler::ID">ID</dfn>;</td></tr>
<tr><th id="85">85</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115PostRASchedulerC1Ev" title='(anonymous namespace)::PostRAScheduler::PostRAScheduler' data-type='void (anonymous namespace)::PostRAScheduler::PostRAScheduler()' data-ref="_ZN12_GLOBAL__N_115PostRASchedulerC1Ev">PostRAScheduler</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::PostRAScheduler::ID" title='(anonymous namespace)::PostRAScheduler::ID' data-use='a' data-ref="(anonymousnamespace)::PostRAScheduler::ID">ID</a>) {}</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115PostRAScheduler16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::PostRAScheduler::getAnalysisUsage' data-type='void (anonymous namespace)::PostRAScheduler::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_115PostRAScheduler16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="1AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="1AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="88">88</th><td>      <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="89">89</th><td>      <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="90">90</th><td>      <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a>&gt;();</td></tr>
<tr><th id="91">91</th><td>      <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="92">92</th><td>      <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="93">93</th><td>      <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="94">94</th><td>      <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="95">95</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a></span>);</td></tr>
<tr><th id="96">96</th><td>    }</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115PostRAScheduler21getRequiredPropertiesEv" title='(anonymous namespace)::PostRAScheduler::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::PostRAScheduler::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_115PostRAScheduler21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="99">99</th><td>      <b>return</b> <a class="ref fake" href="../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="100">100</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="101">101</th><td>    }</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_115PostRAScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::PostRAScheduler::runOnMachineFunction' data-type='bool (anonymous namespace)::PostRAScheduler::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_115PostRAScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="2Fn">Fn</dfn>) override;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <b>private</b>:</td></tr>
<tr><th id="106">106</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115PostRAScheduler21enablePostRASchedulerERKN4llvm19TargetSubtargetInfoENS1_10CodeGenOpt5LevelERNS2_16AntiDepBreakModeERNS1_15SmallVe14427044" title='(anonymous namespace)::PostRAScheduler::enablePostRAScheduler' data-type='bool (anonymous namespace)::PostRAScheduler::enablePostRAScheduler(const llvm::TargetSubtargetInfo &amp; ST, CodeGenOpt::Level OptLevel, TargetSubtargetInfo::AntiDepBreakMode &amp; Mode, TargetSubtargetInfo::RegClassVector &amp; CriticalPathRCs) const' data-ref="_ZNK12_GLOBAL__N_115PostRAScheduler21enablePostRASchedulerERKN4llvm19TargetSubtargetInfoENS1_10CodeGenOpt5LevelERNS2_16AntiDepBreakModeERNS1_15SmallVe14427044">enablePostRAScheduler</a>(</td></tr>
<tr><th id="107">107</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="3ST" title='ST' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="3ST">ST</dfn>, <span class="namespace">CodeGenOpt::</span><a class="type" href="../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col4 decl" id="4OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="4OptLevel">OptLevel</dfn>,</td></tr>
<tr><th id="108">108</th><td>        <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo::AntiDepBreakMode" title='llvm::TargetSubtargetInfo::AntiDepBreakMode' data-type='enum AntiDepBreakMode' data-ref="llvm::TargetSubtargetInfo::AntiDepBreakMode">AntiDepBreakMode</a> &amp;<dfn class="local col5 decl" id="5Mode" title='Mode' data-type='TargetSubtargetInfo::AntiDepBreakMode &amp;' data-ref="5Mode">Mode</dfn>,</td></tr>
<tr><th id="109">109</th><td>        <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo::RegClassVector" title='llvm::TargetSubtargetInfo::RegClassVector' data-type='SmallVectorImpl&lt;const llvm::TargetRegisterClass *&gt;' data-ref="llvm::TargetSubtargetInfo::RegClassVector">RegClassVector</a> &amp;<dfn class="local col6 decl" id="6CriticalPathRCs" title='CriticalPathRCs' data-type='TargetSubtargetInfo::RegClassVector &amp;' data-ref="6CriticalPathRCs">CriticalPathRCs</dfn>) <em>const</em>;</td></tr>
<tr><th id="110">110</th><td>  };</td></tr>
<tr><th id="111">111</th><td>  <em>char</em> <a class="tu type" href="#(anonymousnamespace)::PostRAScheduler" title='(anonymous namespace)::PostRAScheduler' data-ref="(anonymousnamespace)::PostRAScheduler">PostRAScheduler</a>::<dfn class="tu decl def" id="(anonymousnamespace)::PostRAScheduler::ID" title='(anonymous namespace)::PostRAScheduler::ID' data-type='char' data-ref="(anonymousnamespace)::PostRAScheduler::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SchedulePostRATDList" title='(anonymous namespace)::SchedulePostRATDList' data-ref="(anonymousnamespace)::SchedulePostRATDList">SchedulePostRATDList</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> {</td></tr>
<tr><th id="114">114</th><td>    <i class="doc" data-doc="(anonymousnamespace)::SchedulePostRATDList::AvailableQueue">/// AvailableQueue - The priority queue to use for the available SUnits.</i></td></tr>
<tr><th id="115">115</th><td><i class="doc" data-doc="(anonymousnamespace)::SchedulePostRATDList::AvailableQueue">    ///</i></td></tr>
<tr><th id="116">116</th><td>    <a class="type" href="../../include/llvm/CodeGen/LatencyPriorityQueue.h.html#llvm::LatencyPriorityQueue" title='llvm::LatencyPriorityQueue' data-ref="llvm::LatencyPriorityQueue">LatencyPriorityQueue</a> <dfn class="tu decl" id="(anonymousnamespace)::SchedulePostRATDList::AvailableQueue" title='(anonymous namespace)::SchedulePostRATDList::AvailableQueue' data-type='llvm::LatencyPriorityQueue' data-ref="(anonymousnamespace)::SchedulePostRATDList::AvailableQueue">AvailableQueue</dfn>;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>    <i class="doc" data-doc="(anonymousnamespace)::SchedulePostRATDList::PendingQueue">/// PendingQueue - This contains all of the instructions whose operands have</i></td></tr>
<tr><th id="119">119</th><td><i class="doc" data-doc="(anonymousnamespace)::SchedulePostRATDList::PendingQueue">    /// been issued, but their results are not ready yet (due to the latency of</i></td></tr>
<tr><th id="120">120</th><td><i class="doc" data-doc="(anonymousnamespace)::SchedulePostRATDList::PendingQueue">    /// the operation).  Once the operands becomes available, the instruction is</i></td></tr>
<tr><th id="121">121</th><td><i class="doc" data-doc="(anonymousnamespace)::SchedulePostRATDList::PendingQueue">    /// added to the AvailableQueue.</i></td></tr>
<tr><th id="122">122</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="tu decl" id="(anonymousnamespace)::SchedulePostRATDList::PendingQueue" title='(anonymous namespace)::SchedulePostRATDList::PendingQueue' data-type='std::vector&lt;SUnit *&gt;' data-ref="(anonymousnamespace)::SchedulePostRATDList::PendingQueue">PendingQueue</dfn>;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>    <i class="doc" data-doc="(anonymousnamespace)::SchedulePostRATDList::HazardRec">/// HazardRec - The hazard recognizer to use.</i></td></tr>
<tr><th id="125">125</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *<dfn class="tu decl" id="(anonymousnamespace)::SchedulePostRATDList::HazardRec" title='(anonymous namespace)::SchedulePostRATDList::HazardRec' data-type='llvm::ScheduleHazardRecognizer *' data-ref="(anonymousnamespace)::SchedulePostRATDList::HazardRec">HazardRec</dfn>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>    <i class="doc" data-doc="(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak">/// AntiDepBreak - Anti-dependence breaking object, or NULL if none</i></td></tr>
<tr><th id="128">128</th><td>    <a class="type" href="AntiDepBreaker.h.html#llvm::AntiDepBreaker" title='llvm::AntiDepBreaker' data-ref="llvm::AntiDepBreaker">AntiDepBreaker</a> *<dfn class="tu decl" id="(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak" title='(anonymous namespace)::SchedulePostRATDList::AntiDepBreak' data-type='llvm::AntiDepBreaker *' data-ref="(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak">AntiDepBreak</dfn>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>    <i class="doc" data-doc="(anonymousnamespace)::SchedulePostRATDList::AA">/// AA - AliasAnalysis for making memory reference queries.</i></td></tr>
<tr><th id="131">131</th><td>    <a class="typedef" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="tu decl" id="(anonymousnamespace)::SchedulePostRATDList::AA" title='(anonymous namespace)::SchedulePostRATDList::AA' data-type='AliasAnalysis *' data-ref="(anonymousnamespace)::SchedulePostRATDList::AA">AA</dfn>;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>    <i class="doc" data-doc="(anonymousnamespace)::SchedulePostRATDList::Sequence">/// The schedule. Null SUnit*'s represent noop instructions.</i></td></tr>
<tr><th id="134">134</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="tu decl" id="(anonymousnamespace)::SchedulePostRATDList::Sequence" title='(anonymous namespace)::SchedulePostRATDList::Sequence' data-type='std::vector&lt;SUnit *&gt;' data-ref="(anonymousnamespace)::SchedulePostRATDList::Sequence">Sequence</dfn>;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>    <i class="doc" data-doc="(anonymousnamespace)::SchedulePostRATDList::Mutations">/// Ordered list of DAG postprocessing steps.</i></td></tr>
<tr><th id="137">137</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>&gt;&gt; <dfn class="tu decl" id="(anonymousnamespace)::SchedulePostRATDList::Mutations" title='(anonymous namespace)::SchedulePostRATDList::Mutations' data-type='std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt; &gt;' data-ref="(anonymousnamespace)::SchedulePostRATDList::Mutations">Mutations</dfn>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>    <i class="doc" data-doc="(anonymousnamespace)::SchedulePostRATDList::EndIndex">/// The index in BB of RegionEnd.</i></td></tr>
<tr><th id="140">140</th><td><i class="doc" data-doc="(anonymousnamespace)::SchedulePostRATDList::EndIndex">    ///</i></td></tr>
<tr><th id="141">141</th><td><i class="doc" data-doc="(anonymousnamespace)::SchedulePostRATDList::EndIndex">    /// This is the instruction number from the top of the current block, not</i></td></tr>
<tr><th id="142">142</th><td><i class="doc" data-doc="(anonymousnamespace)::SchedulePostRATDList::EndIndex">    /// the SlotIndex. It is only used by the AntiDepBreaker.</i></td></tr>
<tr><th id="143">143</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::SchedulePostRATDList::EndIndex" title='(anonymous namespace)::SchedulePostRATDList::EndIndex' data-type='unsigned int' data-ref="(anonymousnamespace)::SchedulePostRATDList::EndIndex">EndIndex</dfn>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <b>public</b>:</td></tr>
<tr><th id="146">146</th><td>    <a class="tu decl" href="#_ZN12_GLOBAL__N_120SchedulePostRATDListC1ERN4llvm15MachineFunctionERNS1_15MachineLoopInfoEPNS1_9AAResultsERKNS1_17RegisterClassInfoENS1_19TargetSubtar9815517" title='(anonymous namespace)::SchedulePostRATDList::SchedulePostRATDList' data-type='void (anonymous namespace)::SchedulePostRATDList::SchedulePostRATDList(llvm::MachineFunction &amp; MF, llvm::MachineLoopInfo &amp; MLI, AliasAnalysis * AA, const llvm::RegisterClassInfo &amp; , TargetSubtargetInfo::AntiDepBreakMode AntiDepMode, SmallVectorImpl&lt;const llvm::TargetRegisterClass *&gt; &amp; CriticalPathRCs)' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDListC1ERN4llvm15MachineFunctionERNS1_15MachineLoopInfoEPNS1_9AAResultsERKNS1_17RegisterClassInfoENS1_19TargetSubtar9815517">SchedulePostRATDList</a>(</td></tr>
<tr><th id="147">147</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="7MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="7MF">MF</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> &amp;<dfn class="local col8 decl" id="8MLI" title='MLI' data-type='llvm::MachineLoopInfo &amp;' data-ref="8MLI">MLI</dfn>, <a class="typedef" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col9 decl" id="9AA" title='AA' data-type='AliasAnalysis *' data-ref="9AA">AA</dfn>,</td></tr>
<tr><th id="148">148</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> &amp;,</td></tr>
<tr><th id="149">149</th><td>        <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo::AntiDepBreakMode" title='llvm::TargetSubtargetInfo::AntiDepBreakMode' data-type='enum AntiDepBreakMode' data-ref="llvm::TargetSubtargetInfo::AntiDepBreakMode">AntiDepBreakMode</a> <dfn class="local col0 decl" id="10AntiDepMode" title='AntiDepMode' data-type='TargetSubtargetInfo::AntiDepBreakMode' data-ref="10AntiDepMode">AntiDepMode</dfn>,</td></tr>
<tr><th id="150">150</th><td>        <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt; &amp;<dfn class="local col1 decl" id="11CriticalPathRCs" title='CriticalPathRCs' data-type='SmallVectorImpl&lt;const llvm::TargetRegisterClass *&gt; &amp;' data-ref="11CriticalPathRCs">CriticalPathRCs</dfn>);</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>    <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_120SchedulePostRATDListD1Ev" title='(anonymous namespace)::SchedulePostRATDList::~SchedulePostRATDList' data-type='void (anonymous namespace)::SchedulePostRATDList::~SchedulePostRATDList()' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDListD1Ev">~SchedulePostRATDList</a>() override;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList10startBlockEPN4llvm17MachineBasicBlockE">/// startBlock - Initialize register live-range state for scheduling in</i></td></tr>
<tr><th id="155">155</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList10startBlockEPN4llvm17MachineBasicBlockE">    /// this block.</i></td></tr>
<tr><th id="156">156</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList10startBlockEPN4llvm17MachineBasicBlockE">    ///</i></td></tr>
<tr><th id="157">157</th><td>    <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList10startBlockEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SchedulePostRATDList::startBlock' data-type='void (anonymous namespace)::SchedulePostRATDList::startBlock(llvm::MachineBasicBlock * BB)' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList10startBlockEPN4llvm17MachineBasicBlockE">startBlock</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="12BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="12BB">BB</dfn>) override;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>    <i  data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList11setEndIndexEj">// Set the index of RegionEnd within the current BB.</i></td></tr>
<tr><th id="160">160</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SchedulePostRATDList11setEndIndexEj" title='(anonymous namespace)::SchedulePostRATDList::setEndIndex' data-type='void (anonymous namespace)::SchedulePostRATDList::setEndIndex(unsigned int EndIdx)' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList11setEndIndexEj">setEndIndex</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="13EndIdx" title='EndIdx' data-type='unsigned int' data-ref="13EndIdx">EndIdx</dfn>) { <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::EndIndex" title='(anonymous namespace)::SchedulePostRATDList::EndIndex' data-use='w' data-ref="(anonymousnamespace)::SchedulePostRATDList::EndIndex">EndIndex</a> = <a class="local col3 ref" href="#13EndIdx" title='EndIdx' data-ref="13EndIdx">EndIdx</a>; }</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList11enterRegionEPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_j">/// Initialize the scheduler state for the next scheduling region.</i></td></tr>
<tr><th id="163">163</th><td>    <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList11enterRegionEPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_j" title='(anonymous namespace)::SchedulePostRATDList::enterRegion' data-type='void (anonymous namespace)::SchedulePostRATDList::enterRegion(llvm::MachineBasicBlock * bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned int regioninstrs)' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList11enterRegionEPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_j">enterRegion</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="14bb" title='bb' data-type='llvm::MachineBasicBlock *' data-ref="14bb">bb</dfn>,</td></tr>
<tr><th id="164">164</th><td>                     <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="15begin" title='begin' data-type='MachineBasicBlock::iterator' data-ref="15begin">begin</dfn>,</td></tr>
<tr><th id="165">165</th><td>                     <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="16end" title='end' data-type='MachineBasicBlock::iterator' data-ref="16end">end</dfn>,</td></tr>
<tr><th id="166">166</th><td>                     <em>unsigned</em> <dfn class="local col7 decl" id="17regioninstrs" title='regioninstrs' data-type='unsigned int' data-ref="17regioninstrs">regioninstrs</dfn>) override;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList10exitRegionEv">/// Notify that the scheduler has finished scheduling the current region.</i></td></tr>
<tr><th id="169">169</th><td>    <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList10exitRegionEv" title='(anonymous namespace)::SchedulePostRATDList::exitRegion' data-type='void (anonymous namespace)::SchedulePostRATDList::exitRegion()' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList10exitRegionEv">exitRegion</a>() override;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList8scheduleEv">/// Schedule - Schedule the instruction range using list scheduling.</i></td></tr>
<tr><th id="172">172</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList8scheduleEv">    ///</i></td></tr>
<tr><th id="173">173</th><td>    <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList8scheduleEv" title='(anonymous namespace)::SchedulePostRATDList::schedule' data-type='void (anonymous namespace)::SchedulePostRATDList::schedule()' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList8scheduleEv">schedule</a>() override;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList12EmitScheduleEv" title='(anonymous namespace)::SchedulePostRATDList::EmitSchedule' data-type='void (anonymous namespace)::SchedulePostRATDList::EmitSchedule()' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList12EmitScheduleEv">EmitSchedule</a>();</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList7ObserveERN4llvm12MachineInstrEj">/// Observe - Update liveness information to account for the current</i></td></tr>
<tr><th id="178">178</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList7ObserveERN4llvm12MachineInstrEj">    /// instruction, which will not be scheduled.</i></td></tr>
<tr><th id="179">179</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList7ObserveERN4llvm12MachineInstrEj">    ///</i></td></tr>
<tr><th id="180">180</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList7ObserveERN4llvm12MachineInstrEj" title='(anonymous namespace)::SchedulePostRATDList::Observe' data-type='void (anonymous namespace)::SchedulePostRATDList::Observe(llvm::MachineInstr &amp; MI, unsigned int Count)' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList7ObserveERN4llvm12MachineInstrEj">Observe</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="18MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="18MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="19Count" title='Count' data-type='unsigned int' data-ref="19Count">Count</dfn>);</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList11finishBlockEv">/// finishBlock - Clean up register live-range state.</i></td></tr>
<tr><th id="183">183</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList11finishBlockEv">    ///</i></td></tr>
<tr><th id="184">184</th><td>    <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList11finishBlockEv" title='(anonymous namespace)::SchedulePostRATDList::finishBlock' data-type='void (anonymous namespace)::SchedulePostRATDList::finishBlock()' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList11finishBlockEv">finishBlock</a>() override;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <b>private</b>:</td></tr>
<tr><th id="187">187</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList14postprocessDAGEv">/// Apply each ScheduleDAGMutation step in order.</i></td></tr>
<tr><th id="188">188</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList14postprocessDAGEv" title='(anonymous namespace)::SchedulePostRATDList::postprocessDAG' data-type='void (anonymous namespace)::SchedulePostRATDList::postprocessDAG()' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList14postprocessDAGEv">postprocessDAG</a>();</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList11ReleaseSuccEPN4llvm5SUnitEPNS1_4SDepE" title='(anonymous namespace)::SchedulePostRATDList::ReleaseSucc' data-type='void (anonymous namespace)::SchedulePostRATDList::ReleaseSucc(llvm::SUnit * SU, llvm::SDep * SuccEdge)' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList11ReleaseSuccEPN4llvm5SUnitEPNS1_4SDepE">ReleaseSucc</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="20SU" title='SU' data-type='llvm::SUnit *' data-ref="20SU">SU</dfn>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col1 decl" id="21SuccEdge" title='SuccEdge' data-type='llvm::SDep *' data-ref="21SuccEdge">SuccEdge</dfn>);</td></tr>
<tr><th id="191">191</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList17ReleaseSuccessorsEPN4llvm5SUnitE" title='(anonymous namespace)::SchedulePostRATDList::ReleaseSuccessors' data-type='void (anonymous namespace)::SchedulePostRATDList::ReleaseSuccessors(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList17ReleaseSuccessorsEPN4llvm5SUnitE">ReleaseSuccessors</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="22SU" title='SU' data-type='llvm::SUnit *' data-ref="22SU">SU</dfn>);</td></tr>
<tr><th id="192">192</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList19ScheduleNodeTopDownEPN4llvm5SUnitEj" title='(anonymous namespace)::SchedulePostRATDList::ScheduleNodeTopDown' data-type='void (anonymous namespace)::SchedulePostRATDList::ScheduleNodeTopDown(llvm::SUnit * SU, unsigned int CurCycle)' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList19ScheduleNodeTopDownEPN4llvm5SUnitEj">ScheduleNodeTopDown</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="23SU" title='SU' data-type='llvm::SUnit *' data-ref="23SU">SU</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="24CurCycle" title='CurCycle' data-type='unsigned int' data-ref="24CurCycle">CurCycle</dfn>);</td></tr>
<tr><th id="193">193</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList19ListScheduleTopDownEv" title='(anonymous namespace)::SchedulePostRATDList::ListScheduleTopDown' data-type='void (anonymous namespace)::SchedulePostRATDList::ListScheduleTopDown()' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList19ListScheduleTopDownEv">ListScheduleTopDown</a>();</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120SchedulePostRATDList12dumpScheduleEv" title='(anonymous namespace)::SchedulePostRATDList::dumpSchedule' data-type='void (anonymous namespace)::SchedulePostRATDList::dumpSchedule() const' data-ref="_ZNK12_GLOBAL__N_120SchedulePostRATDList12dumpScheduleEv">dumpSchedule</a>() <em>const</em>;</td></tr>
<tr><th id="196">196</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList8emitNoopEj" title='(anonymous namespace)::SchedulePostRATDList::emitNoop' data-type='void (anonymous namespace)::SchedulePostRATDList::emitNoop(unsigned int CurCycle)' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList8emitNoopEj">emitNoop</a>(<em>unsigned</em> <dfn class="local col5 decl" id="25CurCycle" title='CurCycle' data-type='unsigned int' data-ref="25CurCycle">CurCycle</dfn>);</td></tr>
<tr><th id="197">197</th><td>  };</td></tr>
<tr><th id="198">198</th><td>}</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::PostRASchedulerID" title='llvm::PostRASchedulerID' data-ref="llvm::PostRASchedulerID">PostRASchedulerID</dfn> = <a class="tu type" href="#(anonymousnamespace)::PostRAScheduler" title='(anonymous namespace)::PostRAScheduler' data-ref="(anonymousnamespace)::PostRAScheduler">PostRAScheduler</a>::<a class="tu ref" href="#(anonymousnamespace)::PostRAScheduler::ID" title='(anonymous namespace)::PostRAScheduler::ID' data-ref="(anonymousnamespace)::PostRAScheduler::ID">ID</a>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#33" title="static void *initializePostRASchedulerPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Post RA top-down list latency scheduler&quot;, &quot;post-RA-sched&quot;, &amp;PostRAScheduler::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;PostRAScheduler&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializePostRASchedulerPassFlag; void llvm::initializePostRASchedulerPass(PassRegistry &amp;Registry) { llvm::call_once(InitializePostRASchedulerPassFlag, initializePostRASchedulerPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::PostRAScheduler" title='(anonymous namespace)::PostRAScheduler' data-ref="(anonymousnamespace)::PostRAScheduler">PostRAScheduler</a>, <a class="macro" href="#47" title="&quot;post-RA-sched&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="203">203</th><td>                <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Post RA top-down list latency scheduler"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><a class="tu type" href="#(anonymousnamespace)::SchedulePostRATDList" title='(anonymous namespace)::SchedulePostRATDList' data-ref="(anonymousnamespace)::SchedulePostRATDList">SchedulePostRATDList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SchedulePostRATDListC1ERN4llvm15MachineFunctionERNS1_15MachineLoopInfoEPNS1_9AAResultsERKNS1_17RegisterClassInfoENS1_19TargetSubtar9815517" title='(anonymous namespace)::SchedulePostRATDList::SchedulePostRATDList' data-type='void (anonymous namespace)::SchedulePostRATDList::SchedulePostRATDList(llvm::MachineFunction &amp; MF, llvm::MachineLoopInfo &amp; MLI, AliasAnalysis * AA, const llvm::RegisterClassInfo &amp; RCI, TargetSubtargetInfo::AntiDepBreakMode AntiDepMode, SmallVectorImpl&lt;const llvm::TargetRegisterClass *&gt; &amp; CriticalPathRCs)' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDListC1ERN4llvm15MachineFunctionERNS1_15MachineLoopInfoEPNS1_9AAResultsERKNS1_17RegisterClassInfoENS1_19TargetSubtar9815517">SchedulePostRATDList</dfn>(</td></tr>
<tr><th id="206">206</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="26MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="26MF">MF</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> &amp;<dfn class="local col7 decl" id="27MLI" title='MLI' data-type='llvm::MachineLoopInfo &amp;' data-ref="27MLI">MLI</dfn>, <a class="typedef" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col8 decl" id="28AA" title='AA' data-type='AliasAnalysis *' data-ref="28AA">AA</dfn>,</td></tr>
<tr><th id="207">207</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> &amp;<dfn class="local col9 decl" id="29RCI" title='RCI' data-type='const llvm::RegisterClassInfo &amp;' data-ref="29RCI">RCI</dfn>,</td></tr>
<tr><th id="208">208</th><td>    <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo::AntiDepBreakMode" title='llvm::TargetSubtargetInfo::AntiDepBreakMode' data-type='enum AntiDepBreakMode' data-ref="llvm::TargetSubtargetInfo::AntiDepBreakMode">AntiDepBreakMode</a> <dfn class="local col0 decl" id="30AntiDepMode" title='AntiDepMode' data-type='TargetSubtargetInfo::AntiDepBreakMode' data-ref="30AntiDepMode">AntiDepMode</dfn>,</td></tr>
<tr><th id="209">209</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt; &amp;<dfn class="local col1 decl" id="31CriticalPathRCs" title='CriticalPathRCs' data-type='SmallVectorImpl&lt;const llvm::TargetRegisterClass *&gt; &amp;' data-ref="31CriticalPathRCs">CriticalPathRCs</dfn>)</td></tr>
<tr><th id="210">210</th><td>    : <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrsC1ERNS_15MachineFunctionEPKNS_15MachineLoopInfoEb" title='llvm::ScheduleDAGInstrs::ScheduleDAGInstrs' data-ref="_ZN4llvm17ScheduleDAGInstrsC1ERNS_15MachineFunctionEPKNS_15MachineLoopInfoEb">(</a><a class="local col6 ref" href="#26MF" title='MF' data-ref="26MF">MF</a>, &amp;<a class="local col7 ref" href="#27MLI" title='MLI' data-ref="27MLI">MLI</a>), <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AA" title='(anonymous namespace)::SchedulePostRATDList::AA' data-use='w' data-ref="(anonymousnamespace)::SchedulePostRATDList::AA">AA</a>(<a class="local col8 ref" href="#28AA" title='AA' data-ref="28AA">AA</a>), <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::EndIndex" title='(anonymous namespace)::SchedulePostRATDList::EndIndex' data-use='w' data-ref="(anonymousnamespace)::SchedulePostRATDList::EndIndex">EndIndex</a>(<var>0</var>) {</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col2 decl" id="32InstrItins" title='InstrItins' data-type='const llvm::InstrItineraryData *' data-ref="32InstrItins">InstrItins</dfn> =</td></tr>
<tr><th id="213">213</th><td>      <a class="local col6 ref" href="#26MF" title='MF' data-ref="26MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv" title='llvm::TargetSubtargetInfo::getInstrItineraryData' data-ref="_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv">getInstrItineraryData</a>();</td></tr>
<tr><th id="214">214</th><td>  <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::HazardRec" title='(anonymous namespace)::SchedulePostRATDList::HazardRec' data-use='w' data-ref="(anonymousnamespace)::SchedulePostRATDList::HazardRec">HazardRec</a> =</td></tr>
<tr><th id="215">215</th><td>      <a class="local col6 ref" href="#26MF" title='MF' data-ref="26MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetPostRAHazardRecognizer</a>(</td></tr>
<tr><th id="216">216</th><td>          <a class="local col2 ref" href="#32InstrItins" title='InstrItins' data-ref="32InstrItins">InstrItins</a>, <b>this</b>);</td></tr>
<tr><th id="217">217</th><td>  <a class="local col6 ref" href="#26MF" title='MF' data-ref="26MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo18getPostRAMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE" title='llvm::TargetSubtargetInfo::getPostRAMutations' data-ref="_ZNK4llvm19TargetSubtargetInfo18getPostRAMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE">getPostRAMutations</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::Mutations" title='(anonymous namespace)::SchedulePostRATDList::Mutations' data-use='a' data-ref="(anonymousnamespace)::SchedulePostRATDList::Mutations">Mutations</a></span>);</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((AntiDepMode == TargetSubtargetInfo::ANTIDEP_NONE || MRI.tracksLiveness()) &amp;&amp; &quot;Live-ins must be accurate for anti-dependency breaking&quot;) ? void (0) : __assert_fail (&quot;(AntiDepMode == TargetSubtargetInfo::ANTIDEP_NONE || MRI.tracksLiveness()) &amp;&amp; \&quot;Live-ins must be accurate for anti-dependency breaking\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PostRASchedulerList.cpp&quot;, 221, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col0 ref" href="#30AntiDepMode" title='AntiDepMode' data-ref="30AntiDepMode">AntiDepMode</a> == <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>::<a class="enum" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo::ANTIDEP_NONE" title='llvm::TargetSubtargetInfo::ANTIDEP_NONE' data-ref="llvm::TargetSubtargetInfo::ANTIDEP_NONE">ANTIDEP_NONE</a> ||</td></tr>
<tr><th id="220">220</th><td>          <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14tracksLivenessEv" title='llvm::MachineRegisterInfo::tracksLiveness' data-ref="_ZNK4llvm19MachineRegisterInfo14tracksLivenessEv">tracksLiveness</a>()) &amp;&amp;</td></tr>
<tr><th id="221">221</th><td>         <q>"Live-ins must be accurate for anti-dependency breaking"</q>);</td></tr>
<tr><th id="222">222</th><td>  <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak" title='(anonymous namespace)::SchedulePostRATDList::AntiDepBreak' data-use='w' data-ref="(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak">AntiDepBreak</a> =</td></tr>
<tr><th id="223">223</th><td>    ((<a class="local col0 ref" href="#30AntiDepMode" title='AntiDepMode' data-ref="30AntiDepMode">AntiDepMode</a> == <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>::<a class="enum" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo::ANTIDEP_ALL" title='llvm::TargetSubtargetInfo::ANTIDEP_ALL' data-ref="llvm::TargetSubtargetInfo::ANTIDEP_ALL">ANTIDEP_ALL</a>) ?</td></tr>
<tr><th id="224">224</th><td>     (<a class="type" href="AntiDepBreaker.h.html#llvm::AntiDepBreaker" title='llvm::AntiDepBreaker' data-ref="llvm::AntiDepBreaker">AntiDepBreaker</a> *)<b>new</b> <a class="type" href="AggressiveAntiDepBreaker.h.html#llvm::AggressiveAntiDepBreaker" title='llvm::AggressiveAntiDepBreaker' data-ref="llvm::AggressiveAntiDepBreaker">AggressiveAntiDepBreaker</a><a class="ref" href="AggressiveAntiDepBreaker.h.html#_ZN4llvm24AggressiveAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE" title='llvm::AggressiveAntiDepBreaker::AggressiveAntiDepBreaker' data-ref="_ZN4llvm24AggressiveAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE">(</a><a class="local col6 ref" href="#26MF" title='MF' data-ref="26MF">MF</a>, <a class="local col9 ref" href="#29RCI" title='RCI' data-ref="29RCI">RCI</a>, <a class="local col1 ref" href="#31CriticalPathRCs" title='CriticalPathRCs' data-ref="31CriticalPathRCs">CriticalPathRCs</a>) :</td></tr>
<tr><th id="225">225</th><td>     ((<a class="local col0 ref" href="#30AntiDepMode" title='AntiDepMode' data-ref="30AntiDepMode">AntiDepMode</a> == <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>::<a class="enum" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo::ANTIDEP_CRITICAL" title='llvm::TargetSubtargetInfo::ANTIDEP_CRITICAL' data-ref="llvm::TargetSubtargetInfo::ANTIDEP_CRITICAL">ANTIDEP_CRITICAL</a>) ?</td></tr>
<tr><th id="226">226</th><td>      (<a class="type" href="AntiDepBreaker.h.html#llvm::AntiDepBreaker" title='llvm::AntiDepBreaker' data-ref="llvm::AntiDepBreaker">AntiDepBreaker</a> *)<b>new</b> <a class="type" href="CriticalAntiDepBreaker.h.html#llvm::CriticalAntiDepBreaker" title='llvm::CriticalAntiDepBreaker' data-ref="llvm::CriticalAntiDepBreaker">CriticalAntiDepBreaker</a><a class="ref" href="CriticalAntiDepBreaker.h.html#_ZN4llvm22CriticalAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoE" title='llvm::CriticalAntiDepBreaker::CriticalAntiDepBreaker' data-ref="_ZN4llvm22CriticalAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoE">(</a><a class="local col6 ref" href="#26MF" title='MF' data-ref="26MF">MF</a>, <a class="local col9 ref" href="#29RCI" title='RCI' data-ref="29RCI">RCI</a>) : <b>nullptr</b>));</td></tr>
<tr><th id="227">227</th><td>}</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><a class="tu type" href="#(anonymousnamespace)::SchedulePostRATDList" title='(anonymous namespace)::SchedulePostRATDList' data-ref="(anonymousnamespace)::SchedulePostRATDList">SchedulePostRATDList</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120SchedulePostRATDListD1Ev" title='(anonymous namespace)::SchedulePostRATDList::~SchedulePostRATDList' data-type='void (anonymous namespace)::SchedulePostRATDList::~SchedulePostRATDList()' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDListD1Ev">~SchedulePostRATDList</dfn>() {</td></tr>
<tr><th id="230">230</th><td>  <b>delete</b> <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::HazardRec" title='(anonymous namespace)::SchedulePostRATDList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::HazardRec">HazardRec</a>;</td></tr>
<tr><th id="231">231</th><td>  <b>delete</b> <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak" title='(anonymous namespace)::SchedulePostRATDList::AntiDepBreak' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak">AntiDepBreak</a>;</td></tr>
<tr><th id="232">232</th><td>}</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList11enterRegionEPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_j">/// Initialize state associated with the next scheduling region.</i></td></tr>
<tr><th id="235">235</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SchedulePostRATDList" title='(anonymous namespace)::SchedulePostRATDList' data-ref="(anonymousnamespace)::SchedulePostRATDList">SchedulePostRATDList</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120SchedulePostRATDList11enterRegionEPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_j" title='(anonymous namespace)::SchedulePostRATDList::enterRegion' data-type='void (anonymous namespace)::SchedulePostRATDList::enterRegion(llvm::MachineBasicBlock * bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned int regioninstrs)' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList11enterRegionEPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_j">enterRegion</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="33bb" title='bb' data-type='llvm::MachineBasicBlock *' data-ref="33bb">bb</dfn>,</td></tr>
<tr><th id="236">236</th><td>                 <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="34begin" title='begin' data-type='MachineBasicBlock::iterator' data-ref="34begin">begin</dfn>,</td></tr>
<tr><th id="237">237</th><td>                 <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="35end" title='end' data-type='MachineBasicBlock::iterator' data-ref="35end">end</dfn>,</td></tr>
<tr><th id="238">238</th><td>                 <em>unsigned</em> <dfn class="local col6 decl" id="36regioninstrs" title='regioninstrs' data-type='unsigned int' data-ref="36regioninstrs">regioninstrs</dfn>) {</td></tr>
<tr><th id="239">239</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j" title='llvm::ScheduleDAGInstrs::enterRegion' data-ref="_ZN4llvm17ScheduleDAGInstrs11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j">enterRegion</a>(<a class="local col3 ref" href="#33bb" title='bb' data-ref="33bb">bb</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#34begin" title='begin' data-ref="34begin">begin</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#35end" title='end' data-ref="35end">end</a>, <a class="local col6 ref" href="#36regioninstrs" title='regioninstrs' data-ref="36regioninstrs">regioninstrs</a>);</td></tr>
<tr><th id="240">240</th><td>  <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::Sequence" title='(anonymous namespace)::SchedulePostRATDList::Sequence' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::Sequence">Sequence</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="241">241</th><td>}</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList10exitRegionEv">/// Print the schedule before exiting the region.</i></td></tr>
<tr><th id="244">244</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SchedulePostRATDList" title='(anonymous namespace)::SchedulePostRATDList' data-ref="(anonymousnamespace)::SchedulePostRATDList">SchedulePostRATDList</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120SchedulePostRATDList10exitRegionEv" title='(anonymous namespace)::SchedulePostRATDList::exitRegion' data-type='void (anonymous namespace)::SchedulePostRATDList::exitRegion()' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList10exitRegionEv">exitRegion</dfn>() {</td></tr>
<tr><th id="245">245</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { { dbgs() &lt;&lt; &quot;*** Final schedule ***\n&quot;; dumpSchedule(); dbgs() &lt;&lt; &apos;\n&apos;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="246">246</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Final schedule ***\n"</q>;</td></tr>
<tr><th id="247">247</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_120SchedulePostRATDList12dumpScheduleEv" title='(anonymous namespace)::SchedulePostRATDList::dumpSchedule' data-use='c' data-ref="_ZNK12_GLOBAL__N_120SchedulePostRATDList12dumpScheduleEv">dumpSchedule</a>();</td></tr>
<tr><th id="248">248</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="249">249</th><td>  });</td></tr>
<tr><th id="250">250</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs10exitRegionEv" title='llvm::ScheduleDAGInstrs::exitRegion' data-ref="_ZN4llvm17ScheduleDAGInstrs10exitRegionEv">exitRegion</a>();</td></tr>
<tr><th id="251">251</th><td>}</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><u>#<span data-ppcond="253">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="254">254</th><td><i class="doc">/// dumpSchedule - dump the scheduled Sequence.</i></td></tr>
<tr><th id="255">255</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="tu type" href="#(anonymousnamespace)::SchedulePostRATDList" title='(anonymous namespace)::SchedulePostRATDList' data-ref="(anonymousnamespace)::SchedulePostRATDList">SchedulePostRATDList</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120SchedulePostRATDList12dumpScheduleEv" title='(anonymous namespace)::SchedulePostRATDList::dumpSchedule' data-type='void (anonymous namespace)::SchedulePostRATDList::dumpSchedule() const' data-ref="_ZNK12_GLOBAL__N_120SchedulePostRATDList12dumpScheduleEv">dumpSchedule</dfn>() <em>const</em> {</td></tr>
<tr><th id="256">256</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="37i" title='i' data-type='unsigned int' data-ref="37i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="38e" title='e' data-type='unsigned int' data-ref="38e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::Sequence" title='(anonymous namespace)::SchedulePostRATDList::Sequence' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::Sequence">Sequence</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col7 ref" href="#37i" title='i' data-ref="37i">i</a> != <a class="local col8 ref" href="#38e" title='e' data-ref="38e">e</a>; <a class="local col7 ref" href="#37i" title='i' data-ref="37i">i</a>++) {</td></tr>
<tr><th id="257">257</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="39SU" title='SU' data-type='llvm::SUnit *' data-ref="39SU"><a class="local col9 ref" href="#39SU" title='SU' data-ref="39SU">SU</a></dfn> = <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::Sequence" title='(anonymous namespace)::SchedulePostRATDList::Sequence' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::Sequence">Sequence</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col7 ref" href="#37i" title='i' data-ref="37i">i</a>]</a>)</td></tr>
<tr><th id="258">258</th><td>      <a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col9 ref" href="#39SU" title='SU' data-ref="39SU">SU</a>);</td></tr>
<tr><th id="259">259</th><td>    <b>else</b></td></tr>
<tr><th id="260">260</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"**** NOOP ****\n"</q>;</td></tr>
<tr><th id="261">261</th><td>  }</td></tr>
<tr><th id="262">262</th><td>}</td></tr>
<tr><th id="263">263</th><td><u>#<span data-ppcond="253">endif</span></u></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PostRAScheduler" title='(anonymous namespace)::PostRAScheduler' data-ref="(anonymousnamespace)::PostRAScheduler">PostRAScheduler</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115PostRAScheduler21enablePostRASchedulerERKN4llvm19TargetSubtargetInfoENS1_10CodeGenOpt5LevelERNS2_16AntiDepBreakModeERNS1_15SmallVe14427044" title='(anonymous namespace)::PostRAScheduler::enablePostRAScheduler' data-type='bool (anonymous namespace)::PostRAScheduler::enablePostRAScheduler(const llvm::TargetSubtargetInfo &amp; ST, CodeGenOpt::Level OptLevel, TargetSubtargetInfo::AntiDepBreakMode &amp; Mode, TargetSubtargetInfo::RegClassVector &amp; CriticalPathRCs) const' data-ref="_ZNK12_GLOBAL__N_115PostRAScheduler21enablePostRASchedulerERKN4llvm19TargetSubtargetInfoENS1_10CodeGenOpt5LevelERNS2_16AntiDepBreakModeERNS1_15SmallVe14427044">enablePostRAScheduler</dfn>(</td></tr>
<tr><th id="266">266</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="40ST" title='ST' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="40ST">ST</dfn>,</td></tr>
<tr><th id="267">267</th><td>    <span class="namespace">CodeGenOpt::</span><a class="type" href="../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col1 decl" id="41OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="41OptLevel">OptLevel</dfn>,</td></tr>
<tr><th id="268">268</th><td>    <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo::AntiDepBreakMode" title='llvm::TargetSubtargetInfo::AntiDepBreakMode' data-type='enum AntiDepBreakMode' data-ref="llvm::TargetSubtargetInfo::AntiDepBreakMode">AntiDepBreakMode</a> &amp;<dfn class="local col2 decl" id="42Mode" title='Mode' data-type='TargetSubtargetInfo::AntiDepBreakMode &amp;' data-ref="42Mode">Mode</dfn>,</td></tr>
<tr><th id="269">269</th><td>    <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo::RegClassVector" title='llvm::TargetSubtargetInfo::RegClassVector' data-type='SmallVectorImpl&lt;const llvm::TargetRegisterClass *&gt;' data-ref="llvm::TargetSubtargetInfo::RegClassVector">RegClassVector</a> &amp;<dfn class="local col3 decl" id="43CriticalPathRCs" title='CriticalPathRCs' data-type='TargetSubtargetInfo::RegClassVector &amp;' data-ref="43CriticalPathRCs">CriticalPathRCs</dfn>) <em>const</em> {</td></tr>
<tr><th id="270">270</th><td>  <a class="local col2 ref" href="#42Mode" title='Mode' data-ref="42Mode">Mode</a> = <a class="local col0 ref" href="#40ST" title='ST' data-ref="40ST">ST</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo19getAntiDepBreakModeEv" title='llvm::TargetSubtargetInfo::getAntiDepBreakMode' data-ref="_ZNK4llvm19TargetSubtargetInfo19getAntiDepBreakModeEv">getAntiDepBreakMode</a>();</td></tr>
<tr><th id="271">271</th><td>  <a class="local col0 ref" href="#40ST" title='ST' data-ref="40ST">ST</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo18getCriticalPathRCsERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE" title='llvm::TargetSubtargetInfo::getCriticalPathRCs' data-ref="_ZNK4llvm19TargetSubtargetInfo18getCriticalPathRCsERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE">getCriticalPathRCs</a>(<span class='refarg'><a class="local col3 ref" href="#43CriticalPathRCs" title='CriticalPathRCs' data-ref="43CriticalPathRCs">CriticalPathRCs</a></span>);</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <i>// Check for explicit enable/disable of post-ra scheduling.</i></td></tr>
<tr><th id="274">274</th><td>  <b>if</b> (<a class="tu ref" href="#EnablePostRAScheduler" title='EnablePostRAScheduler' data-use='m' data-ref="EnablePostRAScheduler">EnablePostRAScheduler</a>.<a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option11getPositionEv" title='llvm::cl::Option::getPosition' data-ref="_ZNK4llvm2cl6Option11getPositionEv">getPosition</a>() &gt; <var>0</var>)</td></tr>
<tr><th id="275">275</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnablePostRAScheduler" title='EnablePostRAScheduler' data-use='m' data-ref="EnablePostRAScheduler">EnablePostRAScheduler</a>;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <b>return</b> <a class="local col0 ref" href="#40ST" title='ST' data-ref="40ST">ST</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo21enablePostRASchedulerEv" title='llvm::TargetSubtargetInfo::enablePostRAScheduler' data-ref="_ZNK4llvm19TargetSubtargetInfo21enablePostRASchedulerEv">enablePostRAScheduler</a>() &amp;&amp;</td></tr>
<tr><th id="278">278</th><td>         <a class="local col1 ref" href="#41OptLevel" title='OptLevel' data-ref="41OptLevel">OptLevel</a> &gt;= <a class="local col0 ref" href="#40ST" title='ST' data-ref="40ST">ST</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo34getOptLevelToEnablePostRASchedulerEv" title='llvm::TargetSubtargetInfo::getOptLevelToEnablePostRAScheduler' data-ref="_ZNK4llvm19TargetSubtargetInfo34getOptLevelToEnablePostRASchedulerEv">getOptLevelToEnablePostRAScheduler</a>();</td></tr>
<tr><th id="279">279</th><td>}</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PostRAScheduler" title='(anonymous namespace)::PostRAScheduler' data-ref="(anonymousnamespace)::PostRAScheduler">PostRAScheduler</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115PostRAScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::PostRAScheduler::runOnMachineFunction' data-type='bool (anonymous namespace)::PostRAScheduler::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_115PostRAScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="44Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="44Fn">Fn</dfn>) {</td></tr>
<tr><th id="282">282</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col4 ref" href="#44Fn" title='Fn' data-ref="44Fn">Fn</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="283">283</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <a class="tu member" href="#(anonymousnamespace)::PostRAScheduler::TII" title='(anonymous namespace)::PostRAScheduler::TII' data-use='w' data-ref="(anonymousnamespace)::PostRAScheduler::TII">TII</a> = <a class="local col4 ref" href="#44Fn" title='Fn' data-ref="44Fn">Fn</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="286">286</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> &amp;<dfn class="local col5 decl" id="45MLI" title='MLI' data-type='llvm::MachineLoopInfo &amp;' data-ref="45MLI">MLI</dfn> = <a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="287">287</th><td>  <a class="typedef" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col6 decl" id="46AA" title='AA' data-type='AliasAnalysis *' data-ref="46AA">AA</dfn> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;().<a class="ref" href="../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" title='llvm::AAResultsWrapperPass::getAAResults' data-ref="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv">getAAResults</a>();</td></tr>
<tr><th id="288">288</th><td>  <a class="type" href="../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a> *<dfn class="local col7 decl" id="47PassConfig" title='PassConfig' data-type='llvm::TargetPassConfig *' data-ref="47PassConfig">PassConfig</dfn> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a>&gt;();</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <a class="tu member" href="#(anonymousnamespace)::PostRAScheduler::RegClassInfo" title='(anonymous namespace)::PostRAScheduler::RegClassInfo' data-use='m' data-ref="(anonymousnamespace)::PostRAScheduler::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE" title='llvm::RegisterClassInfo::runOnMachineFunction' data-ref="_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE">runOnMachineFunction</a>(<a class="local col4 ref" href="#44Fn" title='Fn' data-ref="44Fn">Fn</a>);</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo::AntiDepBreakMode" title='llvm::TargetSubtargetInfo::AntiDepBreakMode' data-type='enum AntiDepBreakMode' data-ref="llvm::TargetSubtargetInfo::AntiDepBreakMode">AntiDepBreakMode</a> <dfn class="local col8 decl" id="48AntiDepMode" title='AntiDepMode' data-type='TargetSubtargetInfo::AntiDepBreakMode' data-ref="48AntiDepMode">AntiDepMode</dfn> =</td></tr>
<tr><th id="293">293</th><td>    <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>::<a class="enum" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo::ANTIDEP_NONE" title='llvm::TargetSubtargetInfo::ANTIDEP_NONE' data-ref="llvm::TargetSubtargetInfo::ANTIDEP_NONE">ANTIDEP_NONE</a>;</td></tr>
<tr><th id="294">294</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>*, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="49CriticalPathRCs" title='CriticalPathRCs' data-type='SmallVector&lt;const llvm::TargetRegisterClass *, 4&gt;' data-ref="49CriticalPathRCs">CriticalPathRCs</dfn>;</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <i>// Check that post-RA scheduling is enabled for this target.</i></td></tr>
<tr><th id="297">297</th><td><i>  // This may upgrade the AntiDepMode.</i></td></tr>
<tr><th id="298">298</th><td>  <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_115PostRAScheduler21enablePostRASchedulerERKN4llvm19TargetSubtargetInfoENS1_10CodeGenOpt5LevelERNS2_16AntiDepBreakModeERNS1_15SmallVe14427044" title='(anonymous namespace)::PostRAScheduler::enablePostRAScheduler' data-use='c' data-ref="_ZNK12_GLOBAL__N_115PostRAScheduler21enablePostRASchedulerERKN4llvm19TargetSubtargetInfoENS1_10CodeGenOpt5LevelERNS2_16AntiDepBreakModeERNS1_15SmallVe14427044">enablePostRAScheduler</a>(<a class="local col4 ref" href="#44Fn" title='Fn' data-ref="44Fn">Fn</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>(), <a class="local col7 ref" href="#47PassConfig" title='PassConfig' data-ref="47PassConfig">PassConfig</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig11getOptLevelEv" title='llvm::TargetPassConfig::getOptLevel' data-ref="_ZNK4llvm16TargetPassConfig11getOptLevelEv">getOptLevel</a>(),</td></tr>
<tr><th id="299">299</th><td>                             <span class='refarg'><a class="local col8 ref" href="#48AntiDepMode" title='AntiDepMode' data-ref="48AntiDepMode">AntiDepMode</a></span>, <span class='refarg'><a class="local col9 ref" href="#49CriticalPathRCs" title='CriticalPathRCs' data-ref="49CriticalPathRCs">CriticalPathRCs</a></span>))</td></tr>
<tr><th id="300">300</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <i>// Check for antidep breaking override...</i></td></tr>
<tr><th id="303">303</th><td>  <b>if</b> (<a class="tu ref" href="#EnableAntiDepBreaking" title='EnableAntiDepBreaking' data-use='m' data-ref="EnableAntiDepBreaking">EnableAntiDepBreaking</a>.<a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option11getPositionEv" title='llvm::cl::Option::getPosition' data-ref="_ZNK4llvm2cl6Option11getPositionEv">getPosition</a>() &gt; <var>0</var>) {</td></tr>
<tr><th id="304">304</th><td>    <a class="local col8 ref" href="#48AntiDepMode" title='AntiDepMode' data-ref="48AntiDepMode">AntiDepMode</a> = (<a class="tu ref" href="#EnableAntiDepBreaking" title='EnableAntiDepBreaking' data-use='r' data-ref="EnableAntiDepBreaking">EnableAntiDepBreaking</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator==' data-ref="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">==</a> <q>"all"</q>)</td></tr>
<tr><th id="305">305</th><td>      ? <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>::<a class="enum" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo::ANTIDEP_ALL" title='llvm::TargetSubtargetInfo::ANTIDEP_ALL' data-ref="llvm::TargetSubtargetInfo::ANTIDEP_ALL">ANTIDEP_ALL</a></td></tr>
<tr><th id="306">306</th><td>      : ((<a class="tu ref" href="#EnableAntiDepBreaking" title='EnableAntiDepBreaking' data-use='r' data-ref="EnableAntiDepBreaking">EnableAntiDepBreaking</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator==' data-ref="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">==</a> <q>"critical"</q>)</td></tr>
<tr><th id="307">307</th><td>         ? <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>::<a class="enum" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo::ANTIDEP_CRITICAL" title='llvm::TargetSubtargetInfo::ANTIDEP_CRITICAL' data-ref="llvm::TargetSubtargetInfo::ANTIDEP_CRITICAL">ANTIDEP_CRITICAL</a></td></tr>
<tr><th id="308">308</th><td>         : <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>::<a class="enum" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo::ANTIDEP_NONE" title='llvm::TargetSubtargetInfo::ANTIDEP_NONE' data-ref="llvm::TargetSubtargetInfo::ANTIDEP_NONE">ANTIDEP_NONE</a>);</td></tr>
<tr><th id="309">309</th><td>  }</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;PostRAScheduler\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"PostRAScheduler\n"</q>);</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <a class="tu type" href="#(anonymousnamespace)::SchedulePostRATDList" title='(anonymous namespace)::SchedulePostRATDList' data-ref="(anonymousnamespace)::SchedulePostRATDList">SchedulePostRATDList</a> <dfn class="local col0 decl" id="50Scheduler" title='Scheduler' data-type='(anonymous namespace)::SchedulePostRATDList' data-ref="50Scheduler">Scheduler</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_120SchedulePostRATDListC1ERN4llvm15MachineFunctionERNS1_15MachineLoopInfoEPNS1_9AAResultsERKNS1_17RegisterClassInfoENS1_19TargetSubtar9815517" title='(anonymous namespace)::SchedulePostRATDList::SchedulePostRATDList' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDListC1ERN4llvm15MachineFunctionERNS1_15MachineLoopInfoEPNS1_9AAResultsERKNS1_17RegisterClassInfoENS1_19TargetSubtar9815517">(</a><a class="local col4 ref" href="#44Fn" title='Fn' data-ref="44Fn">Fn</a>, <a class="local col5 ref" href="#45MLI" title='MLI' data-ref="45MLI">MLI</a>, <a class="local col6 ref" href="#46AA" title='AA' data-ref="46AA">AA</a>, <a class="tu member" href="#(anonymousnamespace)::PostRAScheduler::RegClassInfo" title='(anonymous namespace)::PostRAScheduler::RegClassInfo' data-use='r' data-ref="(anonymousnamespace)::PostRAScheduler::RegClassInfo">RegClassInfo</a>, <a class="local col8 ref" href="#48AntiDepMode" title='AntiDepMode' data-ref="48AntiDepMode">AntiDepMode</a>,</td></tr>
<tr><th id="314">314</th><td>                                 <a class="local col9 ref" href="#49CriticalPathRCs" title='CriticalPathRCs' data-ref="49CriticalPathRCs">CriticalPathRCs</a>);</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <i>// Loop over all of the basic blocks</i></td></tr>
<tr><th id="317">317</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="51MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="51MBB">MBB</dfn> : <a class="local col4 ref" href="#44Fn" title='Fn' data-ref="44Fn">Fn</a>) {</td></tr>
<tr><th id="318">318</th><td><u>#<span data-ppcond="318">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="319">319</th><td>    <i>// If DebugDiv &gt; 0 then only schedule MBB with (ID % DebugDiv) == DebugMod</i></td></tr>
<tr><th id="320">320</th><td>    <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DebugDiv" title='DebugDiv' data-use='m' data-ref="DebugDiv">DebugDiv</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="321">321</th><td>      <em>static</em> <em>int</em> <dfn class="local col2 decl" id="52bbcnt" title='bbcnt' data-type='int' data-ref="52bbcnt">bbcnt</dfn> = <var>0</var>;</td></tr>
<tr><th id="322">322</th><td>      <b>if</b> (<a class="local col2 ref" href="#52bbcnt" title='bbcnt' data-ref="52bbcnt">bbcnt</a>++ % <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DebugDiv" title='DebugDiv' data-use='m' data-ref="DebugDiv">DebugDiv</a> != <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DebugMod" title='DebugMod' data-use='m' data-ref="DebugMod">DebugMod</a>)</td></tr>
<tr><th id="323">323</th><td>        <b>continue</b>;</td></tr>
<tr><th id="324">324</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** DEBUG scheduling "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col4 ref" href="#44Fn" title='Fn' data-ref="44Fn">Fn</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q></td></tr>
<tr><th id="325">325</th><td>             <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(<a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB">MBB</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ***\n"</q>;</td></tr>
<tr><th id="326">326</th><td>    }</td></tr>
<tr><th id="327">327</th><td><u>#<span data-ppcond="318">endif</span></u></td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>    <i>// Initialize register live-range state for scheduling in this block.</i></td></tr>
<tr><th id="330">330</th><td>    <a class="local col0 ref" href="#50Scheduler" title='Scheduler' data-ref="50Scheduler">Scheduler</a>.<a class="virtual tu ref" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList10startBlockEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SchedulePostRATDList::startBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList10startBlockEPN4llvm17MachineBasicBlockE">startBlock</a>(&amp;<a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB">MBB</a>);</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>    <i>// Schedule each sequence of instructions not interrupted by a label</i></td></tr>
<tr><th id="333">333</th><td><i>    // or anything else that effectively needs to shut down scheduling.</i></td></tr>
<tr><th id="334">334</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="53Current" title='Current' data-type='MachineBasicBlock::iterator' data-ref="53Current">Current</dfn> = <a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="335">335</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="54Count" title='Count' data-type='unsigned int' data-ref="54Count">Count</dfn> = <a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4sizeEv" title='llvm::MachineBasicBlock::size' data-ref="_ZNK4llvm17MachineBasicBlock4sizeEv">size</a>(), <dfn class="local col5 decl" id="55CurrentCount" title='CurrentCount' data-type='unsigned int' data-ref="55CurrentCount">CurrentCount</dfn> = <a class="local col4 ref" href="#54Count" title='Count' data-ref="54Count">Count</a>;</td></tr>
<tr><th id="336">336</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="56I" title='I' data-type='MachineBasicBlock::iterator' data-ref="56I">I</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#53Current" title='Current' data-ref="53Current">Current</a>; <a class="local col6 ref" href="#56I" title='I' data-ref="56I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();) {</td></tr>
<tr><th id="337">337</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="57MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="57MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#56I" title='I' data-ref="56I">I</a>);</td></tr>
<tr><th id="338">338</th><td>      --<a class="local col4 ref" href="#54Count" title='Count' data-ref="54Count">Count</a>;</td></tr>
<tr><th id="339">339</th><td>      <i>// Calls are not scheduling boundaries before register allocation, but</i></td></tr>
<tr><th id="340">340</th><td><i>      // post-ra we don't gain anything by scheduling across calls since we</i></td></tr>
<tr><th id="341">341</th><td><i>      // don't need to worry about register pressure.</i></td></tr>
<tr><th id="342">342</th><td>      <b>if</b> (<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="tu member" href="#(anonymousnamespace)::PostRAScheduler::TII" title='(anonymous namespace)::PostRAScheduler::TII' data-use='r' data-ref="(anonymousnamespace)::PostRAScheduler::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>, &amp;<a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB">MBB</a>, <a class="local col4 ref" href="#44Fn" title='Fn' data-ref="44Fn">Fn</a>)) {</td></tr>
<tr><th id="343">343</th><td>        <a class="local col0 ref" href="#50Scheduler" title='Scheduler' data-ref="50Scheduler">Scheduler</a>.<a class="virtual tu ref" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList11enterRegionEPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_j" title='(anonymous namespace)::SchedulePostRATDList::enterRegion' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList11enterRegionEPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_j">enterRegion</a>(&amp;<a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB">MBB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#56I" title='I' data-ref="56I">I</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#53Current" title='Current' data-ref="53Current">Current</a>, <a class="local col5 ref" href="#55CurrentCount" title='CurrentCount' data-ref="55CurrentCount">CurrentCount</a> - <a class="local col4 ref" href="#54Count" title='Count' data-ref="54Count">Count</a>);</td></tr>
<tr><th id="344">344</th><td>        <a class="local col0 ref" href="#50Scheduler" title='Scheduler' data-ref="50Scheduler">Scheduler</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList11setEndIndexEj" title='(anonymous namespace)::SchedulePostRATDList::setEndIndex' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList11setEndIndexEj">setEndIndex</a>(<a class="local col5 ref" href="#55CurrentCount" title='CurrentCount' data-ref="55CurrentCount">CurrentCount</a>);</td></tr>
<tr><th id="345">345</th><td>        <a class="local col0 ref" href="#50Scheduler" title='Scheduler' data-ref="50Scheduler">Scheduler</a>.<a class="virtual tu ref" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList8scheduleEv" title='(anonymous namespace)::SchedulePostRATDList::schedule' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList8scheduleEv">schedule</a>();</td></tr>
<tr><th id="346">346</th><td>        <a class="local col0 ref" href="#50Scheduler" title='Scheduler' data-ref="50Scheduler">Scheduler</a>.<a class="virtual tu ref" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList10exitRegionEv" title='(anonymous namespace)::SchedulePostRATDList::exitRegion' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList10exitRegionEv">exitRegion</a>();</td></tr>
<tr><th id="347">347</th><td>        <a class="local col0 ref" href="#50Scheduler" title='Scheduler' data-ref="50Scheduler">Scheduler</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList12EmitScheduleEv" title='(anonymous namespace)::SchedulePostRATDList::EmitSchedule' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList12EmitScheduleEv">EmitSchedule</a>();</td></tr>
<tr><th id="348">348</th><td>        <a class="local col3 ref" href="#53Current" title='Current' data-ref="53Current">Current</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a>&amp;<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>;</td></tr>
<tr><th id="349">349</th><td>        <a class="local col5 ref" href="#55CurrentCount" title='CurrentCount' data-ref="55CurrentCount">CurrentCount</a> = <a class="local col4 ref" href="#54Count" title='Count' data-ref="54Count">Count</a>;</td></tr>
<tr><th id="350">350</th><td>        <a class="local col0 ref" href="#50Scheduler" title='Scheduler' data-ref="50Scheduler">Scheduler</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList7ObserveERN4llvm12MachineInstrEj" title='(anonymous namespace)::SchedulePostRATDList::Observe' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList7ObserveERN4llvm12MachineInstrEj">Observe</a>(<span class='refarg'><a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a></span>, <a class="local col5 ref" href="#55CurrentCount" title='CurrentCount' data-ref="55CurrentCount">CurrentCount</a>);</td></tr>
<tr><th id="351">351</th><td>      }</td></tr>
<tr><th id="352">352</th><td>      <a class="local col6 ref" href="#56I" title='I' data-ref="56I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>;</td></tr>
<tr><th id="353">353</th><td>      <i>// TODO: this should be upstreamed. What is the test case that broke?</i></td></tr>
<tr><th id="354">354</th><td>      <b>if</b> (<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBundledEv" title='llvm::MachineInstr::isBundled' data-ref="_ZNK4llvm12MachineInstr9isBundledEv">isBundled</a>())</td></tr>
<tr><th id="355">355</th><td>        <a class="local col4 ref" href="#54Count" title='Count' data-ref="54Count">Count</a> -= <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13getBundleSizeEv" title='llvm::MachineInstr::getBundleSize' data-ref="_ZNK4llvm12MachineInstr13getBundleSizeEv">getBundleSize</a>();</td></tr>
<tr><th id="356">356</th><td>    }</td></tr>
<tr><th id="357">357</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Count == 0 &amp;&amp; &quot;Instruction count mismatch!&quot;) ? void (0) : __assert_fail (&quot;Count == 0 &amp;&amp; \&quot;Instruction count mismatch!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PostRASchedulerList.cpp&quot;, 357, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#54Count" title='Count' data-ref="54Count">Count</a> == <var>0</var> &amp;&amp; <q>"Instruction count mismatch!"</q>);</td></tr>
<tr><th id="358">358</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MBB.begin() == Current || CurrentCount != 0) &amp;&amp; &quot;Instruction count mismatch!&quot;) ? void (0) : __assert_fail (&quot;(MBB.begin() == Current || CurrentCount != 0) &amp;&amp; \&quot;Instruction count mismatch!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PostRASchedulerList.cpp&quot;, 359, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col3 ref" href="#53Current" title='Current' data-ref="53Current">Current</a> || <a class="local col5 ref" href="#55CurrentCount" title='CurrentCount' data-ref="55CurrentCount">CurrentCount</a> != <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="359">359</th><td>           <q>"Instruction count mismatch!"</q>);</td></tr>
<tr><th id="360">360</th><td>    <a class="local col0 ref" href="#50Scheduler" title='Scheduler' data-ref="50Scheduler">Scheduler</a>.<a class="virtual tu ref" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList11enterRegionEPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_j" title='(anonymous namespace)::SchedulePostRATDList::enterRegion' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList11enterRegionEPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_j">enterRegion</a>(&amp;<a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB">MBB</a>, <a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#53Current" title='Current' data-ref="53Current">Current</a>, <a class="local col5 ref" href="#55CurrentCount" title='CurrentCount' data-ref="55CurrentCount">CurrentCount</a>);</td></tr>
<tr><th id="361">361</th><td>    <a class="local col0 ref" href="#50Scheduler" title='Scheduler' data-ref="50Scheduler">Scheduler</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList11setEndIndexEj" title='(anonymous namespace)::SchedulePostRATDList::setEndIndex' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList11setEndIndexEj">setEndIndex</a>(<a class="local col5 ref" href="#55CurrentCount" title='CurrentCount' data-ref="55CurrentCount">CurrentCount</a>);</td></tr>
<tr><th id="362">362</th><td>    <a class="local col0 ref" href="#50Scheduler" title='Scheduler' data-ref="50Scheduler">Scheduler</a>.<a class="virtual tu ref" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList8scheduleEv" title='(anonymous namespace)::SchedulePostRATDList::schedule' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList8scheduleEv">schedule</a>();</td></tr>
<tr><th id="363">363</th><td>    <a class="local col0 ref" href="#50Scheduler" title='Scheduler' data-ref="50Scheduler">Scheduler</a>.<a class="virtual tu ref" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList10exitRegionEv" title='(anonymous namespace)::SchedulePostRATDList::exitRegion' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList10exitRegionEv">exitRegion</a>();</td></tr>
<tr><th id="364">364</th><td>    <a class="local col0 ref" href="#50Scheduler" title='Scheduler' data-ref="50Scheduler">Scheduler</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList12EmitScheduleEv" title='(anonymous namespace)::SchedulePostRATDList::EmitSchedule' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList12EmitScheduleEv">EmitSchedule</a>();</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>    <i>// Clean up register live-range state.</i></td></tr>
<tr><th id="367">367</th><td>    <a class="local col0 ref" href="#50Scheduler" title='Scheduler' data-ref="50Scheduler">Scheduler</a>.<a class="virtual tu ref" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList11finishBlockEv" title='(anonymous namespace)::SchedulePostRATDList::finishBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList11finishBlockEv">finishBlock</a>();</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>    <i>// Update register kills</i></td></tr>
<tr><th id="370">370</th><td>    <a class="local col0 ref" href="#50Scheduler" title='Scheduler' data-ref="50Scheduler">Scheduler</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs10fixupKillsERNS_17MachineBasicBlockE" title='llvm::ScheduleDAGInstrs::fixupKills' data-ref="_ZN4llvm17ScheduleDAGInstrs10fixupKillsERNS_17MachineBasicBlockE">fixupKills</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB">MBB</a></span>);</td></tr>
<tr><th id="371">371</th><td>  }</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="374">374</th><td>}</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList10startBlockEPN4llvm17MachineBasicBlockE">/// StartBlock - Initialize register live-range state for scheduling in</i></td></tr>
<tr><th id="377">377</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList10startBlockEPN4llvm17MachineBasicBlockE">/// this block.</i></td></tr>
<tr><th id="378">378</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList10startBlockEPN4llvm17MachineBasicBlockE">///</i></td></tr>
<tr><th id="379">379</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SchedulePostRATDList" title='(anonymous namespace)::SchedulePostRATDList' data-ref="(anonymousnamespace)::SchedulePostRATDList">SchedulePostRATDList</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120SchedulePostRATDList10startBlockEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SchedulePostRATDList::startBlock' data-type='void (anonymous namespace)::SchedulePostRATDList::startBlock(llvm::MachineBasicBlock * BB)' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList10startBlockEPN4llvm17MachineBasicBlockE">startBlock</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="58BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="58BB">BB</dfn>) {</td></tr>
<tr><th id="380">380</th><td>  <i>// Call the superclass.</i></td></tr>
<tr><th id="381">381</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs10startBlockEPNS_17MachineBasicBlockE" title='llvm::ScheduleDAGInstrs::startBlock' data-ref="_ZN4llvm17ScheduleDAGInstrs10startBlockEPNS_17MachineBasicBlockE">startBlock</a>(<a class="local col8 ref" href="#58BB" title='BB' data-ref="58BB">BB</a>);</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <i>// Reset the hazard recognizer and anti-dep breaker.</i></td></tr>
<tr><th id="384">384</th><td>  <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::HazardRec" title='(anonymous namespace)::SchedulePostRATDList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer5ResetEv" title='llvm::ScheduleHazardRecognizer::Reset' data-ref="_ZN4llvm24ScheduleHazardRecognizer5ResetEv">Reset</a>();</td></tr>
<tr><th id="385">385</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak" title='(anonymous namespace)::SchedulePostRATDList::AntiDepBreak' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak">AntiDepBreak</a>)</td></tr>
<tr><th id="386">386</th><td>    <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak" title='(anonymous namespace)::SchedulePostRATDList::AntiDepBreak' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak">AntiDepBreak</a>-&gt;<a class="virtual ref" href="AntiDepBreaker.h.html#_ZN4llvm14AntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE" title='llvm::AntiDepBreaker::StartBlock' data-ref="_ZN4llvm14AntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE">StartBlock</a>(<a class="local col8 ref" href="#58BB" title='BB' data-ref="58BB">BB</a>);</td></tr>
<tr><th id="387">387</th><td>}</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList8scheduleEv">/// Schedule - Schedule the instruction range using list scheduling.</i></td></tr>
<tr><th id="390">390</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList8scheduleEv">///</i></td></tr>
<tr><th id="391">391</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SchedulePostRATDList" title='(anonymous namespace)::SchedulePostRATDList' data-ref="(anonymousnamespace)::SchedulePostRATDList">SchedulePostRATDList</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120SchedulePostRATDList8scheduleEv" title='(anonymous namespace)::SchedulePostRATDList::schedule' data-type='void (anonymous namespace)::SchedulePostRATDList::schedule()' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList8scheduleEv">schedule</dfn>() {</td></tr>
<tr><th id="392">392</th><td>  <i>// Build the scheduling graph.</i></td></tr>
<tr><th id="393">393</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb" title='llvm::ScheduleDAGInstrs::buildSchedGraph' data-ref="_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb">buildSchedGraph</a>(<a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AA" title='(anonymous namespace)::SchedulePostRATDList::AA' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::AA">AA</a>);</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak" title='(anonymous namespace)::SchedulePostRATDList::AntiDepBreak' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak">AntiDepBreak</a>) {</td></tr>
<tr><th id="396">396</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="59Broken" title='Broken' data-type='unsigned int' data-ref="59Broken">Broken</dfn> =</td></tr>
<tr><th id="397">397</th><td>      <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak" title='(anonymous namespace)::SchedulePostRATDList::AntiDepBreak' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak">AntiDepBreak</a>-&gt;<a class="virtual ref" href="AntiDepBreaker.h.html#_ZN4llvm14AntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS1_ISt4pairIPS8_SB_ESaISC_EE" title='llvm::AntiDepBreaker::BreakAntiDependencies' data-ref="_ZN4llvm14AntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS1_ISt4pairIPS8_SB_ESaISC_EE">BreakAntiDependencies</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>,</td></tr>
<tr><th id="398">398</th><td>                                          <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::EndIndex" title='(anonymous namespace)::SchedulePostRATDList::EndIndex' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::EndIndex">EndIndex</a>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::DbgValues" title='llvm::ScheduleDAGInstrs::DbgValues' data-ref="llvm::ScheduleDAGInstrs::DbgValues">DbgValues</a></span>);</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>    <b>if</b> (<a class="local col9 ref" href="#59Broken" title='Broken' data-ref="59Broken">Broken</a> != <var>0</var>) {</td></tr>
<tr><th id="401">401</th><td>      <i>// We made changes. Update the dependency graph.</i></td></tr>
<tr><th id="402">402</th><td><i>      // Theoretically we could update the graph in place:</i></td></tr>
<tr><th id="403">403</th><td><i>      // When a live range is changed to use a different register, remove</i></td></tr>
<tr><th id="404">404</th><td><i>      // the def's anti-dependence *and* output-dependence edges due to</i></td></tr>
<tr><th id="405">405</th><td><i>      // that register, and add new anti-dependence and output-dependence</i></td></tr>
<tr><th id="406">406</th><td><i>      // edges based on the next live range of the register.</i></td></tr>
<tr><th id="407">407</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a>::<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm11ScheduleDAG8clearDAGEv" title='llvm::ScheduleDAG::clearDAG' data-ref="_ZN4llvm11ScheduleDAG8clearDAGEv">clearDAG</a>();</td></tr>
<tr><th id="408">408</th><td>      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb" title='llvm::ScheduleDAGInstrs::buildSchedGraph' data-ref="_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb">buildSchedGraph</a>(<a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AA" title='(anonymous namespace)::SchedulePostRATDList::AA' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::AA">AA</a>);</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>      <a class="ref" href="#51" title='NumFixedAnti' data-ref="NumFixedAnti">NumFixedAnti</a> <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticpLEj" title='llvm::Statistic::operator+=' data-ref="_ZN4llvm9StatisticpLEj">+=</a> <a class="local col9 ref" href="#59Broken" title='Broken' data-ref="59Broken">Broken</a>;</td></tr>
<tr><th id="411">411</th><td>    }</td></tr>
<tr><th id="412">412</th><td>  }</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList14postprocessDAGEv" title='(anonymous namespace)::SchedulePostRATDList::postprocessDAG' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList14postprocessDAGEv">postprocessDAG</a>();</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;********** List Scheduling **********\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** List Scheduling **********\n"</q>);</td></tr>
<tr><th id="417">417</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs4dumpEv" title='llvm::ScheduleDAGInstrs::dump' data-ref="_ZNK4llvm17ScheduleDAGInstrs4dumpEv">dump</a>());</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>  <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AvailableQueue" title='(anonymous namespace)::SchedulePostRATDList::AvailableQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::AvailableQueue">AvailableQueue</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/LatencyPriorityQueue.h.html#_ZN4llvm20LatencyPriorityQueue9initNodesERSt6vectorINS_5SUnitESaIS2_EE" title='llvm::LatencyPriorityQueue::initNodes' data-ref="_ZN4llvm20LatencyPriorityQueue9initNodesERSt6vectorINS_5SUnitESaIS2_EE">initNodes</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a></span>);</td></tr>
<tr><th id="420">420</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList19ListScheduleTopDownEv" title='(anonymous namespace)::SchedulePostRATDList::ListScheduleTopDown' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList19ListScheduleTopDownEv">ListScheduleTopDown</a>();</td></tr>
<tr><th id="421">421</th><td>  <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AvailableQueue" title='(anonymous namespace)::SchedulePostRATDList::AvailableQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::AvailableQueue">AvailableQueue</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/LatencyPriorityQueue.h.html#_ZN4llvm20LatencyPriorityQueue12releaseStateEv" title='llvm::LatencyPriorityQueue::releaseState' data-ref="_ZN4llvm20LatencyPriorityQueue12releaseStateEv">releaseState</a>();</td></tr>
<tr><th id="422">422</th><td>}</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList7ObserveERN4llvm12MachineInstrEj">/// Observe - Update liveness information to account for the current</i></td></tr>
<tr><th id="425">425</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList7ObserveERN4llvm12MachineInstrEj">/// instruction, which will not be scheduled.</i></td></tr>
<tr><th id="426">426</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList7ObserveERN4llvm12MachineInstrEj">///</i></td></tr>
<tr><th id="427">427</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SchedulePostRATDList" title='(anonymous namespace)::SchedulePostRATDList' data-ref="(anonymousnamespace)::SchedulePostRATDList">SchedulePostRATDList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SchedulePostRATDList7ObserveERN4llvm12MachineInstrEj" title='(anonymous namespace)::SchedulePostRATDList::Observe' data-type='void (anonymous namespace)::SchedulePostRATDList::Observe(llvm::MachineInstr &amp; MI, unsigned int Count)' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList7ObserveERN4llvm12MachineInstrEj">Observe</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="60MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="60MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="61Count" title='Count' data-type='unsigned int' data-ref="61Count">Count</dfn>) {</td></tr>
<tr><th id="428">428</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak" title='(anonymous namespace)::SchedulePostRATDList::AntiDepBreak' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak">AntiDepBreak</a>)</td></tr>
<tr><th id="429">429</th><td>    <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak" title='(anonymous namespace)::SchedulePostRATDList::AntiDepBreak' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak">AntiDepBreak</a>-&gt;<a class="virtual ref" href="AntiDepBreaker.h.html#_ZN4llvm14AntiDepBreaker7ObserveERNS_12MachineInstrEjj" title='llvm::AntiDepBreaker::Observe' data-ref="_ZN4llvm14AntiDepBreaker7ObserveERNS_12MachineInstrEjj">Observe</a>(<span class='refarg'><a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a></span>, <a class="local col1 ref" href="#61Count" title='Count' data-ref="61Count">Count</a>, <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::EndIndex" title='(anonymous namespace)::SchedulePostRATDList::EndIndex' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::EndIndex">EndIndex</a>);</td></tr>
<tr><th id="430">430</th><td>}</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList11finishBlockEv">/// FinishBlock - Clean up register live-range state.</i></td></tr>
<tr><th id="433">433</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList11finishBlockEv">///</i></td></tr>
<tr><th id="434">434</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SchedulePostRATDList" title='(anonymous namespace)::SchedulePostRATDList' data-ref="(anonymousnamespace)::SchedulePostRATDList">SchedulePostRATDList</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120SchedulePostRATDList11finishBlockEv" title='(anonymous namespace)::SchedulePostRATDList::finishBlock' data-type='void (anonymous namespace)::SchedulePostRATDList::finishBlock()' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList11finishBlockEv">finishBlock</dfn>() {</td></tr>
<tr><th id="435">435</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak" title='(anonymous namespace)::SchedulePostRATDList::AntiDepBreak' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak">AntiDepBreak</a>)</td></tr>
<tr><th id="436">436</th><td>    <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak" title='(anonymous namespace)::SchedulePostRATDList::AntiDepBreak' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::AntiDepBreak">AntiDepBreak</a>-&gt;<a class="virtual ref" href="AntiDepBreaker.h.html#_ZN4llvm14AntiDepBreaker11FinishBlockEv" title='llvm::AntiDepBreaker::FinishBlock' data-ref="_ZN4llvm14AntiDepBreaker11FinishBlockEv">FinishBlock</a>();</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>  <i>// Call the superclass.</i></td></tr>
<tr><th id="439">439</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs11finishBlockEv" title='llvm::ScheduleDAGInstrs::finishBlock' data-ref="_ZN4llvm17ScheduleDAGInstrs11finishBlockEv">finishBlock</a>();</td></tr>
<tr><th id="440">440</th><td>}</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList14postprocessDAGEv">/// Apply each ScheduleDAGMutation step in order.</i></td></tr>
<tr><th id="443">443</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SchedulePostRATDList" title='(anonymous namespace)::SchedulePostRATDList' data-ref="(anonymousnamespace)::SchedulePostRATDList">SchedulePostRATDList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SchedulePostRATDList14postprocessDAGEv" title='(anonymous namespace)::SchedulePostRATDList::postprocessDAG' data-type='void (anonymous namespace)::SchedulePostRATDList::postprocessDAG()' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList14postprocessDAGEv">postprocessDAG</dfn>() {</td></tr>
<tr><th id="444">444</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="62M" title='M' data-type='std::unique_ptr&lt;llvm::ScheduleDAGMutation, std::default_delete&lt;llvm::ScheduleDAGMutation&gt; &gt; &amp;' data-ref="62M">M</dfn> : <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::Mutations" title='(anonymous namespace)::SchedulePostRATDList::Mutations' data-ref="(anonymousnamespace)::SchedulePostRATDList::Mutations">Mutations</a>)</td></tr>
<tr><th id="445">445</th><td>    <a class="local col2 ref" href="#62M" title='M' data-ref="62M">M</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleDAGMutation.h.html#_ZN4llvm19ScheduleDAGMutation5applyEPNS_17ScheduleDAGInstrsE" title='llvm::ScheduleDAGMutation::apply' data-ref="_ZN4llvm19ScheduleDAGMutation5applyEPNS_17ScheduleDAGInstrsE">apply</a>(<b>this</b>);</td></tr>
<tr><th id="446">446</th><td>}</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><i  data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList11ReleaseSuccEPN4llvm5SUnitEPNS1_4SDepE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="449">449</th><td><i  data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList11ReleaseSuccEPN4llvm5SUnitEPNS1_4SDepE">//  Top-Down Scheduling</i></td></tr>
<tr><th id="450">450</th><td><i  data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList11ReleaseSuccEPN4llvm5SUnitEPNS1_4SDepE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="451">451</th><td><i  data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList11ReleaseSuccEPN4llvm5SUnitEPNS1_4SDepE"></i></td></tr>
<tr><th id="452">452</th><td><i  data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList11ReleaseSuccEPN4llvm5SUnitEPNS1_4SDepE">/// ReleaseSucc - Decrement the NumPredsLeft count of a successor. Add it to</i></td></tr>
<tr><th id="453">453</th><td><i  data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList11ReleaseSuccEPN4llvm5SUnitEPNS1_4SDepE">/// the PendingQueue if the count reaches zero.</i></td></tr>
<tr><th id="454">454</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SchedulePostRATDList" title='(anonymous namespace)::SchedulePostRATDList' data-ref="(anonymousnamespace)::SchedulePostRATDList">SchedulePostRATDList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SchedulePostRATDList11ReleaseSuccEPN4llvm5SUnitEPNS1_4SDepE" title='(anonymous namespace)::SchedulePostRATDList::ReleaseSucc' data-type='void (anonymous namespace)::SchedulePostRATDList::ReleaseSucc(llvm::SUnit * SU, llvm::SDep * SuccEdge)' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList11ReleaseSuccEPN4llvm5SUnitEPNS1_4SDepE">ReleaseSucc</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="63SU" title='SU' data-type='llvm::SUnit *' data-ref="63SU">SU</dfn>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col4 decl" id="64SuccEdge" title='SuccEdge' data-type='llvm::SDep *' data-ref="64SuccEdge">SuccEdge</dfn>) {</td></tr>
<tr><th id="455">455</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="65SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="65SuccSU">SuccSU</dfn> = <a class="local col4 ref" href="#64SuccEdge" title='SuccEdge' data-ref="64SuccEdge">SuccEdge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <b>if</b> (<a class="local col4 ref" href="#64SuccEdge" title='SuccEdge' data-ref="64SuccEdge">SuccEdge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</a>()) {</td></tr>
<tr><th id="458">458</th><td>    --<a class="local col5 ref" href="#65SuccSU" title='SuccSU' data-ref="65SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::WeakPredsLeft" title='llvm::SUnit::WeakPredsLeft' data-ref="llvm::SUnit::WeakPredsLeft">WeakPredsLeft</a>;</td></tr>
<tr><th id="459">459</th><td>    <b>return</b>;</td></tr>
<tr><th id="460">460</th><td>  }</td></tr>
<tr><th id="461">461</th><td><u>#<span data-ppcond="461">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="462">462</th><td>  <b>if</b> (<a class="local col5 ref" href="#65SuccSU" title='SuccSU' data-ref="65SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a> == <var>0</var>) {</td></tr>
<tr><th id="463">463</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Scheduling failed! ***\n"</q>;</td></tr>
<tr><th id="464">464</th><td>    <a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col5 ref" href="#65SuccSU" title='SuccSU' data-ref="65SuccSU">SuccSU</a>);</td></tr>
<tr><th id="465">465</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" has been released too many times!\n"</q>;</td></tr>
<tr><th id="466">466</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(nullptr, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PostRASchedulerList.cpp&quot;, 466)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<b>nullptr</b>);</td></tr>
<tr><th id="467">467</th><td>  }</td></tr>
<tr><th id="468">468</th><td><u>#<span data-ppcond="461">endif</span></u></td></tr>
<tr><th id="469">469</th><td>  --<a class="local col5 ref" href="#65SuccSU" title='SuccSU' data-ref="65SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a>;</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <i>// Standard scheduler algorithms will recompute the depth of the successor</i></td></tr>
<tr><th id="472">472</th><td><i>  // here as such:</i></td></tr>
<tr><th id="473">473</th><td><i>  //   SuccSU-&gt;setDepthToAtLeast(SU-&gt;getDepth() + SuccEdge-&gt;getLatency());</i></td></tr>
<tr><th id="474">474</th><td><i>  //</i></td></tr>
<tr><th id="475">475</th><td><i>  // However, we lazily compute node depth instead. Note that</i></td></tr>
<tr><th id="476">476</th><td><i>  // ScheduleNodeTopDown has already updated the depth of this node which causes</i></td></tr>
<tr><th id="477">477</th><td><i>  // all descendents to be marked dirty. Setting the successor depth explicitly</i></td></tr>
<tr><th id="478">478</th><td><i>  // here would cause depth to be recomputed for all its ancestors. If the</i></td></tr>
<tr><th id="479">479</th><td><i>  // successor is not yet ready (because of a transitively redundant edge) then</i></td></tr>
<tr><th id="480">480</th><td><i>  // this causes depth computation to be quadratic in the size of the DAG.</i></td></tr>
<tr><th id="481">481</th><td><i></i></td></tr>
<tr><th id="482">482</th><td><i>  // If all the node's predecessors are scheduled, this node is ready</i></td></tr>
<tr><th id="483">483</th><td><i>  // to be scheduled. Ignore the special ExitSU node.</i></td></tr>
<tr><th id="484">484</th><td>  <b>if</b> (<a class="local col5 ref" href="#65SuccSU" title='SuccSU' data-ref="65SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a> == <var>0</var> &amp;&amp; <a class="local col5 ref" href="#65SuccSU" title='SuccSU' data-ref="65SuccSU">SuccSU</a> != &amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>)</td></tr>
<tr><th id="485">485</th><td>    <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::PendingQueue" title='(anonymous namespace)::SchedulePostRATDList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::PendingQueue">PendingQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col5 ref" href="#65SuccSU" title='SuccSU' data-ref="65SuccSU">SuccSU</a>);</td></tr>
<tr><th id="486">486</th><td>}</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList17ReleaseSuccessorsEPN4llvm5SUnitE">/// ReleaseSuccessors - Call ReleaseSucc on each of SU's successors.</i></td></tr>
<tr><th id="489">489</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SchedulePostRATDList" title='(anonymous namespace)::SchedulePostRATDList' data-ref="(anonymousnamespace)::SchedulePostRATDList">SchedulePostRATDList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SchedulePostRATDList17ReleaseSuccessorsEPN4llvm5SUnitE" title='(anonymous namespace)::SchedulePostRATDList::ReleaseSuccessors' data-type='void (anonymous namespace)::SchedulePostRATDList::ReleaseSuccessors(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList17ReleaseSuccessorsEPN4llvm5SUnitE">ReleaseSuccessors</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="66SU" title='SU' data-type='llvm::SUnit *' data-ref="66SU">SU</dfn>) {</td></tr>
<tr><th id="490">490</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::succ_iterator" title='llvm::SUnit::succ_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::iterator' data-ref="llvm::SUnit::succ_iterator">succ_iterator</a> <dfn class="local col7 decl" id="67I" title='I' data-type='SUnit::succ_iterator' data-ref="67I">I</dfn> = <a class="local col6 ref" href="#66SU" title='SU' data-ref="66SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <dfn class="local col8 decl" id="68E" title='E' data-type='SUnit::succ_iterator' data-ref="68E">E</dfn> = <a class="local col6 ref" href="#66SU" title='SU' data-ref="66SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="491">491</th><td>       <a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a> != <a class="local col8 ref" href="#68E" title='E' data-ref="68E">E</a>; ++<a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a>) {</td></tr>
<tr><th id="492">492</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList11ReleaseSuccEPN4llvm5SUnitEPNS1_4SDepE" title='(anonymous namespace)::SchedulePostRATDList::ReleaseSucc' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList11ReleaseSuccEPN4llvm5SUnitEPNS1_4SDepE">ReleaseSucc</a>(<a class="local col6 ref" href="#66SU" title='SU' data-ref="66SU">SU</a>, &amp;*<a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a>);</td></tr>
<tr><th id="493">493</th><td>  }</td></tr>
<tr><th id="494">494</th><td>}</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList19ScheduleNodeTopDownEPN4llvm5SUnitEj">/// ScheduleNodeTopDown - Add the node to the schedule. Decrement the pending</i></td></tr>
<tr><th id="497">497</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList19ScheduleNodeTopDownEPN4llvm5SUnitEj">/// count of its successors. If a successor pending count is zero, add it to</i></td></tr>
<tr><th id="498">498</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList19ScheduleNodeTopDownEPN4llvm5SUnitEj">/// the Available queue.</i></td></tr>
<tr><th id="499">499</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SchedulePostRATDList" title='(anonymous namespace)::SchedulePostRATDList' data-ref="(anonymousnamespace)::SchedulePostRATDList">SchedulePostRATDList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SchedulePostRATDList19ScheduleNodeTopDownEPN4llvm5SUnitEj" title='(anonymous namespace)::SchedulePostRATDList::ScheduleNodeTopDown' data-type='void (anonymous namespace)::SchedulePostRATDList::ScheduleNodeTopDown(llvm::SUnit * SU, unsigned int CurCycle)' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList19ScheduleNodeTopDownEPN4llvm5SUnitEj">ScheduleNodeTopDown</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="69SU" title='SU' data-type='llvm::SUnit *' data-ref="69SU">SU</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="70CurCycle" title='CurCycle' data-type='unsigned int' data-ref="70CurCycle">CurCycle</dfn>) {</td></tr>
<tr><th id="500">500</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;*** Scheduling [&quot; &lt;&lt; CurCycle &lt;&lt; &quot;]: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Scheduling ["</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#70CurCycle" title='CurCycle' data-ref="70CurCycle">CurCycle</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"]: "</q>);</td></tr>
<tr><th id="501">501</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dumpNode(*SU); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col9 ref" href="#69SU" title='SU' data-ref="69SU">SU</a>));</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::Sequence" title='(anonymous namespace)::SchedulePostRATDList::Sequence' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::Sequence">Sequence</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col9 ref" href="#69SU" title='SU' data-ref="69SU">SU</a>);</td></tr>
<tr><th id="504">504</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurCycle &gt;= SU-&gt;getDepth() &amp;&amp; &quot;Node scheduled above its depth!&quot;) ? void (0) : __assert_fail (&quot;CurCycle &gt;= SU-&gt;getDepth() &amp;&amp; \&quot;Node scheduled above its depth!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PostRASchedulerList.cpp&quot;, 505, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#70CurCycle" title='CurCycle' data-ref="70CurCycle">CurCycle</a> &gt;= <a class="local col9 ref" href="#69SU" title='SU' data-ref="69SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() &amp;&amp;</td></tr>
<tr><th id="505">505</th><td>         <q>"Node scheduled above its depth!"</q>);</td></tr>
<tr><th id="506">506</th><td>  <a class="local col9 ref" href="#69SU" title='SU' data-ref="69SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit17setDepthToAtLeastEj" title='llvm::SUnit::setDepthToAtLeast' data-ref="_ZN4llvm5SUnit17setDepthToAtLeastEj">setDepthToAtLeast</a>(<a class="local col0 ref" href="#70CurCycle" title='CurCycle' data-ref="70CurCycle">CurCycle</a>);</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList17ReleaseSuccessorsEPN4llvm5SUnitE" title='(anonymous namespace)::SchedulePostRATDList::ReleaseSuccessors' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList17ReleaseSuccessorsEPN4llvm5SUnitE">ReleaseSuccessors</a>(<a class="local col9 ref" href="#69SU" title='SU' data-ref="69SU">SU</a>);</td></tr>
<tr><th id="509">509</th><td>  <a class="local col9 ref" href="#69SU" title='SU' data-ref="69SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> = <b>true</b>;</td></tr>
<tr><th id="510">510</th><td>  <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AvailableQueue" title='(anonymous namespace)::SchedulePostRATDList::AvailableQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::AvailableQueue">AvailableQueue</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/LatencyPriorityQueue.h.html#_ZN4llvm20LatencyPriorityQueue13scheduledNodeEPNS_5SUnitE" title='llvm::LatencyPriorityQueue::scheduledNode' data-ref="_ZN4llvm20LatencyPriorityQueue13scheduledNodeEPNS_5SUnitE">scheduledNode</a>(<a class="local col9 ref" href="#69SU" title='SU' data-ref="69SU">SU</a>);</td></tr>
<tr><th id="511">511</th><td>}</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList8emitNoopEj">/// emitNoop - Add a noop to the current instruction sequence.</i></td></tr>
<tr><th id="514">514</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SchedulePostRATDList" title='(anonymous namespace)::SchedulePostRATDList' data-ref="(anonymousnamespace)::SchedulePostRATDList">SchedulePostRATDList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SchedulePostRATDList8emitNoopEj" title='(anonymous namespace)::SchedulePostRATDList::emitNoop' data-type='void (anonymous namespace)::SchedulePostRATDList::emitNoop(unsigned int CurCycle)' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList8emitNoopEj">emitNoop</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="71CurCycle" title='CurCycle' data-type='unsigned int' data-ref="71CurCycle">CurCycle</dfn>) {</td></tr>
<tr><th id="515">515</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;*** Emitting noop in cycle &quot; &lt;&lt; CurCycle &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Emitting noop in cycle "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#71CurCycle" title='CurCycle' data-ref="71CurCycle">CurCycle</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="516">516</th><td>  <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::HazardRec" title='(anonymous namespace)::SchedulePostRATDList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer8EmitNoopEv" title='llvm::ScheduleHazardRecognizer::EmitNoop' data-ref="_ZN4llvm24ScheduleHazardRecognizer8EmitNoopEv">EmitNoop</a>();</td></tr>
<tr><th id="517">517</th><td>  <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::Sequence" title='(anonymous namespace)::SchedulePostRATDList::Sequence' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::Sequence">Sequence</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<b>nullptr</b>);   <i>// NULL here means noop</i></td></tr>
<tr><th id="518">518</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#49" title='NumNoops' data-ref="NumNoops">NumNoops</a>;</td></tr>
<tr><th id="519">519</th><td>}</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList19ListScheduleTopDownEv">/// ListScheduleTopDown - The main loop of list scheduling for top-down</i></td></tr>
<tr><th id="522">522</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList19ListScheduleTopDownEv">/// schedulers.</i></td></tr>
<tr><th id="523">523</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SchedulePostRATDList" title='(anonymous namespace)::SchedulePostRATDList' data-ref="(anonymousnamespace)::SchedulePostRATDList">SchedulePostRATDList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SchedulePostRATDList19ListScheduleTopDownEv" title='(anonymous namespace)::SchedulePostRATDList::ListScheduleTopDown' data-type='void (anonymous namespace)::SchedulePostRATDList::ListScheduleTopDown()' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList19ListScheduleTopDownEv">ListScheduleTopDown</dfn>() {</td></tr>
<tr><th id="524">524</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="72CurCycle" title='CurCycle' data-type='unsigned int' data-ref="72CurCycle">CurCycle</dfn> = <var>0</var>;</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>  <i>// We're scheduling top-down but we're visiting the regions in</i></td></tr>
<tr><th id="527">527</th><td><i>  // bottom-up order, so we don't know the hazards at the start of a</i></td></tr>
<tr><th id="528">528</th><td><i>  // region. So assume no hazards (this should usually be ok as most</i></td></tr>
<tr><th id="529">529</th><td><i>  // blocks are a single region).</i></td></tr>
<tr><th id="530">530</th><td>  <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::HazardRec" title='(anonymous namespace)::SchedulePostRATDList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer5ResetEv" title='llvm::ScheduleHazardRecognizer::Reset' data-ref="_ZN4llvm24ScheduleHazardRecognizer5ResetEv">Reset</a>();</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>  <i>// Release any successors of the special Entry node.</i></td></tr>
<tr><th id="533">533</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList17ReleaseSuccessorsEPN4llvm5SUnitE" title='(anonymous namespace)::SchedulePostRATDList::ReleaseSuccessors' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList17ReleaseSuccessorsEPN4llvm5SUnitE">ReleaseSuccessors</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::EntrySU" title='llvm::ScheduleDAG::EntrySU' data-ref="llvm::ScheduleDAG::EntrySU">EntrySU</a>);</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>  <i>// Add all leaves to Available queue.</i></td></tr>
<tr><th id="536">536</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="73i" title='i' data-type='unsigned int' data-ref="73i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="74e" title='e' data-type='unsigned int' data-ref="74e">e</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col3 ref" href="#73i" title='i' data-ref="73i">i</a> != <a class="local col4 ref" href="#74e" title='e' data-ref="74e">e</a>; ++<a class="local col3 ref" href="#73i" title='i' data-ref="73i">i</a>) {</td></tr>
<tr><th id="537">537</th><td>    <i>// It is available if it has no predecessors.</i></td></tr>
<tr><th id="538">538</th><td>    <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#73i" title='i' data-ref="73i">i</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a> &amp;&amp; !<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#73i" title='i' data-ref="73i">i</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a>) {</td></tr>
<tr><th id="539">539</th><td>      <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AvailableQueue" title='(anonymous namespace)::SchedulePostRATDList::AvailableQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::AvailableQueue">AvailableQueue</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/LatencyPriorityQueue.h.html#_ZN4llvm20LatencyPriorityQueue4pushEPNS_5SUnitE" title='llvm::LatencyPriorityQueue::push' data-ref="_ZN4llvm20LatencyPriorityQueue4pushEPNS_5SUnitE">push</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#73i" title='i' data-ref="73i">i</a>]</a>);</td></tr>
<tr><th id="540">540</th><td>      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#73i" title='i' data-ref="73i">i</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a> = <b>true</b>;</td></tr>
<tr><th id="541">541</th><td>    }</td></tr>
<tr><th id="542">542</th><td>  }</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>  <i>// In any cycle where we can't schedule any instructions, we must</i></td></tr>
<tr><th id="545">545</th><td><i>  // stall or emit a noop, depending on the target.</i></td></tr>
<tr><th id="546">546</th><td>  <em>bool</em> <dfn class="local col5 decl" id="75CycleHasInsts" title='CycleHasInsts' data-type='bool' data-ref="75CycleHasInsts">CycleHasInsts</dfn> = <b>false</b>;</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>  <i>// While Available queue is not empty, grab the node with the highest</i></td></tr>
<tr><th id="549">549</th><td><i>  // priority. If it is not ready put it back.  Schedule the node.</i></td></tr>
<tr><th id="550">550</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col6 decl" id="76NotReady" title='NotReady' data-type='std::vector&lt;SUnit *&gt;' data-ref="76NotReady">NotReady</dfn>;</td></tr>
<tr><th id="551">551</th><td>  <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::Sequence" title='(anonymous namespace)::SchedulePostRATDList::Sequence' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::Sequence">Sequence</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="552">552</th><td>  <b>while</b> (!<a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AvailableQueue" title='(anonymous namespace)::SchedulePostRATDList::AvailableQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::AvailableQueue">AvailableQueue</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/LatencyPriorityQueue.h.html#_ZNK4llvm20LatencyPriorityQueue5emptyEv" title='llvm::LatencyPriorityQueue::empty' data-ref="_ZNK4llvm20LatencyPriorityQueue5emptyEv">empty</a>() || !<a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::PendingQueue" title='(anonymous namespace)::SchedulePostRATDList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::PendingQueue">PendingQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="553">553</th><td>    <i>// Check to see if any of the pending instructions are ready to issue.  If</i></td></tr>
<tr><th id="554">554</th><td><i>    // so, add them to the available queue.</i></td></tr>
<tr><th id="555">555</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="77MinDepth" title='MinDepth' data-type='unsigned int' data-ref="77MinDepth">MinDepth</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="556">556</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="78i" title='i' data-type='unsigned int' data-ref="78i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="79e" title='e' data-type='unsigned int' data-ref="79e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::PendingQueue" title='(anonymous namespace)::SchedulePostRATDList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::PendingQueue">PendingQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a> != <a class="local col9 ref" href="#79e" title='e' data-ref="79e">e</a>; ++<a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a>) {</td></tr>
<tr><th id="557">557</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::PendingQueue" title='(anonymous namespace)::SchedulePostRATDList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::PendingQueue">PendingQueue</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() &lt;= <a class="local col2 ref" href="#72CurCycle" title='CurCycle' data-ref="72CurCycle">CurCycle</a>) {</td></tr>
<tr><th id="558">558</th><td>        <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AvailableQueue" title='(anonymous namespace)::SchedulePostRATDList::AvailableQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::AvailableQueue">AvailableQueue</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/LatencyPriorityQueue.h.html#_ZN4llvm20LatencyPriorityQueue4pushEPNS_5SUnitE" title='llvm::LatencyPriorityQueue::push' data-ref="_ZN4llvm20LatencyPriorityQueue4pushEPNS_5SUnitE">push</a>(<a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::PendingQueue" title='(anonymous namespace)::SchedulePostRATDList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::PendingQueue">PendingQueue</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a>]</a>);</td></tr>
<tr><th id="559">559</th><td>        <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::PendingQueue" title='(anonymous namespace)::SchedulePostRATDList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::PendingQueue">PendingQueue</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a> = <b>true</b>;</td></tr>
<tr><th id="560">560</th><td>        <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::PendingQueue" title='(anonymous namespace)::SchedulePostRATDList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::PendingQueue">PendingQueue</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a>]</a> = <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::PendingQueue" title='(anonymous namespace)::SchedulePostRATDList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::PendingQueue">PendingQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>();</td></tr>
<tr><th id="561">561</th><td>        <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::PendingQueue" title='(anonymous namespace)::SchedulePostRATDList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::PendingQueue">PendingQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="562">562</th><td>        --<a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a>; --<a class="local col9 ref" href="#79e" title='e' data-ref="79e">e</a>;</td></tr>
<tr><th id="563">563</th><td>      } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::PendingQueue" title='(anonymous namespace)::SchedulePostRATDList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::PendingQueue">PendingQueue</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() &lt; <a class="local col7 ref" href="#77MinDepth" title='MinDepth' data-ref="77MinDepth">MinDepth</a>)</td></tr>
<tr><th id="564">564</th><td>        <a class="local col7 ref" href="#77MinDepth" title='MinDepth' data-ref="77MinDepth">MinDepth</a> = <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::PendingQueue" title='(anonymous namespace)::SchedulePostRATDList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::PendingQueue">PendingQueue</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>();</td></tr>
<tr><th id="565">565</th><td>    }</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;\n*** Examining Available\n&quot;; AvailableQueue.dump(this); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n*** Examining Available\n"</q>;</td></tr>
<tr><th id="568">568</th><td>               <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AvailableQueue" title='(anonymous namespace)::SchedulePostRATDList::AvailableQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::AvailableQueue">AvailableQueue</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/LatencyPriorityQueue.h.html#_ZNK4llvm20LatencyPriorityQueue4dumpEPNS_11ScheduleDAGE" title='llvm::LatencyPriorityQueue::dump' data-ref="_ZNK4llvm20LatencyPriorityQueue4dumpEPNS_11ScheduleDAGE">dump</a>(<b>this</b>));</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="80FoundSUnit" title='FoundSUnit' data-type='llvm::SUnit *' data-ref="80FoundSUnit">FoundSUnit</dfn> = <b>nullptr</b>, *<dfn class="local col1 decl" id="81NotPreferredSUnit" title='NotPreferredSUnit' data-type='llvm::SUnit *' data-ref="81NotPreferredSUnit">NotPreferredSUnit</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="571">571</th><td>    <em>bool</em> <dfn class="local col2 decl" id="82HasNoopHazards" title='HasNoopHazards' data-type='bool' data-ref="82HasNoopHazards">HasNoopHazards</dfn> = <b>false</b>;</td></tr>
<tr><th id="572">572</th><td>    <b>while</b> (!<a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AvailableQueue" title='(anonymous namespace)::SchedulePostRATDList::AvailableQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::AvailableQueue">AvailableQueue</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/LatencyPriorityQueue.h.html#_ZNK4llvm20LatencyPriorityQueue5emptyEv" title='llvm::LatencyPriorityQueue::empty' data-ref="_ZNK4llvm20LatencyPriorityQueue5emptyEv">empty</a>()) {</td></tr>
<tr><th id="573">573</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="83CurSUnit" title='CurSUnit' data-type='llvm::SUnit *' data-ref="83CurSUnit">CurSUnit</dfn> = <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AvailableQueue" title='(anonymous namespace)::SchedulePostRATDList::AvailableQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::AvailableQueue">AvailableQueue</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/LatencyPriorityQueue.h.html#_ZN4llvm20LatencyPriorityQueue3popEv" title='llvm::LatencyPriorityQueue::pop' data-ref="_ZN4llvm20LatencyPriorityQueue3popEv">pop</a>();</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>::<a class="type" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType" title='llvm::ScheduleHazardRecognizer::HazardType' data-ref="llvm::ScheduleHazardRecognizer::HazardType">HazardType</a> <dfn class="local col4 decl" id="84HT" title='HT' data-type='ScheduleHazardRecognizer::HazardType' data-ref="84HT">HT</dfn> =</td></tr>
<tr><th id="576">576</th><td>        <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::HazardRec" title='(anonymous namespace)::SchedulePostRATDList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer13getHazardTypeEPNS_5SUnitEi" title='llvm::ScheduleHazardRecognizer::getHazardType' data-ref="_ZN4llvm24ScheduleHazardRecognizer13getHazardTypeEPNS_5SUnitEi">getHazardType</a>(<a class="local col3 ref" href="#83CurSUnit" title='CurSUnit' data-ref="83CurSUnit">CurSUnit</a>, <var>0</var><i>/*no stalls*/</i>);</td></tr>
<tr><th id="577">577</th><td>      <b>if</b> (<a class="local col4 ref" href="#84HT" title='HT' data-ref="84HT">HT</a> == <a class="type" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoHazard">NoHazard</a>) {</td></tr>
<tr><th id="578">578</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::HazardRec" title='(anonymous namespace)::SchedulePostRATDList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer19ShouldPreferAnotherEPNS_5SUnitE" title='llvm::ScheduleHazardRecognizer::ShouldPreferAnother' data-ref="_ZN4llvm24ScheduleHazardRecognizer19ShouldPreferAnotherEPNS_5SUnitE">ShouldPreferAnother</a>(<a class="local col3 ref" href="#83CurSUnit" title='CurSUnit' data-ref="83CurSUnit">CurSUnit</a>)) {</td></tr>
<tr><th id="579">579</th><td>          <b>if</b> (!<a class="local col1 ref" href="#81NotPreferredSUnit" title='NotPreferredSUnit' data-ref="81NotPreferredSUnit">NotPreferredSUnit</a>) {</td></tr>
<tr><th id="580">580</th><td>            <i>// If this is the first non-preferred node for this cycle, then</i></td></tr>
<tr><th id="581">581</th><td><i>            // record it and continue searching for a preferred node. If this</i></td></tr>
<tr><th id="582">582</th><td><i>            // is not the first non-preferred node, then treat it as though</i></td></tr>
<tr><th id="583">583</th><td><i>            // there had been a hazard.</i></td></tr>
<tr><th id="584">584</th><td>            <a class="local col1 ref" href="#81NotPreferredSUnit" title='NotPreferredSUnit' data-ref="81NotPreferredSUnit">NotPreferredSUnit</a> = <a class="local col3 ref" href="#83CurSUnit" title='CurSUnit' data-ref="83CurSUnit">CurSUnit</a>;</td></tr>
<tr><th id="585">585</th><td>            <b>continue</b>;</td></tr>
<tr><th id="586">586</th><td>          }</td></tr>
<tr><th id="587">587</th><td>        } <b>else</b> {</td></tr>
<tr><th id="588">588</th><td>          <a class="local col0 ref" href="#80FoundSUnit" title='FoundSUnit' data-ref="80FoundSUnit">FoundSUnit</a> = <a class="local col3 ref" href="#83CurSUnit" title='CurSUnit' data-ref="83CurSUnit">CurSUnit</a>;</td></tr>
<tr><th id="589">589</th><td>          <b>break</b>;</td></tr>
<tr><th id="590">590</th><td>        }</td></tr>
<tr><th id="591">591</th><td>      }</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>      <i>// Remember if this is a noop hazard.</i></td></tr>
<tr><th id="594">594</th><td>      <a class="local col2 ref" href="#82HasNoopHazards" title='HasNoopHazards' data-ref="82HasNoopHazards">HasNoopHazards</a> |= <a class="local col4 ref" href="#84HT" title='HT' data-ref="84HT">HT</a> == <a class="type" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoopHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoopHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoopHazard">NoopHazard</a>;</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>      <a class="local col6 ref" href="#76NotReady" title='NotReady' data-ref="76NotReady">NotReady</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col3 ref" href="#83CurSUnit" title='CurSUnit' data-ref="83CurSUnit">CurSUnit</a>);</td></tr>
<tr><th id="597">597</th><td>    }</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>    <i>// If we have a non-preferred node, push it back onto the available list.</i></td></tr>
<tr><th id="600">600</th><td><i>    // If we did not find a preferred node, then schedule this first</i></td></tr>
<tr><th id="601">601</th><td><i>    // non-preferred node.</i></td></tr>
<tr><th id="602">602</th><td>    <b>if</b> (<a class="local col1 ref" href="#81NotPreferredSUnit" title='NotPreferredSUnit' data-ref="81NotPreferredSUnit">NotPreferredSUnit</a>) {</td></tr>
<tr><th id="603">603</th><td>      <b>if</b> (!<a class="local col0 ref" href="#80FoundSUnit" title='FoundSUnit' data-ref="80FoundSUnit">FoundSUnit</a>) {</td></tr>
<tr><th id="604">604</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;*** Will schedule a non-preferred instruction...\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="605">605</th><td>            <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Will schedule a non-preferred instruction...\n"</q>);</td></tr>
<tr><th id="606">606</th><td>        <a class="local col0 ref" href="#80FoundSUnit" title='FoundSUnit' data-ref="80FoundSUnit">FoundSUnit</a> = <a class="local col1 ref" href="#81NotPreferredSUnit" title='NotPreferredSUnit' data-ref="81NotPreferredSUnit">NotPreferredSUnit</a>;</td></tr>
<tr><th id="607">607</th><td>      } <b>else</b> {</td></tr>
<tr><th id="608">608</th><td>        <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AvailableQueue" title='(anonymous namespace)::SchedulePostRATDList::AvailableQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::AvailableQueue">AvailableQueue</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/LatencyPriorityQueue.h.html#_ZN4llvm20LatencyPriorityQueue4pushEPNS_5SUnitE" title='llvm::LatencyPriorityQueue::push' data-ref="_ZN4llvm20LatencyPriorityQueue4pushEPNS_5SUnitE">push</a>(<a class="local col1 ref" href="#81NotPreferredSUnit" title='NotPreferredSUnit' data-ref="81NotPreferredSUnit">NotPreferredSUnit</a>);</td></tr>
<tr><th id="609">609</th><td>      }</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>      <a class="local col1 ref" href="#81NotPreferredSUnit" title='NotPreferredSUnit' data-ref="81NotPreferredSUnit">NotPreferredSUnit</a> = <b>nullptr</b>;</td></tr>
<tr><th id="612">612</th><td>    }</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>    <i>// Add the nodes that aren't ready back onto the available list.</i></td></tr>
<tr><th id="615">615</th><td>    <b>if</b> (!<a class="local col6 ref" href="#76NotReady" title='NotReady' data-ref="76NotReady">NotReady</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="616">616</th><td>      <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::AvailableQueue" title='(anonymous namespace)::SchedulePostRATDList::AvailableQueue' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::AvailableQueue">AvailableQueue</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue8push_allERKSt6vectorIPNS_5SUnitESaIS3_EE" title='llvm::SchedulingPriorityQueue::push_all' data-ref="_ZN4llvm23SchedulingPriorityQueue8push_allERKSt6vectorIPNS_5SUnitESaIS3_EE">push_all</a>(<a class="local col6 ref" href="#76NotReady" title='NotReady' data-ref="76NotReady">NotReady</a>);</td></tr>
<tr><th id="617">617</th><td>      <a class="local col6 ref" href="#76NotReady" title='NotReady' data-ref="76NotReady">NotReady</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="618">618</th><td>    }</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td>    <i>// If we found a node to schedule...</i></td></tr>
<tr><th id="621">621</th><td>    <b>if</b> (<a class="local col0 ref" href="#80FoundSUnit" title='FoundSUnit' data-ref="80FoundSUnit">FoundSUnit</a>) {</td></tr>
<tr><th id="622">622</th><td>      <i>// If we need to emit noops prior to this instruction, then do so.</i></td></tr>
<tr><th id="623">623</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="85NumPreNoops" title='NumPreNoops' data-type='unsigned int' data-ref="85NumPreNoops">NumPreNoops</dfn> = <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::HazardRec" title='(anonymous namespace)::SchedulePostRATDList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer12PreEmitNoopsEPNS_5SUnitE" title='llvm::ScheduleHazardRecognizer::PreEmitNoops' data-ref="_ZN4llvm24ScheduleHazardRecognizer12PreEmitNoopsEPNS_5SUnitE">PreEmitNoops</a>(<a class="local col0 ref" href="#80FoundSUnit" title='FoundSUnit' data-ref="80FoundSUnit">FoundSUnit</a>);</td></tr>
<tr><th id="624">624</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="86i" title='i' data-type='unsigned int' data-ref="86i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#86i" title='i' data-ref="86i">i</a> != <a class="local col5 ref" href="#85NumPreNoops" title='NumPreNoops' data-ref="85NumPreNoops">NumPreNoops</a>; ++<a class="local col6 ref" href="#86i" title='i' data-ref="86i">i</a>)</td></tr>
<tr><th id="625">625</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList8emitNoopEj" title='(anonymous namespace)::SchedulePostRATDList::emitNoop' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList8emitNoopEj">emitNoop</a>(<a class="local col2 ref" href="#72CurCycle" title='CurCycle' data-ref="72CurCycle">CurCycle</a>);</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>      <i>// ... schedule the node...</i></td></tr>
<tr><th id="628">628</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList19ScheduleNodeTopDownEPN4llvm5SUnitEj" title='(anonymous namespace)::SchedulePostRATDList::ScheduleNodeTopDown' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList19ScheduleNodeTopDownEPN4llvm5SUnitEj">ScheduleNodeTopDown</a>(<a class="local col0 ref" href="#80FoundSUnit" title='FoundSUnit' data-ref="80FoundSUnit">FoundSUnit</a>, <a class="local col2 ref" href="#72CurCycle" title='CurCycle' data-ref="72CurCycle">CurCycle</a>);</td></tr>
<tr><th id="629">629</th><td>      <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::HazardRec" title='(anonymous namespace)::SchedulePostRATDList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer15EmitInstructionEPNS_5SUnitE" title='llvm::ScheduleHazardRecognizer::EmitInstruction' data-ref="_ZN4llvm24ScheduleHazardRecognizer15EmitInstructionEPNS_5SUnitE">EmitInstruction</a>(<a class="local col0 ref" href="#80FoundSUnit" title='FoundSUnit' data-ref="80FoundSUnit">FoundSUnit</a>);</td></tr>
<tr><th id="630">630</th><td>      <a class="local col5 ref" href="#75CycleHasInsts" title='CycleHasInsts' data-ref="75CycleHasInsts">CycleHasInsts</a> = <b>true</b>;</td></tr>
<tr><th id="631">631</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::HazardRec" title='(anonymous namespace)::SchedulePostRATDList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer12atIssueLimitEv" title='llvm::ScheduleHazardRecognizer::atIssueLimit' data-ref="_ZNK4llvm24ScheduleHazardRecognizer12atIssueLimitEv">atIssueLimit</a>()) {</td></tr>
<tr><th id="632">632</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;*** Max instructions per cycle &quot; &lt;&lt; CurCycle &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Max instructions per cycle "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#72CurCycle" title='CurCycle' data-ref="72CurCycle">CurCycle</a></td></tr>
<tr><th id="633">633</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="634">634</th><td>        <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::HazardRec" title='(anonymous namespace)::SchedulePostRATDList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer12AdvanceCycleEv" title='llvm::ScheduleHazardRecognizer::AdvanceCycle' data-ref="_ZN4llvm24ScheduleHazardRecognizer12AdvanceCycleEv">AdvanceCycle</a>();</td></tr>
<tr><th id="635">635</th><td>        ++<a class="local col2 ref" href="#72CurCycle" title='CurCycle' data-ref="72CurCycle">CurCycle</a>;</td></tr>
<tr><th id="636">636</th><td>        <a class="local col5 ref" href="#75CycleHasInsts" title='CycleHasInsts' data-ref="75CycleHasInsts">CycleHasInsts</a> = <b>false</b>;</td></tr>
<tr><th id="637">637</th><td>      }</td></tr>
<tr><th id="638">638</th><td>    } <b>else</b> {</td></tr>
<tr><th id="639">639</th><td>      <b>if</b> (<a class="local col5 ref" href="#75CycleHasInsts" title='CycleHasInsts' data-ref="75CycleHasInsts">CycleHasInsts</a>) {</td></tr>
<tr><th id="640">640</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;*** Finished cycle &quot; &lt;&lt; CurCycle &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Finished cycle "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#72CurCycle" title='CurCycle' data-ref="72CurCycle">CurCycle</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="641">641</th><td>        <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::HazardRec" title='(anonymous namespace)::SchedulePostRATDList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer12AdvanceCycleEv" title='llvm::ScheduleHazardRecognizer::AdvanceCycle' data-ref="_ZN4llvm24ScheduleHazardRecognizer12AdvanceCycleEv">AdvanceCycle</a>();</td></tr>
<tr><th id="642">642</th><td>      } <b>else</b> <b>if</b> (!<a class="local col2 ref" href="#82HasNoopHazards" title='HasNoopHazards' data-ref="82HasNoopHazards">HasNoopHazards</a>) {</td></tr>
<tr><th id="643">643</th><td>        <i>// Otherwise, we have a pipeline stall, but no other problem,</i></td></tr>
<tr><th id="644">644</th><td><i>        // just advance the current cycle and try again.</i></td></tr>
<tr><th id="645">645</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;post-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;*** Stall in cycle &quot; &lt;&lt; CurCycle &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Stall in cycle "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#72CurCycle" title='CurCycle' data-ref="72CurCycle">CurCycle</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="646">646</th><td>        <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::HazardRec" title='(anonymous namespace)::SchedulePostRATDList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::SchedulePostRATDList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer12AdvanceCycleEv" title='llvm::ScheduleHazardRecognizer::AdvanceCycle' data-ref="_ZN4llvm24ScheduleHazardRecognizer12AdvanceCycleEv">AdvanceCycle</a>();</td></tr>
<tr><th id="647">647</th><td>        <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#50" title='NumStalls' data-ref="NumStalls">NumStalls</a>;</td></tr>
<tr><th id="648">648</th><td>      } <b>else</b> {</td></tr>
<tr><th id="649">649</th><td>        <i>// Otherwise, we have no instructions to issue and we have instructions</i></td></tr>
<tr><th id="650">650</th><td><i>        // that will fault if we don't do this right.  This is the case for</i></td></tr>
<tr><th id="651">651</th><td><i>        // processors without pipeline interlocks and other cases.</i></td></tr>
<tr><th id="652">652</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_120SchedulePostRATDList8emitNoopEj" title='(anonymous namespace)::SchedulePostRATDList::emitNoop' data-use='c' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList8emitNoopEj">emitNoop</a>(<a class="local col2 ref" href="#72CurCycle" title='CurCycle' data-ref="72CurCycle">CurCycle</a>);</td></tr>
<tr><th id="653">653</th><td>      }</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>      ++<a class="local col2 ref" href="#72CurCycle" title='CurCycle' data-ref="72CurCycle">CurCycle</a>;</td></tr>
<tr><th id="656">656</th><td>      <a class="local col5 ref" href="#75CycleHasInsts" title='CycleHasInsts' data-ref="75CycleHasInsts">CycleHasInsts</a> = <b>false</b>;</td></tr>
<tr><th id="657">657</th><td>    }</td></tr>
<tr><th id="658">658</th><td>  }</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td><u>#<span data-ppcond="660">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="661">661</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="87ScheduledNodes" title='ScheduledNodes' data-type='unsigned int' data-ref="87ScheduledNodes">ScheduledNodes</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm11ScheduleDAG18VerifyScheduledDAGEb" title='llvm::ScheduleDAG::VerifyScheduledDAG' data-ref="_ZN4llvm11ScheduleDAG18VerifyScheduledDAGEb">VerifyScheduledDAG</a>(<i>/*isBottomUp=*/</i><b>false</b>);</td></tr>
<tr><th id="662">662</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="88Noops" title='Noops' data-type='unsigned int' data-ref="88Noops">Noops</dfn> = <var>0</var>;</td></tr>
<tr><th id="663">663</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="89i" title='i' data-type='unsigned int' data-ref="89i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="90e" title='e' data-type='unsigned int' data-ref="90e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::Sequence" title='(anonymous namespace)::SchedulePostRATDList::Sequence' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::Sequence">Sequence</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col9 ref" href="#89i" title='i' data-ref="89i">i</a> != <a class="local col0 ref" href="#90e" title='e' data-ref="90e">e</a>; ++<a class="local col9 ref" href="#89i" title='i' data-ref="89i">i</a>)</td></tr>
<tr><th id="664">664</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::Sequence" title='(anonymous namespace)::SchedulePostRATDList::Sequence' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::Sequence">Sequence</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#89i" title='i' data-ref="89i">i</a>]</a>)</td></tr>
<tr><th id="665">665</th><td>      ++<a class="local col8 ref" href="#88Noops" title='Noops' data-ref="88Noops">Noops</a>;</td></tr>
<tr><th id="666">666</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Sequence.size() - Noops == ScheduledNodes &amp;&amp; &quot;The number of nodes scheduled doesn&apos;t match the expected number!&quot;) ? void (0) : __assert_fail (&quot;Sequence.size() - Noops == ScheduledNodes &amp;&amp; \&quot;The number of nodes scheduled doesn&apos;t match the expected number!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PostRASchedulerList.cpp&quot;, 667, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::Sequence" title='(anonymous namespace)::SchedulePostRATDList::Sequence' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::Sequence">Sequence</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() - <a class="local col8 ref" href="#88Noops" title='Noops' data-ref="88Noops">Noops</a> == <a class="local col7 ref" href="#87ScheduledNodes" title='ScheduledNodes' data-ref="87ScheduledNodes">ScheduledNodes</a> &amp;&amp;</td></tr>
<tr><th id="667">667</th><td>         <q>"The number of nodes scheduled doesn't match the expected number!"</q>);</td></tr>
<tr><th id="668">668</th><td><u>#<span data-ppcond="660">endif</span> // NDEBUG</u></td></tr>
<tr><th id="669">669</th><td>}</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td><i  data-doc="_ZN12_GLOBAL__N_120SchedulePostRATDList12EmitScheduleEv">// EmitSchedule - Emit the machine code in scheduled order.</i></td></tr>
<tr><th id="672">672</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SchedulePostRATDList" title='(anonymous namespace)::SchedulePostRATDList' data-ref="(anonymousnamespace)::SchedulePostRATDList">SchedulePostRATDList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SchedulePostRATDList12EmitScheduleEv" title='(anonymous namespace)::SchedulePostRATDList::EmitSchedule' data-type='void (anonymous namespace)::SchedulePostRATDList::EmitSchedule()' data-ref="_ZN12_GLOBAL__N_120SchedulePostRATDList12EmitScheduleEv">EmitSchedule</dfn>() {</td></tr>
<tr><th id="673">673</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>;</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td>  <i>// If first instruction was a DBG_VALUE then put it back.</i></td></tr>
<tr><th id="676">676</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::FirstDbgValue" title='llvm::ScheduleDAGInstrs::FirstDbgValue' data-ref="llvm::ScheduleDAGInstrs::FirstDbgValue">FirstDbgValue</a>)</td></tr>
<tr><th id="677">677</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::FirstDbgValue" title='llvm::ScheduleDAGInstrs::FirstDbgValue' data-ref="llvm::ScheduleDAGInstrs::FirstDbgValue">FirstDbgValue</a>);</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>  <i>// Then re-insert them according to the given schedule.</i></td></tr>
<tr><th id="680">680</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="91i" title='i' data-type='unsigned int' data-ref="91i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="92e" title='e' data-type='unsigned int' data-ref="92e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::Sequence" title='(anonymous namespace)::SchedulePostRATDList::Sequence' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::Sequence">Sequence</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col1 ref" href="#91i" title='i' data-ref="91i">i</a> != <a class="local col2 ref" href="#92e" title='e' data-ref="92e">e</a>; <a class="local col1 ref" href="#91i" title='i' data-ref="91i">i</a>++) {</td></tr>
<tr><th id="681">681</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="93SU" title='SU' data-type='llvm::SUnit *' data-ref="93SU"><a class="local col3 ref" href="#93SU" title='SU' data-ref="93SU">SU</a></dfn> = <a class="tu member" href="#(anonymousnamespace)::SchedulePostRATDList::Sequence" title='(anonymous namespace)::SchedulePostRATDList::Sequence' data-use='m' data-ref="(anonymousnamespace)::SchedulePostRATDList::Sequence">Sequence</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#91i" title='i' data-ref="91i">i</a>]</a>)</td></tr>
<tr><th id="682">682</th><td>      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#93SU" title='SU' data-ref="93SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="683">683</th><td>    <b>else</b></td></tr>
<tr><th id="684">684</th><td>      <i>// Null SUnit* is a noop.</i></td></tr>
<tr><th id="685">685</th><td>      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::TargetInstrInfo::insertNoop' data-ref="_ZNK4llvm15TargetInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertNoop</a>(<span class='refarg'>*<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>);</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>    <i>// Update the Begin iterator, as the first instruction in the block</i></td></tr>
<tr><th id="688">688</th><td><i>    // may have been scheduled later.</i></td></tr>
<tr><th id="689">689</th><td>    <b>if</b> (<a class="local col1 ref" href="#91i" title='i' data-ref="91i">i</a> == <var>0</var>)</td></tr>
<tr><th id="690">690</th><td>      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>);</td></tr>
<tr><th id="691">691</th><td>  }</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>  <i>// Reinsert any remaining debug_values.</i></td></tr>
<tr><th id="694">694</th><td>  <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{std::pair{llvm::MachineInstr*,llvm::MachineInstr*},std::allocator{std::pair{llvm::MachineInstr*,llvm::MachineInstr*}}}::iterator" title='std::vector&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;, std::allocator&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; &gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;pair&lt;MachineInstr *, MachineInstr *&gt;, allocator&lt;pair&lt;MachineInstr *, MachineInstr *&gt; &gt; &gt; &gt;' data-ref="std::vector{std::pair{llvm::MachineInstr*,llvm::MachineInstr*},std::allocator{std::pair{llvm::MachineInstr*,llvm::MachineInstr*}}}::iterator">iterator</a></td></tr>
<tr><th id="695">695</th><td>         <dfn class="local col4 decl" id="94DI" title='DI' data-type='std::vector&lt;std::pair&lt;MachineInstr *, MachineInstr *&gt; &gt;::iterator' data-ref="94DI">DI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::DbgValues" title='llvm::ScheduleDAGInstrs::DbgValues' data-ref="llvm::ScheduleDAGInstrs::DbgValues">DbgValues</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <dfn class="local col5 decl" id="95DE" title='DE' data-type='std::vector&lt;std::pair&lt;MachineInstr *, MachineInstr *&gt; &gt;::iterator' data-ref="95DE">DE</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::DbgValues" title='llvm::ScheduleDAGInstrs::DbgValues' data-ref="llvm::ScheduleDAGInstrs::DbgValues">DbgValues</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(); <a class="local col4 ref" href="#94DI" title='DI' data-ref="94DI">DI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col5 ref" href="#95DE" title='DE' data-ref="95DE">DE</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator--" title='__gnu_cxx::__normal_iterator::operator--' data-ref="__gnu_cxx::__normal_iterator::operator--">--</a><a class="local col4 ref" href="#94DI" title='DI' data-ref="94DI">DI</a>) {</td></tr>
<tr><th id="696">696</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <dfn class="local col6 decl" id="96P" title='P' data-type='std::pair&lt;MachineInstr *, MachineInstr *&gt;' data-ref="96P">P</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E"></a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; *, std::vector&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;, std::allocator&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; &gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{std::pair{llvm::MachineInstr*,llvm::MachineInstr*}*,std::vector{std::pair{llvm::MachineInstr*,llvm::MachineInstr*},std::a3217068"></a><a class="local col4 ref" href="#94DI" title='DI' data-ref="94DI">DI</a>);</td></tr>
<tr><th id="697">697</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="97DbgValue" title='DbgValue' data-type='llvm::MachineInstr *' data-ref="97DbgValue">DbgValue</dfn> = <a class="local col6 ref" href="#96P" title='P' data-ref="96P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="698">698</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="98OrigPrivMI" title='OrigPrivMI' data-type='MachineBasicBlock::iterator' data-ref="98OrigPrivMI">OrigPrivMI</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col6 ref" href="#96P" title='P' data-ref="96P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="699">699</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#98OrigPrivMI" title='OrigPrivMI' data-ref="98OrigPrivMI">OrigPrivMI</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col7 ref" href="#97DbgValue" title='DbgValue' data-ref="97DbgValue">DbgValue</a>);</td></tr>
<tr><th id="700">700</th><td>  }</td></tr>
<tr><th id="701">701</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::DbgValues" title='llvm::ScheduleDAGInstrs::DbgValues' data-ref="llvm::ScheduleDAGInstrs::DbgValues">DbgValues</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="702">702</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::FirstDbgValue" title='llvm::ScheduleDAGInstrs::FirstDbgValue' data-ref="llvm::ScheduleDAGInstrs::FirstDbgValue">FirstDbgValue</a> = <b>nullptr</b>;</td></tr>
<tr><th id="703">703</th><td>}</td></tr>
<tr><th id="704">704</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
