module Ex2(CP,sel,Z,Q);

 input CP,sel;         
 output Z,Q;
 
 reg Z;
 reg[11:0] Q;
 wire ld;
 
 assign ld=Q>=399;                
 
 always @(posedge CP)   
  Q<=ld?0:Q+1;
 
 always @(posedge CP)
case(sel)
1'b 0:

 if(((Q>=0)&&(Q<=12))||((Q>=99)&&(Q<=112))||((Q>=199)&&(Q<=214))||((Q>=299)&&(Q<=314)))
	 Z=1;
 else 
	 Z=0;


1'b 1:

if(((Q>=0)&&(Q<=14))||((Q>=100)&&(Q<=114))||((Q>=200)&&(Q<=216))||((Q>=300)&&(Q<=316)))
	 Z=1;
 else 
	 Z=0;

endcase
endmodule

