$date
	Thu Oct 17 17:28:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb1 $end
$var wire 1 ! out1 $end
$var wire 1 " out2 $end
$var reg 1 # a $end
$var reg 1 $ clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
x!
$end
#10
0!
0"
1$
#20
1#
0$
#30
1!
1$
#40
0$
#50
0!
1"
1$
#60
0$
#70
1$
#80
0#
0$
#90
0"
1$
#100
0$
