#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 16 17:19:00 2023
# Process ID: 15256
# Current directory: D:/_Code/verilog/interface_lab/RVfpga_SoC_uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14428 D:\_Code\verilog\interface_lab\RVfpga_SoC_uart\RVfpga_SoC.xpr
# Log file: D:/_Code/verilog/interface_lab/RVfpga_SoC_uart/vivado.log
# Journal file: D:/_Code/verilog/interface_lab/RVfpga_SoC_uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/_Code/verilog/interface_lab/RVfpga_SoC_uart/RVfpga_SoC.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/_Code/verilog/interface_lab/RVfpga_SoC_uart/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
