OBUF -i I -o O

INV -i I -o O

RTL_OR0 -i I0 I1 -o O

RTL_AND -i I0 I1 -o O

RTL_INV -i I0 -o O

RTL_XOR0 -i I0 I1 -o O

Sub_1Bit -i A B Bin -o Bout Diff
	Instances:
		Bout0_i RTL_OR0
		Bout0_i__0 RTL_AND
		Bout1_i RTL_AND
		Bout1_i__0 RTL_AND
		Bout2_i RTL_INV
		Bout_i RTL_OR0
		Diff0_i RTL_XOR0
		Diff_i RTL_XOR0
	Nets:
		A <- Bout2_i I0, Diff0_i I0
		B <- Bout0_i__0 I0, Bout1_i I1, Diff0_i I1
		Bin <- Bout0_i__0 I1, Bout1_i__0 I1, Diff_i I1
		Bout_i O <- Bout
		Bout0_i O <- Bout_i I0
		Bout0_i__0 O <- Bout_i I1
		Bout1_i O <- Bout0_i I0
		Bout1_i__0 O <- Bout0_i I1
		Bout2_i O <- Bout1_i I0, Bout1_i__0 I0
		Diff_i O <- Diff
		Diff0_i O <- Diff_i I0

Sub_1Bit_HD7 -i A B Bin -o Bout Diff
	Instances:
		Bout0_i RTL_OR0
		Bout0_i__0 RTL_AND
		Bout1_i RTL_AND
		Bout1_i__0 RTL_AND
		Bout2_i RTL_INV
		Bout_i RTL_OR0
		Diff0_i RTL_XOR0
		Diff_i RTL_XOR0
	Nets:
		Diff0_i O <- Diff_i I0
		A <- Bout2_i I0, Diff0_i I0
		B <- Bout0_i__0 I0, Bout1_i I1, Diff0_i I1
		Bin <- Bout0_i__0 I1, Bout1_i__0 I1, Diff_i I1
		Bout_i O <- Bout
		Bout0_i O <- Bout_i I0
		Bout0_i__0 O <- Bout_i I1
		Bout1_i O <- Bout0_i I0
		Bout1_i__0 O <- Bout0_i I1
		Bout2_i O <- Bout1_i I0, Bout1_i__0 I0
		Diff_i O <- Diff
		Diff0_i O <- Diff_i I0

Sub_1Bit_HD8 -i A B Bin -o Bout Diff
	Instances:
		Bout0_i RTL_OR0
		Bout0_i__0 RTL_AND
		Bout1_i RTL_AND
		Bout1_i__0 RTL_AND
		Bout2_i RTL_INV
		Bout_i RTL_OR0
		Diff0_i RTL_XOR0
		Diff_i RTL_XOR0
	Nets:
		Diff0_i O <- Diff_i I0
		A <- Bout2_i I0, Diff0_i I0
		B <- Bout0_i__0 I0, Bout1_i I1, Diff0_i I1
		Bin <- Bout0_i__0 I1, Bout1_i__0 I1, Diff_i I1
		Bout_i O <- Bout
		Bout0_i O <- Bout_i I0
		Bout0_i__0 O <- Bout_i I1
		Bout1_i O <- Bout0_i I0
		Bout1_i__0 O <- Bout0_i I1
		Bout2_i O <- Bout1_i I0, Bout1_i__0 I0
		Diff_i O <- Diff
		Diff0_i O <- Diff_i I0

Sub_1Bit_HD9 -i A B Bin -o Bout Diff
	Instances:
		Bout0_i RTL_OR0
		Bout0_i__0 RTL_AND
		Bout1_i RTL_AND
		Bout1_i__0 RTL_AND
		Bout2_i RTL_INV
		Bout_i RTL_OR0
		Diff0_i RTL_XOR0
		Diff_i RTL_XOR0
	Nets:
		Diff0_i O <- Diff_i I0
		A <- Bout2_i I0, Diff0_i I0
		B <- Bout0_i__0 I0, Bout1_i I1, Diff0_i I1
		Bin <- Bout0_i__0 I1, Bout1_i__0 I1, Diff_i I1
		Bout_i O <- Bout
		Bout0_i O <- Bout_i I0
		Bout0_i__0 O <- Bout_i I1
		Bout1_i O <- Bout0_i I0
		Bout1_i__0 O <- Bout0_i I1
		Bout2_i O <- Bout1_i I0, Bout1_i__0 I0
		Diff_i O <- Diff
		Diff0_i O <- Diff_i I0

Sub_4Bit -i Bin A3 A2 A1 A0 B3 B2 B1 B0 -o Bout Diff3 Diff2 Diff1 Diff0
	Instances:
		Bout_OBUF_inst OBUF
		Diff_0__OBUF_inst OBUF
		Diff_1__OBUF_inst OBUF
		Diff_2__OBUF_inst OBUF
		Diff_3__OBUF_inst OBUF
		SB0 Sub_1Bit
		SB1 Sub_1Bit_HD7
		SB2 Sub_1Bit_HD8
		SB3 Sub_1Bit_HD9
	Nets:
		Diff0_i O <- Diff_i I0
		A0 <- SB0 A
		A1 <- SB1 A
		A2 <- SB2 A
		A3 <- SB3 A
		B0 <- SB0 B
		B1 <- SB1 B
		B2 <- SB2 B
		B3 <- SB3 B
		Bin <- SB0 Bin
		Bout_OBUF_inst O <- Bout
		SB3 Bout <- Bout_OBUF_inst I
		Diff_0__OBUF_inst O <- Diff0
		Diff_1__OBUF_inst O <- Diff1
		Diff_2__OBUF_inst O <- Diff2
		Diff_3__OBUF_inst O <- Diff3
		SB0 Diff <- Diff_0__OBUF_inst I
		SB1 Diff <- Diff_1__OBUF_inst I
		SB2 Diff <- Diff_2__OBUF_inst I
		SB3 Diff <- Diff_3__OBUF_inst I
		SB0 Bout <- SB1 Bin
		SB1 Bout <- SB2 Bin
		SB2 Bout <- SB3 Bin