0.6
2019.1
May 24 2019
15:06:07
D:/USTC/CA2021_labs/new_lab3/new_lab3.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sim_1/imports/lab3/CPUSrcCode/Testbench/cpu_tb.v,1621649765,verilog,,,,cpu_tb,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/ASM-Benchmark/generate_inst/InstructionCache.v,1621683104,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/MEMSegReg.v,,InstructionCache_MM,,,,,,,,
,,,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/MEMSegReg.v,,InstructionCache_QS,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv,1621758871,systemVerilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv,,cache,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/cache_tb_16.sv,1621757159,systemVerilog,,,,cache_tb_16,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv,1621683130,systemVerilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/mem.sv,,main_mem,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/mem.sv,1621683256,systemVerilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/cache_tb_16.sv,,mem_MM,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/mem_QS.sv,1621681983,systemVerilog,,,,mem_QS,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/ALU.v,1619248023,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/ControlUnit.v,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/Parameters.v,ALU,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/BranchDecisionMaking.v,1620545102,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/ControlUnit.v,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/Parameters.v,BranchDecisionMaking,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/ControlUnit.v,1619248023,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/DataExt.v,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/Parameters.v,ControlUnit,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/DataExt.v,1619248023,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/EXSegReg.v,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/Parameters.v,DataExt,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/EXSegReg.v,1619248023,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/HarzardUnit.v,,EXSegReg,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/HarzardUnit.v,1619248023,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/IDSegReg.v,,HarzardUnit,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/IDSegReg.v,1621759059,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/IFSegReg.v,,IDSegReg,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/IFSegReg.v,1619248023,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/ImmOperandUnit.v,,IFSegReg,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/ImmOperandUnit.v,1619248023,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/ASM-Benchmark/generate_inst/InstructionCache_QS.v,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/Parameters.v,ImmOperandUnit,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/MEMSegReg.v,1619248023,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/RV32Core.v,,MEMSegReg,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/NPC_Generator.v,1620545232,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/RV32Core.v,,NPC_Generator,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/Parameters.v,1619248023,verilog,,,,,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/RV32Core.v,1621664126,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/RegisterFile.v,,RV32Core,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/RegisterFile.v,1620545260,verilog,,D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/WBSegReg.v,,RegisterFile,,,,,,,,
D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/WBSegReg.v,1621663821,verilog,,,,WBSegReg,,,,,,,,
