==20572== Cachegrind, a cache and branch-prediction profiler
==20572== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20572== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20572== Command: ./srr-large
==20572== 
--20572-- warning: L3 cache found, using its data for the LL simulation.
--20572-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20572-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==20572== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20572== (see section Limitations in user manual)
==20572== NOTE: further instances of this message will not be shown
==20572== 
==20572== I   refs:      919,217,731,571
==20572== I1  misses:        476,224,968
==20572== LLi misses:              1,900
==20572== I1  miss rate:            0.05%
==20572== LLi miss rate:            0.00%
==20572== 
==20572== D   refs:      356,699,040,286  (240,279,389,405 rd   + 116,419,650,881 wr)
==20572== D1  misses:     80,951,888,525  ( 57,560,135,656 rd   +  23,391,752,869 wr)
==20572== LLd misses:            799,967  (        243,201 rd   +         556,766 wr)
==20572== D1  miss rate:            22.7% (           24.0%     +            20.1%  )
==20572== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20572== 
==20572== LL refs:        81,428,113,493  ( 58,036,360,624 rd   +  23,391,752,869 wr)
==20572== LL misses:             801,867  (        245,101 rd   +         556,766 wr)
==20572== LL miss rate:              0.0% (            0.0%     +             0.0%  )
