Analysis & Synthesis report for 16bAccumulator
Sat May 21 19:58:43 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |accumulatorFull|AccMemory:memsub|control:control_inst|current_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated
 17. Parameter Settings for User Entity Instance: AccMemory:memsub
 18. Parameter Settings for User Entity Instance: AccMemory:memsub|control:control_inst
 19. Parameter Settings for User Entity Instance: AccMemory:memsub|memory:memory_inst
 20. Parameter Settings for Inferred Entity Instance: AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "alu_sub:alus|reg16:ALUOut"
 23. Port Connectivity Checks: "alu_sub:alus|mux3b16:ALUSrcB"
 24. Port Connectivity Checks: "alu_sub:alus|mux2b16:ALUSrcA"
 25. Port Connectivity Checks: "alu_sub:alus"
 26. Port Connectivity Checks: "wires_subsystem:wiresub|reg16:Sp"
 27. Port Connectivity Checks: "wires_subsystem:wiresub|reg16:Acc"
 28. Port Connectivity Checks: "wires_subsystem:wiresub|mux3b16:AccSource"
 29. Port Connectivity Checks: "AccMemory:memsub|reg16:IO_inst"
 30. Port Connectivity Checks: "AccMemory:memsub|reg16:MDR_inst"
 31. Port Connectivity Checks: "AccMemory:memsub|reg16:IR_inst"
 32. Port Connectivity Checks: "AccMemory:memsub|memory:memory_inst"
 33. Port Connectivity Checks: "AccMemory:memsub|mux2b16:mux2b16_inst"
 34. Port Connectivity Checks: "AccMemory:memsub"
 35. Port Connectivity Checks: "PC:pcs|reg16:pc_reg"
 36. Port Connectivity Checks: "PC:pcs|mux2b16:src_mux"
 37. Port Connectivity Checks: "PC:pcs"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 21 19:58:43 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; 16bAccumulator                              ;
; Top-level Entity Name              ; accumulatorFull                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 406                                         ;
;     Total combinational functions  ; 372                                         ;
;     Dedicated logic registers      ; 128                                         ;
; Total registers                    ; 128                                         ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; accumulatorFull    ; 16bAccumulator     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                           ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                                ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; reg16.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/reg16.v                                        ;         ;
; alu16.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v                                        ;         ;
; mux1b16.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux1b16.v                                      ;         ;
; se16.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/se16.v                                         ;         ;
; ze16.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/ze16.v                                         ;         ;
; memory.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v                                       ;         ;
; memory.txt                                     ; yes             ; User File                                             ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.txt                                     ;         ;
; control.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v                                      ;         ;
; mux2b16.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux2b16.v                                      ;         ;
; accumulatorFull.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v                              ;         ;
; alu_sub.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu_sub.v                                      ;         ;
; mux3b16.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux3b16.v                                      ;         ;
; PC.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v                                           ;         ;
; shift_left.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/shift_left.v                                   ;         ;
; wires_subsystem.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v                              ;         ;
; mux1b1.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux1b1.v                                       ;         ;
; AccMemory.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v                                    ;         ;
; ze5.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/ze5.v                                          ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                       ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                          ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                       ;         ;
; aglobal181.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                       ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                        ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                           ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                           ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                         ;         ;
; db/altsyncram_pi91.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/db/altsyncram_pi91.tdf                         ;         ;
; db/16baccumulator.ram0_memory_16436850.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/db/16baccumulator.ram0_memory_16436850.hdl.mif ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 406       ;
;                                             ;           ;
; Total combinational functions               ; 372       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 179       ;
;     -- 3 input functions                    ; 148       ;
;     -- <=2 input functions                  ; 45        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 341       ;
;     -- arithmetic mode                      ; 31        ;
;                                             ;           ;
; Total registers                             ; 128       ;
;     -- Dedicated logic registers            ; 128       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 34        ;
; Total memory bits                           ; 8192      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 144       ;
; Total fan-out                               ; 1946      ;
; Average fan-out                             ; 3.33      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |accumulatorFull                             ; 372 (0)             ; 128 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 34   ; 0            ; |accumulatorFull                                                                                         ; accumulatorFull ; work         ;
;    |AccMemory:memsub|                        ; 128 (1)             ; 70 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|AccMemory:memsub                                                                        ; AccMemory       ; work         ;
;       |control:control_inst|                 ; 75 (75)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|AccMemory:memsub|control:control_inst                                                   ; control         ; work         ;
;       |memory:memory_inst|                   ; 4 (4)               ; 1 (1)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|AccMemory:memsub|memory:memory_inst                                                     ; memory          ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_pi91:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated ; altsyncram_pi91 ; work         ;
;       |mux1b16:mux1b16_MDROut|               ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|AccMemory:memsub|mux1b16:mux1b16_MDROut                                                 ; mux1b16         ; work         ;
;       |mux1b16:mux1b16_inst|                 ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|AccMemory:memsub|mux1b16:mux1b16_inst                                                   ; mux1b16         ; work         ;
;       |mux2b16:mux2b16_inst|                 ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|AccMemory:memsub|mux2b16:mux2b16_inst                                                   ; mux2b16         ; work         ;
;       |reg16:IO_inst|                        ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|AccMemory:memsub|reg16:IO_inst                                                          ; reg16           ; work         ;
;       |reg16:IR_inst|                        ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|AccMemory:memsub|reg16:IR_inst                                                          ; reg16           ; work         ;
;       |reg16:MDR_inst|                       ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|AccMemory:memsub|reg16:MDR_inst                                                         ; reg16           ; work         ;
;    |PC:pcs|                                  ; 17 (1)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|PC:pcs                                                                                  ; PC              ; work         ;
;       |mux2b16:src_mux|                      ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|PC:pcs|mux2b16:src_mux                                                                  ; mux2b16         ; work         ;
;       |reg16:pc_reg|                         ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|PC:pcs|reg16:pc_reg                                                                     ; reg16           ; work         ;
;    |alu_sub:alus|                            ; 165 (0)             ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|alu_sub:alus                                                                            ; alu_sub         ; work         ;
;       |alu16:ALUC|                           ; 100 (100)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|alu_sub:alus|alu16:ALUC                                                                 ; alu16           ; work         ;
;       |mux2b16:ALUSrcA|                      ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|alu_sub:alus|mux2b16:ALUSrcA                                                            ; mux2b16         ; work         ;
;       |mux3b16:ALUSrcB|                      ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|alu_sub:alus|mux3b16:ALUSrcB                                                            ; mux3b16         ; work         ;
;       |reg16:ALUOut|                         ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|alu_sub:alus|reg16:ALUOut                                                               ; reg16           ; work         ;
;    |wires_subsystem:wiresub|                 ; 62 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|wires_subsystem:wiresub                                                                 ; wires_subsystem ; work         ;
;       |mux3b16:AccSource|                    ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|wires_subsystem:wiresub|mux3b16:AccSource                                               ; mux3b16         ; work         ;
;       |reg16:Acc|                            ; 3 (3)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|wires_subsystem:wiresub|reg16:Acc                                                       ; reg16           ; work         ;
;       |reg16:Sp|                             ; 8 (8)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accumulatorFull|wires_subsystem:wiresub|reg16:Sp                                                        ; reg16           ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 16           ; --           ; --           ; 16384 ; db/16bAccumulator.ram0_memory_16436850.hdl.mif ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |accumulatorFull|AccMemory:memsub|control:control_inst|current_state                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+----------------------+--------------------+-------------------+------------------+--------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+----------------------+-------------------+-------------------+-------------------+-------------------+---------------------+--------------------+--------------------+--------------------+----------------------+---------------------+
; Name                 ; current_state.Loadui ; current_state.Slti ; current_state.Add ; current_state.Ms ; current_state.Jump ; current_state.Bne ; current_state.Sub ; current_state.Beq ; current_state.Or ; current_state.Sw ; current_state.Lw ; current_state.SwOrLw ; current_state.Slt ; current_state.And ; current_state.Ori ; current_state.Jal ; current_state.Loadi ; current_state.Save ; current_state.Addi ; current_state.Load ; current_state.Decode ; current_state.Fetch ;
+----------------------+----------------------+--------------------+-------------------+------------------+--------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+----------------------+-------------------+-------------------+-------------------+-------------------+---------------------+--------------------+--------------------+--------------------+----------------------+---------------------+
; current_state.Fetch  ; 0                    ; 0                  ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 0                   ;
; current_state.Decode ; 0                    ; 0                  ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                  ; 1                    ; 1                   ;
; current_state.Load   ; 0                    ; 0                  ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                  ; 0                  ; 1                  ; 0                    ; 1                   ;
; current_state.Addi   ; 0                    ; 0                  ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                  ; 1                  ; 0                  ; 0                    ; 1                   ;
; current_state.Save   ; 0                    ; 0                  ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 1                  ; 0                  ; 0                  ; 0                    ; 1                   ;
; current_state.Loadi  ; 0                    ; 0                  ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 1                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                   ;
; current_state.Jal    ; 0                    ; 0                  ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                    ; 0                 ; 0                 ; 0                 ; 1                 ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                   ;
; current_state.Ori    ; 0                    ; 0                  ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                    ; 0                 ; 0                 ; 1                 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                   ;
; current_state.And    ; 0                    ; 0                  ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                    ; 0                 ; 1                 ; 0                 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                   ;
; current_state.Slt    ; 0                    ; 0                  ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                    ; 1                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                   ;
; current_state.SwOrLw ; 0                    ; 0                  ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                   ;
; current_state.Lw     ; 0                    ; 0                  ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                   ;
; current_state.Sw     ; 0                    ; 0                  ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                   ;
; current_state.Or     ; 0                    ; 0                  ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                   ;
; current_state.Beq    ; 0                    ; 0                  ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                   ;
; current_state.Sub    ; 0                    ; 0                  ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                   ;
; current_state.Bne    ; 0                    ; 0                  ; 0                 ; 0                ; 0                  ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                   ;
; current_state.Jump   ; 0                    ; 0                  ; 0                 ; 0                ; 1                  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                   ;
; current_state.Ms     ; 0                    ; 0                  ; 0                 ; 1                ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                   ;
; current_state.Add    ; 0                    ; 0                  ; 1                 ; 0                ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                   ;
; current_state.Slti   ; 0                    ; 1                  ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                   ;
; current_state.Loadui ; 1                    ; 0                  ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                  ; 0                    ; 1                   ;
+----------------------+----------------------+--------------------+-------------------+------------------+--------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+----------------------+-------------------+-------------------+-------------------+-------------------+---------------------+--------------------+--------------------+--------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                            ;
+-----------------------------------------------------+-------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                             ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------------------+------------------------+
; AccMemory:memsub|control:control_inst|MemData[0]    ; AccMemory:memsub|control:control_inst|WideOr23  ; yes                    ;
; AccMemory:memsub|control:control_inst|ACCSrc[2]     ; AccMemory:memsub|control:control_inst|WideOr18  ; yes                    ;
; AccMemory:memsub|control:control_inst|ACCSrc[1]     ; AccMemory:memsub|control:control_inst|WideOr18  ; yes                    ;
; AccMemory:memsub|control:control_inst|ACCSrc[0]     ; AccMemory:memsub|control:control_inst|WideOr18  ; yes                    ;
; alu_sub:alus|alu16:ALUC|Out[0]                      ; alu_sub:alus|alu16:ALUC|Mux16                   ; yes                    ;
; AccMemory:memsub|control:control_inst|PCSrc[0]      ; AccMemory:memsub|control:control_inst|WideOr1   ; yes                    ;
; AccMemory:memsub|control:control_inst|BneOrBeq[0]   ; AccMemory:memsub|control:control_inst|Branch[0] ; yes                    ;
; alu_sub:alus|alu16:ALUC|Out[1]                      ; alu_sub:alus|alu16:ALUC|Mux16                   ; yes                    ;
; alu_sub:alus|alu16:ALUC|Out[2]                      ; alu_sub:alus|alu16:ALUC|Mux16                   ; yes                    ;
; alu_sub:alus|alu16:ALUC|Out[3]                      ; alu_sub:alus|alu16:ALUC|Mux16                   ; yes                    ;
; alu_sub:alus|alu16:ALUC|Out[4]                      ; alu_sub:alus|alu16:ALUC|Mux16                   ; yes                    ;
; alu_sub:alus|alu16:ALUC|Out[5]                      ; alu_sub:alus|alu16:ALUC|Mux16                   ; yes                    ;
; alu_sub:alus|alu16:ALUC|Out[6]                      ; alu_sub:alus|alu16:ALUC|Mux16                   ; yes                    ;
; alu_sub:alus|alu16:ALUC|Out[7]                      ; alu_sub:alus|alu16:ALUC|Mux16                   ; yes                    ;
; alu_sub:alus|alu16:ALUC|Out[8]                      ; alu_sub:alus|alu16:ALUC|Mux16                   ; yes                    ;
; alu_sub:alus|alu16:ALUC|Out[9]                      ; alu_sub:alus|alu16:ALUC|Mux16                   ; yes                    ;
; alu_sub:alus|alu16:ALUC|Out[10]                     ; alu_sub:alus|alu16:ALUC|Mux16                   ; yes                    ;
; alu_sub:alus|alu16:ALUC|Out[11]                     ; alu_sub:alus|alu16:ALUC|Mux16                   ; yes                    ;
; alu_sub:alus|alu16:ALUC|Out[12]                     ; alu_sub:alus|alu16:ALUC|Mux16                   ; yes                    ;
; alu_sub:alus|alu16:ALUC|Out[13]                     ; alu_sub:alus|alu16:ALUC|Mux16                   ; yes                    ;
; alu_sub:alus|alu16:ALUC|Out[14]                     ; alu_sub:alus|alu16:ALUC|Mux16                   ; yes                    ;
; alu_sub:alus|alu16:ALUC|Out[15]                     ; alu_sub:alus|alu16:ALUC|Mux16                   ; yes                    ;
; AccMemory:memsub|control:control_inst|ALUSrcA[1]    ; AccMemory:memsub|control:control_inst|WideOr3   ; yes                    ;
; AccMemory:memsub|control:control_inst|ALUSrcA[0]    ; AccMemory:memsub|control:control_inst|WideOr3   ; yes                    ;
; AccMemory:memsub|control:control_inst|ALUOp[0]      ; AccMemory:memsub|control:control_inst|WideOr3   ; yes                    ;
; AccMemory:memsub|control:control_inst|ALUSrcB[2]    ; AccMemory:memsub|control:control_inst|WideOr3   ; yes                    ;
; AccMemory:memsub|control:control_inst|ALUSrcB[0]    ; AccMemory:memsub|control:control_inst|WideOr3   ; yes                    ;
; AccMemory:memsub|control:control_inst|ALUSrcB[1]    ; AccMemory:memsub|control:control_inst|WideOr3   ; yes                    ;
; AccMemory:memsub|control:control_inst|ALUOp[2]      ; AccMemory:memsub|control:control_inst|WideOr3   ; yes                    ;
; AccMemory:memsub|control:control_inst|ALUOp[1]      ; AccMemory:memsub|control:control_inst|WideOr3   ; yes                    ;
; Number of user-specified and inferred latches = 30  ;                                                 ;                        ;
+-----------------------------------------------------+-------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+--------------------------------------------------------+----------------------------------------+
; Register name                                          ; Reason for Removal                     ;
+--------------------------------------------------------+----------------------------------------+
; AccMemory:memsub|memory:memory_inst|addr_reg[9]        ; Stuck at GND due to stuck port data_in ;
; alu_sub:alus|reg16:ALUOut|Out[10..15]                  ; Lost fanout                            ;
; AccMemory:memsub|control:control_inst|current_state.Sw ; Lost fanout                            ;
; AccMemory:memsub|control:control_inst|current_state~4  ; Lost fanout                            ;
; AccMemory:memsub|control:control_inst|current_state~5  ; Lost fanout                            ;
; AccMemory:memsub|control:control_inst|current_state~6  ; Lost fanout                            ;
; AccMemory:memsub|control:control_inst|current_state~7  ; Lost fanout                            ;
; AccMemory:memsub|control:control_inst|current_state~8  ; Lost fanout                            ;
; Total Number of Removed Registers = 13                 ;                                        ;
+--------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 128   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 127   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 80    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; wires_subsystem:wiresub|reg16:Sp|Out[9] ; 1       ;
; wires_subsystem:wiresub|reg16:Sp|Out[7] ; 1       ;
; wires_subsystem:wiresub|reg16:Sp|Out[6] ; 1       ;
; wires_subsystem:wiresub|reg16:Sp|Out[5] ; 1       ;
; wires_subsystem:wiresub|reg16:Sp|Out[4] ; 1       ;
; wires_subsystem:wiresub|reg16:Sp|Out[3] ; 1       ;
; wires_subsystem:wiresub|reg16:Sp|Out[2] ; 1       ;
; wires_subsystem:wiresub|reg16:Sp|Out[1] ; 1       ;
; Total number of inverted registers = 8  ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                              ;
+----------------------------------------------------+-----------------------------------------------+------+
; Register Name                                      ; Megafunction                                  ; Type ;
+----------------------------------------------------+-----------------------------------------------+------+
; AccMemory:memsub|memory:memory_inst|addr_reg[0..8] ; AccMemory:memsub|memory:memory_inst|ram_rtl_0 ; RAM  ;
+----------------------------------------------------+-----------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |accumulatorFull|wires_subsystem:wiresub|reg16:Acc|Out[4]     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |accumulatorFull|wires_subsystem:wiresub|reg16:Acc|Out[9]     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |accumulatorFull|AccMemory:memsub|mux2b16:mux2b16_inst|Out[9] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |accumulatorFull|alu_sub:alus|mux2b16:ALUSrcA|Out[15]         ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; No         ; |accumulatorFull|alu_sub:alus|alu16:ALUC|Mux12                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |accumulatorFull|alu_sub:alus|mux3b16:ALUSrcB|Mux0            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |accumulatorFull|alu_sub:alus|mux3b16:ALUSrcB|Mux11           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AccMemory:memsub ;
+----------------+------------------+---------------------------+
; Parameter Name ; Value            ; Type                      ;
+----------------+------------------+---------------------------+
; RA             ; 0000011111111110 ; Unsigned Binary           ;
+----------------+------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AccMemory:memsub|control:control_inst ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; Fetch          ; 0     ; Signed Integer                                            ;
; Decode         ; 1     ; Signed Integer                                            ;
; Load           ; 2     ; Signed Integer                                            ;
; Addi           ; 3     ; Signed Integer                                            ;
; Save           ; 4     ; Signed Integer                                            ;
; Loadi          ; 5     ; Signed Integer                                            ;
; Jal            ; 6     ; Signed Integer                                            ;
; Ori            ; 7     ; Signed Integer                                            ;
; And            ; 8     ; Signed Integer                                            ;
; Slt            ; 9     ; Signed Integer                                            ;
; SwOrLw         ; 10    ; Signed Integer                                            ;
; Lw             ; 11    ; Signed Integer                                            ;
; Sw             ; 12    ; Signed Integer                                            ;
; Or             ; 13    ; Signed Integer                                            ;
; Beq            ; 14    ; Signed Integer                                            ;
; Sub            ; 15    ; Signed Integer                                            ;
; Bne            ; 16    ; Signed Integer                                            ;
; Jump           ; 17    ; Signed Integer                                            ;
; Ms             ; 18    ; Signed Integer                                            ;
; Add            ; 19    ; Signed Integer                                            ;
; Slti           ; 20    ; Signed Integer                                            ;
; Loadui         ; 21    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AccMemory:memsub|memory:memory_inst ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                          ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------+
; Parameter Name                     ; Value                                          ; Type                ;
+------------------------------------+------------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped             ;
; OPERATION_MODE                     ; SINGLE_PORT                                    ; Untyped             ;
; WIDTH_A                            ; 16                                             ; Untyped             ;
; WIDTHAD_A                          ; 10                                             ; Untyped             ;
; NUMWORDS_A                         ; 1024                                           ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped             ;
; WIDTH_B                            ; 1                                              ; Untyped             ;
; WIDTHAD_B                          ; 1                                              ; Untyped             ;
; NUMWORDS_B                         ; 1                                              ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped             ;
; BYTE_SIZE                          ; 8                                              ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped             ;
; INIT_FILE                          ; db/16bAccumulator.ram0_memory_16436850.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_pi91                                ; Untyped             ;
+------------------------------------+------------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 1                                                        ;
; Entity Instance                           ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 16                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sub:alus|reg16:ALUOut"                                                                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; E      ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; Preset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "alu_sub:alus|mux3b16:ALUSrcB" ;
+----------+-------+----------+----------------------------+
; Port     ; Type  ; Severity ; Details                    ;
+----------+-------+----------+----------------------------+
; a[15..2] ; Input ; Info     ; Stuck at GND               ;
; a[1]     ; Input ; Info     ; Stuck at VCC               ;
; a[0]     ; Input ; Info     ; Stuck at GND               ;
+----------+-------+----------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sub:alus|mux2b16:ALUSrcA"                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sub:alus"                                                                                                                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Zero ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (16 bits) it drives.  The 15 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "wires_subsystem:wiresub|reg16:Sp" ;
+----------------+-------+----------+--------------------------+
; Port           ; Type  ; Severity ; Details                  ;
+----------------+-------+----------+--------------------------+
; Preset[7..1]   ; Input ; Info     ; Stuck at VCC             ;
; Preset[15..10] ; Input ; Info     ; Stuck at GND             ;
; Preset[9]      ; Input ; Info     ; Stuck at VCC             ;
; Preset[8]      ; Input ; Info     ; Stuck at GND             ;
; Preset[0]      ; Input ; Info     ; Stuck at GND             ;
+----------------+-------+----------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wires_subsystem:wiresub|reg16:Acc"                                                                                                                                                          ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preset        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Preset[15..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "wires_subsystem:wiresub|mux3b16:AccSource" ;
+---------+-------+----------+------------------------------------------+
; Port    ; Type  ; Severity ; Details                                  ;
+---------+-------+----------+------------------------------------------+
; a[7..0] ; Input ; Info     ; Stuck at GND                             ;
+---------+-------+----------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccMemory:memsub|reg16:IO_inst"                                                                                                                                                             ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preset        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Preset[15..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccMemory:memsub|reg16:MDR_inst"                                                                                                                                                            ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; E             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; E[0]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; Preset        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Preset[15..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccMemory:memsub|reg16:IR_inst"                                                                                                                                                             ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preset        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Preset[15..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccMemory:memsub|memory:memory_inst"                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (10 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccMemory:memsub|mux2b16:mux2b16_inst"                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; C[15..1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; C[0]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; Out[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccMemory:memsub"                                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; IROut[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PC:pcs|reg16:pc_reg"                                                                                                                                                                        ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preset        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Preset[15..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "PC:pcs|mux2b16:src_mux" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; D    ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PC:pcs"                                                                                                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Zero     ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (1 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PCWrite  ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; Branch   ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; bneOrbeq ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 128                         ;
;     CLR               ; 47                          ;
;     ENA CLR           ; 80                          ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 372                         ;
;     arith             ; 31                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 30                          ;
;     normal            ; 341                         ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 35                          ;
;         3 data inputs ; 118                         ;
;         4 data inputs ; 179                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 8.40                        ;
; Average LUT depth     ; 4.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat May 21 19:58:33 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 16bAccumulator -c 16bAccumulator
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file reg16.v
    Info (12023): Found entity 1: reg16 File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/reg16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem16.v
    Info (12023): Found entity 1: mem16 File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mem16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu16.v
    Info (12023): Found entity 1: alu16 File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux1b16.v
    Info (12023): Found entity 1: mux1b16 File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux1b16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file se16.v
    Info (12023): Found entity 1: se16 File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/se16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ze16.v
    Info (12023): Found entity 1: ze16 File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/ze16.v Line: 1
Warning (10229): Verilog HDL Expression warning at memory.v(25): truncated literal to match 10 bits File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file tb_memory.v
    Info (12023): Found entity 1: tb_memory File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/tb_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file blockmemorycontrol.v
    Info (12023): Found entity 1: MIPS_control_unit File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/BlockMemoryControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file connected_control_memory.v
    Info (12023): Found entity 1: connected_control_memory File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/connected_control_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_connected_control_memory.v
    Info (12023): Found entity 1: tb_connected_control_memory File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/tb_connected_control_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2b16.v
    Info (12023): Found entity 1: mux2b16 File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux2b16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file accumulatorfull.v
    Info (12023): Found entity 1: accumulatorFull File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_sub.v
    Info (12023): Found entity 1: alu_sub File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu_sub.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux3b16.v
    Info (12023): Found entity 1: mux3b16 File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux3b16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_left.v
    Info (12023): Found entity 1: shift_left File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/shift_left.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wires_subsystem.v
    Info (12023): Found entity 1: wires_subsystem File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux1b1.v
    Info (12023): Found entity 1: mux1b1 File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux1b1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file accmemory.v
    Info (12023): Found entity 1: AccMemory File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_16baccumulator.v
    Info (12023): Found entity 1: tb_16bAccumulator File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/tb_16bAccumulator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ze5.v
    Info (12023): Found entity 1: ze5 File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/ze5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sp16.v
    Info (12023): Found entity 1: sp16 File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/sp16.v Line: 1
Info (12127): Elaborating entity "accumulatorFull" for the top level hierarchy
Info (12128): Elaborating entity "PC" for hierarchy "PC:pcs" File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 64
Info (12128): Elaborating entity "ze5" for hierarchy "PC:pcs|ze5:ze5_inst" File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v Line: 25
Info (12128): Elaborating entity "shift_left" for hierarchy "PC:pcs|shift_left:zel" File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v Line: 30
Info (12128): Elaborating entity "mux2b16" for hierarchy "PC:pcs|mux2b16:src_mux" File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v Line: 40
Info (12128): Elaborating entity "mux1b1" for hierarchy "PC:pcs|mux1b1:bnebeq_mux" File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v Line: 47
Info (12128): Elaborating entity "reg16" for hierarchy "PC:pcs|reg16:pc_reg" File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v Line: 56
Info (12128): Elaborating entity "AccMemory" for hierarchy "AccMemory:memsub" File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 100
Info (12128): Elaborating entity "control" for hierarchy "AccMemory:memsub|control:control_inst" File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v Line: 62
Warning (10240): Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable "PCSrc", which holds its previous value in one or more paths through the always construct File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (10240): Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable "ALUSrcA", which holds its previous value in one or more paths through the always construct File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (10240): Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable "ALUSrcB", which holds its previous value in one or more paths through the always construct File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (10240): Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable "ALUOp", which holds its previous value in one or more paths through the always construct File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (10240): Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable "ACCSrc", which holds its previous value in one or more paths through the always construct File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (10240): Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable "MemData", which holds its previous value in one or more paths through the always construct File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (10240): Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable "BneOrBeq", which holds its previous value in one or more paths through the always construct File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Info (10041): Inferred latch for "BneOrBeq[0]" at control.v(65) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Info (10041): Inferred latch for "BneOrBeq[1]" at control.v(65) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Info (10041): Inferred latch for "MemData[0]" at control.v(65) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Info (10041): Inferred latch for "ACCSrc[0]" at control.v(65) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Info (10041): Inferred latch for "ACCSrc[1]" at control.v(65) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Info (10041): Inferred latch for "ACCSrc[2]" at control.v(65) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Info (10041): Inferred latch for "ALUOp[0]" at control.v(65) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Info (10041): Inferred latch for "ALUOp[1]" at control.v(65) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Info (10041): Inferred latch for "ALUOp[2]" at control.v(65) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Info (10041): Inferred latch for "ALUSrcB[0]" at control.v(65) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Info (10041): Inferred latch for "ALUSrcB[1]" at control.v(65) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Info (10041): Inferred latch for "ALUSrcB[2]" at control.v(65) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Info (10041): Inferred latch for "ALUSrcA[0]" at control.v(65) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Info (10041): Inferred latch for "ALUSrcA[1]" at control.v(65) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Info (10041): Inferred latch for "PCSrc[0]" at control.v(65) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Info (10041): Inferred latch for "PCSrc[1]" at control.v(65) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Info (12128): Elaborating entity "mux1b16" for hierarchy "AccMemory:memsub|mux1b16:mux1b16_inst" File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v Line: 103
Info (12128): Elaborating entity "memory" for hierarchy "AccMemory:memsub|memory:memory_inst" File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v Line: 113
Warning (10850): Verilog HDL warning at memory.v(21): number of words (75) in memory file does not match the number of elements in the address range [0:1023] File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v Line: 21
Warning (10230): Verilog HDL assignment warning at memory.v(38): truncated value with size 32 to match size of target (10) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v Line: 38
Info (12128): Elaborating entity "wires_subsystem" for hierarchy "wires_subsystem:wiresub" File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 122
Info (12128): Elaborating entity "se16" for hierarchy "wires_subsystem:wiresub|se16:SignExtend" File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v Line: 21
Info (12128): Elaborating entity "ze16" for hierarchy "wires_subsystem:wiresub|ze16:ZeroExtend" File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v Line: 25
Info (12128): Elaborating entity "mux3b16" for hierarchy "wires_subsystem:wiresub|mux3b16:AccSource" File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v Line: 27
Info (12128): Elaborating entity "alu_sub" for hierarchy "alu_sub:alus" File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 145
Info (12128): Elaborating entity "alu16" for hierarchy "alu_sub:alus|alu16:ALUC" File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu_sub.v Line: 47
Warning (10270): Verilog HDL Case Statement warning at alu16.v(14): incomplete case statement has no default case item File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at alu16.v(10): inferring latch(es) for variable "Zero", which holds its previous value in one or more paths through the always construct File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Warning (10240): Verilog HDL Always Construct warning at alu16.v(10): inferring latch(es) for variable "Out", which holds its previous value in one or more paths through the always construct File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Info (10041): Inferred latch for "Out[0]" at alu16.v(10) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Info (10041): Inferred latch for "Out[1]" at alu16.v(10) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Info (10041): Inferred latch for "Out[2]" at alu16.v(10) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Info (10041): Inferred latch for "Out[3]" at alu16.v(10) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Info (10041): Inferred latch for "Out[4]" at alu16.v(10) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Info (10041): Inferred latch for "Out[5]" at alu16.v(10) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Info (10041): Inferred latch for "Out[6]" at alu16.v(10) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Info (10041): Inferred latch for "Out[7]" at alu16.v(10) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Info (10041): Inferred latch for "Out[8]" at alu16.v(10) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Info (10041): Inferred latch for "Out[9]" at alu16.v(10) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Info (10041): Inferred latch for "Out[10]" at alu16.v(10) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Info (10041): Inferred latch for "Out[11]" at alu16.v(10) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Info (10041): Inferred latch for "Out[12]" at alu16.v(10) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Info (10041): Inferred latch for "Out[13]" at alu16.v(10) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Info (10041): Inferred latch for "Out[14]" at alu16.v(10) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Info (10041): Inferred latch for "Out[15]" at alu16.v(10) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Info (10041): Inferred latch for "Zero[0]" at alu16.v(10) File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "zero[15]" is missing source, defaulting to GND File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 44
    Warning (12110): Net "zero[14]" is missing source, defaulting to GND File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 44
    Warning (12110): Net "zero[13]" is missing source, defaulting to GND File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 44
    Warning (12110): Net "zero[12]" is missing source, defaulting to GND File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 44
    Warning (12110): Net "zero[11]" is missing source, defaulting to GND File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 44
    Warning (12110): Net "zero[10]" is missing source, defaulting to GND File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 44
    Warning (12110): Net "zero[9]" is missing source, defaulting to GND File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 44
    Warning (12110): Net "zero[8]" is missing source, defaulting to GND File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 44
    Warning (12110): Net "zero[7]" is missing source, defaulting to GND File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 44
    Warning (12110): Net "zero[6]" is missing source, defaulting to GND File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 44
    Warning (12110): Net "zero[5]" is missing source, defaulting to GND File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 44
    Warning (12110): Net "zero[4]" is missing source, defaulting to GND File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 44
    Warning (12110): Net "zero[3]" is missing source, defaulting to GND File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 44
    Warning (12110): Net "zero[2]" is missing source, defaulting to GND File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 44
    Warning (12110): Net "zero[1]" is missing source, defaulting to GND File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v Line: 44
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/db/16bAccumulator.ram0_memory_16436850.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276021): Created node "AccMemory:memsub|memory:memory_inst|ram" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design. File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v Line: 15
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "AccMemory:memsub|memory:memory_inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/16bAccumulator.ram0_memory_16436850.hdl.mif
Info (12130): Elaborated megafunction instantiation "AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/16bAccumulator.ram0_memory_16436850.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pi91.tdf
    Info (12023): Found entity 1: altsyncram_pi91 File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/db/altsyncram_pi91.tdf Line: 27
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch AccMemory:memsub|control:control_inst|MemData[0] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|current_state.Jal File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 23
Warning (13012): Latch alu_sub:alus|alu16:ALUC|Out[0] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|ALUOp[1] File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (13012): Latch AccMemory:memsub|control:control_inst|PCSrc[0] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|current_state.Jal File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 23
Warning (13012): Latch AccMemory:memsub|control:control_inst|BneOrBeq[0] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|current_state.Bne File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 23
Warning (13012): Latch alu_sub:alus|alu16:ALUC|Out[1] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|ALUOp[2] File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (13012): Latch alu_sub:alus|alu16:ALUC|Out[2] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|ALUOp[2] File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (13012): Latch alu_sub:alus|alu16:ALUC|Out[3] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|ALUOp[2] File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (13012): Latch alu_sub:alus|alu16:ALUC|Out[4] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|ALUOp[2] File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (13012): Latch alu_sub:alus|alu16:ALUC|Out[5] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|ALUOp[2] File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (13012): Latch alu_sub:alus|alu16:ALUC|Out[6] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|ALUOp[2] File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (13012): Latch alu_sub:alus|alu16:ALUC|Out[7] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|ALUOp[2] File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (13012): Latch alu_sub:alus|alu16:ALUC|Out[8] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|ALUOp[2] File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (13012): Latch alu_sub:alus|alu16:ALUC|Out[9] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|ALUOp[2] File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (13012): Latch alu_sub:alus|alu16:ALUC|Out[10] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|ALUOp[2] File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (13012): Latch alu_sub:alus|alu16:ALUC|Out[11] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|ALUOp[2] File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (13012): Latch alu_sub:alus|alu16:ALUC|Out[12] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|ALUOp[2] File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (13012): Latch alu_sub:alus|alu16:ALUC|Out[13] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|ALUOp[2] File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (13012): Latch alu_sub:alus|alu16:ALUC|Out[14] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|ALUOp[2] File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Warning (13012): Latch alu_sub:alus|alu16:ALUC|Out[15] has unsafe behavior File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AccMemory:memsub|control:control_inst|ALUOp[2] File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v Line: 65
Info (13000): Registers with preset signals will power-up high File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/reg16.v Line: 14
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ALTSYNCRAM" File: C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/db/altsyncram_pi91.tdf Line: 36
Info (144001): Generated suppressed messages file C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/output_files/16bAccumulator.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 488 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 438 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings
    Info: Peak virtual memory: 4813 megabytes
    Info: Processing ended: Sat May 21 19:58:43 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/output_files/16bAccumulator.map.smsg.


