<dec f='llvm/llvm/utils/TableGen/CodeGenInstruction.h' l='103' type='unsigned int'/>
<use f='llvm/llvm/utils/TableGen/CodeGenInstruction.h' l='123' u='w' c='_ZN4llvm14CGIOperandList11OperandInfoC1EPNS_6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_SB_SB_jjPNS_7DagInitE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenInstruction.h' l='191' u='r' c='_ZNK4llvm14CGIOperandList25getFlattenedOperandNumberESt4pairIjjE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenInstruction.h' l='199' u='r' c='_ZNK4llvm14CGIOperandList19getSubOperandNumberEj'/>
<use f='llvm/llvm/utils/TableGen/CodeGenInstruction.h' l='200' u='r' c='_ZNK4llvm14CGIOperandList19getSubOperandNumberEj'/>
<offset>1088</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenInstruction.h' l='97'>/// MIOperandNo - Currently (this is meant to be phased out), some logical
      /// operands correspond to multiple MachineInstr operands.  In the X86
      /// target for example, one address operand is represented as 4
      /// MachineOperands.  Because of this, the operand number in the
      /// OperandList may not match the MachineInstr operand num.  Until it
      /// does, this contains the MI operand index of this operand.</doc>
<use f='llvm/llvm/utils/TableGen/AsmWriterInst.cpp' l='178' u='r' c='_ZN4llvm13AsmWriterInstC1ERKNS_18CodeGenInstructionEjj'/>
<use f='llvm/llvm/utils/TableGen/CodeEmitterGen.cpp' l='108' u='r' c='_ZN12_GLOBAL__N_114CodeEmitterGen23AddCodeToMergeInOperandEPN4llvm6RecordEPNS1_8BitsInitERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERjRSt3s9982305'/>
<use f='llvm/llvm/utils/TableGen/CodeEmitterGen.cpp' l='121' u='r' c='_ZN12_GLOBAL__N_114CodeEmitterGen23AddCodeToMergeInOperandEPN4llvm6RecordEPNS1_8BitsInitERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERjRSt3s9982305'/>
<use f='llvm/llvm/utils/TableGen/InstrInfoEmitter.cpp' l='243' u='r' c='_ZN12_GLOBAL__N_116InstrInfoEmitter18initOperandMapDataEN4llvm8ArrayRefIPKNS1_18CodeGenInstructionEEENS1_9StringRefERSt3mapINSt7__cxx1112basic_stringI4425182'/>
<use f='llvm/llvm/utils/TableGen/InstrInfoEmitter.cpp' l='741' u='r' c='_ZN12_GLOBAL__N_116InstrInfoEmitter10emitRecordERKN4llvm18CodeGenInstructionEjPNS1_6RecordERSt3mapISt6vectorIS6_SaIS6_EEjSt4lessISA_ESaISt4pairIKSA_jE1156822'/>
<use f='llvm/llvm/utils/TableGen/PseudoLoweringEmitter.cpp' l='195' u='r' c='_ZN12_GLOBAL__N_121PseudoLoweringEmitter17evaluateExpansionEPN4llvm6RecordE'/>
<use f='llvm/llvm/utils/TableGen/PseudoLoweringEmitter.cpp' l='209' u='r' c='_ZN12_GLOBAL__N_121PseudoLoweringEmitter17evaluateExpansionEPN4llvm6RecordE'/>
<use f='llvm/llvm/utils/TableGen/PseudoLoweringEmitter.cpp' l='252' u='r' c='_ZN12_GLOBAL__N_121PseudoLoweringEmitter19emitLoweringEmitterERN4llvm11raw_ostreamE'/>
