

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_s'
================================================================
* Date:           Wed Aug 14 11:42:37 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.212 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  55.000 ns|  55.000 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.21>
ST_1 : Operation 13 [1/1] (1.42ns)   --->   "%layer6_out_read = read i192 @_ssdm_op_Read.ap_fifo.volatile.i192P0A, i192 %layer6_out" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 13 'read' 'layer6_out_read' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a = trunc i192 %layer6_out_read" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 14 'trunc' 'a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_31 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 160, i32 175" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 15 'partselect' 'a_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%a_30 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 176, i32 191" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 16 'partselect' 'a_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%a_29 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 16, i32 31" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 17 'partselect' 'a_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_21 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 32, i32 47" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 18 'partselect' 'a_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_22 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 48, i32 63" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 19 'partselect' 'a_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_23 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 64, i32 79" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 20 'partselect' 'a_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%a_24 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 80, i32 95" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 21 'partselect' 'a_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%a_25 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 96, i32 111" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 22 'partselect' 'a_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%a_26 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 112, i32 127" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 23 'partselect' 'a_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_27 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 128, i32 143" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 24 'partselect' 'a_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_28 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 144, i32 159" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 25 'partselect' 'a_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %a" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 26 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.94ns)   --->   "%mul_ln42 = mul i26 %sext_ln42, i26 2441" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 27 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%add_ln42 = add i26 %mul_ln42, i26 860160" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 28 'add' 'add_ln42' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 29 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln42_24 = sext i16 %a_29" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 30 'sext' 'sext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.94ns)   --->   "%mul_ln42_24 = mul i26 %sext_ln42_24, i26 3487" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 31 'mul' 'mul_ln42_24' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.84ns)   --->   "%add_ln42_24 = add i26 %mul_ln42_24, i26 66081792" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 32 'add' 'add_ln42_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln41_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_24, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 33 'partselect' 'trunc_ln41_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln42_25 = sext i16 %a_21" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 34 'sext' 'sext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.94ns)   --->   "%mul_ln42_25 = mul i26 %sext_ln42_25, i26 2009" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 35 'mul' 'mul_ln42_25' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.84ns)   --->   "%add_ln42_25 = add i26 %mul_ln42_25, i26 75776" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 36 'add' 'add_ln42_25' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln41_23 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_25, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 37 'partselect' 'trunc_ln41_23' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln42_26 = sext i16 %a_22" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 38 'sext' 'sext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.94ns)   --->   "%mul_ln42_26 = mul i26 %sext_ln42_26, i26 1396" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 39 'mul' 'mul_ln42_26' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.84ns)   --->   "%add_ln42_26 = add i26 %mul_ln42_26, i26 66846720" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 40 'add' 'add_ln42_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln41_24 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_26, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 41 'partselect' 'trunc_ln41_24' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln42_27 = sext i16 %a_23" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 42 'sext' 'sext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.94ns)   --->   "%mul_ln42_27 = mul i26 %sext_ln42_27, i26 1733" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 43 'mul' 'mul_ln42_27' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.84ns)   --->   "%add_ln42_27 = add i26 %mul_ln42_27, i26 809984" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 44 'add' 'add_ln42_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln41_25 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_27, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 45 'partselect' 'trunc_ln41_25' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln42_28 = sext i16 %a_24" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 46 'sext' 'sext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.94ns)   --->   "%mul_ln42_28 = mul i26 %sext_ln42_28, i26 697" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 47 'mul' 'mul_ln42_28' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.84ns)   --->   "%add_ln42_28 = add i26 %mul_ln42_28, i26 188416" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 48 'add' 'add_ln42_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln41_26 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_28, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 49 'partselect' 'trunc_ln41_26' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln42_29 = sext i16 %a_25" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 50 'sext' 'sext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.94ns)   --->   "%mul_ln42_29 = mul i26 %sext_ln42_29, i26 2855" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 51 'mul' 'mul_ln42_29' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.84ns)   --->   "%add_ln42_29 = add i26 %mul_ln42_29, i26 65718272" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 52 'add' 'add_ln42_29' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln41_27 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_29, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 53 'partselect' 'trunc_ln41_27' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.78>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln42_30 = sext i16 %a_26" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 54 'sext' 'sext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (1.94ns)   --->   "%mul_ln42_30 = mul i26 %sext_ln42_30, i26 2333" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 55 'mul' 'mul_ln42_30' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.84ns)   --->   "%add_ln42_30 = add i26 %mul_ln42_30, i26 1044480" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 56 'add' 'add_ln42_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln41_28 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_30, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 57 'partselect' 'trunc_ln41_28' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.78>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln42_31 = sext i16 %a_27" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 58 'sext' 'sext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (1.94ns)   --->   "%mul_ln42_31 = mul i26 %sext_ln42_31, i26 754" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 59 'mul' 'mul_ln42_31' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.84ns)   --->   "%add_ln42_31 = add i26 %mul_ln42_31, i26 67103744" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 60 'add' 'add_ln42_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln41_29 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_31, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 61 'partselect' 'trunc_ln41_29' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.78>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln42_32 = sext i16 %a_28" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 62 'sext' 'sext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (1.94ns)   --->   "%mul_ln42_32 = mul i26 %sext_ln42_32, i26 2567" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 63 'mul' 'mul_ln42_32' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (0.84ns)   --->   "%add_ln42_32 = add i26 %mul_ln42_32, i26 66521088" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 64 'add' 'add_ln42_32' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln41_30 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_32, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 65 'partselect' 'trunc_ln41_30' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.78>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln42_33 = sext i16 %a_31" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 66 'sext' 'sext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (1.94ns)   --->   "%mul_ln42_33 = mul i26 %sext_ln42_33, i26 3237" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 67 'mul' 'mul_ln42_33' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.84ns)   --->   "%add_ln42_33 = add i26 %mul_ln42_33, i26 64463872" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 68 'add' 'add_ln42_33' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln41_31 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_33, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 69 'partselect' 'trunc_ln41_31' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.20>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %layer8_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %layer6_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%specresourcelimit_ln22 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_3, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_batchnorm_stream.h:22]   --->   Operation 72 'specresourcelimit' 'specresourcelimit_ln22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln42_34 = sext i16 %a_30" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 73 'sext' 'sext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (1.94ns)   --->   "%mul_ln42_34 = mul i25 %sext_ln42_34, i25 495" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 74 'mul' 'mul_ln42_34' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.83ns)   --->   "%add_ln42_34 = add i25 %mul_ln42_34, i25 89088" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 75 'add' 'add_ln42_34' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln41_32 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %add_ln42_34, i32 10, i32 24" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 76 'partselect' 'trunc_ln41_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i191 @_ssdm_op_BitConcatenate.i191.i15.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i15 %trunc_ln41_32, i16 %trunc_ln41_31, i16 %trunc_ln41_30, i16 %trunc_ln41_29, i16 %trunc_ln41_28, i16 %trunc_ln41_27, i16 %trunc_ln41_26, i16 %trunc_ln41_25, i16 %trunc_ln41_24, i16 %trunc_ln41_23, i16 %trunc_ln41_s, i16 %trunc_ln" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 77 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i191 %tmp_s" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 78 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (1.42ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %layer8_out, i192 %sext_ln46" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 79 'write' 'write_ln46' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 1> <FIFO>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 80 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.212ns
The critical path consists of the following:
	fifo read operation ('layer6_out_read', firmware/nnet_utils/nnet_batchnorm_stream.h:28) on port 'layer6_out' (firmware/nnet_utils/nnet_batchnorm_stream.h:28) [6]  (1.428 ns)
	'mul' operation ('mul_ln42', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [20]  (1.940 ns)
	'add' operation ('add_ln42', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [21]  (0.844 ns)

 <State 2>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_24', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [24]  (1.940 ns)
	'add' operation ('add_ln42_24', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [25]  (0.844 ns)

 <State 3>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_25', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [28]  (1.940 ns)
	'add' operation ('add_ln42_25', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [29]  (0.844 ns)

 <State 4>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_26', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [32]  (1.940 ns)
	'add' operation ('add_ln42_26', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [33]  (0.844 ns)

 <State 5>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_27', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [36]  (1.940 ns)
	'add' operation ('add_ln42_27', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [37]  (0.844 ns)

 <State 6>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_28', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [40]  (1.940 ns)
	'add' operation ('add_ln42_28', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [41]  (0.844 ns)

 <State 7>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_29', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [44]  (1.940 ns)
	'add' operation ('add_ln42_29', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [45]  (0.844 ns)

 <State 8>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_30', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [48]  (1.940 ns)
	'add' operation ('add_ln42_30', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [49]  (0.844 ns)

 <State 9>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_31', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [52]  (1.940 ns)
	'add' operation ('add_ln42_31', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [53]  (0.844 ns)

 <State 10>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_32', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [56]  (1.940 ns)
	'add' operation ('add_ln42_32', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [57]  (0.844 ns)

 <State 11>: 2.784ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_33', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [60]  (1.940 ns)
	'add' operation ('add_ln42_33', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [61]  (0.844 ns)

 <State 12>: 4.206ns
The critical path consists of the following:
	'mul' operation ('mul_ln42_34', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [64]  (1.940 ns)
	'add' operation ('add_ln42_34', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [65]  (0.838 ns)
	fifo write operation ('write_ln46', firmware/nnet_utils/nnet_batchnorm_stream.h:46) on port 'layer8_out' (firmware/nnet_utils/nnet_batchnorm_stream.h:46) [69]  (1.428 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
