static void F_1 ( struct V_1 * V_2 )\r\n{\r\nF_2 ( V_3 , 0 ) ;\r\nF_2 ( V_4 , 0 ) ;\r\nF_2 ( V_5 , F_3 ( V_5 ) | V_6 ) ;\r\nwhile ( F_3 ( V_5 ) & V_6 ) ;\r\nF_2 ( V_7 , ( F_3 ( V_7 ) & ~ 0x7f00 ) | 0xc00 ) ;\r\nF_2 ( V_8 , ( F_3 ( V_8 ) & ~ 0xc0 ) | 0x40 ) ;\r\nF_2 ( V_9 , ( F_3 ( V_9 ) & ~ 0x78 ) | 0x202040 ) ;\r\nF_2 ( V_10 , ( F_3 ( V_10 ) & ~ 0xc2003f0 ) | 0xc0000010 ) ;\r\nF_2 ( V_11 , ( F_3 ( V_11 ) & ~ 0x80003 ) | 0x32 ) ;\r\nF_2 ( V_12 , F_3 ( V_12 ) & ~ 0x8000 ) ;\r\nF_2 ( V_5 , F_3 ( V_5 ) & ~ V_13 ) ;\r\nF_2 ( V_5 , F_3 ( V_5 ) | V_6 ) ;\r\nwhile ( F_3 ( V_5 ) & V_6 ) ;\r\nF_2 ( V_14 , V_15 | V_16 ) ;\r\n}\r\nstatic void\r\nF_4 ( struct V_1 * V_2 ,\r\nconst struct V_17 * V_18 )\r\n{\r\nint V_19 ;\r\nfor ( V_19 = 0 ; V_19 < 4 ; V_19 ++ ) {\r\nF_2 ( F_5 ( V_19 ) , 0 ) ;\r\nF_2 ( F_6 ( V_19 ) , 0 ) ;\r\n}\r\nfor ( V_19 = 0 ; V_19 < V_18 -> V_20 ; V_19 ++ ) {\r\nconst struct V_21 * V_22 = V_18 -> V_22 + V_19 ;\r\nF_2 ( F_5 ( V_19 ) , ( ( V_22 -> V_23 - 1 ) & 0xffff0000 ) |\r\n( V_22 -> V_24 << 8 ) |\r\n( V_18 -> V_25 << 4 ) | 1 ) ;\r\nF_2 ( F_6 ( V_19 ) , V_22 -> V_26 ) ;\r\n}\r\n}\r\nstatic int F_7 ( struct V_1 * V_2 )\r\n{\r\nstruct V_27 * V_28 = V_2 -> V_29 . V_30 ;\r\nint V_31 ;\r\nV_31 = F_8 ( V_2 ) ;\r\nif ( V_31 )\r\nreturn V_31 ;\r\nif ( F_9 ( V_28 -> V_32 , L_1 ) )\r\nF_2 ( V_33 , V_34 ) ;\r\nreturn V_31 ;\r\n}\r\nstatic int F_10 ( struct V_35 * V_36 )\r\n{\r\nstruct V_37 * V_38 = F_11 ( & V_36 -> V_28 ) ;\r\nconst struct V_17 * V_18 ;\r\nstruct V_39 * V_40 ;\r\nstruct V_1 * V_2 ;\r\nstruct V_41 * V_42 ;\r\nvoid T_1 * V_43 ;\r\nint V_44 , V_45 ;\r\nenum V_46 V_47 ;\r\nstruct V_48 * V_49 ;\r\nif ( F_12 () )\r\nreturn - V_50 ;\r\nF_13 ( L_2 ) ;\r\nV_44 = F_14 ( V_36 , 0 ) ;\r\nif ( V_44 <= 0 ) {\r\nF_15 ( & V_36 -> V_28 ,\r\nL_3 ,\r\nF_16 ( & V_36 -> V_28 ) ) ;\r\nV_45 = - V_50 ;\r\ngoto V_45;\r\n}\r\nV_45 = F_17 ( & V_36 -> V_28 , F_18 ( 32 ) ) ;\r\nif ( V_45 )\r\ngoto V_45;\r\nV_40 = F_19 ( V_36 , V_51 , 0 ) ;\r\nV_43 = F_20 ( & V_36 -> V_28 , V_40 ) ;\r\nif ( F_21 ( V_43 ) ) {\r\nV_45 = F_22 ( V_43 ) ;\r\ngoto V_45;\r\n}\r\nV_2 = F_23 ( & V_52 ,\r\n& V_36 -> V_28 , F_16 ( & V_36 -> V_28 ) ) ;\r\nif ( ! V_2 ) {\r\nV_45 = - V_53 ;\r\ngoto V_45;\r\n}\r\nV_2 -> V_54 = V_40 -> V_55 ;\r\nV_2 -> V_56 = F_24 ( V_40 ) ;\r\nV_2 -> V_43 = V_43 ;\r\nV_42 = F_25 ( V_2 ) ;\r\nV_42 -> V_57 = V_2 -> V_43 + 0x100 ;\r\nV_2 -> V_58 = 1 ;\r\nV_49 = F_26 ( V_2 ) ;\r\nV_49 -> V_59 = F_27 ( & V_36 -> V_28 , NULL ) ;\r\nif ( ! F_21 ( V_49 -> V_59 ) )\r\nF_28 ( V_49 -> V_59 ) ;\r\nV_49 -> V_60 = F_29 ( & V_36 -> V_28 , L_4 ) ;\r\nif ( F_21 ( V_49 -> V_60 ) ) {\r\nV_45 = F_22 ( V_49 -> V_60 ) ;\r\nif ( V_45 != - V_61 )\r\ngoto V_62;\r\n} else {\r\nV_45 = F_30 ( V_49 -> V_60 ) ;\r\nif ( V_45 )\r\ngoto V_63;\r\nV_45 = F_31 ( V_49 -> V_60 ) ;\r\nif ( V_45 )\r\ngoto V_64;\r\n}\r\nV_18 = F_32 () ;\r\nif ( V_18 )\r\nF_4 ( V_2 , V_18 ) ;\r\nif ( V_36 -> V_28 . V_32 )\r\nV_47 = V_65 ;\r\nelse\r\nV_47 = V_38 -> V_47 ;\r\nswitch ( V_47 ) {\r\ncase V_65 :\r\nbreak;\r\ncase V_66 :\r\nF_1 ( V_2 ) ;\r\nbreak;\r\ncase V_67 :\r\ncase V_68 :\r\ndefault:\r\nF_33 ( & V_36 -> V_28 , L_5 ) ;\r\n}\r\nV_45 = F_34 ( V_2 , V_44 , V_69 ) ;\r\nif ( V_45 )\r\ngoto V_70;\r\nF_35 ( V_2 -> V_29 . V_30 ) ;\r\nreturn 0 ;\r\nV_70:\r\nif ( ! F_21 ( V_49 -> V_60 ) )\r\nF_36 ( V_49 -> V_60 ) ;\r\nV_64:\r\nif ( ! F_21 ( V_49 -> V_60 ) )\r\nF_37 ( V_49 -> V_60 ) ;\r\nV_63:\r\nV_62:\r\nif ( ! F_21 ( V_49 -> V_59 ) )\r\nF_38 ( V_49 -> V_59 ) ;\r\nF_39 ( V_2 ) ;\r\nV_45:\r\nF_15 ( & V_36 -> V_28 , L_6 ,\r\nF_16 ( & V_36 -> V_28 ) , V_45 ) ;\r\nreturn V_45 ;\r\n}\r\nstatic int F_40 ( struct V_35 * V_36 )\r\n{\r\nstruct V_1 * V_2 = F_41 ( V_36 ) ;\r\nstruct V_48 * V_49 = F_26 ( V_2 ) ;\r\nF_42 ( V_2 ) ;\r\nif ( ! F_21 ( V_49 -> V_60 ) ) {\r\nF_36 ( V_49 -> V_60 ) ;\r\nF_37 ( V_49 -> V_60 ) ;\r\n}\r\nif ( ! F_21 ( V_49 -> V_59 ) )\r\nF_38 ( V_49 -> V_59 ) ;\r\nF_39 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_43 ( void )\r\n{\r\nif ( F_12 () )\r\nreturn - V_50 ;\r\nF_44 ( L_7 V_71 L_8 , V_72 ) ;\r\nF_45 ( & V_52 , & V_73 ) ;\r\nreturn F_46 ( & V_74 ) ;\r\n}\r\nstatic void T_3 F_47 ( void )\r\n{\r\nF_48 ( & V_74 ) ;\r\n}
