// samd21 serial port
//
// Copyright (C) 2018-2019  Kevin O'Connor <kevin@koconnor.net>
//
// This file may be distributed under the terms of the GNU GPLv3 license.

#include "autoconf.h" // CONFIG_SERIAL_BAUD
#include "board/armcm_boot.h" // armcm_enable_irq
#include "board/serial_irq.h" // serial_rx_data
#include "command.h" // DECL_CONSTANT_STR
#include "internal.h" // enable_pclock
#include "sched.h" // DECL_INIT

#if CONFIG_MACH_SAMD21
  #include "samd21_serial_pins.h" // GPIO_Rx
#elif CONFIG_MACH_SAMD51
  #include "samd51_serial_pins.h" // GPIO_Rx
#endif

DECL_CONSTANT_STR("RESERVE_PINS_serial", GPIO_Rx_NAME "," GPIO_Tx_NAME);

#if CONFIG_ATSAMD_SERIAL_SERCOM0
  #define SERCOMx               SERCOM0
  #define SERCOMx_GCLK_ID_CORE  SERCOM0_GCLK_ID_CORE
  #define ID_SERCOMx            ID_SERCOM0

  #if CONFIG_MACH_SAMD21
    #define SERCOMx_IRQn        SERCOM0_IRQn
  #elif CONFIG_MACH_SAMD51
    #define SERCOMx_0_IRQn      SERCOM0_0_IRQn
    #define SERCOMx_1_IRQn      SERCOM0_1_IRQn
    #define SERCOMx_2_IRQn      SERCOM0_2_IRQn
    #define SERCOMx_3_IRQn      SERCOM0_3_IRQn
  #endif
#elif CONFIG_ATSAMD_SERIAL_SERCOM1
  #define SERCOMx               SERCOM1
  #define SERCOMx_GCLK_ID_CORE  SERCOM1_GCLK_ID_CORE
  #define ID_SERCOMx            ID_SERCOM1

  #if CONFIG_MACH_SAMD21
    #define SERCOMx_IRQn        SERCOM1_IRQn
  #elif CONFIG_MACH_SAMD51
    #define SERCOMx_0_IRQn      SERCOM1_0_IRQn
    #define SERCOMx_1_IRQn      SERCOM1_1_IRQn
    #define SERCOMx_2_IRQn      SERCOM1_2_IRQn
    #define SERCOMx_3_IRQn      SERCOM1_3_IRQn
  #endif
#elif CONFIG_ATSAMD_SERIAL_SERCOM2
  #define SERCOMx               SERCOM2
  #define SERCOMx_GCLK_ID_CORE  SERCOM2_GCLK_ID_CORE
  #define ID_SERCOMx            ID_SERCOM2

  #if CONFIG_MACH_SAMD21
    #define SERCOMx_IRQn        SERCOM2_IRQn
  #elif CONFIG_MACH_SAMD51
    #define SERCOMx_0_IRQn      SERCOM2_0_IRQn
    #define SERCOMx_1_IRQn      SERCOM2_1_IRQn
    #define SERCOMx_2_IRQn      SERCOM2_2_IRQn
    #define SERCOMx_3_IRQn      SERCOM2_3_IRQn
  #endif
#elif CONFIG_ATSAMD_SERIAL_SERCOM3
  #define SERCOMx               SERCOM3
  #define SERCOMx_GCLK_ID_CORE  SERCOM3_GCLK_ID_CORE
  #define ID_SERCOMx            ID_SERCOM3

  #if CONFIG_MACH_SAMD21
    #define SERCOMx_IRQn        SERCOM3_IRQn
  #elif CONFIG_MACH_SAMD51
    #define SERCOMx_0_IRQn      SERCOM3_0_IRQn
    #define SERCOMx_1_IRQn      SERCOM3_1_IRQn
    #define SERCOMx_2_IRQn      SERCOM3_2_IRQn
    #define SERCOMx_3_IRQn      SERCOM3_3_IRQn
  #endif
#elif CONFIG_ATSAMD_SERIAL_SERCOM4
  #define SERCOMx               SERCOM4
  #define SERCOMx_GCLK_ID_CORE  SERCOM4_GCLK_ID_CORE
  #define ID_SERCOMx            ID_SERCOM4

  #if CONFIG_MACH_SAMD21
    #define SERCOMx_IRQn        SERCOM4_IRQn
  #elif CONFIG_MACH_SAMD51
    #define SERCOMx_0_IRQn      SERCOM4_0_IRQn
    #define SERCOMx_1_IRQn      SERCOM4_1_IRQn
    #define SERCOMx_2_IRQn      SERCOM4_2_IRQn
    #define SERCOMx_3_IRQn      SERCOM4_3_IRQn
  #endif
#elif CONFIG_ATSAMD_SERIAL_SERCOM5
  #define SERCOMx               SERCOM5
  #define SERCOMx_GCLK_ID_CORE  SERCOM5_GCLK_ID_CORE
  #define ID_SERCOMx            ID_SERCOM5

  #if CONFIG_MACH_SAMD21
    #define SERCOMx_IRQn        SERCOM5_IRQn
  #elif CONFIG_MACH_SAMD51
    #define SERCOMx_0_IRQn      SERCOM5_0_IRQn
    #define SERCOMx_1_IRQn      SERCOM5_1_IRQn
    #define SERCOMx_2_IRQn      SERCOM5_2_IRQn
    #define SERCOMx_3_IRQn      SERCOM5_3_IRQn
  #endif
#elif CONFIG_ATSAMD_SERIAL_SERCOM6
  #define SERCOMx               SERCOM6
  #define SERCOMx_GCLK_ID_CORE  SERCOM6_GCLK_ID_CORE
  #define ID_SERCOMx            ID_SERCOM6

  #if CONFIG_MACH_SAMD21
    #define SERCOMx_IRQn        SERCOM6_IRQn
  #elif CONFIG_MACH_SAMD51
    #define SERCOMx_0_IRQn      SERCOM6_0_IRQn
    #define SERCOMx_1_IRQn      SERCOM6_1_IRQn
    #define SERCOMx_2_IRQn      SERCOM6_2_IRQn
    #define SERCOMx_3_IRQn      SERCOM6_3_IRQn
  #endif
#elif CONFIG_ATSAMD_SERIAL_SERCOM7
  #define SERCOMx               SERCOM7
  #define SERCOMx_GCLK_ID_CORE  SERCOM7_GCLK_ID_CORE
  #define ID_SERCOMx            ID_SERCOM7

  #if CONFIG_MACH_SAMD21
    #define SERCOMx_IRQn        SERCOM7_IRQn
  #elif CONFIG_MACH_SAMD51
    #define SERCOMx_0_IRQn      SERCOM7_0_IRQn
    #define SERCOMx_1_IRQn      SERCOM7_1_IRQn
    #define SERCOMx_2_IRQn      SERCOM7_2_IRQn
    #define SERCOMx_3_IRQn      SERCOM7_3_IRQn
  #endif
#endif

void
serial_enable_tx_irq(void)
{
    SERCOM0->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
}

void
SERCOM0_Handler(void)
{
    uint32_t status = SERCOM0->USART.INTFLAG.reg;
    if (status & SERCOM_USART_INTFLAG_RXC)
        serial_rx_byte(SERCOM0->USART.DATA.reg);
    if (status & SERCOM_USART_INTFLAG_DRE) {
        uint8_t data;
        int ret = serial_get_tx_byte(&data);
        if (ret)
            SERCOM0->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
        else
            SERCOM0->USART.DATA.reg = data;
    }
}

DECL_CONSTANT_STR("RESERVE_PINS_serial", "PA11,PA10");

void
serial_init(void)
{
    // Enable serial clock
    enable_pclock(SERCOM0_GCLK_ID_CORE, ID_SERCOM0);
    // Enable pins
    gpio_peripheral(GPIO('A', 11), 'C', 0);
    gpio_peripheral(GPIO('A', 10), 'C', 0);
    // Configure serial
    SercomUsart *su = &SERCOM0->USART;
    su->CTRLA.reg = 0;
    uint32_t areg = (SERCOM_USART_CTRLA_MODE(1)
                     | SERCOM_USART_CTRLA_DORD
                     | SERCOM_USART_CTRLA_SAMPR(1)
                     | SERCOM_USART_CTRLA_RXPO(3)
                     | SERCOM_USART_CTRLA_TXPO(1));
    su->CTRLA.reg = areg;
    su->CTRLB.reg = SERCOM_USART_CTRLB_RXEN | SERCOM_USART_CTRLB_TXEN;
    uint32_t freq = get_pclock_frequency(SERCOM0_GCLK_ID_CORE);
    uint32_t baud8 = freq / (2 * CONFIG_SERIAL_BAUD);
    su->BAUD.reg = (SERCOM_USART_BAUD_FRAC_BAUD(baud8 / 8)
                    | SERCOM_USART_BAUD_FRAC_FP(baud8 % 8));
    // enable irqs
    su->INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    su->CTRLA.reg = areg | SERCOM_USART_CTRLA_ENABLE;
#if CONFIG_MACH_SAMD21
    armcm_enable_irq(SERCOM0_Handler, SERCOM0_IRQn, 0);
#elif CONFIG_MACH_SAMD51
    armcm_enable_irq(SERCOM0_Handler, SERCOM0_0_IRQn, 0);
    armcm_enable_irq(SERCOM0_Handler, SERCOM0_1_IRQn, 0);
    armcm_enable_irq(SERCOM0_Handler, SERCOM0_2_IRQn, 0);
    armcm_enable_irq(SERCOM0_Handler, SERCOM0_3_IRQn, 0);
#endif
}
DECL_INIT(serial_init);
