// Seed: 3506103597
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  for (id_3 = id_2[~1'b0+:1]; id_3; id_3 = id_2) begin : LABEL_0
    id_4(
        (1)
    );
    tri1 id_5 = id_3[1] & 1;
  end
  wire  id_6;
  uwire id_7 = 1;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6
  );
endmodule
