Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 28 16:00:54 2024
| Host         : RENENTB running 64-bit Ubuntu 23.10
| Command      : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : system_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 32 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.756        0.000                      0                 6970        0.073        0.000                      0                 6946        1.000        0.000                       0                  2672  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clock_generator_inst/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  aes_clk_clock_generator          {0.000 10.000}       20.000          50.000          
  clkfbout_clock_generator         {0.000 5.000}        10.000          100.000         
  sensor_clk_clock_generator       {0.000 2.500}        5.000           200.000         
  ttest_clk_clock_generator        {0.000 5.000}        10.000          100.000         
sys_clk_pin                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_generator_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  aes_clk_clock_generator                7.635        0.000                      0                 2395        0.118        0.000                      0                 2395        9.020        0.000                       0                   853  
  clkfbout_clock_generator                                                                                                                                                           7.845        0.000                       0                     3  
  sensor_clk_clock_generator             0.756        0.000                      0                  506        0.118        0.000                      0                  506        1.000        0.000                       0                   433  
  ttest_clk_clock_generator              7.177        0.000                      0                   40        0.122        0.000                      0                   40        4.020        0.000                       0                    30  
sys_clk_pin                              3.640        0.000                      0                 3615        0.073        0.000                      0                 3615        4.020        0.000                       0                  1352  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin                 aes_clk_clock_generator           8.329        0.000                      0                   12                                                                        
aes_clk_clock_generator     sensor_clk_clock_generator        2.099        0.000                      0                    1        0.332        0.000                      0                    1  
ttest_clk_clock_generator   sensor_clk_clock_generator        1.061        0.000                      0                  300        0.441        0.000                      0                  300  
aes_clk_clock_generator     sys_clk_pin                      18.555        0.000                      0                   12                                                                        
sensor_clk_clock_generator  sys_clk_pin                       2.601        0.000                      0                    1        0.296        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        aes_clk_clock_generator  aes_clk_clock_generator       13.312        0.000                      0                   53        0.398        0.000                      0                   53  
**async_default**        sys_clk_pin              sys_clk_pin                    4.396        0.000                      0                   52        0.465        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_generator_inst/inst/clk_in1
  To Clock:  clock_generator_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_generator_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_generator_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  aes_clk_clock_generator
  To Clock:  aes_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 io_controller/KM_FIFO_FSM/data_vld_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes/AES_Comp_ENC/Krg_reg[111]/CE
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        12.168ns  (logic 0.642ns (5.276%)  route 11.526ns (94.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 21.683 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.627     1.627    io_controller/KM_FIFO_FSM/aes_clk
    SLICE_X2Y31          FDRE                                         r  io_controller/KM_FIFO_FSM/data_vld_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     2.145 r  io_controller/KM_FIFO_FSM/data_vld_o_reg/Q
                         net (fo=138, routed)         7.581     9.726    aes/AES_Comp_ENC/Krdy
    SLICE_X0Y117         LUT2 (Prop_lut2_I1_O)        0.124     9.850 r  aes/AES_Comp_ENC/Krg[127]_i_1/O
                         net (fo=128, routed)         3.945    13.795    aes/AES_Comp_ENC/Kvldrg
    SLICE_X2Y103         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[111]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.683    21.683    aes/AES_Comp_ENC/CLK
    SLICE_X2Y103         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[111]/C
                         clock pessimism              0.000    21.683    
                         clock uncertainty           -0.084    21.599    
    SLICE_X2Y103         FDRE (Setup_fdre_C_CE)      -0.169    21.430    aes/AES_Comp_ENC/Krg_reg[111]
  -------------------------------------------------------------------
                         required time                         21.430    
                         arrival time                         -13.795    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 io_controller/KM_FIFO_FSM/data_vld_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes/AES_Comp_ENC/Krg_reg[115]/CE
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        12.168ns  (logic 0.642ns (5.276%)  route 11.526ns (94.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 21.683 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.627     1.627    io_controller/KM_FIFO_FSM/aes_clk
    SLICE_X2Y31          FDRE                                         r  io_controller/KM_FIFO_FSM/data_vld_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     2.145 r  io_controller/KM_FIFO_FSM/data_vld_o_reg/Q
                         net (fo=138, routed)         7.581     9.726    aes/AES_Comp_ENC/Krdy
    SLICE_X0Y117         LUT2 (Prop_lut2_I1_O)        0.124     9.850 r  aes/AES_Comp_ENC/Krg[127]_i_1/O
                         net (fo=128, routed)         3.945    13.795    aes/AES_Comp_ENC/Kvldrg
    SLICE_X2Y103         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[115]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.683    21.683    aes/AES_Comp_ENC/CLK
    SLICE_X2Y103         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[115]/C
                         clock pessimism              0.000    21.683    
                         clock uncertainty           -0.084    21.599    
    SLICE_X2Y103         FDRE (Setup_fdre_C_CE)      -0.169    21.430    aes/AES_Comp_ENC/Krg_reg[115]
  -------------------------------------------------------------------
                         required time                         21.430    
                         arrival time                         -13.795    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 io_controller/KM_FIFO_FSM/data_vld_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes/AES_Comp_ENC/Krg_reg[127]/CE
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        12.168ns  (logic 0.642ns (5.276%)  route 11.526ns (94.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 21.683 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.627     1.627    io_controller/KM_FIFO_FSM/aes_clk
    SLICE_X2Y31          FDRE                                         r  io_controller/KM_FIFO_FSM/data_vld_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     2.145 r  io_controller/KM_FIFO_FSM/data_vld_o_reg/Q
                         net (fo=138, routed)         7.581     9.726    aes/AES_Comp_ENC/Krdy
    SLICE_X0Y117         LUT2 (Prop_lut2_I1_O)        0.124     9.850 r  aes/AES_Comp_ENC/Krg[127]_i_1/O
                         net (fo=128, routed)         3.945    13.795    aes/AES_Comp_ENC/Kvldrg
    SLICE_X2Y103         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[127]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.683    21.683    aes/AES_Comp_ENC/CLK
    SLICE_X2Y103         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[127]/C
                         clock pessimism              0.000    21.683    
                         clock uncertainty           -0.084    21.599    
    SLICE_X2Y103         FDRE (Setup_fdre_C_CE)      -0.169    21.430    aes/AES_Comp_ENC/Krg_reg[127]
  -------------------------------------------------------------------
                         required time                         21.430    
                         arrival time                         -13.795    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 aes/AES_Comp_ENC/Drg_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes/AES_Comp_ENC/Drg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        12.180ns  (logic 2.206ns (18.111%)  route 9.974ns (81.889%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 21.608 - 20.000 ) 
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.804     1.804    aes/AES_Comp_ENC/CLK
    SLICE_X6Y112         FDRE                                         r  aes/AES_Comp_ENC/Drg_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     2.322 r  aes/AES_Comp_ENC/Drg_reg[68]/Q
                         net (fo=8, routed)           2.226     4.549    aes/AES_Comp_ENC/Q[68]
    SLICE_X9Y133         LUT6 (Prop_lut6_I0_O)        0.124     4.673 r  aes/AES_Comp_ENC/Drg[38]_i_11/O
                         net (fo=10, routed)          1.385     6.057    aes/AES_Comp_ENC/SB2/Sbox0/a__7[6]
    SLICE_X9Y123         LUT4 (Prop_lut4_I1_O)        0.152     6.209 r  aes/AES_Comp_ENC/Drg[39]_i_10/O
                         net (fo=3, routed)           0.499     6.708    aes/AES_Comp_ENC/SB2/Sbox0/AES_Comp_GFinvComp/db[4]
    SLICE_X8Y125         LUT6 (Prop_lut6_I4_O)        0.332     7.040 r  aes/AES_Comp_ENC/Drg[39]_i_20/O
                         net (fo=10, routed)          1.526     8.566    aes/AES_Comp_ENC/SB2/Sbox0/AES_Comp_GFinvComp/p_0_in9_in
    SLICE_X9Y119         LUT4 (Prop_lut4_I0_O)        0.152     8.718 r  aes/AES_Comp_ENC/Drg[39]_i_17/O
                         net (fo=2, routed)           0.451     9.169    aes/AES_Comp_ENC/SB2/Sbox0/AES_Comp_GFinvComp/va[5]
    SLICE_X9Y119         LUT5 (Prop_lut5_I2_O)        0.326     9.495 r  aes/AES_Comp_ENC/Drg[38]_i_5/O
                         net (fo=3, routed)           1.007    10.502    aes/AES_Comp_ENC/SB2/Sbox0/b[6]
    SLICE_X9Y117         LUT4 (Prop_lut4_I0_O)        0.152    10.654 r  aes/AES_Comp_ENC/Drg[38]_i_3/O
                         net (fo=6, routed)           1.621    12.275    aes/AES_Comp_ENC/EC/MX1/sr[6]
    SLICE_X8Y127         LUT5 (Prop_lut5_I1_O)        0.326    12.601 r  aes/AES_Comp_ENC/EC/MX1/Drg[54]_i_2/O
                         net (fo=1, routed)           1.259    13.861    aes/AES_Comp_ENC/mx[54]
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124    13.985 r  aes/AES_Comp_ENC/Drg[54]_i_1/O
                         net (fo=1, routed)           0.000    13.985    aes/AES_Comp_ENC/Drg[54]_i_1_n_0
    SLICE_X8Y116         FDRE                                         r  aes/AES_Comp_ENC/Drg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.608    21.608    aes/AES_Comp_ENC/CLK
    SLICE_X8Y116         FDRE                                         r  aes/AES_Comp_ENC/Drg_reg[54]/C
                         clock pessimism              0.087    21.695    
                         clock uncertainty           -0.084    21.612    
    SLICE_X8Y116         FDRE (Setup_fdre_C_D)        0.077    21.689    aes/AES_Comp_ENC/Drg_reg[54]
  -------------------------------------------------------------------
                         required time                         21.689    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  7.704    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 io_controller/KM_FIFO_FSM/data_vld_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes/AES_Comp_ENC/Krg_reg[107]/CE
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        12.016ns  (logic 0.642ns (5.343%)  route 11.374ns (94.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 21.682 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.627     1.627    io_controller/KM_FIFO_FSM/aes_clk
    SLICE_X2Y31          FDRE                                         r  io_controller/KM_FIFO_FSM/data_vld_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     2.145 r  io_controller/KM_FIFO_FSM/data_vld_o_reg/Q
                         net (fo=138, routed)         7.581     9.726    aes/AES_Comp_ENC/Krdy
    SLICE_X0Y117         LUT2 (Prop_lut2_I1_O)        0.124     9.850 r  aes/AES_Comp_ENC/Krg[127]_i_1/O
                         net (fo=128, routed)         3.793    13.643    aes/AES_Comp_ENC/Kvldrg
    SLICE_X7Y103         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[107]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.682    21.682    aes/AES_Comp_ENC/CLK
    SLICE_X7Y103         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[107]/C
                         clock pessimism              0.000    21.682    
                         clock uncertainty           -0.084    21.598    
    SLICE_X7Y103         FDRE (Setup_fdre_C_CE)      -0.205    21.393    aes/AES_Comp_ENC/Krg_reg[107]
  -------------------------------------------------------------------
                         required time                         21.393    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 io_controller/KM_FIFO_FSM/data_vld_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes/AES_Comp_ENC/Krg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        12.016ns  (logic 0.642ns (5.343%)  route 11.374ns (94.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 21.682 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.627     1.627    io_controller/KM_FIFO_FSM/aes_clk
    SLICE_X2Y31          FDRE                                         r  io_controller/KM_FIFO_FSM/data_vld_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     2.145 r  io_controller/KM_FIFO_FSM/data_vld_o_reg/Q
                         net (fo=138, routed)         7.581     9.726    aes/AES_Comp_ENC/Krdy
    SLICE_X0Y117         LUT2 (Prop_lut2_I1_O)        0.124     9.850 r  aes/AES_Comp_ENC/Krg[127]_i_1/O
                         net (fo=128, routed)         3.793    13.643    aes/AES_Comp_ENC/Kvldrg
    SLICE_X7Y103         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.682    21.682    aes/AES_Comp_ENC/CLK
    SLICE_X7Y103         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[13]/C
                         clock pessimism              0.000    21.682    
                         clock uncertainty           -0.084    21.598    
    SLICE_X7Y103         FDRE (Setup_fdre_C_CE)      -0.205    21.393    aes/AES_Comp_ENC/Krg_reg[13]
  -------------------------------------------------------------------
                         required time                         21.393    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 io_controller/KM_FIFO_FSM/data_vld_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes/AES_Comp_ENC/Krg_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        12.016ns  (logic 0.642ns (5.343%)  route 11.374ns (94.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 21.682 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.627     1.627    io_controller/KM_FIFO_FSM/aes_clk
    SLICE_X2Y31          FDRE                                         r  io_controller/KM_FIFO_FSM/data_vld_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     2.145 r  io_controller/KM_FIFO_FSM/data_vld_o_reg/Q
                         net (fo=138, routed)         7.581     9.726    aes/AES_Comp_ENC/Krdy
    SLICE_X0Y117         LUT2 (Prop_lut2_I1_O)        0.124     9.850 r  aes/AES_Comp_ENC/Krg[127]_i_1/O
                         net (fo=128, routed)         3.793    13.643    aes/AES_Comp_ENC/Kvldrg
    SLICE_X7Y103         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.682    21.682    aes/AES_Comp_ENC/CLK
    SLICE_X7Y103         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[53]/C
                         clock pessimism              0.000    21.682    
                         clock uncertainty           -0.084    21.598    
    SLICE_X7Y103         FDRE (Setup_fdre_C_CE)      -0.205    21.393    aes/AES_Comp_ENC/Krg_reg[53]
  -------------------------------------------------------------------
                         required time                         21.393    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 io_controller/KM_FIFO_FSM/data_vld_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes/AES_Comp_ENC/Krg_reg[65]/CE
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        12.016ns  (logic 0.642ns (5.343%)  route 11.374ns (94.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 21.682 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.627     1.627    io_controller/KM_FIFO_FSM/aes_clk
    SLICE_X2Y31          FDRE                                         r  io_controller/KM_FIFO_FSM/data_vld_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     2.145 r  io_controller/KM_FIFO_FSM/data_vld_o_reg/Q
                         net (fo=138, routed)         7.581     9.726    aes/AES_Comp_ENC/Krdy
    SLICE_X0Y117         LUT2 (Prop_lut2_I1_O)        0.124     9.850 r  aes/AES_Comp_ENC/Krg[127]_i_1/O
                         net (fo=128, routed)         3.793    13.643    aes/AES_Comp_ENC/Kvldrg
    SLICE_X7Y103         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.682    21.682    aes/AES_Comp_ENC/CLK
    SLICE_X7Y103         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[65]/C
                         clock pessimism              0.000    21.682    
                         clock uncertainty           -0.084    21.598    
    SLICE_X7Y103         FDRE (Setup_fdre_C_CE)      -0.205    21.393    aes/AES_Comp_ENC/Krg_reg[65]
  -------------------------------------------------------------------
                         required time                         21.393    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 io_controller/KM_FIFO_FSM/data_vld_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes/AES_Comp_ENC/Krg_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        12.016ns  (logic 0.642ns (5.343%)  route 11.374ns (94.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 21.682 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.627     1.627    io_controller/KM_FIFO_FSM/aes_clk
    SLICE_X2Y31          FDRE                                         r  io_controller/KM_FIFO_FSM/data_vld_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     2.145 r  io_controller/KM_FIFO_FSM/data_vld_o_reg/Q
                         net (fo=138, routed)         7.581     9.726    aes/AES_Comp_ENC/Krdy
    SLICE_X0Y117         LUT2 (Prop_lut2_I1_O)        0.124     9.850 r  aes/AES_Comp_ENC/Krg[127]_i_1/O
                         net (fo=128, routed)         3.793    13.643    aes/AES_Comp_ENC/Kvldrg
    SLICE_X7Y103         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.682    21.682    aes/AES_Comp_ENC/CLK
    SLICE_X7Y103         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[78]/C
                         clock pessimism              0.000    21.682    
                         clock uncertainty           -0.084    21.598    
    SLICE_X7Y103         FDRE (Setup_fdre_C_CE)      -0.205    21.393    aes/AES_Comp_ENC/Krg_reg[78]
  -------------------------------------------------------------------
                         required time                         21.393    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 io_controller/KM_FIFO_FSM/data_vld_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes/AES_Comp_ENC/Krg_reg[90]/CE
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        12.016ns  (logic 0.642ns (5.343%)  route 11.374ns (94.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 21.682 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.627     1.627    io_controller/KM_FIFO_FSM/aes_clk
    SLICE_X2Y31          FDRE                                         r  io_controller/KM_FIFO_FSM/data_vld_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     2.145 r  io_controller/KM_FIFO_FSM/data_vld_o_reg/Q
                         net (fo=138, routed)         7.581     9.726    aes/AES_Comp_ENC/Krdy
    SLICE_X0Y117         LUT2 (Prop_lut2_I1_O)        0.124     9.850 r  aes/AES_Comp_ENC/Krg[127]_i_1/O
                         net (fo=128, routed)         3.793    13.643    aes/AES_Comp_ENC/Kvldrg
    SLICE_X7Y103         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[90]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.682    21.682    aes/AES_Comp_ENC/CLK
    SLICE_X7Y103         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[90]/C
                         clock pessimism              0.000    21.682    
                         clock uncertainty           -0.084    21.598    
    SLICE_X7Y103         FDRE (Setup_fdre_C_CE)      -0.205    21.393    aes/AES_Comp_ENC/Krg_reg[90]
  -------------------------------------------------------------------
                         required time                         21.393    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                  7.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 aes/AES_Comp_ENC/KrgX_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes/AES_Comp_ENC/Drg_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.674     0.674    aes/AES_Comp_ENC/CLK
    SLICE_X3Y108         FDRE                                         r  aes/AES_Comp_ENC/KrgX_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     0.815 r  aes/AES_Comp_ENC/KrgX_reg[83]/Q
                         net (fo=4, routed)           0.066     0.881    aes/AES_Comp_ENC/KrgX_reg_n_0_[83]
    SLICE_X2Y108         LUT6 (Prop_lut6_I1_O)        0.045     0.926 r  aes/AES_Comp_ENC/Drg[83]_i_1/O
                         net (fo=1, routed)           0.000     0.926    aes/AES_Comp_ENC/Drg[83]_i_1_n_0
    SLICE_X2Y108         FDRE                                         r  aes/AES_Comp_ENC/Drg_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.949     0.949    aes/AES_Comp_ENC/CLK
    SLICE_X2Y108         FDRE                                         r  aes/AES_Comp_ENC/Drg_reg[83]/C
                         clock pessimism             -0.262     0.687    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.121     0.808    aes/AES_Comp_ENC/Drg_reg[83]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 aes/AES_Comp_ENC/Krg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes/AES_Comp_ENC/KrgX_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.673ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.673     0.673    aes/AES_Comp_ENC/CLK
    SLICE_X3Y110         FDRE                                         r  aes/AES_Comp_ENC/Krg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     0.814 r  aes/AES_Comp_ENC/Krg_reg[48]/Q
                         net (fo=2, routed)           0.068     0.882    aes/AES_Comp_ENC/Krg_reg_n_0_[48]
    SLICE_X2Y110         LUT6 (Prop_lut6_I0_O)        0.045     0.927 r  aes/AES_Comp_ENC/KrgX[48]_i_1/O
                         net (fo=1, routed)           0.000     0.927    aes/AES_Comp_ENC/KrgX[48]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  aes/AES_Comp_ENC/KrgX_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.948     0.948    aes/AES_Comp_ENC/CLK
    SLICE_X2Y110         FDRE                                         r  aes/AES_Comp_ENC/KrgX_reg[48]/C
                         clock pessimism             -0.262     0.686    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.120     0.806    aes/AES_Comp_ENC/KrgX_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.595     0.595    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y44          FDRE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.791    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X1Y44          FDRE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.866     0.866    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y44          FDRE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.271     0.595    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.075     0.670    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.585     0.585    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y27          FDRE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.781    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X3Y27          FDRE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.853     0.853    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y27          FDRE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.075     0.660    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 reset_system/aes_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_system/aes_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.559     0.559    reset_system/aes_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y37         FDRE                                         r  reset_system/aes_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  reset_system/aes_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.755    reset_system/aes_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X35Y37         FDRE                                         r  reset_system/aes_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.827     0.827    reset_system/aes_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y37         FDRE                                         r  reset_system/aes_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.268     0.559    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.075     0.634    reset_system/aes_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.594     0.594    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y42          FDPE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDPE (Prop_fdpe_C_Q)         0.141     0.735 r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     0.790    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X1Y42          FDPE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.865     0.865    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y42          FDPE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.271     0.594    
    SLICE_X1Y42          FDPE (Hold_fdpe_C_D)         0.075     0.669    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.581     0.581    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y23          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.059     0.780    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X4Y23          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.849     0.849    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y23          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.268     0.581    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.076     0.657    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.581     0.581    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y23          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.062     0.783    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X4Y23          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.849     0.849    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y23          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.268     0.581    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.078     0.659    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.595     0.595    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y44          FDRE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.058     0.793    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X0Y44          FDRE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.866     0.866    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y44          FDRE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.271     0.595    
    SLICE_X0Y44          FDRE (Hold_fdre_C_D)         0.071     0.666    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.581     0.581    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y23          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.058     0.779    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X4Y23          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.849     0.849    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y23          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.268     0.581    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.071     0.652    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aes_clk_clock_generator
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y3      io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y4      io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5      io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clock_generator_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y112     aes/AES_Comp_ENC/BSYrg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y112     aes/AES_Comp_ENC/BSYrg_reg_rep/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y41      drdy_delay/sig_d_reg[12]_srl13___drdy_delay_sig_d_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y41      drdy_delay/sig_d_reg[12]_srl13___drdy_delay_sig_d_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y48      dvld_delay/sig_d_reg[12]_srl13___drdy_delay_sig_d_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y48      dvld_delay/sig_d_reg[12]_srl13___drdy_delay_sig_d_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y35     reset_system/aes_domain_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y35     reset_system/aes_domain_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y36     reset_system/aes_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y36     reset_system/aes_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y112     aes/AES_Comp_ENC/BSYrg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y112     aes/AES_Comp_ENC/BSYrg_reg_rep/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y48      dvld_delay/sig_d_reg[12]_srl13___drdy_delay_sig_d_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y41      drdy_delay/sig_d_reg[12]_srl13___drdy_delay_sig_d_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y41      drdy_delay/sig_d_reg[12]_srl13___drdy_delay_sig_d_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y48      dvld_delay/sig_d_reg[12]_srl13___drdy_delay_sig_d_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y35     reset_system/aes_domain_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y35     reset_system/aes_domain_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y36     reset_system/aes_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y36     reset_system/aes_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y110     aes/AES_Comp_ENC/Krg_reg[56]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y106     aes/AES_Comp_ENC/Krg_reg[59]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_generator
  To Clock:  clkfbout_clock_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clock_generator_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sensor_clk_clock_generator
  To Clock:  sensor_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/rd_tr/cntr/cnt_curr_s_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.890ns (23.998%)  route 2.819ns (76.002%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 6.450 - 5.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.569     1.569    io_controller/rd_tr/sensor_clk
    SLICE_X10Y46         FDRE                                         r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     2.087 r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/Q
                         net (fo=163, routed)         1.426     3.513    io_controller/rd_tr/cntr/Q[1]
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124     3.637 r  io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_3/O
                         net (fo=1, routed)           0.416     4.054    io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_3_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I0_O)        0.124     4.178 r  io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_2/O
                         net (fo=2, routed)           0.325     4.503    io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_2_n_0
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.627 r  io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1/O
                         net (fo=16, routed)          0.651     5.278    io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0
    SLICE_X9Y44          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.450     6.450    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y44          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[12]/C
                         clock pessimism              0.080     6.530    
                         clock uncertainty           -0.067     6.463    
    SLICE_X9Y44          FDRE (Setup_fdre_C_R)       -0.429     6.034    io_controller/rd_tr/cntr/cnt_curr_s_reg[12]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/rd_tr/cntr/cnt_curr_s_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.890ns (23.998%)  route 2.819ns (76.002%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 6.450 - 5.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.569     1.569    io_controller/rd_tr/sensor_clk
    SLICE_X10Y46         FDRE                                         r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     2.087 r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/Q
                         net (fo=163, routed)         1.426     3.513    io_controller/rd_tr/cntr/Q[1]
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124     3.637 r  io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_3/O
                         net (fo=1, routed)           0.416     4.054    io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_3_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I0_O)        0.124     4.178 r  io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_2/O
                         net (fo=2, routed)           0.325     4.503    io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_2_n_0
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.627 r  io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1/O
                         net (fo=16, routed)          0.651     5.278    io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0
    SLICE_X9Y44          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.450     6.450    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y44          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[13]/C
                         clock pessimism              0.080     6.530    
                         clock uncertainty           -0.067     6.463    
    SLICE_X9Y44          FDRE (Setup_fdre_C_R)       -0.429     6.034    io_controller/rd_tr/cntr/cnt_curr_s_reg[13]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/rd_tr/cntr/cnt_curr_s_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.890ns (23.998%)  route 2.819ns (76.002%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 6.450 - 5.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.569     1.569    io_controller/rd_tr/sensor_clk
    SLICE_X10Y46         FDRE                                         r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     2.087 r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/Q
                         net (fo=163, routed)         1.426     3.513    io_controller/rd_tr/cntr/Q[1]
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124     3.637 r  io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_3/O
                         net (fo=1, routed)           0.416     4.054    io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_3_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I0_O)        0.124     4.178 r  io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_2/O
                         net (fo=2, routed)           0.325     4.503    io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_2_n_0
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.627 r  io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1/O
                         net (fo=16, routed)          0.651     5.278    io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0
    SLICE_X9Y44          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.450     6.450    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y44          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[14]/C
                         clock pessimism              0.080     6.530    
                         clock uncertainty           -0.067     6.463    
    SLICE_X9Y44          FDRE (Setup_fdre_C_R)       -0.429     6.034    io_controller/rd_tr/cntr/cnt_curr_s_reg[14]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/rd_tr/cntr/cnt_curr_s_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.890ns (23.998%)  route 2.819ns (76.002%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 6.450 - 5.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.569     1.569    io_controller/rd_tr/sensor_clk
    SLICE_X10Y46         FDRE                                         r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     2.087 r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/Q
                         net (fo=163, routed)         1.426     3.513    io_controller/rd_tr/cntr/Q[1]
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124     3.637 r  io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_3/O
                         net (fo=1, routed)           0.416     4.054    io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_3_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I0_O)        0.124     4.178 r  io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_2/O
                         net (fo=2, routed)           0.325     4.503    io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_2_n_0
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.627 r  io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1/O
                         net (fo=16, routed)          0.651     5.278    io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0
    SLICE_X9Y44          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.450     6.450    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y44          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[15]/C
                         clock pessimism              0.080     6.530    
                         clock uncertainty           -0.067     6.463    
    SLICE_X9Y44          FDRE (Setup_fdre_C_R)       -0.429     6.034    io_controller/rd_tr/cntr/cnt_curr_s_reg[15]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 sensor/tdc0/sensor_o_regs[69].obs_regs/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/rd_tr/sensor_data_ir_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.478ns (13.251%)  route 3.129ns (86.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 6.449 - 5.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.741     1.741    sensor/tdc0/sampling_clk_i
    SLICE_X12Y102        FDRE                                         r  sensor/tdc0/sensor_o_regs[69].obs_regs/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        FDRE (Prop_fdre_C_Q)         0.478     2.219 r  sensor/tdc0/sensor_o_regs[69].obs_regs/Q
                         net (fo=1, routed)           3.129     5.349    io_controller/rd_tr/sensor_data_ir_reg[127]_0[69]
    SLICE_X12Y41         FDRE                                         r  io_controller/rd_tr/sensor_data_ir_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.449     6.449    io_controller/rd_tr/sensor_clk
    SLICE_X12Y41         FDRE                                         r  io_controller/rd_tr/sensor_data_ir_reg[69]/C
                         clock pessimism              0.000     6.449    
                         clock uncertainty           -0.067     6.382    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)       -0.242     6.140    io_controller/rd_tr/sensor_data_ir_reg[69]
  -------------------------------------------------------------------
                         required time                          6.140    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/rd_tr/cntr/cnt_curr_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.890ns (24.332%)  route 2.768ns (75.668%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 6.449 - 5.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.569     1.569    io_controller/rd_tr/sensor_clk
    SLICE_X10Y46         FDRE                                         r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     2.087 r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/Q
                         net (fo=163, routed)         1.426     3.513    io_controller/rd_tr/cntr/Q[1]
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124     3.637 r  io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_3/O
                         net (fo=1, routed)           0.416     4.054    io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_3_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I0_O)        0.124     4.178 r  io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_2/O
                         net (fo=2, routed)           0.325     4.503    io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_2_n_0
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.627 r  io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1/O
                         net (fo=16, routed)          0.601     5.227    io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0
    SLICE_X9Y41          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.449     6.449    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y41          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[0]/C
                         clock pessimism              0.080     6.529    
                         clock uncertainty           -0.067     6.462    
    SLICE_X9Y41          FDRE (Setup_fdre_C_R)       -0.429     6.033    io_controller/rd_tr/cntr/cnt_curr_s_reg[0]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/rd_tr/cntr/cnt_curr_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.890ns (24.332%)  route 2.768ns (75.668%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 6.449 - 5.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.569     1.569    io_controller/rd_tr/sensor_clk
    SLICE_X10Y46         FDRE                                         r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     2.087 r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/Q
                         net (fo=163, routed)         1.426     3.513    io_controller/rd_tr/cntr/Q[1]
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124     3.637 r  io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_3/O
                         net (fo=1, routed)           0.416     4.054    io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_3_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I0_O)        0.124     4.178 r  io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_2/O
                         net (fo=2, routed)           0.325     4.503    io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_2_n_0
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.627 r  io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1/O
                         net (fo=16, routed)          0.601     5.227    io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0
    SLICE_X9Y41          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.449     6.449    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y41          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[1]/C
                         clock pessimism              0.080     6.529    
                         clock uncertainty           -0.067     6.462    
    SLICE_X9Y41          FDRE (Setup_fdre_C_R)       -0.429     6.033    io_controller/rd_tr/cntr/cnt_curr_s_reg[1]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/rd_tr/cntr/cnt_curr_s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.890ns (24.332%)  route 2.768ns (75.668%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 6.449 - 5.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.569     1.569    io_controller/rd_tr/sensor_clk
    SLICE_X10Y46         FDRE                                         r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     2.087 r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/Q
                         net (fo=163, routed)         1.426     3.513    io_controller/rd_tr/cntr/Q[1]
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124     3.637 r  io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_3/O
                         net (fo=1, routed)           0.416     4.054    io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_3_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I0_O)        0.124     4.178 r  io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_2/O
                         net (fo=2, routed)           0.325     4.503    io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_2_n_0
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.627 r  io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1/O
                         net (fo=16, routed)          0.601     5.227    io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0
    SLICE_X9Y41          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.449     6.449    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y41          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[2]/C
                         clock pessimism              0.080     6.529    
                         clock uncertainty           -0.067     6.462    
    SLICE_X9Y41          FDRE (Setup_fdre_C_R)       -0.429     6.033    io_controller/rd_tr/cntr/cnt_curr_s_reg[2]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/rd_tr/cntr/cnt_curr_s_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.890ns (24.332%)  route 2.768ns (75.668%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 6.449 - 5.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.569     1.569    io_controller/rd_tr/sensor_clk
    SLICE_X10Y46         FDRE                                         r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     2.087 r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[1]/Q
                         net (fo=163, routed)         1.426     3.513    io_controller/rd_tr/cntr/Q[1]
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124     3.637 r  io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_3/O
                         net (fo=1, routed)           0.416     4.054    io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_3_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I0_O)        0.124     4.178 r  io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_2/O
                         net (fo=2, routed)           0.325     4.503    io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_2_n_0
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.627 r  io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1/O
                         net (fo=16, routed)          0.601     5.227    io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0
    SLICE_X9Y41          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.449     6.449    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y41          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[3]/C
                         clock pessimism              0.080     6.529    
                         clock uncertainty           -0.067     6.462    
    SLICE_X9Y41          FDRE (Setup_fdre_C_R)       -0.429     6.033    io_controller/rd_tr/cntr/cnt_curr_s_reg[3]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 sensor/tdc0/sensor_o_regs[16].obs_regs/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/rd_tr/sensor_data_ir_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.456ns (12.330%)  route 3.242ns (87.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 6.446 - 5.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.741     1.741    sensor/tdc0/sampling_clk_i
    SLICE_X15Y102        FDRE                                         r  sensor/tdc0/sensor_o_regs[16].obs_regs/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.456     2.197 r  sensor/tdc0/sensor_o_regs[16].obs_regs/Q
                         net (fo=1, routed)           3.242     5.440    io_controller/rd_tr/sensor_data_ir_reg[127]_0[16]
    SLICE_X15Y37         FDRE                                         r  io_controller/rd_tr/sensor_data_ir_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.446     6.446    io_controller/rd_tr/sensor_clk
    SLICE_X15Y37         FDRE                                         r  io_controller/rd_tr/sensor_data_ir_reg[16]/C
                         clock pessimism              0.000     6.446    
                         clock uncertainty           -0.067     6.379    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)       -0.105     6.274    io_controller/rd_tr/sensor_data_ir_reg[16]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  0.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 io_controller/rd_tr/word_or_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/DC_BR/bram_memory_reg_0/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.226ns (46.159%)  route 0.264ns (53.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.564     0.564    io_controller/rd_tr/sensor_clk
    SLICE_X11Y39         FDRE                                         r  io_controller/rd_tr/word_or_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.128     0.692 r  io_controller/rd_tr/word_or_reg[45]/Q
                         net (fo=1, routed)           0.086     0.777    io_controller/rd_tr/word_or[45]
    SLICE_X11Y39         LUT4 (Prop_lut4_I2_O)        0.098     0.875 r  io_controller/rd_tr/bram_memory_reg_0_i_52/O
                         net (fo=2, routed)           0.178     1.053    io_controller/DC_BR/dina[45]
    RAMB36_X0Y7          RAMB36E1                                     r  io_controller/DC_BR/bram_memory_reg_0/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.873     0.873    io_controller/DC_BR/sensor_clk
    RAMB36_X0Y7          RAMB36E1                                     r  io_controller/DC_BR/bram_memory_reg_0/CLKBWRCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.296     0.935    io_controller/DC_BR/bram_memory_reg_0
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 io_controller/rd_tr/sensor_data_ir_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/DC_BR/bram_memory_reg_1/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.306%)  route 0.285ns (57.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.567     0.567    io_controller/rd_tr/sensor_clk
    SLICE_X10Y48         FDRE                                         r  io_controller/rd_tr/sensor_data_ir_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  io_controller/rd_tr/sensor_data_ir_reg[79]/Q
                         net (fo=1, routed)           0.148     0.879    io_controller/rd_tr/in7[79]
    SLICE_X10Y48         LUT4 (Prop_lut4_I3_O)        0.045     0.924 r  io_controller/rd_tr/bram_memory_reg_1_i_25/O
                         net (fo=2, routed)           0.137     1.061    io_controller/DC_BR/dina[79]
    RAMB36_X0Y9          RAMB36E1                                     r  io_controller/DC_BR/bram_memory_reg_1/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.878     0.878    io_controller/DC_BR/sensor_clk
    RAMB36_X0Y9          RAMB36E1                                     r  io_controller/DC_BR/bram_memory_reg_1/CLKBWRCLK
                         clock pessimism             -0.234     0.644    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.296     0.940    io_controller/DC_BR/bram_memory_reg_1
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 io_controller/rd_tr/word_or_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/DC_BR/bram_memory_reg_0/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.226ns (45.110%)  route 0.275ns (54.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.564     0.564    io_controller/rd_tr/sensor_clk
    SLICE_X11Y39         FDRE                                         r  io_controller/rd_tr/word_or_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.128     0.692 r  io_controller/rd_tr/word_or_reg[59]/Q
                         net (fo=1, routed)           0.138     0.830    io_controller/rd_tr/word_or[59]
    SLICE_X11Y39         LUT4 (Prop_lut4_I2_O)        0.098     0.928 r  io_controller/rd_tr/bram_memory_reg_0_i_38/O
                         net (fo=2, routed)           0.137     1.065    io_controller/DC_BR/dina[59]
    RAMB36_X0Y7          RAMB36E1                                     r  io_controller/DC_BR/bram_memory_reg_0/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.873     0.873    io_controller/DC_BR/sensor_clk
    RAMB36_X0Y7          RAMB36E1                                     r  io_controller/DC_BR/bram_memory_reg_0/CLKBWRCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                      0.296     0.935    io_controller/DC_BR/bram_memory_reg_0
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 io_controller/rd_tr/word_or_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/DC_BR/bram_memory_reg_1/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.246ns (50.483%)  route 0.241ns (49.517%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.567     0.567    io_controller/rd_tr/sensor_clk
    SLICE_X8Y49          FDRE                                         r  io_controller/rd_tr/word_or_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.148     0.715 r  io_controller/rd_tr/word_or_reg[113]/Q
                         net (fo=1, routed)           0.125     0.840    io_controller/rd_tr/word_or[113]
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.098     0.938 r  io_controller/rd_tr/bram_memory_reg_1_i_55/O
                         net (fo=2, routed)           0.116     1.054    io_controller/DC_BR/dina[113]
    RAMB36_X0Y9          RAMB36E1                                     r  io_controller/DC_BR/bram_memory_reg_1/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.878     0.878    io_controller/DC_BR/sensor_clk
    RAMB36_X0Y9          RAMB36E1                                     r  io_controller/DC_BR/bram_memory_reg_1/CLKBWRCLK
                         clock pessimism             -0.254     0.624    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     0.920    io_controller/DC_BR/bram_memory_reg_1
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 io_controller/rd_tr/word_or_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/DC_BR/bram_memory_reg_1/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.226ns (46.309%)  route 0.262ns (53.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.567     0.567    io_controller/rd_tr/sensor_clk
    SLICE_X9Y49          FDRE                                         r  io_controller/rd_tr/word_or_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128     0.695 r  io_controller/rd_tr/word_or_reg[116]/Q
                         net (fo=1, routed)           0.086     0.780    io_controller/rd_tr/word_or[116]
    SLICE_X9Y49          LUT4 (Prop_lut4_I2_O)        0.098     0.878 r  io_controller/rd_tr/bram_memory_reg_1_i_52/O
                         net (fo=2, routed)           0.176     1.055    io_controller/DC_BR/dina[116]
    RAMB36_X0Y9          RAMB36E1                                     r  io_controller/DC_BR/bram_memory_reg_1/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.878     0.878    io_controller/DC_BR/sensor_clk
    RAMB36_X0Y9          RAMB36E1                                     r  io_controller/DC_BR/bram_memory_reg_1/CLKBWRCLK
                         clock pessimism             -0.254     0.624    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     0.920    io_controller/DC_BR/bram_memory_reg_1
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 io_controller/rd_tr/word_or_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/DC_BR/bram_memory_reg_1/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.226ns (44.470%)  route 0.282ns (55.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.567     0.567    io_controller/rd_tr/sensor_clk
    SLICE_X11Y48         FDRE                                         r  io_controller/rd_tr/word_or_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.128     0.695 r  io_controller/rd_tr/word_or_reg[123]/Q
                         net (fo=1, routed)           0.086     0.780    io_controller/rd_tr/word_or[123]
    SLICE_X11Y48         LUT4 (Prop_lut4_I2_O)        0.098     0.878 r  io_controller/rd_tr/bram_memory_reg_1_i_45/O
                         net (fo=2, routed)           0.197     1.075    io_controller/DC_BR/dina[123]
    RAMB36_X0Y9          RAMB36E1                                     r  io_controller/DC_BR/bram_memory_reg_1/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.878     0.878    io_controller/DC_BR/sensor_clk
    RAMB36_X0Y9          RAMB36E1                                     r  io_controller/DC_BR/bram_memory_reg_1/CLKBWRCLK
                         clock pessimism             -0.234     0.644    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.296     0.940    io_controller/DC_BR/bram_memory_reg_1
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 io_controller/rd_tr/temperature_ir_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/rd_tr/word_or_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.564     0.564    io_controller/rd_tr/sensor_clk
    SLICE_X29Y48         FDRE                                         r  io_controller/rd_tr/temperature_ir_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  io_controller/rd_tr/temperature_ir_reg[5]/Q
                         net (fo=1, routed)           0.057     0.762    io_controller/rd_tr/in7[133]
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.045     0.807 r  io_controller/rd_tr/bram_memory_reg_1_i_35/O
                         net (fo=2, routed)           0.000     0.807    io_controller/rd_tr/D[133]
    SLICE_X28Y48         FDRE                                         r  io_controller/rd_tr/word_or_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.834     0.834    io_controller/rd_tr/sensor_clk
    SLICE_X28Y48         FDRE                                         r  io_controller/rd_tr/word_or_reg[133]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X28Y48         FDRE (Hold_fdre_C_D)         0.092     0.669    io_controller/rd_tr/word_or_reg[133]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 io_controller/rd_tr/word_or_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/DC_BR/bram_memory_reg_1/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.226ns (43.776%)  route 0.290ns (56.224%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.567     0.567    io_controller/rd_tr/sensor_clk
    SLICE_X15Y49         FDRE                                         r  io_controller/rd_tr/word_or_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.128     0.695 r  io_controller/rd_tr/word_or_reg[125]/Q
                         net (fo=1, routed)           0.086     0.780    io_controller/rd_tr/word_or[125]
    SLICE_X15Y49         LUT4 (Prop_lut4_I2_O)        0.098     0.878 r  io_controller/rd_tr/bram_memory_reg_1_i_43/O
                         net (fo=2, routed)           0.205     1.083    io_controller/DC_BR/dina[125]
    RAMB36_X0Y9          RAMB36E1                                     r  io_controller/DC_BR/bram_memory_reg_1/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.878     0.878    io_controller/DC_BR/sensor_clk
    RAMB36_X0Y9          RAMB36E1                                     r  io_controller/DC_BR/bram_memory_reg_1/CLKBWRCLK
                         clock pessimism             -0.234     0.644    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.296     0.940    io_controller/DC_BR/bram_memory_reg_1
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 io_controller/rd_tr/word_or_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/DC_BR/bram_memory_reg_1/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.246ns (47.554%)  route 0.271ns (52.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.566     0.566    io_controller/rd_tr/sensor_clk
    SLICE_X10Y45         FDRE                                         r  io_controller/rd_tr/word_or_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.148     0.714 r  io_controller/rd_tr/word_or_reg[90]/Q
                         net (fo=1, routed)           0.090     0.804    io_controller/rd_tr/word_or[90]
    SLICE_X10Y45         LUT4 (Prop_lut4_I2_O)        0.098     0.902 r  io_controller/rd_tr/bram_memory_reg_1_i_14/O
                         net (fo=2, routed)           0.181     1.083    io_controller/DC_BR/dina[90]
    RAMB36_X0Y9          RAMB36E1                                     r  io_controller/DC_BR/bram_memory_reg_1/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.878     0.878    io_controller/DC_BR/sensor_clk
    RAMB36_X0Y9          RAMB36E1                                     r  io_controller/DC_BR/bram_memory_reg_1/CLKBWRCLK
                         clock pessimism             -0.234     0.644    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.296     0.940    io_controller/DC_BR/bram_memory_reg_1
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 io_controller/rd_tr/cntr/cnt_curr_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/DC_BR/bram_memory_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.051%)  route 0.240ns (62.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.565     0.565    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y41          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  io_controller/rd_tr/cntr/cnt_curr_s_reg[0]/Q
                         net (fo=4, routed)           0.240     0.945    io_controller/DC_BR/ADDRBWRADDR[0]
    RAMB36_X0Y7          RAMB36E1                                     r  io_controller/DC_BR/bram_memory_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.873     0.873    io_controller/DC_BR/sensor_clk
    RAMB36_X0Y7          RAMB36E1                                     r  io_controller/DC_BR/bram_memory_reg_0/CLKBWRCLK
                         clock pessimism             -0.254     0.619    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.802    io_controller/DC_BR/bram_memory_reg_0
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sensor_clk_clock_generator
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        temp_sensor/U0/DCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y7      io_controller/DC_BR/bram_memory_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y9      io_controller/DC_BR/bram_memory_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    clock_generator_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X14Y100    sensor/tdc0/sensor_o_regs[0].obs_regs/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X12Y100    sensor/tdc0/sensor_o_regs[100].obs_regs/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X12Y100    sensor/tdc0/sensor_o_regs[101].obs_regs/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X12Y100    sensor/tdc0/sensor_o_regs[102].obs_regs/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X13Y102    sensor/tdc0/sensor_o_regs[103].obs_regs/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y100    sensor/tdc0/sensor_o_regs[0].obs_regs/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y100    sensor/tdc0/sensor_o_regs[100].obs_regs/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y100    sensor/tdc0/sensor_o_regs[101].obs_regs/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y100    sensor/tdc0/sensor_o_regs[102].obs_regs/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y102    sensor/tdc0/sensor_o_regs[103].obs_regs/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y101    sensor/tdc0/sensor_o_regs[104].obs_regs/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y100    sensor/tdc0/sensor_o_regs[105].obs_regs/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y100    sensor/tdc0/sensor_o_regs[106].obs_regs/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y102    sensor/tdc0/sensor_o_regs[107].obs_regs/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y102    sensor/tdc0/sensor_o_regs[108].obs_regs/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y100    sensor/tdc0/sensor_o_regs[0].obs_regs/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y100    sensor/tdc0/sensor_o_regs[100].obs_regs/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y100    sensor/tdc0/sensor_o_regs[101].obs_regs/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y100    sensor/tdc0/sensor_o_regs[102].obs_regs/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y102    sensor/tdc0/sensor_o_regs[103].obs_regs/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y101    sensor/tdc0/sensor_o_regs[104].obs_regs/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y100    sensor/tdc0/sensor_o_regs[105].obs_regs/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y100    sensor/tdc0/sensor_o_regs[106].obs_regs/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y102    sensor/tdc0/sensor_o_regs[107].obs_regs/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y102    sensor/tdc0/sensor_o_regs[108].obs_regs/C



---------------------------------------------------------------------------------------------------
From Clock:  ttest_clk_clock_generator
  To Clock:  ttest_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.177ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ttest_clk_clock_generator rise@10.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.608ns (26.087%)  route 1.723ns (73.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.565     1.565    reset_system/ttest_reset/U0/SEQ/slowest_sync_clk
    SLICE_X36Y43         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     2.021 f  reset_system/ttest_reset/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           1.140     3.161    reset_system/ttest_reset/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.152     3.313 r  reset_system/ttest_reset/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.583     3.896    reset_system/ttest_reset/U0/SEQ/pr_i_1_n_0
    SLICE_X31Y41         FDSE                                         r  reset_system/ttest_reset/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    11.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129     8.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     9.909    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.444    11.444    reset_system/ttest_reset/U0/SEQ/slowest_sync_clk
    SLICE_X31Y41         FDSE                                         r  reset_system/ttest_reset/U0/SEQ/pr_reg/C
                         clock pessimism              0.008    11.452    
                         clock uncertainty           -0.074    11.378    
    SLICE_X31Y41         FDSE (Setup_fdse_C_D)       -0.305    11.073    reset_system/ttest_reset/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         11.073    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                  7.177    

Slack (MET) :             7.317ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ttest_clk_clock_generator rise@10.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 1.752ns (66.940%)  route 0.865ns (33.060%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.562     1.562    reset_system/ttest_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y38         SRL16E                                       r  reset_system/ttest_reset/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     3.190 r  reset_system/ttest_reset/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.865     4.056    reset_system/ttest_reset/U0/EXT_LPF/Q
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.124     4.180 r  reset_system/ttest_reset/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     4.180    reset_system/ttest_reset/U0/EXT_LPF/lpf_int0__0
    SLICE_X39Y38         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    11.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129     8.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     9.909    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.442    11.442    reset_system/ttest_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y38         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.098    11.540    
                         clock uncertainty           -0.074    11.466    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.031    11.497    reset_system/ttest_reset/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         11.497    
                         arrival time                          -4.180    
  -------------------------------------------------------------------
                         slack                                  7.317    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ttest_clk_clock_generator rise@10.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.456ns (26.362%)  route 1.274ns (73.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.562     1.562    reset_system/ttest_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y38         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  reset_system/ttest_reset/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.274     3.292    reset_system/ttest_reset/U0/SEQ/lpf_int
    SLICE_X31Y41         FDSE                                         r  reset_system/ttest_reset/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    11.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129     8.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     9.909    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.444    11.444    reset_system/ttest_reset/U0/SEQ/slowest_sync_clk
    SLICE_X31Y41         FDSE                                         r  reset_system/ttest_reset/U0/SEQ/pr_reg/C
                         clock pessimism              0.008    11.452    
                         clock uncertainty           -0.074    11.378    
    SLICE_X31Y41         FDSE (Setup_fdse_C_S)       -0.429    10.949    reset_system/ttest_reset/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         10.949    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ttest_clk_clock_generator rise@10.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.642ns (37.498%)  route 1.070ns (62.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.565     1.565    reset_system/ttest_reset/U0/SEQ/slowest_sync_clk
    SLICE_X38Y43         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     2.083 f  reset_system/ttest_reset/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.521     2.605    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X38Y43         LUT1 (Prop_lut1_I0_O)        0.124     2.729 r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.549     3.277    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X38Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    11.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129     8.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     9.909    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.445    11.445    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X38Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.095    11.540    
                         clock uncertainty           -0.074    11.466    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    10.942    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ttest_clk_clock_generator rise@10.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.642ns (37.498%)  route 1.070ns (62.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.565     1.565    reset_system/ttest_reset/U0/SEQ/slowest_sync_clk
    SLICE_X38Y43         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     2.083 f  reset_system/ttest_reset/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.521     2.605    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X38Y43         LUT1 (Prop_lut1_I0_O)        0.124     2.729 r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.549     3.277    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X38Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    11.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129     8.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     9.909    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.445    11.445    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X38Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.095    11.540    
                         clock uncertainty           -0.074    11.466    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    10.942    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ttest_clk_clock_generator rise@10.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.642ns (37.498%)  route 1.070ns (62.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.565     1.565    reset_system/ttest_reset/U0/SEQ/slowest_sync_clk
    SLICE_X38Y43         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     2.083 f  reset_system/ttest_reset/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.521     2.605    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X38Y43         LUT1 (Prop_lut1_I0_O)        0.124     2.729 r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.549     3.277    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X38Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    11.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129     8.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     9.909    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.445    11.445    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X38Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.095    11.540    
                         clock uncertainty           -0.074    11.466    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    10.942    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ttest_clk_clock_generator rise@10.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.642ns (37.498%)  route 1.070ns (62.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.565     1.565    reset_system/ttest_reset/U0/SEQ/slowest_sync_clk
    SLICE_X38Y43         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     2.083 f  reset_system/ttest_reset/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.521     2.605    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X38Y43         LUT1 (Prop_lut1_I0_O)        0.124     2.729 r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.549     3.277    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X38Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    11.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129     8.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     9.909    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.445    11.445    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X38Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.095    11.540    
                         clock uncertainty           -0.074    11.466    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    10.942    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ttest_clk_clock_generator rise@10.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.642ns (37.498%)  route 1.070ns (62.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.565     1.565    reset_system/ttest_reset/U0/SEQ/slowest_sync_clk
    SLICE_X38Y43         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     2.083 f  reset_system/ttest_reset/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.521     2.605    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X38Y43         LUT1 (Prop_lut1_I0_O)        0.124     2.729 r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.549     3.277    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X38Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    11.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129     8.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     9.909    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.445    11.445    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X38Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.095    11.540    
                         clock uncertainty           -0.074    11.466    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    10.942    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ttest_clk_clock_generator rise@10.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.642ns (37.498%)  route 1.070ns (62.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.565     1.565    reset_system/ttest_reset/U0/SEQ/slowest_sync_clk
    SLICE_X38Y43         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     2.083 f  reset_system/ttest_reset/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.521     2.605    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X38Y43         LUT1 (Prop_lut1_I0_O)        0.124     2.729 r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.549     3.277    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X38Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    11.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129     8.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     9.909    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.445    11.445    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X38Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.095    11.540    
                         clock uncertainty           -0.074    11.466    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    10.942    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             8.130ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ttest_clk_clock_generator rise@10.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.456ns (33.920%)  route 0.888ns (66.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.562     1.562    reset_system/ttest_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y38         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  reset_system/ttest_reset/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.888     2.907    reset_system/ttest_reset/U0/SEQ/lpf_int
    SLICE_X37Y43         FDSE                                         r  reset_system/ttest_reset/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    11.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129     8.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     9.909    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.445    11.445    reset_system/ttest_reset/U0/SEQ/slowest_sync_clk
    SLICE_X37Y43         FDSE                                         r  reset_system/ttest_reset/U0/SEQ/Core_reg/C
                         clock pessimism              0.095    11.540    
                         clock uncertainty           -0.074    11.466    
    SLICE_X37Y43         FDSE (Setup_fdse_C_S)       -0.429    11.037    reset_system/ttest_reset/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                  8.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ttest_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.561     0.561    reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y38         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.757    reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X39Y38         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.830     0.830    reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y38         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.269     0.561    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.075     0.636    reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ttest_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.560     0.560    reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X36Y37         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.766    reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X36Y37         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.828     0.828    reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X36Y37         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.268     0.560    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.075     0.635    reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ttest_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.563     0.563    reset_system/ttest_reset/U0/SEQ/slowest_sync_clk
    SLICE_X36Y43         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  reset_system/ttest_reset/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.086     0.789    reset_system/ttest_reset/U0/SEQ/p_0_in
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.834 r  reset_system/ttest_reset/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     0.834    reset_system/ttest_reset/U0/SEQ/Core_i_1_n_0
    SLICE_X37Y43         FDSE                                         r  reset_system/ttest_reset/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.832     0.832    reset_system/ttest_reset/U0/SEQ/slowest_sync_clk
    SLICE_X37Y43         FDSE                                         r  reset_system/ttest_reset/U0/SEQ/Core_reg/C
                         clock pessimism             -0.256     0.576    
    SLICE_X37Y43         FDSE (Hold_fdse_C_D)         0.091     0.667    reset_system/ttest_reset/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ttest_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.560     0.560    reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X36Y37         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.118     0.819    reset_system/ttest_reset/U0/EXT_LPF/asr_and
    SLICE_X37Y37         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.828     0.828    reset_system/ttest_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.255     0.573    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.070     0.643    reset_system/ttest_reset/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ttest_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.666%)  route 0.125ns (37.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.563     0.563    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X38Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.125     0.851    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.045     0.896 r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000     0.896    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X38Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.832     0.832    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X38Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.121     0.684    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ttest_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.560     0.560    reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X36Y37         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     0.807    reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X36Y37         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.828     0.828    reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X36Y37         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.268     0.560    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.017     0.577    reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ttest_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.561     0.561    reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y38         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     0.808    reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X39Y38         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.830     0.830    reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y38         FDRE                                         r  reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.269     0.561    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.017     0.578    reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ttest_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.563     0.563    reset_system/ttest_reset/U0/SEQ/slowest_sync_clk
    SLICE_X37Y43         FDSE                                         r  reset_system/ttest_reset/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDSE (Prop_fdse_C_Q)         0.141     0.704 r  reset_system/ttest_reset/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156     0.860    reset_system/ttest_reset/U0/SEQ/MB_out
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.042     0.902 r  reset_system/ttest_reset/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000     0.902    reset_system/ttest_reset/U0/SEQ/from_sys_i_1_n_0
    SLICE_X37Y43         FDSE                                         r  reset_system/ttest_reset/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.832     0.832    reset_system/ttest_reset/U0/SEQ/slowest_sync_clk
    SLICE_X37Y43         FDSE                                         r  reset_system/ttest_reset/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.269     0.563    
    SLICE_X37Y43         FDSE (Hold_fdse_C_D)         0.107     0.670    reset_system/ttest_reset/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/SEQ/pr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ttest_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.342%)  route 0.115ns (33.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.563     0.563    reset_system/ttest_reset/U0/SEQ/slowest_sync_clk
    SLICE_X37Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/pr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.128     0.691 r  reset_system/ttest_reset/U0/SEQ/pr_dec_reg[0]/Q
                         net (fo=1, routed)           0.115     0.806    reset_system/ttest_reset/U0/SEQ/pr_dec_reg_n_0_[0]
    SLICE_X36Y43         LUT2 (Prop_lut2_I1_O)        0.099     0.905 r  reset_system/ttest_reset/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.905    reset_system/ttest_reset/U0/SEQ/p_3_out[2]
    SLICE_X36Y43         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.832     0.832    reset_system/ttest_reset/U0/SEQ/slowest_sync_clk
    SLICE_X36Y43         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.253     0.579    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.092     0.671    reset_system/ttest_reset/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_system/ttest_reset/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ttest_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ttest_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.212ns (58.860%)  route 0.148ns (41.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.563     0.563    reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X38Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.148     0.875    reset_system/ttest_reset/U0/SEQ/seq_cnt[3]
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.048     0.923 r  reset_system/ttest_reset/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     0.923    reset_system/ttest_reset/U0/SEQ/p_3_out[0]
    SLICE_X37Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.832     0.832    reset_system/ttest_reset/U0/SEQ/slowest_sync_clk
    SLICE_X37Y44         FDRE                                         r  reset_system/ttest_reset/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.253     0.579    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.107     0.686    reset_system/ttest_reset/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ttest_clk_clock_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clock_generator_inst/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y41     reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y37     reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y37     reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y37     reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y37     reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y38     reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y38     reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y38     reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y38     reset_system/ttest_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y38     reset_system/ttest_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y41     reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y41     reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y38     reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y38     reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y38     reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y38     reset_system/ttest_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y38     reset_system/ttest_reset/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y38     reset_system/ttest_reset/U0/EXT_LPF/lpf_int_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y38     reset_system/ttest_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y38     reset_system/ttest_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X37Y43     reset_system/ttest_reset/U0/SEQ/Core_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y44     reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y44     reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y44     reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y44     reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y44     reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y44     reset_system/ttest_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44     reset_system/ttest_reset/U0/SEQ/core_dec_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 io_controller/io_ctrl/ctrl/aes_m_rdy_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 0.642ns (11.492%)  route 4.944ns (88.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.564     5.085    io_controller/io_ctrl/ctrl/clk_main
    SLICE_X10Y35         FDRE                                         r  io_controller/io_ctrl/ctrl/aes_m_rdy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  io_controller/io_ctrl/ctrl/aes_m_rdy_o_reg/Q
                         net (fo=129, routed)         3.810     9.413    io_controller/io_ctrl/ctrl/aes_m_rdy_o
    SLICE_X12Y30         LUT4 (Prop_lut4_I0_O)        0.124     9.537 r  io_controller/io_ctrl/ctrl/aes_K_o_r[61]_i_1/O
                         net (fo=2, routed)           1.135    10.672    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[61]
    RAMB36_X0Y6          RAMB36E1                                     r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.483    14.824    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y6          RAMB36E1                                     r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                     -0.737    14.311    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 io_controller/io_ctrl/ctrl/aes_d_rdy_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 0.773ns (14.025%)  route 4.738ns (85.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.564     5.085    io_controller/io_ctrl/ctrl/clk_main
    SLICE_X10Y35         FDRE                                         r  io_controller/io_ctrl/ctrl/aes_d_rdy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  io_controller/io_ctrl/ctrl/aes_d_rdy_o_reg/Q
                         net (fo=130, routed)         3.438     9.002    io_controller/io_ctrl/data_decoder/aes_D_o_r_reg[0]
    SLICE_X5Y31          LUT3 (Prop_lut3_I1_O)        0.295     9.297 r  io_controller/io_ctrl/data_decoder/aes_D_o_r[126]_i_1/O
                         net (fo=2, routed)           1.300    10.597    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[54]
    RAMB36_X0Y3          RAMB36E1                                     r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.486    14.827    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y3          RAMB36E1                                     r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                     -0.737    14.314    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 io_controller/io_ctrl/ctrl/aes_d_rdy_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 0.801ns (15.633%)  route 4.323ns (84.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.564     5.085    io_controller/io_ctrl/ctrl/clk_main
    SLICE_X10Y35         FDRE                                         r  io_controller/io_ctrl/ctrl/aes_d_rdy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  io_controller/io_ctrl/ctrl/aes_d_rdy_o_reg/Q
                         net (fo=130, routed)         3.286     8.850    io_controller/io_ctrl/data_decoder/aes_D_o_r_reg[0]
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.323     9.173 r  io_controller/io_ctrl/data_decoder/aes_D_o_r[85]_i_1/O
                         net (fo=2, routed)           1.036    10.209    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[13]
    RAMB36_X0Y3          RAMB36E1                                     r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.486    14.827    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y3          RAMB36E1                                     r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[14])
                                                     -0.939    14.112    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.112    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 io_controller/io_ctrl/ctrl/aes_k_rdy_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 0.642ns (12.291%)  route 4.581ns (87.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.564     5.085    io_controller/io_ctrl/ctrl/clk_main
    SLICE_X10Y35         FDRE                                         r  io_controller/io_ctrl/ctrl/aes_k_rdy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  io_controller/io_ctrl/ctrl/aes_k_rdy_o_reg/Q
                         net (fo=129, routed)         3.753     9.356    io_controller/io_ctrl/ctrl/aes_k_rdy_o
    SLICE_X8Y26          LUT4 (Prop_lut4_I2_O)        0.124     9.480 r  io_controller/io_ctrl/ctrl/aes_K_o_r[40]_i_1/O
                         net (fo=2, routed)           0.829    10.309    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[40]
    RAMB36_X0Y6          RAMB36E1                                     r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.483    14.824    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y6          RAMB36E1                                     r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                     -0.737    14.311    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[115]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 0.580ns (10.305%)  route 5.048ns (89.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.636     5.157    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X0Y40          FDCE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=9, routed)           1.303     6.916    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.124     7.040 r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         3.745    10.785    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X32Y45         FDRE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[115]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.445    14.786    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X32Y45         FDRE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[115]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y45         FDRE (Setup_fdre_C_CE)      -0.205    14.806    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[115]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 io_controller/io_ctrl/ctrl/aes_d_rdy_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.801ns (16.040%)  route 4.193ns (83.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.564     5.085    io_controller/io_ctrl/ctrl/clk_main
    SLICE_X10Y35         FDRE                                         r  io_controller/io_ctrl/ctrl/aes_d_rdy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  io_controller/io_ctrl/ctrl/aes_d_rdy_o_reg/Q
                         net (fo=130, routed)         3.438     9.002    io_controller/io_ctrl/data_decoder/aes_D_o_r_reg[0]
    SLICE_X5Y31          LUT3 (Prop_lut3_I1_O)        0.323     9.325 r  io_controller/io_ctrl/data_decoder/aes_D_o_r[47]_i_1/O
                         net (fo=2, routed)           0.754    10.079    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[47]
    RAMB36_X0Y5          RAMB36E1                                     r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.478    14.819    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                     -0.939    14.104    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.104    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.026ns  (required time - arrival time)
  Source:                 io_controller/io_ctrl/ctrl/aes_k_rdy_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 0.642ns (12.351%)  route 4.556ns (87.649%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.564     5.085    io_controller/io_ctrl/ctrl/clk_main
    SLICE_X10Y35         FDRE                                         r  io_controller/io_ctrl/ctrl/aes_k_rdy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  io_controller/io_ctrl/ctrl/aes_k_rdy_o_reg/Q
                         net (fo=129, routed)         3.751     9.354    io_controller/io_ctrl/ctrl/aes_k_rdy_o
    SLICE_X9Y23          LUT4 (Prop_lut4_I2_O)        0.124     9.478 r  io_controller/io_ctrl/ctrl/aes_K_o_r[118]_i_1/O
                         net (fo=2, routed)           0.805    10.283    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[46]
    RAMB36_X0Y4          RAMB36E1                                     r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.481    14.822    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                     -0.737    14.309    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  4.026    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 io_controller/io_ctrl/ctrl/aes_k_rdy_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 0.642ns (12.391%)  route 4.539ns (87.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.564     5.085    io_controller/io_ctrl/ctrl/clk_main
    SLICE_X10Y35         FDRE                                         r  io_controller/io_ctrl/ctrl/aes_k_rdy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  io_controller/io_ctrl/ctrl/aes_k_rdy_o_reg/Q
                         net (fo=129, routed)         3.374     8.977    io_controller/io_ctrl/ctrl/aes_k_rdy_o
    SLICE_X10Y24         LUT4 (Prop_lut4_I2_O)        0.124     9.101 r  io_controller/io_ctrl/ctrl/aes_K_o_r[76]_i_1/O
                         net (fo=2, routed)           1.165    10.266    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y4          RAMB36E1                                     r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.481    14.822    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[4])
                                                     -0.737    14.309    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 io_controller/io_ctrl/ctrl/aes_k_rdy_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 0.642ns (12.403%)  route 4.534ns (87.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.564     5.085    io_controller/io_ctrl/ctrl/clk_main
    SLICE_X10Y35         FDRE                                         r  io_controller/io_ctrl/ctrl/aes_k_rdy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  io_controller/io_ctrl/ctrl/aes_k_rdy_o_reg/Q
                         net (fo=129, routed)         3.488     9.091    io_controller/io_ctrl/ctrl/aes_k_rdy_o
    SLICE_X8Y26          LUT4 (Prop_lut4_I2_O)        0.124     9.215 r  io_controller/io_ctrl/ctrl/aes_K_o_r[41]_i_1/O
                         net (fo=2, routed)           1.046    10.261    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[41]
    RAMB36_X0Y6          RAMB36E1                                     r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.483    14.824    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y6          RAMB36E1                                     r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                     -0.737    14.311    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 io_controller/io_ctrl/ctrl/aes_d_rdy_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 0.773ns (14.931%)  route 4.404ns (85.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.564     5.085    io_controller/io_ctrl/ctrl/clk_main
    SLICE_X10Y35         FDRE                                         r  io_controller/io_ctrl/ctrl/aes_d_rdy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  io_controller/io_ctrl/ctrl/aes_d_rdy_o_reg/Q
                         net (fo=130, routed)         3.183     8.746    io_controller/io_ctrl/data_decoder/aes_D_o_r_reg[0]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.295     9.041 r  io_controller/io_ctrl/data_decoder/aes_D_o_r[127]_i_1/O
                         net (fo=2, routed)           1.221    10.263    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[55]
    RAMB36_X0Y3          RAMB36E1                                     r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.486    14.827    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y3          RAMB36E1                                     r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                     -0.737    14.314    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  4.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 io_controller/io_ctrl/aes_D_o_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.040%)  route 0.256ns (57.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.556     1.439    io_controller/io_ctrl/clk_main
    SLICE_X11Y27         FDRE                                         r  io_controller/io_ctrl/aes_D_o_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  io_controller/io_ctrl/aes_D_o_r_reg[17]/Q
                         net (fo=1, routed)           0.087     1.667    io_controller/io_ctrl/data_decoder/aes_D_o_r_reg[127][17]
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.045     1.712 r  io_controller/io_ctrl/data_decoder/aes_D_o_r[17]_i_1/O
                         net (fo=2, routed)           0.169     1.882    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[17]
    RAMB36_X0Y5          RAMB36E1                                     r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.863     1.991    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.513    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIPADIP[1])
                                                      0.296     1.809    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 io_controller/io_ctrl/aes_K_o_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.028%)  route 0.245ns (53.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.557     1.440    io_controller/io_ctrl/clk_main
    SLICE_X8Y29          FDRE                                         r  io_controller/io_ctrl/aes_K_o_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  io_controller/io_ctrl/aes_K_o_r_reg[6]/Q
                         net (fo=1, routed)           0.137     1.741    io_controller/io_ctrl/ctrl/aes_K_o_r_reg[127]_0[6]
    SLICE_X8Y29          LUT4 (Prop_lut4_I3_O)        0.045     1.786 r  io_controller/io_ctrl/ctrl/aes_K_o_r[6]_i_1/O
                         net (fo=2, routed)           0.108     1.894    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y6          RAMB36E1                                     r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.869     1.997    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y6          RAMB36E1                                     r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.296     1.795    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 io_controller/io_ctrl/ctrl/aes_m_rdy_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.209ns (44.173%)  route 0.264ns (55.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.562     1.445    io_controller/io_ctrl/ctrl/clk_main
    SLICE_X10Y35         FDRE                                         r  io_controller/io_ctrl/ctrl/aes_m_rdy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  io_controller/io_ctrl/ctrl/aes_m_rdy_o_reg/Q
                         net (fo=129, routed)         0.158     1.767    io_controller/io_ctrl/ctrl/aes_m_rdy_o
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.045     1.812 r  io_controller/io_ctrl/ctrl/aes_K_o_r[30]_i_1/O
                         net (fo=2, routed)           0.106     1.918    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[30]
    RAMB36_X0Y6          RAMB36E1                                     r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.869     1.997    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y6          RAMB36E1                                     r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.519    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[27])
                                                      0.296     1.815    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 io_controller/uart_0/rx_async_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/uart_0/receiver/q_uart_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.590     1.473    io_controller/uart_0/clk_main
    SLICE_X0Y33          FDRE                                         r  io_controller/uart_0/rx_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  io_controller/uart_0/rx_async_reg/Q
                         net (fo=1, routed)           0.103     1.717    io_controller/uart_0/receiver/qq_uart_reg_0
    SLICE_X2Y32          SRL16E                                       r  io_controller/uart_0/receiver/q_uart_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.858     1.985    io_controller/uart_0/receiver/clk_main
    SLICE_X2Y32          SRL16E                                       r  io_controller/uart_0/receiver/q_uart_reg_srl3/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y32          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.603    io_controller/uart_0/receiver/q_uart_reg_srl3
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.585     1.468    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y22          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.665    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X3Y22          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.853     1.980    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y22          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.076     1.544    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 io_controller/io_ctrl/data_decoder/data_r_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/io_ctrl/calib_o_r_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.558     1.441    io_controller/io_ctrl/data_decoder/clk_main
    SLICE_X9Y30          FDRE                                         r  io_controller/io_ctrl/data_decoder/data_r_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  io_controller/io_ctrl/data_decoder/data_r_reg[114]/Q
                         net (fo=3, routed)           0.068     1.650    io_controller/io_ctrl/data_decoder/Q[114]
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.045     1.695 r  io_controller/io_ctrl/data_decoder/calib_o_r[114]_i_1/O
                         net (fo=2, routed)           0.000     1.695    io_controller/io_ctrl/data_r_reg[127]_0[114]
    SLICE_X8Y30          FDRE                                         r  io_controller/io_ctrl/calib_o_r_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.826     1.953    io_controller/io_ctrl/clk_main
    SLICE_X8Y30          FDRE                                         r  io_controller/io_ctrl/calib_o_r_reg[114]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.120     1.574    io_controller/io_ctrl/calib_o_r_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.585     1.468    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y22          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.665    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X3Y22          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.853     1.980    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y22          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.075     1.543    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.582     1.465    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y25          FDPE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.606 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.662    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X1Y25          FDPE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.850     1.977    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y25          FDPE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y25          FDPE (Hold_fdpe_C_D)         0.075     1.540    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.582     1.465    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y25          FDRE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.662    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X3Y25          FDRE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.850     1.977    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y25          FDRE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.075     1.540    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.580     1.463    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y24          FDRE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.660    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X5Y24          FDRE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.848     1.975    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y24          FDRE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.075     1.538    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7    io_controller/DC_BR/bram_memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9    io_controller/DC_BR/bram_memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y46   io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[95]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40   reset_system/ctrl_rst/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y32    io_controller/uart_0/receiver/q_uart_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40   reset_system/ctrl_rst/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y32    io_controller/uart_0/receiver/q_uart_reg_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y48   io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[96]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y46   io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[97]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y47   io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[98]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y38   io_controller/io_ctrl/calib_o_r_reg[94]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y45   io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y47   io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[101]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y32    io_controller/uart_0/receiver/q_uart_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y32    io_controller/uart_0/receiver/q_uart_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40   reset_system/ctrl_rst/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40   reset_system/ctrl_rst/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y46   io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[95]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X1Y25    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X1Y25    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X1Y25    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y25    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y27    io_controller/io_ctrl/calib_o_r_reg[86]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  aes_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        8.329ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.329ns  (required time - arrival time)
  Source:                 io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.613ns  (logic 0.518ns (32.116%)  route 1.095ns (67.884%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29                                       0.000     0.000 r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.095     1.613    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X2Y28          FDRE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)       -0.058     9.942    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                  8.329    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.674%)  route 0.586ns (58.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22                                       0.000     0.000 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.586     1.005    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X4Y23          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y23          FDRE (Setup_fdre_C_D)       -0.268     9.732    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  8.727    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.125ns  (logic 0.518ns (46.046%)  route 0.607ns (53.954%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44                                       0.000     0.000 r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.607     1.125    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X0Y44          FDRE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y44          FDRE (Setup_fdre_C_D)       -0.095     9.905    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.125ns  (logic 0.518ns (46.046%)  route 0.607ns (53.954%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29                                       0.000     0.000 r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.607     1.125    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X0Y29          FDRE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)       -0.095     9.905    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.116ns  (logic 0.518ns (46.433%)  route 0.598ns (53.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44                                       0.000     0.000 r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.598     1.116    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X1Y44          FDRE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y44          FDRE (Setup_fdre_C_D)       -0.095     9.905    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.116    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.808ns  (required time - arrival time)
  Source:                 io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.928ns  (logic 0.478ns (51.500%)  route 0.450ns (48.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44                                       0.000     0.000 r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.450     0.928    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X0Y44          FDRE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y44          FDRE (Setup_fdre_C_D)       -0.264     9.736    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                  8.808    

Slack (MET) :             8.808ns  (required time - arrival time)
  Source:                 io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.928ns  (logic 0.478ns (51.500%)  route 0.450ns (48.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29                                       0.000     0.000 r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.450     0.928    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X0Y29          FDRE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)       -0.264     9.736    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                  8.808    

Slack (MET) :             8.836ns  (required time - arrival time)
  Source:                 io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.900ns  (logic 0.419ns (46.565%)  route 0.481ns (53.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22                                       0.000     0.000 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.481     0.900    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y23          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y23          FDRE (Setup_fdre_C_D)       -0.264     9.736    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  8.836    

Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.277%)  route 0.574ns (55.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22                                       0.000     0.000 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.574     1.030    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X4Y23          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y23          FDRE (Setup_fdre_C_D)       -0.095     9.905    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                  8.875    

Slack (MET) :             8.957ns  (required time - arrival time)
  Source:                 io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aes_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.108%)  route 0.492ns (51.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46                                       0.000     0.000 r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.492     0.948    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X0Y46          FDRE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.095     9.905    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                  8.957    





---------------------------------------------------------------------------------------------------
From Clock:  aes_clk_clock_generator
  To Clock:  sensor_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 io_controller/D_FIFO_FSM/data_vld_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/rd_tr/FSM_sequential_curr_state_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.580ns (24.175%)  route 1.819ns (75.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 6.449 - 5.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.631     1.631    io_controller/D_FIFO_FSM/aes_clk
    SLICE_X0Y34          FDRE                                         r  io_controller/D_FIFO_FSM/data_vld_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     2.087 r  io_controller/D_FIFO_FSM/data_vld_o_reg/Q
                         net (fo=2, routed)           1.270     3.358    io_controller/rd_tr/cntr/aes_drdy_s
    SLICE_X8Y42          LUT4 (Prop_lut4_I3_O)        0.124     3.482 r  io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_1/O
                         net (fo=1, routed)           0.549     4.031    io_controller/rd_tr/next_state_s[0]
    SLICE_X8Y42          FDRE                                         r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.449     6.449    io_controller/rd_tr/sensor_clk
    SLICE_X8Y42          FDRE                                         r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[0]/C
                         clock pessimism             -0.085     6.364    
                         clock uncertainty           -0.204     6.160    
    SLICE_X8Y42          FDRE (Setup_fdre_C_D)       -0.031     6.129    io_controller/rd_tr/FSM_sequential_curr_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                          6.129    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  2.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 io_controller/D_FIFO_FSM/data_vld_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/rd_tr/FSM_sequential_curr_state_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.012%)  route 0.699ns (78.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.591     0.591    io_controller/D_FIFO_FSM/aes_clk
    SLICE_X0Y34          FDRE                                         r  io_controller/D_FIFO_FSM/data_vld_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  io_controller/D_FIFO_FSM/data_vld_o_reg/Q
                         net (fo=2, routed)           0.506     1.238    io_controller/rd_tr/cntr/aes_drdy_s
    SLICE_X8Y42          LUT4 (Prop_lut4_I3_O)        0.045     1.283 r  io_controller/rd_tr/cntr/FSM_sequential_curr_state_r[0]_i_1/O
                         net (fo=1, routed)           0.193     1.476    io_controller/rd_tr/next_state_s[0]
    SLICE_X8Y42          FDRE                                         r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.835     0.835    io_controller/rd_tr/sensor_clk
    SLICE_X8Y42          FDRE                                         r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[0]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.204     1.085    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.059     1.144    io_controller/rd_tr/FSM_sequential_curr_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.332    





---------------------------------------------------------------------------------------------------
From Clock:  ttest_clk_clock_generator
  To Clock:  sensor_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        1.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/temperature_ir_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.605ns (20.824%)  route 2.300ns (79.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 6.448 - 5.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.565     1.565    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     2.021 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.964     2.985    reset_system/peripheral_aresetn[0]
    SLICE_X15Y41         LUT1 (Prop_lut1_I0_O)        0.149     3.134 r  reset_system/FSM_sequential_curr_state_r[1]_i_1/O
                         net (fo=284, routed)         1.336     4.471    io_controller/rd_tr/rd_en_r_reg_0[0]
    SLICE_X28Y49         FDRE                                         r  io_controller/rd_tr/temperature_ir_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.448     6.448    io_controller/rd_tr/sensor_clk
    SLICE_X28Y49         FDRE                                         r  io_controller/rd_tr/temperature_ir_reg[3]/C
                         clock pessimism             -0.085     6.363    
                         clock uncertainty           -0.194     6.169    
    SLICE_X28Y49         FDRE (Setup_fdre_C_R)       -0.637     5.532    io_controller/rd_tr/temperature_ir_reg[3]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/word_or_reg[131]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.605ns (20.824%)  route 2.300ns (79.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 6.448 - 5.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.565     1.565    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     2.021 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.964     2.985    reset_system/peripheral_aresetn[0]
    SLICE_X15Y41         LUT1 (Prop_lut1_I0_O)        0.149     3.134 r  reset_system/FSM_sequential_curr_state_r[1]_i_1/O
                         net (fo=284, routed)         1.336     4.471    io_controller/rd_tr/rd_en_r_reg_0[0]
    SLICE_X28Y49         FDRE                                         r  io_controller/rd_tr/word_or_reg[131]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.448     6.448    io_controller/rd_tr/sensor_clk
    SLICE_X28Y49         FDRE                                         r  io_controller/rd_tr/word_or_reg[131]/C
                         clock pessimism             -0.085     6.363    
                         clock uncertainty           -0.194     6.169    
    SLICE_X28Y49         FDRE (Setup_fdre_C_R)       -0.637     5.532    io_controller/rd_tr/word_or_reg[131]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/word_or_reg[83]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.605ns (20.824%)  route 2.300ns (79.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 6.448 - 5.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.565     1.565    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     2.021 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.964     2.985    reset_system/peripheral_aresetn[0]
    SLICE_X15Y41         LUT1 (Prop_lut1_I0_O)        0.149     3.134 r  reset_system/FSM_sequential_curr_state_r[1]_i_1/O
                         net (fo=284, routed)         1.336     4.471    io_controller/rd_tr/rd_en_r_reg_0[0]
    SLICE_X28Y49         FDRE                                         r  io_controller/rd_tr/word_or_reg[83]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.448     6.448    io_controller/rd_tr/sensor_clk
    SLICE_X28Y49         FDRE                                         r  io_controller/rd_tr/word_or_reg[83]/C
                         clock pessimism             -0.085     6.363    
                         clock uncertainty           -0.194     6.169    
    SLICE_X28Y49         FDRE (Setup_fdre_C_R)       -0.637     5.532    io_controller/rd_tr/word_or_reg[83]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/word_or_reg[95]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.605ns (20.824%)  route 2.300ns (79.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 6.448 - 5.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.565     1.565    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     2.021 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.964     2.985    reset_system/peripheral_aresetn[0]
    SLICE_X15Y41         LUT1 (Prop_lut1_I0_O)        0.149     3.134 r  reset_system/FSM_sequential_curr_state_r[1]_i_1/O
                         net (fo=284, routed)         1.336     4.471    io_controller/rd_tr/rd_en_r_reg_0[0]
    SLICE_X28Y49         FDRE                                         r  io_controller/rd_tr/word_or_reg[95]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.448     6.448    io_controller/rd_tr/sensor_clk
    SLICE_X28Y49         FDRE                                         r  io_controller/rd_tr/word_or_reg[95]/C
                         clock pessimism             -0.085     6.363    
                         clock uncertainty           -0.194     6.169    
    SLICE_X28Y49         FDRE (Setup_fdre_C_R)       -0.637     5.532    io_controller/rd_tr/word_or_reg[95]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/sensor_data_ir_reg[83]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.605ns (20.856%)  route 2.296ns (79.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 6.448 - 5.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.565     1.565    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     2.021 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.964     2.985    reset_system/peripheral_aresetn[0]
    SLICE_X15Y41         LUT1 (Prop_lut1_I0_O)        0.149     3.134 r  reset_system/FSM_sequential_curr_state_r[1]_i_1/O
                         net (fo=284, routed)         1.332     4.466    io_controller/rd_tr/rd_en_r_reg_0[0]
    SLICE_X29Y49         FDRE                                         r  io_controller/rd_tr/sensor_data_ir_reg[83]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.448     6.448    io_controller/rd_tr/sensor_clk
    SLICE_X29Y49         FDRE                                         r  io_controller/rd_tr/sensor_data_ir_reg[83]/C
                         clock pessimism             -0.085     6.363    
                         clock uncertainty           -0.194     6.169    
    SLICE_X29Y49         FDRE (Setup_fdre_C_R)       -0.637     5.532    io_controller/rd_tr/sensor_data_ir_reg[83]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/sensor_data_ir_reg[95]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.605ns (20.856%)  route 2.296ns (79.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 6.448 - 5.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.565     1.565    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     2.021 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.964     2.985    reset_system/peripheral_aresetn[0]
    SLICE_X15Y41         LUT1 (Prop_lut1_I0_O)        0.149     3.134 r  reset_system/FSM_sequential_curr_state_r[1]_i_1/O
                         net (fo=284, routed)         1.332     4.466    io_controller/rd_tr/rd_en_r_reg_0[0]
    SLICE_X29Y49         FDRE                                         r  io_controller/rd_tr/sensor_data_ir_reg[95]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.448     6.448    io_controller/rd_tr/sensor_clk
    SLICE_X29Y49         FDRE                                         r  io_controller/rd_tr/sensor_data_ir_reg[95]/C
                         clock pessimism             -0.085     6.363    
                         clock uncertainty           -0.194     6.169    
    SLICE_X29Y49         FDRE (Setup_fdre_C_R)       -0.637     5.532    io_controller/rd_tr/sensor_data_ir_reg[95]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/temperature_ir_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.605ns (20.856%)  route 2.296ns (79.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 6.448 - 5.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.565     1.565    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     2.021 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.964     2.985    reset_system/peripheral_aresetn[0]
    SLICE_X15Y41         LUT1 (Prop_lut1_I0_O)        0.149     3.134 r  reset_system/FSM_sequential_curr_state_r[1]_i_1/O
                         net (fo=284, routed)         1.332     4.466    io_controller/rd_tr/rd_en_r_reg_0[0]
    SLICE_X29Y49         FDRE                                         r  io_controller/rd_tr/temperature_ir_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.448     6.448    io_controller/rd_tr/sensor_clk
    SLICE_X29Y49         FDRE                                         r  io_controller/rd_tr/temperature_ir_reg[11]/C
                         clock pessimism             -0.085     6.363    
                         clock uncertainty           -0.194     6.169    
    SLICE_X29Y49         FDRE (Setup_fdre_C_R)       -0.637     5.532    io_controller/rd_tr/temperature_ir_reg[11]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/temperature_ir_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.605ns (20.856%)  route 2.296ns (79.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 6.448 - 5.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.565     1.565    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     2.021 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.964     2.985    reset_system/peripheral_aresetn[0]
    SLICE_X15Y41         LUT1 (Prop_lut1_I0_O)        0.149     3.134 r  reset_system/FSM_sequential_curr_state_r[1]_i_1/O
                         net (fo=284, routed)         1.332     4.466    io_controller/rd_tr/rd_en_r_reg_0[0]
    SLICE_X29Y49         FDRE                                         r  io_controller/rd_tr/temperature_ir_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.448     6.448    io_controller/rd_tr/sensor_clk
    SLICE_X29Y49         FDRE                                         r  io_controller/rd_tr/temperature_ir_reg[1]/C
                         clock pessimism             -0.085     6.363    
                         clock uncertainty           -0.194     6.169    
    SLICE_X29Y49         FDRE (Setup_fdre_C_R)       -0.637     5.532    io_controller/rd_tr/temperature_ir_reg[1]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/sensor_data_ir_reg[106]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.605ns (21.939%)  route 2.153ns (78.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 6.452 - 5.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.565     1.565    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     2.021 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.964     2.985    reset_system/peripheral_aresetn[0]
    SLICE_X15Y41         LUT1 (Prop_lut1_I0_O)        0.149     3.134 r  reset_system/FSM_sequential_curr_state_r[1]_i_1/O
                         net (fo=284, routed)         1.189     4.323    io_controller/rd_tr/rd_en_r_reg_0[0]
    SLICE_X10Y49         FDRE                                         r  io_controller/rd_tr/sensor_data_ir_reg[106]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.452     6.452    io_controller/rd_tr/sensor_clk
    SLICE_X10Y49         FDRE                                         r  io_controller/rd_tr/sensor_data_ir_reg[106]/C
                         clock pessimism             -0.085     6.367    
                         clock uncertainty           -0.194     6.173    
    SLICE_X10Y49         FDRE (Setup_fdre_C_R)       -0.732     5.441    io_controller/rd_tr/sensor_data_ir_reg[106]
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/sensor_data_ir_reg[108]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sensor_clk_clock_generator rise@5.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.605ns (21.939%)  route 2.153ns (78.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 6.452 - 5.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          1.565     1.565    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     2.021 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.964     2.985    reset_system/peripheral_aresetn[0]
    SLICE_X15Y41         LUT1 (Prop_lut1_I0_O)        0.149     3.134 r  reset_system/FSM_sequential_curr_state_r[1]_i_1/O
                         net (fo=284, routed)         1.189     4.323    io_controller/rd_tr/rd_en_r_reg_0[0]
    SLICE_X10Y49         FDRE                                         r  io_controller/rd_tr/sensor_data_ir_reg[108]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     6.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.909    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.452     6.452    io_controller/rd_tr/sensor_clk
    SLICE_X10Y49         FDRE                                         r  io_controller/rd_tr/sensor_data_ir_reg[108]/C
                         clock pessimism             -0.085     6.367    
                         clock uncertainty           -0.194     6.173    
    SLICE_X10Y49         FDRE (Setup_fdre_C_R)       -0.732     5.441    io_controller/rd_tr/sensor_data_ir_reg[108]
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  1.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/cntr/cnt_curr_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.856%)  route 0.751ns (80.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.562     0.562    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.553     1.255    io_controller/rd_tr/cntr/peripheral_aresetn[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.045     1.300 r  io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1/O
                         net (fo=16, routed)          0.198     1.498    io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0
    SLICE_X9Y42          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.835     0.835    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y42          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[4]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.194     1.076    
    SLICE_X9Y42          FDRE (Hold_fdre_C_R)        -0.018     1.058    io_controller/rd_tr/cntr/cnt_curr_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/cntr/cnt_curr_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.856%)  route 0.751ns (80.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.562     0.562    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.553     1.255    io_controller/rd_tr/cntr/peripheral_aresetn[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.045     1.300 r  io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1/O
                         net (fo=16, routed)          0.198     1.498    io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0
    SLICE_X9Y42          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.835     0.835    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y42          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[5]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.194     1.076    
    SLICE_X9Y42          FDRE (Hold_fdre_C_R)        -0.018     1.058    io_controller/rd_tr/cntr/cnt_curr_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/cntr/cnt_curr_s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.856%)  route 0.751ns (80.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.562     0.562    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.553     1.255    io_controller/rd_tr/cntr/peripheral_aresetn[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.045     1.300 r  io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1/O
                         net (fo=16, routed)          0.198     1.498    io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0
    SLICE_X9Y42          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.835     0.835    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y42          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[6]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.194     1.076    
    SLICE_X9Y42          FDRE (Hold_fdre_C_R)        -0.018     1.058    io_controller/rd_tr/cntr/cnt_curr_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/cntr/cnt_curr_s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.856%)  route 0.751ns (80.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.562     0.562    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.553     1.255    io_controller/rd_tr/cntr/peripheral_aresetn[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.045     1.300 r  io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1/O
                         net (fo=16, routed)          0.198     1.498    io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0
    SLICE_X9Y42          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.835     0.835    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y42          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[7]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.194     1.076    
    SLICE_X9Y42          FDRE (Hold_fdre_C_R)        -0.018     1.058    io_controller/rd_tr/cntr/cnt_curr_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/cntr/cnt_curr_s_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.186ns (19.775%)  route 0.755ns (80.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.562     0.562    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.553     1.255    io_controller/rd_tr/cntr/peripheral_aresetn[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.045     1.300 r  io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1/O
                         net (fo=16, routed)          0.202     1.502    io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0
    SLICE_X9Y43          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.836     0.836    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y43          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[10]/C
                         clock pessimism              0.047     0.882    
                         clock uncertainty            0.194     1.077    
    SLICE_X9Y43          FDRE (Hold_fdre_C_R)        -0.018     1.059    io_controller/rd_tr/cntr/cnt_curr_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/cntr/cnt_curr_s_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.186ns (19.775%)  route 0.755ns (80.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.562     0.562    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.553     1.255    io_controller/rd_tr/cntr/peripheral_aresetn[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.045     1.300 r  io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1/O
                         net (fo=16, routed)          0.202     1.502    io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0
    SLICE_X9Y43          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.836     0.836    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y43          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[11]/C
                         clock pessimism              0.047     0.882    
                         clock uncertainty            0.194     1.077    
    SLICE_X9Y43          FDRE (Hold_fdre_C_R)        -0.018     1.059    io_controller/rd_tr/cntr/cnt_curr_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/cntr/cnt_curr_s_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.186ns (19.775%)  route 0.755ns (80.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.562     0.562    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.553     1.255    io_controller/rd_tr/cntr/peripheral_aresetn[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.045     1.300 r  io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1/O
                         net (fo=16, routed)          0.202     1.502    io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0
    SLICE_X9Y43          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.836     0.836    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y43          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[8]/C
                         clock pessimism              0.047     0.882    
                         clock uncertainty            0.194     1.077    
    SLICE_X9Y43          FDRE (Hold_fdre_C_R)        -0.018     1.059    io_controller/rd_tr/cntr/cnt_curr_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/cntr/cnt_curr_s_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.186ns (19.775%)  route 0.755ns (80.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.562     0.562    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.553     1.255    io_controller/rd_tr/cntr/peripheral_aresetn[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.045     1.300 r  io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1/O
                         net (fo=16, routed)          0.202     1.502    io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0
    SLICE_X9Y43          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.836     0.836    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y43          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[9]/C
                         clock pessimism              0.047     0.882    
                         clock uncertainty            0.194     1.077    
    SLICE_X9Y43          FDRE (Hold_fdre_C_R)        -0.018     1.059    io_controller/rd_tr/cntr/cnt_curr_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/cntr/cnt_curr_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.186ns (19.743%)  route 0.756ns (80.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.562     0.562    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.553     1.255    io_controller/rd_tr/cntr/peripheral_aresetn[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.045     1.300 r  io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1/O
                         net (fo=16, routed)          0.204     1.504    io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0
    SLICE_X9Y41          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.835     0.835    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y41          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[0]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.194     1.076    
    SLICE_X9Y41          FDRE (Hold_fdre_C_R)        -0.018     1.058    io_controller/rd_tr/cntr/cnt_curr_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ttest_clk_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/rd_tr/cntr/cnt_curr_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sensor_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sensor_clk_clock_generator rise@0.000ns - ttest_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.186ns (19.743%)  route 0.756ns (80.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ttest_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/ttest_clk_clock_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout3_buf/O
                         net (fo=28, routed)          0.562     0.562    reset_system/ttest_reset/U0/slowest_sync_clk
    SLICE_X29Y41         FDRE                                         r  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  reset_system/ttest_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.553     1.255    io_controller/rd_tr/cntr/peripheral_aresetn[0]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.045     1.300 r  io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1/O
                         net (fo=16, routed)          0.204     1.504    io_controller/rd_tr/cntr/cnt_curr_s[0]_i_1__1_n_0
    SLICE_X9Y41          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.835     0.835    io_controller/rd_tr/cntr/sensor_clk
    SLICE_X9Y41          FDRE                                         r  io_controller/rd_tr/cntr/cnt_curr_s_reg[1]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.194     1.076    
    SLICE_X9Y41          FDRE (Hold_fdre_C_R)        -0.018     1.058    io_controller/rd_tr/cntr/cnt_curr_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.446    





---------------------------------------------------------------------------------------------------
From Clock:  aes_clk_clock_generator
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       18.555ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.555ns  (required time - arrival time)
  Source:                 io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.177ns  (logic 0.419ns (35.603%)  route 0.758ns (64.397%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42                                       0.000     0.000 r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.758     1.177    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X0Y41          FDRE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.268    19.732    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                 18.555    

Slack (MET) :             18.570ns  (required time - arrival time)
  Source:                 io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.383ns  (logic 0.518ns (37.466%)  route 0.865ns (62.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28                                       0.000     0.000 r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.865     1.383    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X2Y25          FDRE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)       -0.047    19.953    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                 18.570    

Slack (MET) :             18.711ns  (required time - arrival time)
  Source:                 io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.244ns  (logic 0.518ns (41.638%)  route 0.726ns (58.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43                                       0.000     0.000 r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.726     1.244    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X2Y44          FDRE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X2Y44          FDRE (Setup_fdre_C_D)       -0.045    19.955    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.955    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 18.711    

Slack (MET) :             18.834ns  (required time - arrival time)
  Source:                 io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.570%)  route 0.615ns (57.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42                                       0.000     0.000 r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.615     1.071    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X0Y41          FDRE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.095    19.905    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                 18.834    

Slack (MET) :             18.835ns  (required time - arrival time)
  Source:                 io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.897ns  (logic 0.419ns (46.724%)  route 0.478ns (53.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24                                       0.000     0.000 r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.478     0.897    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X3Y25          FDRE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)       -0.268    19.732    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 18.835    

Slack (MET) :             18.842ns  (required time - arrival time)
  Source:                 io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.088%)  route 0.471ns (52.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22                                       0.000     0.000 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.471     0.890    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X3Y22          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y22          FDRE (Setup_fdre_C_D)       -0.268    19.732    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 18.842    

Slack (MET) :             18.860ns  (required time - arrival time)
  Source:                 io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.539%)  route 0.591ns (56.461%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22                                       0.000     0.000 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.591     1.047    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y22          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y22          FDRE (Setup_fdre_C_D)       -0.093    19.907    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 18.860    

Slack (MET) :             18.897ns  (required time - arrival time)
  Source:                 io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.182%)  route 0.600ns (56.818%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21                                       0.000     0.000 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.600     1.056    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X2Y22          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)       -0.047    19.953    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 18.897    

Slack (MET) :             18.984ns  (required time - arrival time)
  Source:                 io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.921ns  (logic 0.456ns (49.537%)  route 0.465ns (50.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24                                       0.000     0.000 r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.465     0.921    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X3Y25          FDRE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)       -0.095    19.905    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                 18.984    

Slack (MET) :             19.004ns  (required time - arrival time)
  Source:                 io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.901ns  (logic 0.456ns (50.636%)  route 0.445ns (49.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22                                       0.000     0.000 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.445     0.901    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X3Y22          FDRE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y22          FDRE (Setup_fdre_C_D)       -0.095    19.905    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                 19.004    





---------------------------------------------------------------------------------------------------
From Clock:  sensor_clk_clock_generator
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 io_controller/rd_tr/FSM_sequential_curr_state_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/io_ctrl/trace_bsy_async_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sensor_clk_clock_generator rise@5.000ns)
  Data Path Delay:        2.809ns  (logic 0.260ns (9.256%)  route 2.549ns (90.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    0.835ns = ( 5.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     5.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     4.441 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     4.971    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         0.835     5.835    io_controller/rd_tr/sensor_clk
    SLICE_X8Y42          FDRE                                         r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.204     6.039 r  io_controller/rd_tr/FSM_sequential_curr_state_r_reg[0]/Q
                         net (fo=163, routed)         0.627     6.666    io_controller/rd_tr/curr_state_r[0]
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.056     6.722 r  io_controller/rd_tr/trace_bsy_async_i_1/O
                         net (fo=20, routed)          1.921     8.643    io_controller/io_ctrl/WEBWE[0]
    SLICE_X12Y35         FDRE                                         r  io_controller/io_ctrl/trace_bsy_async_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.562    11.445    io_controller/io_ctrl/clk_main
    SLICE_X12Y35         FDRE                                         r  io_controller/io_ctrl/trace_bsy_async_reg/C
                         clock pessimism              0.000    11.445    
                         clock uncertainty           -0.166    11.279    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.035    11.244    io_controller/io_ctrl/trace_bsy_async_reg
  -------------------------------------------------------------------
                         required time                         11.244    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                  2.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 io_controller/rd_tr/rd_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sensor_clk_clock_generator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_controller/io_ctrl/trace_bsy_async_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sensor_clk_clock_generator rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.467ns (10.777%)  route 3.866ns (89.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457     1.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clock_generator_inst/inst/sensor_clk_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clock_generator_inst/inst/clkout2_buf/O
                         net (fo=528, routed)         1.448     1.448    io_controller/rd_tr/sensor_clk
    SLICE_X15Y40         FDRE                                         r  io_controller/rd_tr/rd_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.367     1.815 r  io_controller/rd_tr/rd_en_r_reg/Q
                         net (fo=1, routed)           0.890     2.705    io_controller/rd_tr/rd_en_r
    SLICE_X15Y40         LUT3 (Prop_lut3_I2_O)        0.100     2.805 r  io_controller/rd_tr/trace_bsy_async_i_1/O
                         net (fo=20, routed)          2.976     5.782    io_controller/io_ctrl/WEBWE[0]
    SLICE_X12Y35         FDRE                                         r  io_controller/io_ctrl/trace_bsy_async_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.564     5.085    io_controller/io_ctrl/clk_main
    SLICE_X12Y35         FDRE                                         r  io_controller/io_ctrl/trace_bsy_async_reg/C
                         clock pessimism              0.000     5.085    
                         clock uncertainty            0.166     5.251    
    SLICE_X12Y35         FDRE (Hold_fdre_C_D)         0.234     5.485    io_controller/io_ctrl/trace_bsy_async_reg
  -------------------------------------------------------------------
                         required time                         -5.485    
                         arrival time                           5.782    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  aes_clk_clock_generator
  To Clock:  aes_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack       13.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.312ns  (required time - arrival time)
  Source:                 reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.670ns (11.122%)  route 5.354ns (88.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.549     1.549    reset_system/aes_domain_reset/U0/slowest_sync_clk
    SLICE_X14Y24         FDRE                                         r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.768     3.835    reset_system/reset_host_aes_ns
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.152     3.987 f  reset_system/KM_fifo_i_1/O
                         net (fo=315, routed)         3.586     7.573    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_rst
    SLICE_X4Y26          FDCE                                         f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.502    21.502    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y26          FDCE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.080    21.582    
                         clock uncertainty           -0.084    21.499    
    SLICE_X4Y26          FDCE (Recov_fdce_C_CLR)     -0.613    20.886    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         20.886    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                 13.312    

Slack (MET) :             13.358ns  (required time - arrival time)
  Source:                 reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.670ns (11.122%)  route 5.354ns (88.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.549     1.549    reset_system/aes_domain_reset/U0/slowest_sync_clk
    SLICE_X14Y24         FDRE                                         r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.768     3.835    reset_system/reset_host_aes_ns
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.152     3.987 f  reset_system/KM_fifo_i_1/O
                         net (fo=315, routed)         3.586     7.573    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_rst
    SLICE_X4Y26          FDPE                                         f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.502    21.502    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y26          FDPE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.080    21.582    
                         clock uncertainty           -0.084    21.499    
    SLICE_X4Y26          FDPE (Recov_fdpe_C_PRE)     -0.567    20.932    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         20.932    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                 13.358    

Slack (MET) :             13.581ns  (required time - arrival time)
  Source:                 reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 0.670ns (11.635%)  route 5.089ns (88.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.549     1.549    reset_system/aes_domain_reset/U0/slowest_sync_clk
    SLICE_X14Y24         FDRE                                         r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.768     3.835    reset_system/reset_host_aes_ns
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.152     3.987 f  reset_system/KM_fifo_i_1/O
                         net (fo=315, routed)         3.321     7.308    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_rst
    SLICE_X1Y27          FDCE                                         f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.505    21.505    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X1Y27          FDCE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.080    21.585    
                         clock uncertainty           -0.084    21.502    
    SLICE_X1Y27          FDCE (Recov_fdce_C_CLR)     -0.613    20.889    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         20.889    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                 13.581    

Slack (MET) :             13.620ns  (required time - arrival time)
  Source:                 reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.670ns (11.711%)  route 5.051ns (88.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.549     1.549    reset_system/aes_domain_reset/U0/slowest_sync_clk
    SLICE_X14Y24         FDRE                                         r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.768     3.835    reset_system/reset_host_aes_ns
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.152     3.987 f  reset_system/KM_fifo_i_1/O
                         net (fo=315, routed)         3.283     7.271    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_rst
    SLICE_X0Y28          FDCE                                         f  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.507    21.507    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X0Y28          FDCE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.080    21.587    
                         clock uncertainty           -0.084    21.504    
    SLICE_X0Y28          FDCE (Recov_fdce_C_CLR)     -0.613    20.891    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         20.891    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                 13.620    

Slack (MET) :             13.624ns  (required time - arrival time)
  Source:                 reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 0.670ns (11.720%)  route 5.047ns (88.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.549     1.549    reset_system/aes_domain_reset/U0/slowest_sync_clk
    SLICE_X14Y24         FDRE                                         r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.768     3.835    reset_system/reset_host_aes_ns
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.152     3.987 f  reset_system/KM_fifo_i_1/O
                         net (fo=315, routed)         3.279     7.266    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_rst
    SLICE_X1Y28          FDCE                                         f  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.507    21.507    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X1Y28          FDCE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.080    21.587    
                         clock uncertainty           -0.084    21.504    
    SLICE_X1Y28          FDCE (Recov_fdce_C_CLR)     -0.613    20.891    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         20.891    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                 13.624    

Slack (MET) :             13.624ns  (required time - arrival time)
  Source:                 reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 0.670ns (11.720%)  route 5.047ns (88.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.549     1.549    reset_system/aes_domain_reset/U0/slowest_sync_clk
    SLICE_X14Y24         FDRE                                         r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.768     3.835    reset_system/reset_host_aes_ns
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.152     3.987 f  reset_system/KM_fifo_i_1/O
                         net (fo=315, routed)         3.279     7.266    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_rst
    SLICE_X1Y28          FDCE                                         f  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.507    21.507    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X1Y28          FDCE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.080    21.587    
                         clock uncertainty           -0.084    21.504    
    SLICE_X1Y28          FDCE (Recov_fdce_C_CLR)     -0.613    20.891    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         20.891    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                 13.624    

Slack (MET) :             13.627ns  (required time - arrival time)
  Source:                 reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 0.670ns (11.635%)  route 5.089ns (88.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.549     1.549    reset_system/aes_domain_reset/U0/slowest_sync_clk
    SLICE_X14Y24         FDRE                                         r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.768     3.835    reset_system/reset_host_aes_ns
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.152     3.987 f  reset_system/KM_fifo_i_1/O
                         net (fo=315, routed)         3.321     7.308    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_rst
    SLICE_X1Y27          FDPE                                         f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.505    21.505    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X1Y27          FDPE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.080    21.585    
                         clock uncertainty           -0.084    21.502    
    SLICE_X1Y27          FDPE (Recov_fdpe_C_PRE)     -0.567    20.935    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         20.935    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                 13.627    

Slack (MET) :             13.627ns  (required time - arrival time)
  Source:                 reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 0.670ns (11.635%)  route 5.089ns (88.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.549     1.549    reset_system/aes_domain_reset/U0/slowest_sync_clk
    SLICE_X14Y24         FDRE                                         r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.768     3.835    reset_system/reset_host_aes_ns
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.152     3.987 f  reset_system/KM_fifo_i_1/O
                         net (fo=315, routed)         3.321     7.308    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_rst
    SLICE_X1Y27          FDPE                                         f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.505    21.505    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X1Y27          FDPE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.080    21.585    
                         clock uncertainty           -0.084    21.502    
    SLICE_X1Y27          FDPE (Recov_fdpe_C_PRE)     -0.567    20.935    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         20.935    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                 13.627    

Slack (MET) :             13.627ns  (required time - arrival time)
  Source:                 reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 0.670ns (11.635%)  route 5.089ns (88.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.549     1.549    reset_system/aes_domain_reset/U0/slowest_sync_clk
    SLICE_X14Y24         FDRE                                         r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.768     3.835    reset_system/reset_host_aes_ns
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.152     3.987 f  reset_system/KM_fifo_i_1/O
                         net (fo=315, routed)         3.321     7.308    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_rst
    SLICE_X1Y27          FDPE                                         f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.505    21.505    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X1Y27          FDPE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.080    21.585    
                         clock uncertainty           -0.084    21.502    
    SLICE_X1Y27          FDPE (Recov_fdpe_C_PRE)     -0.567    20.935    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         20.935    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                 13.627    

Slack (MET) :             13.627ns  (required time - arrival time)
  Source:                 reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (aes_clk_clock_generator rise@20.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 0.670ns (11.635%)  route 5.089ns (88.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.575     1.575    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.549     1.549    reset_system/aes_domain_reset/U0/slowest_sync_clk
    SLICE_X14Y24         FDRE                                         r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     2.067 r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.768     3.835    reset_system/reset_host_aes_ns
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.152     3.987 f  reset_system/KM_fifo_i_1/O
                         net (fo=315, routed)         3.321     7.308    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_rst
    SLICE_X1Y27          FDPE                                         f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=1352, routed)        1.457    21.457    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         1.505    21.505    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X1Y27          FDPE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.080    21.585    
                         clock uncertainty           -0.084    21.502    
    SLICE_X1Y27          FDPE (Recov_fdpe_C_PRE)     -0.567    20.935    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         20.935    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                 13.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.183%)  route 0.138ns (51.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.594     0.594    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y42          FDPE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDPE (Prop_fdpe_C_Q)         0.128     0.722 f  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.138     0.859    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X0Y43          FDPE                                         f  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.866     0.866    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y43          FDPE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.255     0.611    
    SLICE_X0Y43          FDPE (Remov_fdpe_C_PRE)     -0.149     0.462    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.462    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.183%)  route 0.138ns (51.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.594     0.594    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y42          FDPE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDPE (Prop_fdpe_C_Q)         0.128     0.722 f  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.138     0.859    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X0Y43          FDPE                                         f  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.866     0.866    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y43          FDPE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.255     0.611    
    SLICE_X0Y43          FDPE (Remov_fdpe_C_PRE)     -0.149     0.462    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.462    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             1.751ns  (arrival time - required time)
  Source:                 reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.207ns (12.419%)  route 1.460ns (87.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.553     0.553    reset_system/aes_domain_reset/U0/slowest_sync_clk
    SLICE_X14Y24         FDRE                                         r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.702     1.418    reset_system/reset_host_aes_ns
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.043     1.461 f  reset_system/KM_fifo_i_1/O
                         net (fo=315, routed)         0.758     2.219    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst
    SLICE_X1Y42          FDPE                                         f  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.865     0.865    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y42          FDPE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.234     0.631    
    SLICE_X1Y42          FDPE (Remov_fdpe_C_PRE)     -0.162     0.469    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.469    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.751ns  (arrival time - required time)
  Source:                 reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.207ns (12.419%)  route 1.460ns (87.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.553     0.553    reset_system/aes_domain_reset/U0/slowest_sync_clk
    SLICE_X14Y24         FDRE                                         r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.702     1.418    reset_system/reset_host_aes_ns
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.043     1.461 f  reset_system/KM_fifo_i_1/O
                         net (fo=315, routed)         0.758     2.219    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst
    SLICE_X1Y42          FDPE                                         f  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.865     0.865    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y42          FDPE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.234     0.631    
    SLICE_X1Y42          FDPE (Remov_fdpe_C_PRE)     -0.162     0.469    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.469    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.751ns  (arrival time - required time)
  Source:                 reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.207ns (12.419%)  route 1.460ns (87.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.553     0.553    reset_system/aes_domain_reset/U0/slowest_sync_clk
    SLICE_X14Y24         FDRE                                         r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.702     1.418    reset_system/reset_host_aes_ns
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.043     1.461 f  reset_system/KM_fifo_i_1/O
                         net (fo=315, routed)         0.758     2.219    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst
    SLICE_X1Y42          FDPE                                         f  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.865     0.865    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y42          FDPE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.234     0.631    
    SLICE_X1Y42          FDPE (Remov_fdpe_C_PRE)     -0.162     0.469    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.469    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.871ns  (arrival time - required time)
  Source:                 reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.207ns (11.556%)  route 1.584ns (88.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.553     0.553    reset_system/aes_domain_reset/U0/slowest_sync_clk
    SLICE_X14Y24         FDRE                                         r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.702     1.418    reset_system/reset_host_aes_ns
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.043     1.461 f  reset_system/KM_fifo_i_1/O
                         net (fo=315, routed)         0.882     2.344    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_rst
    SLICE_X1Y43          FDCE                                         f  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.866     0.866    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y43          FDCE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.234     0.632    
    SLICE_X1Y43          FDCE (Remov_fdce_C_CLR)     -0.159     0.473    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.473    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.871ns  (arrival time - required time)
  Source:                 reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.207ns (11.556%)  route 1.584ns (88.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.553     0.553    reset_system/aes_domain_reset/U0/slowest_sync_clk
    SLICE_X14Y24         FDRE                                         r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.702     1.418    reset_system/reset_host_aes_ns
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.043     1.461 f  reset_system/KM_fifo_i_1/O
                         net (fo=315, routed)         0.882     2.344    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_rst
    SLICE_X1Y43          FDCE                                         f  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.866     0.866    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y43          FDCE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.234     0.632    
    SLICE_X1Y43          FDCE (Remov_fdce_C_CLR)     -0.159     0.473    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.473    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.871ns  (arrival time - required time)
  Source:                 reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.207ns (11.556%)  route 1.584ns (88.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.553     0.553    reset_system/aes_domain_reset/U0/slowest_sync_clk
    SLICE_X14Y24         FDRE                                         r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.702     1.418    reset_system/reset_host_aes_ns
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.043     1.461 f  reset_system/KM_fifo_i_1/O
                         net (fo=315, routed)         0.882     2.344    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_rst
    SLICE_X1Y43          FDCE                                         f  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.866     0.866    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y43          FDCE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.234     0.632    
    SLICE_X1Y43          FDCE (Remov_fdce_C_CLR)     -0.159     0.473    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.473    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.888ns  (arrival time - required time)
  Source:                 reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.207ns (11.451%)  route 1.601ns (88.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.553     0.553    reset_system/aes_domain_reset/U0/slowest_sync_clk
    SLICE_X14Y24         FDRE                                         r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.702     1.418    reset_system/reset_host_aes_ns
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.043     1.461 f  reset_system/KM_fifo_i_1/O
                         net (fo=315, routed)         0.899     2.360    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_rst
    SLICE_X1Y45          FDCE                                         f  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.866     0.866    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y45          FDCE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.234     0.632    
    SLICE_X1Y45          FDCE (Remov_fdce_C_CLR)     -0.159     0.473    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.473    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.888ns  (arrival time - required time)
  Source:                 reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock aes_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aes_clk_clock_generator rise@0.000ns - aes_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.207ns (11.451%)  route 1.601ns (88.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.549     0.549    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.553     0.553    reset_system/aes_domain_reset/U0/slowest_sync_clk
    SLICE_X14Y24         FDRE                                         r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  reset_system/aes_domain_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.702     1.418    reset_system/reset_host_aes_ns
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.043     1.461 f  reset_system/KM_fifo_i_1/O
                         net (fo=315, routed)         0.899     2.360    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_rst
    SLICE_X1Y45          FDCE                                         f  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aes_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=1352, routed)        0.817     0.817    clock_generator_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock_generator_inst/inst/aes_clk_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=851, routed)         0.866     0.866    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y45          FDCE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.234     0.632    
    SLICE_X1Y45          FDCE (Remov_fdce_C_CLR)     -0.159     0.473    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.473    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  1.888    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.642ns (12.283%)  route 4.585ns (87.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.565     5.086    reset_system/ctrl_rst/U0/slowest_sync_clk
    SLICE_X30Y44         FDRE                                         r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.430     7.034    reset_system/bbstub_peripheral_aresetn[0][0]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.158 f  reset_system/FSM_sequential_state_curr_s[5]_i_1/O
                         net (fo=594, routed)         3.155    10.313    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst
    SLICE_X1Y25          FDPE                                         f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.502    14.843    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y25          FDPE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDPE (Recov_fdpe_C_PRE)     -0.359    14.709    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.642ns (12.283%)  route 4.585ns (87.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.565     5.086    reset_system/ctrl_rst/U0/slowest_sync_clk
    SLICE_X30Y44         FDRE                                         r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.430     7.034    reset_system/bbstub_peripheral_aresetn[0][0]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.158 f  reset_system/FSM_sequential_state_curr_s[5]_i_1/O
                         net (fo=594, routed)         3.155    10.313    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst
    SLICE_X1Y25          FDPE                                         f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.502    14.843    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y25          FDPE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDPE (Recov_fdpe_C_PRE)     -0.359    14.709    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.642ns (12.283%)  route 4.585ns (87.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.565     5.086    reset_system/ctrl_rst/U0/slowest_sync_clk
    SLICE_X30Y44         FDRE                                         r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.430     7.034    reset_system/bbstub_peripheral_aresetn[0][0]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.158 f  reset_system/FSM_sequential_state_curr_s[5]_i_1/O
                         net (fo=594, routed)         3.155    10.313    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst
    SLICE_X1Y25          FDPE                                         f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.502    14.843    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y25          FDPE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDPE (Recov_fdpe_C_PRE)     -0.359    14.709    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 0.642ns (12.508%)  route 4.491ns (87.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.565     5.086    reset_system/ctrl_rst/U0/slowest_sync_clk
    SLICE_X30Y44         FDRE                                         r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.430     7.034    reset_system/bbstub_peripheral_aresetn[0][0]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.158 f  reset_system/FSM_sequential_state_curr_s[5]_i_1/O
                         net (fo=594, routed)         3.061    10.219    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_rst
    SLICE_X3Y23          FDCE                                         f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.504    14.845    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y23          FDCE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y23          FDCE (Recov_fdce_C_CLR)     -0.405    14.665    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 0.642ns (12.508%)  route 4.491ns (87.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.565     5.086    reset_system/ctrl_rst/U0/slowest_sync_clk
    SLICE_X30Y44         FDRE                                         r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.430     7.034    reset_system/bbstub_peripheral_aresetn[0][0]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.158 f  reset_system/FSM_sequential_state_curr_s[5]_i_1/O
                         net (fo=594, routed)         3.061    10.219    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_rst
    SLICE_X2Y23          FDCE                                         f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.504    14.845    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y23          FDCE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y23          FDCE (Recov_fdce_C_CLR)     -0.361    14.709    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 0.642ns (12.508%)  route 4.491ns (87.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.565     5.086    reset_system/ctrl_rst/U0/slowest_sync_clk
    SLICE_X30Y44         FDRE                                         r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.430     7.034    reset_system/bbstub_peripheral_aresetn[0][0]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.158 f  reset_system/FSM_sequential_state_curr_s[5]_i_1/O
                         net (fo=594, routed)         3.061    10.219    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_rst
    SLICE_X2Y23          FDCE                                         f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.504    14.845    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y23          FDCE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y23          FDCE (Recov_fdce_C_CLR)     -0.361    14.709    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 0.642ns (12.508%)  route 4.491ns (87.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.565     5.086    reset_system/ctrl_rst/U0/slowest_sync_clk
    SLICE_X30Y44         FDRE                                         r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.430     7.034    reset_system/bbstub_peripheral_aresetn[0][0]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.158 f  reset_system/FSM_sequential_state_curr_s[5]_i_1/O
                         net (fo=594, routed)         3.061    10.219    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_rst
    SLICE_X2Y23          FDPE                                         f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.504    14.845    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y23          FDPE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y23          FDPE (Recov_fdpe_C_PRE)     -0.361    14.709    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 0.642ns (12.508%)  route 4.491ns (87.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.565     5.086    reset_system/ctrl_rst/U0/slowest_sync_clk
    SLICE_X30Y44         FDRE                                         r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.430     7.034    reset_system/bbstub_peripheral_aresetn[0][0]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.158 f  reset_system/FSM_sequential_state_curr_s[5]_i_1/O
                         net (fo=594, routed)         3.061    10.219    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_rst
    SLICE_X3Y23          FDPE                                         f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.504    14.845    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y23          FDPE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y23          FDPE (Recov_fdpe_C_PRE)     -0.359    14.711    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 0.642ns (12.508%)  route 4.491ns (87.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.565     5.086    reset_system/ctrl_rst/U0/slowest_sync_clk
    SLICE_X30Y44         FDRE                                         r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.430     7.034    reset_system/bbstub_peripheral_aresetn[0][0]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.158 f  reset_system/FSM_sequential_state_curr_s[5]_i_1/O
                         net (fo=594, routed)         3.061    10.219    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_rst
    SLICE_X2Y23          FDCE                                         f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.504    14.845    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y23          FDCE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y23          FDCE (Recov_fdce_C_CLR)     -0.319    14.751    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  4.532    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.642ns (12.980%)  route 4.304ns (87.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BUFG_inst/O
                         net (fo=1352, routed)        1.565     5.086    reset_system/ctrl_rst/U0/slowest_sync_clk
    SLICE_X30Y44         FDRE                                         r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.430     7.034    reset_system/bbstub_peripheral_aresetn[0][0]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.158 f  reset_system/FSM_sequential_state_curr_s[5]_i_1/O
                         net (fo=594, routed)         2.874    10.033    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_rst
    SLICE_X3Y26          FDCE                                         f  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BUFG_inst/O
                         net (fo=1352, routed)        1.504    14.845    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y26          FDCE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDCE (Recov_fdce_C_CLR)     -0.405    14.665    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  4.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.544%)  route 0.222ns (63.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.582     1.465    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y25          FDPE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDPE (Prop_fdpe_C_Q)         0.128     1.593 f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.222     1.815    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X1Y24          FDPE                                         f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.850     1.977    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X1Y24          FDPE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.478     1.499    
    SLICE_X1Y24          FDPE (Remov_fdpe_C_PRE)     -0.149     1.350    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.544%)  route 0.222ns (63.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.582     1.465    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y25          FDPE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDPE (Prop_fdpe_C_Q)         0.128     1.593 f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.222     1.815    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X1Y24          FDPE                                         f  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.850     1.977    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X1Y24          FDPE                                         r  io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.478     1.499    
    SLICE_X1Y24          FDPE (Remov_fdpe_C_PRE)     -0.149     1.350    io_controller/D_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.647%)  route 0.183ns (55.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.585     1.468    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y27          FDPE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDPE (Prop_fdpe_C_Q)         0.148     1.616 f  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183     1.800    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X0Y27          FDPE                                         f  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.853     1.980    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y27          FDPE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X0Y27          FDPE (Remov_fdpe_C_PRE)     -0.148     1.333    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.647%)  route 0.183ns (55.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.585     1.468    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y27          FDPE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDPE (Prop_fdpe_C_Q)         0.148     1.616 f  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183     1.800    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X0Y27          FDPE                                         f  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.853     1.980    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y27          FDPE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X0Y27          FDPE (Remov_fdpe_C_PRE)     -0.148     1.333    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             1.898ns  (arrival time - required time)
  Source:                 reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.209ns (11.028%)  route 1.686ns (88.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.563     1.446    reset_system/ctrl_rst/U0/slowest_sync_clk
    SLICE_X30Y44         FDRE                                         r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.617     2.227    reset_system/bbstub_peripheral_aresetn[0][0]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.045     2.272 f  reset_system/FSM_sequential_state_curr_s[5]_i_1/O
                         net (fo=594, routed)         1.069     3.341    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_rst
    SLICE_X2Y40          FDPE                                         f  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.865     1.992    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X2Y40          FDPE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.478     1.514    
    SLICE_X2Y40          FDPE (Remov_fdpe_C_PRE)     -0.071     1.443    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.898ns  (arrival time - required time)
  Source:                 reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.209ns (11.028%)  route 1.686ns (88.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.563     1.446    reset_system/ctrl_rst/U0/slowest_sync_clk
    SLICE_X30Y44         FDRE                                         r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.617     2.227    reset_system/bbstub_peripheral_aresetn[0][0]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.045     2.272 f  reset_system/FSM_sequential_state_curr_s[5]_i_1/O
                         net (fo=594, routed)         1.069     3.341    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_rst
    SLICE_X2Y40          FDPE                                         f  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.865     1.992    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X2Y40          FDPE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.478     1.514    
    SLICE_X2Y40          FDPE (Remov_fdpe_C_PRE)     -0.071     1.443    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.898ns  (arrival time - required time)
  Source:                 reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.209ns (11.028%)  route 1.686ns (88.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.563     1.446    reset_system/ctrl_rst/U0/slowest_sync_clk
    SLICE_X30Y44         FDRE                                         r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.617     2.227    reset_system/bbstub_peripheral_aresetn[0][0]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.045     2.272 f  reset_system/FSM_sequential_state_curr_s[5]_i_1/O
                         net (fo=594, routed)         1.069     3.341    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_rst
    SLICE_X2Y40          FDPE                                         f  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.865     1.992    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X2Y40          FDPE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.478     1.514    
    SLICE_X2Y40          FDPE (Remov_fdpe_C_PRE)     -0.071     1.443    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.898ns  (arrival time - required time)
  Source:                 reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.209ns (11.028%)  route 1.686ns (88.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.563     1.446    reset_system/ctrl_rst/U0/slowest_sync_clk
    SLICE_X30Y44         FDRE                                         r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.617     2.227    reset_system/bbstub_peripheral_aresetn[0][0]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.045     2.272 f  reset_system/FSM_sequential_state_curr_s[5]_i_1/O
                         net (fo=594, routed)         1.069     3.341    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_rst
    SLICE_X2Y40          FDPE                                         f  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.865     1.992    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X2Y40          FDPE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.478     1.514    
    SLICE_X2Y40          FDPE (Remov_fdpe_C_PRE)     -0.071     1.443    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.898ns  (arrival time - required time)
  Source:                 reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.209ns (11.028%)  route 1.686ns (88.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.563     1.446    reset_system/ctrl_rst/U0/slowest_sync_clk
    SLICE_X30Y44         FDRE                                         r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.617     2.227    reset_system/bbstub_peripheral_aresetn[0][0]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.045     2.272 f  reset_system/FSM_sequential_state_curr_s[5]_i_1/O
                         net (fo=594, routed)         1.069     3.341    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_rst
    SLICE_X2Y40          FDPE                                         f  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.865     1.992    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X2Y40          FDPE                                         r  io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.478     1.514    
    SLICE_X2Y40          FDPE (Remov_fdpe_C_PRE)     -0.071     1.443    io_controller/C_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             2.065ns  (arrival time - required time)
  Source:                 reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.209ns (10.197%)  route 1.841ns (89.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BUFG_inst/O
                         net (fo=1352, routed)        0.563     1.446    reset_system/ctrl_rst/U0/slowest_sync_clk
    SLICE_X30Y44         FDRE                                         r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  reset_system/ctrl_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.617     2.227    reset_system/bbstub_peripheral_aresetn[0][0]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.045     2.272 f  reset_system/FSM_sequential_state_curr_s[5]_i_1/O
                         net (fo=594, routed)         1.224     3.496    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst
    SLICE_X2Y27          FDPE                                         f  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BUFG_inst/O
                         net (fo=1352, routed)        0.853     1.980    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y27          FDPE                                         r  io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.478     1.502    
    SLICE_X2Y27          FDPE (Remov_fdpe_C_PRE)     -0.071     1.431    io_controller/KM_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  2.065    





