CAPI=2:
# Copyright FuseSoC contributors
# Licensed under the 2-Clause BSD License, see LICENSE for details.
# SPDX-License-Identifier: BSD-2-Clause

name: ::deptree-child-a

filesets:
  fs1:
    files:
      - "child-a2.sv"
    file_type: systemVerilogSource

    depend:
      - ::deptree-child4

generate:
  generated-child-a-generate:
    generator: generated-child-a-generator
    parameters:
      filename: generated-child-a.sv

  generated-child-a-generate-position-append:
    generator: generated-child-a-generator
    parameters:
      filename: generated-child-a-append.sv
    position: append

  generated-child-a-generate-position-last:
    generator: generated-child-a-generator
    parameters:
      filename: generated-child-a-last.sv
    position: last

  generated-child-a-generate-position-first:
    generator: generated-child-a-generator
    parameters:
      filename: generated-child-a-first.sv
    position: first

generators:
  generated-child-a-generator:
    interpreter: python3
    command: generated_child_a.py

targets:
  default:
    filesets:
      - fs1
    generate:
      - generated-child-a-generate
      - generated-child-a-generate-position-append
      - generated-child-a-generate-position-last
      - generated-child-a-generate-position-first
