Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: main_sch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_sch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_sch"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main_sch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\main_sch.vf" into library work
Parsing module <main_sch>.
Parsing VHDL file "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\serial_rx_used.vhd" into library work
Parsing entity <serial_rx>.
Parsing architecture <Behavioral> of entity <serial_rx>.
Parsing VHDL file "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\reg_12bits.vhd" into library work
Parsing entity <shift_register12>.
Parsing architecture <Behavioral> of entity <shift_register12>.
Parsing VHDL file "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\move_12bits_7seg_decoder.vhd" into library work
Parsing entity <move_12bits_to_7seg>.
Parsing architecture <Behavioral> of entity <move_12bits_to_7seg>.
Parsing VHDL file "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\demux1_3.vhd" into library work
Parsing entity <demux1_3>.
Parsing architecture <bhv> of entity <demux1_3>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main_sch>.
Going to vhdl side to elaborate module serial_rx

Elaborating entity <serial_rx> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\serial_rx_used.vhd" Line 103. Case statement is complete. others clause is never selected
Back to verilog to continue elaboration
Going to vhdl side to elaborate module demux1_3

Elaborating entity <demux1_3> (architecture <bhv>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\demux1_3.vhd" Line 22: Using initial value ('.','.','.') for sel since it is never assigned
Back to verilog to continue elaboration
Going to vhdl side to elaborate module shift_register12

Elaborating entity <shift_register12> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\reg_12bits.vhd" Line 21: Using initial value ('.','.','.','.','.','.','.','.','.','.','.','.') for r_reg_in since it is never assigned
Back to verilog to continue elaboration
Going to vhdl side to elaborate module move_12bits_to_7seg

Elaborating entity <move_12bits_to_7seg> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\move_12bits_7seg_decoder.vhd" Line 51. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\move_12bits_7seg_decoder.vhd" Line 79. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\move_12bits_7seg_decoder.vhd" Line 107. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\move_12bits_7seg_decoder.vhd" Line 135. Case statement is complete. others clause is never selected
Back to verilog to continue elaboration

Elaborating module <GND>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main_sch>.
    Related source file is "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\main_sch.vf".
INFO:Xst:3210 - "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\main_sch.vf" line 49: Output port <Error> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\main_sch.vf" line 49: Output port <Promote> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\main_sch.vf" line 49: Output port <clk_Error_reg> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\main_sch.vf" line 49: Output port <clk_Promote_reg> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main_sch> synthesized.

Synthesizing Unit <serial_rx>.
    Related source file is "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\serial_rx_used.vhd".
        CLKS_PER_BIT = 2083
    Found 1-bit register for signal <RX_Data>.
    Found 1-bit register for signal <rx_data_done>.
    Found 12-bit register for signal <Clk_Count>.
    Found 4-bit register for signal <Bit_Index>.
    Found 3-bit register for signal <state>.
    Found 16-bit register for signal <RX_Data_Output>.
    Found 1-bit register for signal <RX_Data_R>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clock (rising_edge)                            |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <Bit_Index[3]_GND_5_o_add_16_OUT> created at line 82.
    Found 12-bit adder for signal <Clk_Count[11]_GND_5_o_add_28_OUT> created at line 91.
    Found 12-bit comparator greater for signal <n0009> created at line 69
    Found 4-bit comparator greater for signal <Bit_Index[3]_GND_5_o_LessThan_11_o> created at line 75
    Found 4-bit comparator greater for signal <GND_5_o_Bit_Index[3]_LessThan_15_o> created at line 81
    Found 4-bit comparator greater for signal <Bit_Index[3]_PWR_5_o_LessThan_16_o> created at line 81
    Found 12-bit comparator greater for signal <Clk_Count[11]_PWR_5_o_LessThan_28_o> created at line 90
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  26 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx> synthesized.

Synthesizing Unit <demux1_3>.
    Related source file is "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\demux1_3.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <Move<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Move<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Move<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Move<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Move<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Move<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Move<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Move<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Move<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Move<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Move<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <clk_Move_reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Error<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Error<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Error<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Error<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Error<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Error<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <clk_Error_reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Promote<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Promote<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Promote<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Promote<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Promote<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <clk_Promote_reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Move<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  26 Latch(s).
	inferred  23 Multiplexer(s).
Unit <demux1_3> synthesized.

Synthesizing Unit <shift_register12>.
    Related source file is "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\reg_12bits.vhd".
    Found 3-bit register for signal <r_second_reg_out>.
    Found 3-bit register for signal <r_third_reg_out>.
    Found 3-bit register for signal <r_forth_reg_out>.
    Found 3-bit register for signal <r_first_reg_out>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <shift_register12> synthesized.

Synthesizing Unit <move_12bits_to_7seg>.
    Related source file is "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\move_12bits_7seg_decoder.vhd".
        CLKS_PER_Round = 305
    Found 4-bit register for signal <common>.
    Found 7-bit register for signal <out_7seg>.
    Found 2-bit register for signal <state>.
    Found 9-bit register for signal <Clk_Count>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clock (rising_edge)                            |
    | Power Up State     | first                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <Clk_Count[8]_GND_34_o_add_22_OUT> created at line 116.
    Found 7-bit 4-to-1 multiplexer for signal <_n0061> created at line 29.
    Found 9-bit comparator greater for signal <Clk_Count[8]_PWR_9_o_LessThan_22_o> created at line 115
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <move_12bits_to_7seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 12-bit adder                                          : 1
 4-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 13
 1-bit register                                        : 3
 12-bit register                                       : 1
 16-bit register                                       : 1
 3-bit register                                        : 4
 4-bit register                                        : 2
 7-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 26
 1-bit latch                                           : 26
# Comparators                                          : 6
 12-bit comparator greater                             : 2
 4-bit comparator greater                              : 3
 9-bit comparator greater                              : 1
# Multiplexers                                         : 50
 1-bit 2-to-1 multiplexer                              : 39
 12-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 4
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <move_12bits_to_7seg>.
The following registers are absorbed into counter <Clk_Count>: 1 register on signal <Clk_Count>.
Unit <move_12bits_to_7seg> synthesized (advanced).
WARNING:Xst:2677 - Node <RX_Data_Output_8> of sequential type is unconnected in block <serial_rx>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 57
 Flip-Flops                                            : 57
# Comparators                                          : 6
 12-bit comparator greater                             : 2
 4-bit comparator greater                              : 3
 9-bit comparator greater                              : 1
# Multiplexers                                         : 49
 1-bit 2-to-1 multiplexer                              : 38
 12-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 4
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_1/FSM_0> on signal <state[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 000
 rx_start_bit | 001
 rx_data_bits | 010
 rx_stop_bit  | 011
 cleanup      | 100
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_4/FSM_1> on signal <state[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 first  | 00
 second | 01
 third  | 10
 forth  | 11
--------------------

Optimizing unit <main_sch> ...

Optimizing unit <shift_register12> ...

Optimizing unit <serial_rx> ...

Optimizing unit <move_12bits_to_7seg> ...

Optimizing unit <demux1_3> ...
WARNING:Xst:2677 - Node <XLXI_2/Error_0> of sequential type is unconnected in block <main_sch>.
WARNING:Xst:2677 - Node <XLXI_2/Promote_0> of sequential type is unconnected in block <main_sch>.
WARNING:Xst:2677 - Node <XLXI_2/Error_1> of sequential type is unconnected in block <main_sch>.
WARNING:Xst:2677 - Node <XLXI_2/Promote_1> of sequential type is unconnected in block <main_sch>.
WARNING:Xst:2677 - Node <XLXI_2/Error_2> of sequential type is unconnected in block <main_sch>.
WARNING:Xst:2677 - Node <XLXI_2/Promote_2> of sequential type is unconnected in block <main_sch>.
WARNING:Xst:2677 - Node <XLXI_2/Error_3> of sequential type is unconnected in block <main_sch>.
WARNING:Xst:2677 - Node <XLXI_2/Promote_3> of sequential type is unconnected in block <main_sch>.
WARNING:Xst:2677 - Node <XLXI_2/Error_4> of sequential type is unconnected in block <main_sch>.
WARNING:Xst:2677 - Node <XLXI_2/Promote_4> of sequential type is unconnected in block <main_sch>.
WARNING:Xst:2677 - Node <XLXI_2/Error_5> of sequential type is unconnected in block <main_sch>.
WARNING:Xst:2677 - Node <XLXI_2/clk_Promote_reg> of sequential type is unconnected in block <main_sch>.
WARNING:Xst:2677 - Node <XLXI_2/clk_Error_reg> of sequential type is unconnected in block <main_sch>.
INFO:Xst:2261 - The FF/Latch <XLXI_1/state_FSM_FFd1> in Unit <main_sch> is equivalent to the following FF/Latch, which will be removed : <XLXI_1/rx_data_done> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_sch, actual ratio is 2.

Final Macro Processing ...

Processing Unit <main_sch> :
	Found 2-bit shift register for signal <XLXI_1/RX_Data>.
Unit <main_sch> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 68
 Flip-Flops                                            : 68
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main_sch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 179
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 19
#      LUT2                        : 9
#      LUT3                        : 26
#      LUT4                        : 15
#      LUT5                        : 13
#      LUT6                        : 48
#      MUXCY                       : 19
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 82
#      FD                          : 29
#      FDE                         : 31
#      FDR                         : 9
#      LD                          : 13
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              82  out of  11440     0%  
 Number of Slice LUTs:                  133  out of   5720     2%  
    Number used as Logic:               132  out of   5720     2%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    142
   Number with an unused Flip Flop:      60  out of    142    42%  
   Number with an unused LUT:             9  out of    142     6%  
   Number of fully used LUT-FF pairs:    73  out of    142    51%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    102    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                                               | Clock buffer(FF name)         | Load  |
-------------------------------------------------------------------------------------------+-------------------------------+-------+
clk_P123                                                                                   | BUFGP                         | 58    |
XLXI_2/GND_6_o_PWR_7_o_OR_17_o(XLXI_2/GND_6_o_PWR_7_o_OR_17_o1:O)                          | NONE(*)(XLXI_2/Move_0)        | 12    |
XLXI_2/Mmux_GND_6_o_demux_in[0]_MUX_132_o11(XLXI_2/Mmux_GND_6_o_demux_in[0]_MUX_132_o111:O)| NONE(*)(XLXI_2/clk_Move_reg)  | 1     |
XLXI_2/clk_Move_reg                                                                        | NONE(XLXI_3/r_first_reg_out_2)| 12    |
-------------------------------------------------------------------------------------------+-------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.941ns (Maximum Frequency: 202.407MHz)
   Minimum input arrival time before clock: 1.801ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_P123'
  Clock period: 4.941ns (frequency: 202.407MHz)
  Total number of paths / destination ports: 1596 / 96
-------------------------------------------------------------------------
Delay:               4.941ns (Levels of Logic = 4)
  Source:            XLXI_1/Clk_Count_9 (FF)
  Destination:       XLXI_1/Clk_Count_11 (FF)
  Source Clock:      clk_P123 rising
  Destination Clock: clk_P123 rising

  Data Path: XLXI_1/Clk_Count_9 to XLXI_1/Clk_Count_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   1.079  XLXI_1/Clk_Count_9 (XLXI_1/Clk_Count_9)
     LUT6:I0->O            1   0.203   0.580  XLXI_1/Clk_Count[11]_PWR_5_o_LessThan_28_o11 (XLXI_1/Clk_Count[11]_PWR_5_o_LessThan_28_o1)
     LUT6:I5->O           16   0.205   1.233  XLXI_1/Clk_Count[11]_PWR_5_o_LessThan_28_o12 (XLXI_1/Clk_Count[11]_PWR_5_o_LessThan_28_o)
     LUT6:I3->O            1   0.205   0.684  XLXI_1/Mmux__n012113 (XLXI_1/_n0121<10>)
     LUT3:I1->O            1   0.203   0.000  XLXI_1/Clk_Count_2_rstpot (XLXI_1/Clk_Count_2_rstpot)
     FD:D                      0.102          XLXI_1/Clk_Count_2
    ----------------------------------------
    Total                      4.941ns (1.365ns logic, 3.576ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_P123'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 1)
  Source:            rx_P97 (PAD)
  Destination:       XLXI_1/Mshreg_RX_Data (FF)
  Destination Clock: clk_P123 rising

  Data Path: rx_P97 to XLXI_1/Mshreg_RX_Data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rx_P97_IBUF (rx_P97_IBUF)
     SRLC16E:D                -0.060          XLXI_1/Mshreg_RX_Data
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_P123'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            XLXI_4/common_3 (FF)
  Destination:       common<3> (PAD)
  Source Clock:      clk_P123 rising

  Data Path: XLXI_4/common_3 to common<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  XLXI_4/common_3 (XLXI_4/common_3)
     OBUF:I->O                 2.571          common_3_OBUF (common<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_2/GND_6_o_PWR_7_o_OR_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_P123       |         |         |    1.899|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/Mmux_GND_6_o_demux_in[0]_MUX_132_o11
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_P123       |         |         |    1.198|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/clk_Move_reg
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_2/GND_6_o_PWR_7_o_OR_17_o|         |    1.179|         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_P123
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_2/clk_Move_reg|    3.550|         |         |         |
clk_P123           |    4.941|         |         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.80 secs
 
--> 

Total memory usage is 4515636 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :    6 (   0 filtered)

