Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 21 12:02:21 2023
| Host         : pc1042-113 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file codeLock_vhdl_control_sets_placed.rpt
| Design       : codeLock_vhdl
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            6 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               6 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             132 |           36 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+-----------------------------------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                 |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------+-----------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | inst_automata_vhdl_0/debounce_0/reset__0      |                                               |                1 |              1 |
|  clk_IBUF_BUFG | inst_automata_vhdl_0/debounce_1/reset_reg_n_0 |                                               |                1 |              1 |
|  clk_IBUF_BUFG | inst_automata_vhdl_0/debounce_2/reset_reg_n_0 |                                               |                1 |              1 |
|  clk_IBUF_BUFG | inst_button_vhdl_0/debounce_0/reset_reg_n_0   |                                               |                1 |              1 |
|  clk_IBUF_BUFG | inst_button_vhdl_1/debounce_0/reset_reg_n_0   |                                               |                1 |              1 |
|  clk_IBUF_BUFG | inst_button_vhdl_2/debounce_0/reset_reg_n_0   |                                               |                1 |              1 |
|  clk_IBUF_BUFG |                                               |                                               |                5 |             18 |
|  clk_IBUF_BUFG | inst_automata_vhdl_0/debounce_0/ce            | inst_automata_vhdl_0/debounce_0/reset__0      |                6 |             22 |
|  clk_IBUF_BUFG | inst_automata_vhdl_0/debounce_1/ce            | inst_automata_vhdl_0/debounce_1/reset_reg_n_0 |                6 |             22 |
|  clk_IBUF_BUFG | inst_automata_vhdl_0/debounce_2/ce            | inst_automata_vhdl_0/debounce_2/reset_reg_n_0 |                6 |             22 |
|  clk_IBUF_BUFG | inst_button_vhdl_0/debounce_0/ce              | inst_button_vhdl_0/debounce_0/reset_reg_n_0   |                6 |             22 |
|  clk_IBUF_BUFG | inst_button_vhdl_1/debounce_0/ce              | inst_button_vhdl_1/debounce_0/reset_reg_n_0   |                6 |             22 |
|  clk_IBUF_BUFG | inst_button_vhdl_2/debounce_0/ce              | inst_button_vhdl_2/debounce_0/reset_reg_n_0   |                6 |             22 |
+----------------+-----------------------------------------------+-----------------------------------------------+------------------+----------------+


