$date
	Thu Oct 13 18:17:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module LampCtrl_tb $end
$var wire 1 ! F $end
$var reg 1 " S1 $end
$var reg 1 # S2 $end
$var reg 1 $ S3 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#600000
1!
1"
#620000
0!
0"
#6620000
1#
#6640000
0#
#12640000
1$
#12660000
0$
