# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/User/Desktop/skku/git/Mnist_Network_FPGA/Synthesis/bias2.v
