============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Dec 17 2024  02:39:53 pm
  Module:                 NanoCPU
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Late External Delay Assertion at pin dataW[15]
          Group: ck
     Startpoint: (R) R_IR/Q_reg[15]/CK
          Clock: (R) ck
       Endpoint: (F) dataW[15]
          Clock: (R) ck

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     333                  
       Uncertainty:-     100                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     900                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             333             constraints.sdc_1_line_26_62_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                        Timing Point                         Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  R_IR/Q_reg[15]/CK                                           -       -      R     (arrival)        14    -     0     0       0    (-,-) 
  R_IR/Q_reg[15]/Q                                            -       CK->Q  F     DFFRHQX4LVT       8 14.3    23    54      54    (-,-) 
  g3778__6783/Y                                               -       A0->Y  R     AOI21X2LVT        3  4.7    34    28      82    (-,-) 
  g3776__5526/Y                                               -       B->Y   F     NAND2X1LVT        5  6.5    67    46     128    (-,-) 
  g3773__6260/Y                                               -       AN->Y  F     NAND3BX2LVT       2  3.6    40    45     173    (-,-) 
  g3769__6417/Y                                               -       B->Y   F     AND2X1LVT         1  3.5    20    27     201    (-,-) 
  g3767__1666/Y                                               -       B0->Y  R     OAI31X4LVT       17 19.3    91    23     224    (-,-) 
  g3751__1617/Y                                               -       A0N->Y R     OAI2BB1X1LVT      1  2.2    26    35     259    (-,-) 
  g4928/Y                                                     -       S0->Y  R     MXI2XLLVT         2  4.2    87    54     312    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g675__8246/Y  -       A1->Y  F     OAI21X2LVT        2  3.9    34    33     345    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g662/Y        -       A->Y   R     INVX2LVT          1  1.9    12    12     357    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g714__6161/Y  -       A1->Y  R     OA21X1LVT         2  3.4    22    30     388    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g2__4733/Y    -       A1->Y  R     OA21X1LVT         2  4.2    27    34     421    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g654__1666/Y  -       A1->Y  F     OAI21X2LVT        3  5.1    38    26     447    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g652__2883/Y  -       A2->Y  R     AOI31X2LVT        2  3.7    35    26     473    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g649__6161/Y  -       A1->Y  F     OAI21X1LVT        1  2.7    38    28     501    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g647__7482/CO -       CI->CO F     ADDFHX2LVT        3  4.4    21    45     546    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g646__5115/Y  -       C->Y   R     NAND3BXLLVT       1  2.1    33    20     566    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g644__6131/Y  -       C0->Y  F     OAI211X1LVT       1  2.4    49    38     605    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g641__5122/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    45     650    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g640__1705/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     689    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g639__2802/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     729    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g638__1617/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     769    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g637__3680/CO -       CI->CO F     ADDFX1LVT         1  2.2    17    39     808    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g636__6783/Y  -       B->Y   F     XNOR2X1LVT        1  2.5    16    30     838    (-,-) 
  g4841__5477/Y                                               -       C1->Y  R     AOI222X2LVT       1  2.2    68    27     865    (-,-) 
  g4711__4319/Y                                               -       B0->Y  F     OAI2BB1X1LVT      2  2.8    37    35     900    (-,-) 
  dataW[15]                                                   <<<     -      F     (port)            -    -     -     0     900    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------

