\doxysubsection{EFM32\+GG\+\_\+\+ADC\+\_\+\+Bit\+Fields}
\hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields}{}\label{group___e_f_m32_g_g___a_d_c___bit_fields}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4f0c5e6652e40a859e1e229290129dfa}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+RESETVALUE}}~0x001\+F0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga58743624ff7536adb9708f101829073f}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+MASK}}~0x0\+F1\+F7\+F3\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2b25ef3f984662538647901174299c46}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0127b42c6a042f56575c667c6afb5b29}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+MASK}}~0x3\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad718b76e6d86d888558aefca88c68280}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7353db1b7b946b5ab673fd32d03ce790}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+NORMAL}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga54c7819d5e59fbf9f394d97560309970}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+FASTBG}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga37f944b30e732a19fdebafcf1c88a8f1}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+KEEPSCANREFWARM}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaeb93821cd8b0cc40f7b90c1ac1a6bae2}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+KEEPADCWARM}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7f3112422810c50fe9d68f5adc75036b}{ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad718b76e6d86d888558aefca88c68280}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7c62c6b9c88594c7324e672d91507996}{ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+NORMAL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7353db1b7b946b5ab673fd32d03ce790}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+NORMAL}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1a525b61f0bd2323a76852b93e1986c3}{ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+FASTBG}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga54c7819d5e59fbf9f394d97560309970}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+FASTBG}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3a37ae0556e0aa66d9c5106c5e11fb19}{ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+KEEPSCANREFWARM}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga37f944b30e732a19fdebafcf1c88a8f1}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+KEEPSCANREFWARM}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2b21a16cb251214488bf15b613fb998a}{ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+KEEPADCWARM}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaeb93821cd8b0cc40f7b90c1ac1a6bae2}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+KEEPADCWARM}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2213e643ddf376095fe89759ce31126d}{ADC\+\_\+\+CTRL\+\_\+\+TAILGATE}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga26d35a26cbb270f55a3fe837b2c0adff}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+TAILGATE\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga406fcaaca3e4603db687b93705d63ad4}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+TAILGATE\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga036f46f3ddf77082f5da16e26587fc65}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+TAILGATE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac0ae805a5a8754841cb791ae8afc8fee}{ADC\+\_\+\+CTRL\+\_\+\+TAILGATE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga036f46f3ddf77082f5da16e26587fc65}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+TAILGATE\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga04a22a67aa91619ce97d09467a9bc6bc}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga71faf9e4a713fdda33082c80996e9b17}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+MASK}}~0x30\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga80f0861973be93fc25b003e650435cc2}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gade03f597f431e7860c1ee8348a6b2efd}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+BYPASS}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8e00f5110a8df4e190ce01dcd3746676}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+DECAP}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga45b9b0be79498b66ed2e9ae59ca384ab}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+RCFILT}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga490a0211527d3f329bd0caa36fb46952}{ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga80f0861973be93fc25b003e650435cc2}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga01b89b1af34fedd56491414da539c1f3}{ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+BYPASS}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gade03f597f431e7860c1ee8348a6b2efd}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+BYPASS}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab30b994117ff0a94abce4524a388dd46}{ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+DECAP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8e00f5110a8df4e190ce01dcd3746676}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+DECAP}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga464411013ca59bbabd0b9cc1f4eace36}{ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+RCFILT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga45b9b0be79498b66ed2e9ae59ca384ab}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+RCFILT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga506341c9c3f103fc18659ff6c8e79836}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+PRESC\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaeb8dd7d0ae6bdb1063d0117bc03db4a4}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+PRESC\+\_\+\+MASK}}~0x7\+F00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga186a3e0fb6fa0a062eff032ca253abbc}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+PRESC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga73f1f8faff76c5ff86abf8f719e22962}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+PRESC\+\_\+\+NODIVISION}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9e39e9eb1bee71827dfb2b38d01e60c6}{ADC\+\_\+\+CTRL\+\_\+\+PRESC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga186a3e0fb6fa0a062eff032ca253abbc}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+PRESC\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga44af3a6772090d84b84251eb58a5f603}{ADC\+\_\+\+CTRL\+\_\+\+PRESC\+\_\+\+NODIVISION}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga73f1f8faff76c5ff86abf8f719e22962}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+PRESC\+\_\+\+NODIVISION}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac20db4ac672f56d62714dbba1c69721d}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+TIMEBASE\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga30f7d951af923d4673e6ac12d98e1b44}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+TIMEBASE\+\_\+\+MASK}}~0x1\+F0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad36bc8eb33c1f63693ecab926500a092}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+TIMEBASE\+\_\+\+DEFAULT}}~0x0000001\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2d45903184bd4839f715fa7beb2047f8}{ADC\+\_\+\+CTRL\+\_\+\+TIMEBASE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad36bc8eb33c1f63693ecab926500a092}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+TIMEBASE\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae931c1b2bfdc212aeaceef1c3b675509}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2fa546356711abd22bade4f01c08d360}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+MASK}}~0x\+F000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga14b28b3a8f980ac87b48bc54c059a890}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa0b56c32e4495c3837fae2e8e193a233}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X2}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gacc3152a48f6c3e682eae1063b33fafda}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X4}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5f5b1347b2b400386c64952e22ddc2f2}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X8}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga71c35a9547f4de5fa36b0f08b51a8900}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X16}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga185784eabe95320ac6203be563e58aa5}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X32}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9af662dd3bfb5268e1e0196a5bb28ecf}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X64}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga93b6e31810a551393166be1aa42796c9}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X128}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa449e830130bff683f292b9af25b92fe}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X256}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa8b89e2b787b4677f1a6fb3301400083}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X512}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac76ba389cc68f70a9cb2a6e65fd6fcb7}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X1024}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa1fde6b6d215a4bdee493b88a12346da}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X2048}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9eb284e1e7f82d4b373e8fac2b55243f}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X4096}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga486cc0d2e278a4a7625ecfc6eb0cd7e4}{ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga14b28b3a8f980ac87b48bc54c059a890}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+DEFAULT}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf081c532f5457f9c1df78842af19d717}{ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa0b56c32e4495c3837fae2e8e193a233}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X2}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga26e2033d723262631e4b194cced1aace}{ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gacc3152a48f6c3e682eae1063b33fafda}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X4}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabe87733895e93a9211f9d20dfebb8b1e}{ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5f5b1347b2b400386c64952e22ddc2f2}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X8}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf935c04fecda34f43513ab130dfa9363}{ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X16}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga71c35a9547f4de5fa36b0f08b51a8900}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X16}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac98a11c65d42376051391c51090f42a2}{ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X32}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga185784eabe95320ac6203be563e58aa5}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X32}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5fe2271a9cb0a8d22e5a436a8903c21b}{ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X64}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9af662dd3bfb5268e1e0196a5bb28ecf}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X64}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga07f934d230f146e6c29f01266f1a839e}{ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X128}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga93b6e31810a551393166be1aa42796c9}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X128}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaae48d8b762857bb80dfcdf566a771d39}{ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X256}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa449e830130bff683f292b9af25b92fe}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X256}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa9f8337700c0d15fdf624213493a68dc}{ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X512}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa8b89e2b787b4677f1a6fb3301400083}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X512}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga007412392e09bcee78b784ef7b12b43d}{ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X1024}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac76ba389cc68f70a9cb2a6e65fd6fcb7}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X1024}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga30c8a34719da6a6c1cd90617284ecd7d}{ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X2048}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa1fde6b6d215a4bdee493b88a12346da}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X2048}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga075dc3c1cfec2ba3a61d7887d6f23dec}{ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X4096}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9eb284e1e7f82d4b373e8fac2b55243f}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X4096}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2b4b3f5642ecd97f44c997c43aea0efe}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaea25d96126b9432ef4f925001dc69002}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+MASK}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9fa023cceb4733aa7d79c22bd052c557}{ADC\+\_\+\+CMD\+\_\+\+SINGLESTART}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga305bf8d63f13dc9e06400554796ed11b}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SINGLESTART\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad673e83bc185dbd5099996dffd04433d}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SINGLESTART\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa9293052a76ab9fa1f10f782ce685fa2}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SINGLESTART\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaced53d532d3962d22371ce8bfc38fece}{ADC\+\_\+\+CMD\+\_\+\+SINGLESTART\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa9293052a76ab9fa1f10f782ce685fa2}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SINGLESTART\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab63b591d9d051a6c3885f3e6f41d96db}{ADC\+\_\+\+CMD\+\_\+\+SINGLESTOP}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2664df89b87f745df3e5416df6d75dca}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SINGLESTOP\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1f23047749f16c744bbcaf4bd3c552e6}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SINGLESTOP\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gacfa727c3e44521e6aec06d221b64911f}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SINGLESTOP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae3fd9d509cb33645a9ca598f22f326e7}{ADC\+\_\+\+CMD\+\_\+\+SINGLESTOP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gacfa727c3e44521e6aec06d221b64911f}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SINGLESTOP\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab793cef6fd124003253271898c84bed0}{ADC\+\_\+\+CMD\+\_\+\+SCANSTART}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4f4d38d691b9a802732a85749445963a}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SCANSTART\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5eac74c0683c11180994271c9fe8e423}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SCANSTART\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga44020709fe2c705265cf5d400306e084}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SCANSTART\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2644385acc6d59579ec10da4ddc532b2}{ADC\+\_\+\+CMD\+\_\+\+SCANSTART\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga44020709fe2c705265cf5d400306e084}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SCANSTART\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga22c75882048c12de77a8bb674c66e1f1}{ADC\+\_\+\+CMD\+\_\+\+SCANSTOP}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaada60adf40b3c42119eb440cb9ee81e8}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SCANSTOP\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae6ec05d617dc59a85985688e81a2cb1e}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SCANSTOP\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabde7610653709dd48df5587744d00082}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SCANSTOP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8c1e2b2452835fed0b4fe67bfb93c4c6}{ADC\+\_\+\+CMD\+\_\+\+SCANSTOP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabde7610653709dd48df5587744d00082}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SCANSTOP\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6b1e8e206992028aab6ddaf2758fefd1}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf5d1cd2233a553c60f59ab1a26d8b525}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+MASK}}~0x07031303\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga818b59924cb165544a68d657ddbbe144}{ADC\+\_\+\+STATUS\+\_\+\+SINGLEACT}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad7e0e36dc5ddc0c4fc2e44bf48cb906e}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEACT\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3c02072821d545f7a8ba66bcfa6d6f97}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEACT\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7f6818650387f7b0a3eca8e20842b13c}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEACT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7b38e26d167c0d1f64e32b76af7359dd}{ADC\+\_\+\+STATUS\+\_\+\+SINGLEACT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7f6818650387f7b0a3eca8e20842b13c}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEACT\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa4430c107c044bf29fcc1c91188589b2}{ADC\+\_\+\+STATUS\+\_\+\+SCANACT}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae1e2ff9a634ea897ace838cc795d6533}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANACT\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga40f1eaa7136ae6a5f6a0577eb51f862f}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANACT\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga87b0c280407e7bd3f9138e2ab2bfd484}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANACT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0b38340d98a8f0718b8eefc548fed96e}{ADC\+\_\+\+STATUS\+\_\+\+SCANACT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga87b0c280407e7bd3f9138e2ab2bfd484}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANACT\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf2b53004f11c0ce90a674af293933397}{ADC\+\_\+\+STATUS\+\_\+\+SINGLEREFWARM}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf13af9fa48ee15b446c166dd625f73b2}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEREFWARM\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4e6dd09a51103f962c240a7551fddf9e}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEREFWARM\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab4be2cd860036b881f3173e046835966}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEREFWARM\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad4a36ab04a49b0c06d4879c5d08ce221}{ADC\+\_\+\+STATUS\+\_\+\+SINGLEREFWARM\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab4be2cd860036b881f3173e046835966}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEREFWARM\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac2c38ef1820d6d44a84da78e2e4a39d7}{ADC\+\_\+\+STATUS\+\_\+\+SCANREFWARM}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8cb60da70e17798984a14b63f4b584a1}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANREFWARM\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8cf3c4e272fd4757eb88ccfc5a725dda}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANREFWARM\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga54b5876ae24f03650156597f9d45e6b8}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANREFWARM\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4ce5eec6a3c99169d731f22baedb1889}{ADC\+\_\+\+STATUS\+\_\+\+SCANREFWARM\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga54b5876ae24f03650156597f9d45e6b8}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANREFWARM\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7d8aa505710f9759819e1125cdb38b13}{ADC\+\_\+\+STATUS\+\_\+\+WARM}}~(0x1\+UL $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf8a6005983e536e4916d347cd59495e8}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+WARM\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0639a6d2e4f848cfda48833d36221dfd}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+WARM\+\_\+\+MASK}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae6668e146b31093fe83d8d4136132a7c}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+WARM\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa9a3a7fd40c15aa7e91efa2223f03726}{ADC\+\_\+\+STATUS\+\_\+\+WARM\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae6668e146b31093fe83d8d4136132a7c}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+WARM\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7eebf3fddad348d8db1ef2745f6f3cf4}{ADC\+\_\+\+STATUS\+\_\+\+SINGLEDV}}~(0x1\+UL $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf29bb0fcc53cc07f63b42962c6e9c188}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEDV\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga237af5b95fb72476ef06c63007165a46}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEDV\+\_\+\+MASK}}~0x10000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf9927982b4cf5d170d1ed871ecbc28f9}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEDV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga887292facdaaa65bc54d04e203ff603e}{ADC\+\_\+\+STATUS\+\_\+\+SINGLEDV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf9927982b4cf5d170d1ed871ecbc28f9}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEDV\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab0cb8c4ee856b3eeb354b25dcc7de025}{ADC\+\_\+\+STATUS\+\_\+\+SCANDV}}~(0x1\+UL $<$$<$ 17)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7036d6a559b8fefaf536b56fb1be20cd}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDV\+\_\+\+SHIFT}}~17
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga31d9fbdd59dd01eef99fc8ca6b6499f6}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDV\+\_\+\+MASK}}~0x20000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga38680f104ad736703bfef46917a6b9aa}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf15f85801c9cfd94ea42e93cbf26655f}{ADC\+\_\+\+STATUS\+\_\+\+SCANDV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga38680f104ad736703bfef46917a6b9aa}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDV\+\_\+\+DEFAULT}} $<$$<$ 17)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga621cab053656f677170dc64e970f2427}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac9fee6d890ab404b420f00ac9835d4a5}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+MASK}}~0x7000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga99eb237222d938048482211c107c5f37}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gadfc74e10ac74cefd3b49aee0cc31f488}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac9406899056e9a0e9e58bb706fe4f7ed}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga253ba84c8012cbb02c836587e91cb02b}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5d01885b43d7c724d212e0d1028b75eb}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH3}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga34d787666e68082a33f335628f516437}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH4}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga33e8e17ea30bb4522d34e0499fb588d9}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH5}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gafecade31d4176ed6f00e6bd7eff87233}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH6}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad80051bf1c7de52696e8e04851f81fad}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH7}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa92be412314f3340a85fb71b45b6b2d2}{ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga99eb237222d938048482211c107c5f37}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+DEFAULT}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf5824780c9900b31b3d6aa7463e46b97}{ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gadfc74e10ac74cefd3b49aee0cc31f488}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH0}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga77f7787afe4e92db0909ca7cb7e427d7}{ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac9406899056e9a0e9e58bb706fe4f7ed}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH1}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga458cebb0f2192d6981097bf49a1d17bb}{ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga253ba84c8012cbb02c836587e91cb02b}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH2}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga636be6d5c458c030f9603f97c614a4e1}{ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5d01885b43d7c724d212e0d1028b75eb}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH3}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga48985c03f5a80dbcdbf1b68a1b29583a}{ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga34d787666e68082a33f335628f516437}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH4}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8304a4406e340754a059cd1ea320ee72}{ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga33e8e17ea30bb4522d34e0499fb588d9}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH5}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9d69b29c501400326133cfaaeffcc4cd}{ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH6}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gafecade31d4176ed6f00e6bd7eff87233}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH6}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4f31ff3465ac8561387619fc7ce358b2}{ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH7}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad80051bf1c7de52696e8e04851f81fad}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH7}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga54f782d5239910d7cfbd041de53d0c1f}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab1a7f93d2ee0d1cef221cc756c543532}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+MASK}}~0x\+F1\+F70\+F37\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7168ba4e2490352e7b919c176f6bd93a}{ADC\+\_\+\+SINGLECTRL\+\_\+\+REP}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9efdde339b266b5c0e47a03b7b81f901}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REP\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae73ba42258f8fa497e6a0af6b0eedd8b}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REP\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6517cffb3c277dc14c6b454dd0969d17}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaee68b925f1c111ce7c7c77d2dcf197a4}{ADC\+\_\+\+SINGLECTRL\+\_\+\+REP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6517cffb3c277dc14c6b454dd0969d17}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REP\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4a24e29d80e0e486b99b12ccff9785be}{ADC\+\_\+\+SINGLECTRL\+\_\+\+DIFF}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga82e5209a44d0b4b4a235d463bc61d49a}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+DIFF\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8daef5efa6d69ed02f62d7a71aec7184}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+DIFF\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gadb1cbb109ce4b76578c03ba24cf148a6}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+DIFF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gade9fb2a71bfc6dd4f2fd3c2348a38d59}{ADC\+\_\+\+SINGLECTRL\+\_\+\+DIFF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gadb1cbb109ce4b76578c03ba24cf148a6}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+DIFF\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga404d2ebeed793cd9c29a56ccd331e410}{ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf6ab23bb76a0955ad7bc27011adfb65c}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga73301ebf7d39b35951be5668fc43889a}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga87bebb48b91ae1e1fa3a1e34302b1968}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab7decf629c8c5b8aee3b8475321ba2c5}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+RIGHT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga49cb3dbf64ce5cc2704525c5a103aa54}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+LEFT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaacc4bdca211de4fe9fbf986ffe8ca3d8}{ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga87bebb48b91ae1e1fa3a1e34302b1968}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gace83db0a637778f935a1035cc628375f}{ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+RIGHT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab7decf629c8c5b8aee3b8475321ba2c5}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+RIGHT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad6808ebd1fbd1bfa0385153dca2df7c2}{ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+LEFT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga49cb3dbf64ce5cc2704525c5a103aa54}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+LEFT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaed4e3876b78676f7f56f9f883b860b88}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2816a9c59112cc7a0120af1298ac5261}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+\+MASK}}~0x30\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa199ba52e4cc12667c7df57ff7bdf4a3}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabc78a5f43fa09e52684a08b67b8257fd}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+12\+BIT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7328c74c5d98de61420d3367ca665ea0}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+8\+BIT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae192bd93973081b43a0e135eea901f05}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+6\+BIT}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaba70b88111cb3785ea088f24e05f26e3}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+\+OVS}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac991a7363fd4ec56aa877348075c9772}{ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa199ba52e4cc12667c7df57ff7bdf4a3}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaca5401bd6805bad89b6b4a5aac7be9cc}{ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+12\+BIT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabc78a5f43fa09e52684a08b67b8257fd}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+12\+BIT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1b7a005f1e86ed5bdbe0118dde00557e}{ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+8\+BIT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7328c74c5d98de61420d3367ca665ea0}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+8\+BIT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1096f8c5ff7860932d98d409a9630727}{ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+6\+BIT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae192bd93973081b43a0e135eea901f05}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+6\+BIT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga23a5c70ef87ed67a72d6dfab9590b50c}{ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+\+OVS}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaba70b88111cb3785ea088f24e05f26e3}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+\+OVS}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaee90f85f0e361cc1f15b61658d0fb268}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf74d89feb032636f0641152af25ba412}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+MASK}}~0x\+F00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga80b216232f96c84ee53aef453e1feaca}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga38ff2518615e3b06bcd8eed8de7785c7}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH0\+CH1}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1d4a40be3ddd4084803d1c07514279a5}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9b5bb1b3288de477f6ed9a3658fa9897}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH2\+CH3}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8175b4c8609ad998ef39a88515e23e28}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8ff8475484c4b4b214f4f4a12e0b144a}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH4\+CH5}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga54ed706ba35c32fa9deca38653c90de8}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab9fbe7507e5386a44303f118662f71f2}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH6\+CH7}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga85ae6c8af22957e1b1fa4fd8397012ab}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH3}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6b43797bd3ca718d6b25626f50da1411}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DIFF0}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae871f040759f364384465313760f3e69}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH4}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gafbcd0810aac2ed274ea64f6eb4e60e01}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH5}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabaeaa0bf31d5d4fcbfb232a6640b72e4}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH6}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabff7ff9e893ad365a5919e5a407ffadd}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH7}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad3a275ee138935c654180c1ca047d5d5}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+TEMP}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga65f3cb18bf272b035cac692441c8cbe6}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VDDDIV3}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga94e67e53d05f9faf39c9baee6b8dd6dc}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VDD}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5ffff28e7fd4ddb9e5ca64803f873306}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VSS}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6012c3f83ad3928fdf13fcce221dce9f}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VREFDIV2}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga972d9dd3964a09c64bfddb48aa8861c2}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DAC0\+OUT0}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae725310eb3596c8c6b7241e33d81c152}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DAC0\+OUT1}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaec8bb5fc3492e491ee4188de280ed452}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga80b216232f96c84ee53aef453e1feaca}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga702d384fce4bace151107c6742d429d2}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH0\+CH1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga38ff2518615e3b06bcd8eed8de7785c7}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH0\+CH1}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga59d415087da7d8c6b3c30c50f52f26f1}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1d4a40be3ddd4084803d1c07514279a5}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH0}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga76d699de15a2de1f6d9a46fba1abdb83}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH2\+CH3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9b5bb1b3288de477f6ed9a3658fa9897}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH2\+CH3}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga08c3f68218f3d4cbed2a3e12949dbfb0}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8175b4c8609ad998ef39a88515e23e28}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH1}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5822f94fe6a2b37a93900325b7e31bea}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH4\+CH5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8ff8475484c4b4b214f4f4a12e0b144a}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH4\+CH5}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6c5d515428d61076e77b8b04d9eca546}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga54ed706ba35c32fa9deca38653c90de8}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH2}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab9ac325d3a0cdcd0b40488f013ac872e}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH6\+CH7}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab9fbe7507e5386a44303f118662f71f2}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH6\+CH7}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae7c696c8aaaea457efd8ccd9eb9fcc93}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga85ae6c8af22957e1b1fa4fd8397012ab}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH3}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gafddec3f9a86e396728641ed06b9f05e0}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DIFF0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6b43797bd3ca718d6b25626f50da1411}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DIFF0}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga42e9cd9815f88b754e2ece038e60e379}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae871f040759f364384465313760f3e69}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH4}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga71ce0fd494f771e763d619d958fef321}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gafbcd0810aac2ed274ea64f6eb4e60e01}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH5}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3ea998ea2550fe8a86ef2b79e3437ff6}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH6}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabaeaa0bf31d5d4fcbfb232a6640b72e4}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH6}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gadc7c5036e6ba4cb2ac4a3815542fdf52}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH7}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabff7ff9e893ad365a5919e5a407ffadd}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH7}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga109de29088e9fa0fb8912b5b75af5e77}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+TEMP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad3a275ee138935c654180c1ca047d5d5}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+TEMP}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac3ed78804ec218b35cb6193f7c3debb1}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VDDDIV3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga65f3cb18bf272b035cac692441c8cbe6}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VDDDIV3}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf25418ad45756f3f95be34205a5d3c4b}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VDD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga94e67e53d05f9faf39c9baee6b8dd6dc}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VDD}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga57cb34fd7144809077cb420c677f17b2}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VSS}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5ffff28e7fd4ddb9e5ca64803f873306}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VSS}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8e7e959c99b894062cefbf9c77ee8e91}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VREFDIV2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6012c3f83ad3928fdf13fcce221dce9f}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VREFDIV2}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8b637cd3a8dda04c2001269eab956db7}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DAC0\+OUT0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga972d9dd3964a09c64bfddb48aa8861c2}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DAC0\+OUT0}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2b18ef8d30d80a08a545062eedfcf050}{ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DAC0\+OUT1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae725310eb3596c8c6b7241e33d81c152}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DAC0\+OUT1}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa752c7adf87ec3e06e593560318204e1}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad98d7043c4dcccb846c5da4ce8514780}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+MASK}}~0x70000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9b1f6542ecb3d293345e4c88f54a9a85}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga967a15467a121806220859ca3c61f569}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+1\+V25}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga28803ac8e8a086f836694b0cc48f5ab5}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+2\+V5}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1ef609c4edce94f541eb95b37ed04c30}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+VDD}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabd70da588771e98dbaab6c206c089837}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+5\+VDIFF}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabae294f1a687869a28918fbd2ad9a763}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+EXTSINGLE}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaca380db8b7dc7df12468b2e60525faba}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+2\+XEXTDIFF}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7d76f1521ba4a3aca0030d5b0ed14786}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+2\+XVDD}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0654244d346dea95c6362f9520bcb8b0}{ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9b1f6542ecb3d293345e4c88f54a9a85}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaae9c3764a67e3ea40b836b42f54cf64c}{ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+1\+V25}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga967a15467a121806220859ca3c61f569}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+1\+V25}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga95afbba24ed27d926851dd9f1b1f160c}{ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+2\+V5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga28803ac8e8a086f836694b0cc48f5ab5}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+2\+V5}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8abe7073075edf7960f6e81e3fe40225}{ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+VDD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1ef609c4edce94f541eb95b37ed04c30}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+VDD}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab5122dfc3c340a4a93b0db970256e2ca}{ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+5\+VDIFF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabd70da588771e98dbaab6c206c089837}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+5\+VDIFF}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga98418f82e0cdefa66cb79e7b06256c51}{ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+EXTSINGLE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabae294f1a687869a28918fbd2ad9a763}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+EXTSINGLE}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gacd8acbc41d224d70b61535fdff9ad016}{ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+2\+XEXTDIFF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaca380db8b7dc7df12468b2e60525faba}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+2\+XEXTDIFF}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae3cad1592f34f94252c19b6ef43ac58d}{ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+2\+XVDD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7d76f1521ba4a3aca0030d5b0ed14786}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+2\+XVDD}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac98c6e50cc42f251d91394ed0316f0f9}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+\+SHIFT}}~20
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6c373f55ac1a769adfde1fc93cc073a6}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+\+MASK}}~0x\+F00000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad03322f71581306c50755abff155a1e3}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad1c557e9b4aad24572116abc1e041874}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+1\+CYCLE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga58000edc53d61ed3309a8fc6a3fc31fd}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+2\+CYCLES}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2bc7b8ecf24faabdf77b1edc80414cad}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+4\+CYCLES}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf511cafe4df968f0e1cf1f3b6f54fd66}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+8\+CYCLES}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab8809b3eeee1d52872d92f94154d742e}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+16\+CYCLES}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaab84ff2b3425d00f90e5495db0e6ec18}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+32\+CYCLES}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga25545722750f5856f0342ade320d00be}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+64\+CYCLES}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga52290f72aa6d1851864d95993114ac5e}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+128\+CYCLES}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga06f1997a8129a8fc68e71126cbd5becc}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+256\+CYCLES}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0472de2cc8ea056a44e72da8e886caa8}{ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad03322f71581306c50755abff155a1e3}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+\+DEFAULT}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1356ed08f82d5a530a677d82c7e3e074}{ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+1\+CYCLE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad1c557e9b4aad24572116abc1e041874}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+1\+CYCLE}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa7c75646151d67f22f9a738b2131985a}{ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+2\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga58000edc53d61ed3309a8fc6a3fc31fd}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+2\+CYCLES}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga56c5ae7eab85f0ab2d9fe871afa46a68}{ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+4\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2bc7b8ecf24faabdf77b1edc80414cad}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+4\+CYCLES}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga679731f98e1c5fc59650173a08bea474}{ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+8\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf511cafe4df968f0e1cf1f3b6f54fd66}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+8\+CYCLES}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga76771c7d318a06cbd58103af685b80fe}{ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+16\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab8809b3eeee1d52872d92f94154d742e}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+16\+CYCLES}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaac60982d15f96118c386c6f0996bc3ea}{ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+32\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaab84ff2b3425d00f90e5495db0e6ec18}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+32\+CYCLES}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad5d57864dc5fca4244de983e6c0eeb53}{ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+64\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga25545722750f5856f0342ade320d00be}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+64\+CYCLES}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac4f872e9b3c49032b1178de647065003}{ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+128\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga52290f72aa6d1851864d95993114ac5e}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+128\+CYCLES}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gadf0bbd9ea3e370011e9f4279114d13fd}{ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+256\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga06f1997a8129a8fc68e71126cbd5becc}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+256\+CYCLES}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga76bb373f0ba12368ca7a43a0f79d4dc0}{ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSEN}}~(0x1\+UL $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaee82ab4bbce765f619cd0ee04e84dfbf}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSEN\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf4df366eaab7e00824484e75aa341433}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSEN\+\_\+\+MASK}}~0x1000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1efcfe6fc0a06ebdeda63815be73bec3}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga58c33b113b04d3c424a61c79bfec0f53}{ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1efcfe6fc0a06ebdeda63815be73bec3}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSEN\+\_\+\+DEFAULT}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga27605eebc3336fece2d3367978326889}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+SHIFT}}~28
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9903150e1a3cdc5d50842bf57b96b55c}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+MASK}}~0x\+F0000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga10665485ea8309f664cb24f28c194490}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad933ad1ff461635f8ccfaa5c6483ae91}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2a9faf22ace0d7155fb7b69082fe883e}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae992c8991fdc329df9eecc8685f3fb0c}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga71e63323c7581321aaa0f5d373c227c8}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH3}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4599fe95c4f3adc1d991a1b442a707f7}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH4}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6493b33776738680896811b1e4d5f833}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH5}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad9afba32b318094eeba354c48211e8b6}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH6}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7632101d5d1ce4b4d02e322e5b95e118}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH7}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga41d21662326dba89013eaf3c9aec60d7}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH8}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0c5518cad4f5661f80add52d8999aff6}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH9}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga14883da3b258d0257c0114370cdc2f85}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH10}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2cfeeb767d1b6bf5c96d6693460cc119}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH11}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaea2b0eb8c42c3fa0a9d2eee6470c63a4}{ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga10665485ea8309f664cb24f28c194490}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+DEFAULT}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa10bb97fd05bd4d0ad77d82cc5ce976f}{ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad933ad1ff461635f8ccfaa5c6483ae91}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH0}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gacb6eb2f8b31bfee2ce261371bbda4fe0}{ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2a9faf22ace0d7155fb7b69082fe883e}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH1}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3ca8c8e6b3e71c9c43805112c606f01a}{ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae992c8991fdc329df9eecc8685f3fb0c}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH2}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga12b8e6637a4cf021fa5d2648ba8a46c1}{ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga71e63323c7581321aaa0f5d373c227c8}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH3}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9cef18aea4952ed2632a64dcfb71345f}{ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4599fe95c4f3adc1d991a1b442a707f7}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH4}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae16447f4c5eda6d294d44e3ed323e4b6}{ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6493b33776738680896811b1e4d5f833}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH5}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7730b47c9a2d0b1260a522c66a420c70}{ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH6}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad9afba32b318094eeba354c48211e8b6}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH6}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa41e4f6ad3f5042cab2e9ee0f910730d}{ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH7}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7632101d5d1ce4b4d02e322e5b95e118}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH7}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac27a15308cbd34388799aba9abc1b88e}{ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga41d21662326dba89013eaf3c9aec60d7}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH8}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga48509895eaf8edd97f882d3c5fa35f2e}{ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH9}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0c5518cad4f5661f80add52d8999aff6}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH9}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab5f6259deb8912bf81f48df9b47e7441}{ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH10}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga14883da3b258d0257c0114370cdc2f85}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH10}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1e6ff8ac4e9cea44d268c0f31da4b3df}{ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH11}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2cfeeb767d1b6bf5c96d6693460cc119}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH11}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga43ee31126086ac57f2611a1cd73c00e1}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab6910ea592e702415082b4bb124f64ab}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+MASK}}~0x\+F1\+F7\+FF37\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2714cf1646aaa7f2e75577b93d9f7828}{ADC\+\_\+\+SCANCTRL\+\_\+\+REP}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga59a92a27cb2bf2650148bd840562bd3a}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REP\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa4da908f83f86709d93c74cac6853a3e}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REP\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3298c4a88a7458b0a8f0c04da2a147b0}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4d170b38746f15decb6930783275a98e}{ADC\+\_\+\+SCANCTRL\+\_\+\+REP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3298c4a88a7458b0a8f0c04da2a147b0}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REP\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga82555d1dbfe5ce548bc50e6dbe493d97}{ADC\+\_\+\+SCANCTRL\+\_\+\+DIFF}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga220eb1ca4b3ff510a106c51099995f6b}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+DIFF\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab23c55099507dba6029424e573873ee8}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+DIFF\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaad079e0204fb33ee11206d75bfcbcc3f}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+DIFF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gadad63a1db48dad171e39d1b998d99c99}{ADC\+\_\+\+SCANCTRL\+\_\+\+DIFF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaad079e0204fb33ee11206d75bfcbcc3f}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+DIFF\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga45a9418f500673f6e166d10f42be0fcf}{ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa7ef66977f5e2f5db35fb3a1638688bd}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga36b040bca5d4d8a3e7ed8a578ec77ec0}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga62a3e8e1f1762f46b166d8d275060657}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga49a3028f2cb8b763a1990c56266962b1}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+RIGHT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga65bde37ff04d72e8590a173bbdd73af3}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+LEFT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad3a798cf07bf089dbb275c29948932fa}{ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga62a3e8e1f1762f46b166d8d275060657}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga370ebe8e186cc5de1033bac178bca805}{ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+RIGHT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga49a3028f2cb8b763a1990c56266962b1}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+RIGHT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad519246132708dfc5c3ab1192129b84f}{ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+LEFT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga65bde37ff04d72e8590a173bbdd73af3}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+LEFT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga77c86b6b649baf57894ba77be5ae9fa0}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae2f00d86c16bf7f7935efec5089da884}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+\+MASK}}~0x30\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabe1f2f316559cd4d4db39eac6cc95278}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad5c181736c95edd2e21727a58c5c6611}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+12\+BIT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga84634f8ff4f0b551759faa2922d33855}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+8\+BIT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0f8929380199d7e5e4abfd549c2d994b}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+6\+BIT}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga982d8a61c31d55572f8b04f0fc3126d1}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+\+OVS}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga29abfb3abe4d99ae9f340efc9e497c6d}{ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabe1f2f316559cd4d4db39eac6cc95278}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gacffa976140699f3d22d23ba11267dd65}{ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+12\+BIT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad5c181736c95edd2e21727a58c5c6611}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+12\+BIT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab78d53fe1ed460ad3ed9962899c8dcab}{ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+8\+BIT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga84634f8ff4f0b551759faa2922d33855}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+8\+BIT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga561180071b68ebb80fb29ed28a7e786b}{ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+6\+BIT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0f8929380199d7e5e4abfd549c2d994b}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+6\+BIT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9365c00baf13adc4999dceaf266aaf16}{ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+\+OVS}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga982d8a61c31d55572f8b04f0fc3126d1}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+\+OVS}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga34fd7a1b6b89ee187764b0802332379c}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa6b16ea1d9dbc517f5550a3e55d24bc0}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+MASK}}~0x\+FF00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gafc29d12a8cf9a0f17b4d045c6417d6d7}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga691355e6f1e71ea8555e6229eb858e10}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH0\+CH1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6d47ffa752a44f80b6b9fd8a94cb56ea}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH0}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae0fa9ae4d590e822afa552fdd284aa16}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH2\+CH3}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac3117c8fc4a18c9862c0bb36cb5065d2}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH1}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga65922adb59ddd88d9a9a66aaa9e8cc9a}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH4\+CH5}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa7abf66b0e7f9228d5112cc46fae6613}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH2}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7d2df7a31c5c8394af216f187dfa704b}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH6\+CH7}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf4c6031a9a0f03d6ba15be1fbf39ee13}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH3}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7f11524f4f5a3cd5c4552de9eb8582c5}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH4}}~0x00000010\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad60700f3d5c468f14146325ba95f6ff7}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH5}}~0x00000020\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaba287295126ead85ccba2b9ea84c2fce}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH6}}~0x00000040\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad7e592844ad9f0cf7e3cdda8cf548e72}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH7}}~0x00000080\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaaf267b11b1baa246edb5b6ec9e8d25ab}{ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gafc29d12a8cf9a0f17b4d045c6417d6d7}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf9b65b01fe7370491130f04eb7a8ccb6}{ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH0\+CH1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga691355e6f1e71ea8555e6229eb858e10}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH0\+CH1}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9307a8cb72ca3fcd6c4f57600f5ce2c1}{ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6d47ffa752a44f80b6b9fd8a94cb56ea}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH0}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1d7396caf5c1ec4df2b99baba4b47021}{ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH2\+CH3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae0fa9ae4d590e822afa552fdd284aa16}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH2\+CH3}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf8972118a4884207910c8df8e9e5d8d8}{ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac3117c8fc4a18c9862c0bb36cb5065d2}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH1}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gace1634d6d2d1954a002af7d52e4d9a6e}{ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH4\+CH5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga65922adb59ddd88d9a9a66aaa9e8cc9a}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH4\+CH5}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga701238a3de4f365fef36332506de70fb}{ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa7abf66b0e7f9228d5112cc46fae6613}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH2}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1b5ec229978bcb9d8567a7d5dcf93f51}{ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH6\+CH7}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7d2df7a31c5c8394af216f187dfa704b}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH6\+CH7}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3d5928af96260e2efacc424685bc0a23}{ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf4c6031a9a0f03d6ba15be1fbf39ee13}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH3}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad6d13ba8ed50ca9c021c9f1194ea771b}{ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7f11524f4f5a3cd5c4552de9eb8582c5}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH4}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaac3df69618f04ff8626e6ed5ad5f0c4f}{ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad60700f3d5c468f14146325ba95f6ff7}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH5}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6b52302eee8125dbd591119ce3d2231b}{ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH6}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaba287295126ead85ccba2b9ea84c2fce}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH6}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9e5454105318765f7eb72e6a5f03f0da}{ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH7}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad7e592844ad9f0cf7e3cdda8cf548e72}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH7}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab2f973cabb20e3807239671550b875a5}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga012c6604b4874c4eb6003a12056f60c4}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+MASK}}~0x70000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa5eb433b59b1fc31cb354b21b8626d30}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga866911e9c06ad8d7ae518fe9d6ba24bd}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+1\+V25}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab6fb9f988dcb64c77ebee7246b21db55}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+2\+V5}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga60825765634939007a3c47dd27f19e43}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+VDD}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad10d9a394ac8e7a8ee85d22fa450c797}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+5\+VDIFF}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7e213ba116d97295ffe9685d43d2b46a}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+EXTSINGLE}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga750a722c4f45eb9f077b4f47288e0048}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+2\+XEXTDIFF}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7165d223441bf2119ea66d969c9295ad}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+2\+XVDD}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga54807efb5d572b73458a867574454990}{ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa5eb433b59b1fc31cb354b21b8626d30}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga365b9523cc4c889f85cfbed0e910d29a}{ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+1\+V25}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga866911e9c06ad8d7ae518fe9d6ba24bd}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+1\+V25}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga000fd0ceaecf9fc3ad2642e515b18be5}{ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+2\+V5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab6fb9f988dcb64c77ebee7246b21db55}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+2\+V5}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6a331c8538d53c8ab7dcb10eb7ff804c}{ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+VDD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga60825765634939007a3c47dd27f19e43}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+VDD}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga790fc7329034c5066093c73ec547940f}{ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+5\+VDIFF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad10d9a394ac8e7a8ee85d22fa450c797}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+5\+VDIFF}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga28b1e072b9912d7ab8f7b39309eeaf5f}{ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+EXTSINGLE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7e213ba116d97295ffe9685d43d2b46a}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+EXTSINGLE}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7b238efe55aba4cd02854251d465881e}{ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+2\+XEXTDIFF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga750a722c4f45eb9f077b4f47288e0048}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+2\+XEXTDIFF}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8a421e1b669d988afeb419f2a9d15c73}{ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+2\+XVDD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7165d223441bf2119ea66d969c9295ad}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+2\+XVDD}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga18d773a476b3df5be6a918951fe91e4f}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+\+SHIFT}}~20
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga89661ff57cb5f0ee67fe739669afde91}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+\+MASK}}~0x\+F00000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac3b889addcf8041a055c7722af57c10c}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2af7930830f559f9c5995ed7808b1760}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+1\+CYCLE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gadf214406f76feffcac951d832b94bc3f}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+2\+CYCLES}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gafb7048d913a62f349ae23432140e9392}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+4\+CYCLES}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaedd4f1f862777c277afd06580cd066ea}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+8\+CYCLES}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga46f86cd4a1130e9acc8960ec0713c1c6}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+16\+CYCLES}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7d75edd8c9ed57c76c0a7141eae24144}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+32\+CYCLES}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaab502cf6aa63e6463c343e2fc0e270ab}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+64\+CYCLES}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga73e30c04ed045fd8f960d8dc9c6c1ed3}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+128\+CYCLES}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3f03e9f509d3af20e33f78d55346b1e3}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+256\+CYCLES}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3dcd8e485e28f2441a10ce4a2b5c0d3a}{ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac3b889addcf8041a055c7722af57c10c}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+\+DEFAULT}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa1e9985fb1ac0789d3cdfc9a8260550d}{ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+1\+CYCLE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2af7930830f559f9c5995ed7808b1760}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+1\+CYCLE}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga28ac58e4ec6a24cff3dc7f4884fb045f}{ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+2\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gadf214406f76feffcac951d832b94bc3f}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+2\+CYCLES}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf43e40dcfaa86106811a8c2f59cbf62d}{ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+4\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gafb7048d913a62f349ae23432140e9392}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+4\+CYCLES}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4f3f7afb064a1dbddac9822421ad5306}{ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+8\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaedd4f1f862777c277afd06580cd066ea}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+8\+CYCLES}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga71c50a1450a3133dd613ae50f96fdf5a}{ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+16\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga46f86cd4a1130e9acc8960ec0713c1c6}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+16\+CYCLES}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1a762bfcdb9cbd7c935cfb58bd92561d}{ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+32\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7d75edd8c9ed57c76c0a7141eae24144}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+32\+CYCLES}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga73602844cf0049b16d86fdcb1d3fdc0d}{ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+64\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaab502cf6aa63e6463c343e2fc0e270ab}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+64\+CYCLES}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga98d7b7eb11a6c9d953ae85745d57ee56}{ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+128\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga73e30c04ed045fd8f960d8dc9c6c1ed3}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+128\+CYCLES}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga57fa67cb17bfae37b9ebfa10c6846424}{ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+256\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3f03e9f509d3af20e33f78d55346b1e3}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+256\+CYCLES}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga57dbc85fb658ab5e5818f8cf8ccb391d}{ADC\+\_\+\+SCANCTRL\+\_\+\+PRSEN}}~(0x1\+UL $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga80c2ed8a6101af7cc7cbb1d09b3d409f}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSEN\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga856311abdb22768e3ef940dd0b4136a2}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSEN\+\_\+\+MASK}}~0x1000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga985ce4f44a930c234e02caf562dcc13e}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga67f73ceae6b7d4a843923bdffc7b0b83}{ADC\+\_\+\+SCANCTRL\+\_\+\+PRSEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga985ce4f44a930c234e02caf562dcc13e}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSEN\+\_\+\+DEFAULT}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4ab8010e17a800a63bec25fb90ec7fb5}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+SHIFT}}~28
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab700a8306f46173da5ed8f6241a90a15}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+MASK}}~0x\+F0000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2c4728033c253a94b0ced22b5557097e}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6716f22a267fab3127ff46f80eb405d3}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaed3c0fc87c31eb5a5ee8e89acd81e633}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac470ca6f6d031051de57f9aacbe9dff2}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaeb30acd8637af816d07f3f9840485891}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH3}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1518374f455fb6fc48d301861ff8e5da}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH4}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga405d332323a7d2f2196ea08a1e40a51d}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH5}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad94a9feff09b6214d4421b804186ba1c}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH6}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga19b06993500a2f9f99bd2c442dda0221}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH7}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac7f2ef3a29d43469f69b1286f8b9a842}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH8}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1f00c627ae791e253945ced6669984c0}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH9}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0e10d3b14fc77fce0ab0e72023a13fbc}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH10}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga25260290e2f82a5209649988fe2a3ebc}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH11}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga953eb87daac155fc01521e8d0c73ec6a}{ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2c4728033c253a94b0ced22b5557097e}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+DEFAULT}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8c7f9384815bb758efe9a8239fedb568}{ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6716f22a267fab3127ff46f80eb405d3}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH0}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gacdb2beb8702ba87255f2a18d36be27a3}{ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaed3c0fc87c31eb5a5ee8e89acd81e633}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH1}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf665648e8a2cc7e0a3b1dff0d6d17d8d}{ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac470ca6f6d031051de57f9aacbe9dff2}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH2}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga691445b6b601ad5a3a0f9f6e2af52448}{ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaeb30acd8637af816d07f3f9840485891}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH3}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6f3913f438b1b22b2737390e48e9289d}{ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1518374f455fb6fc48d301861ff8e5da}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH4}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga710d21a62c14cae58609652157fea8b7}{ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga405d332323a7d2f2196ea08a1e40a51d}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH5}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga99d438b07d98f7940a9a940deec3f4f7}{ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH6}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad94a9feff09b6214d4421b804186ba1c}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH6}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab7235b18e894e6414a490f1df584990a}{ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH7}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga19b06993500a2f9f99bd2c442dda0221}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH7}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5f5c2ebf1d6ef9f91fa3427203c8853c}{ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac7f2ef3a29d43469f69b1286f8b9a842}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH8}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0802a7df44e5a3b7e0e3173b26f432a6}{ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH9}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1f00c627ae791e253945ced6669984c0}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH9}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2ff861b2d37935dd43b626bff85e5423}{ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH10}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0e10d3b14fc77fce0ab0e72023a13fbc}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH10}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaab9ff3be95b06059934dc2bcc62160c2}{ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH11}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga25260290e2f82a5209649988fe2a3ebc}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH11}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaba3122b4fd8277e835b7c9c5bacb93e3}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga847d20195f3c38e120f54fff264a30ad}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+MASK}}~0x00000303\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gadd3755c5265dd566e7523e92142f9de5}{ADC\+\_\+\+IEN\+\_\+\+SINGLE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad1a6f86a7e64e32d9cb0177d690837fe}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SINGLE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gacfaf732d4d6b812a1bac602ac0d85449}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SINGLE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab24a3c7050611e4b2b9301ff24a29b0e}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SINGLE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga198998903953ef8f1b6abf0c45224a75}{ADC\+\_\+\+IEN\+\_\+\+SINGLE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab24a3c7050611e4b2b9301ff24a29b0e}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SINGLE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga331fd25dd9a8dc07c434fa7f1c57158d}{ADC\+\_\+\+IEN\+\_\+\+SCAN}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9f0d185e656a17916d8dd8c1bbf03abd}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SCAN\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga85895e345fb9568e0eccaab04f133cac}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SCAN\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5de3e31b2652cb70a82aee981b54b4df}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SCAN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3a72c7e1d297248d979c521bd9a9870b}{ADC\+\_\+\+IEN\+\_\+\+SCAN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5de3e31b2652cb70a82aee981b54b4df}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SCAN\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga285e9b75c360f7765236bba81fb731cb}{ADC\+\_\+\+IEN\+\_\+\+SINGLEOF}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac3e138eb7b766181ed4622f1ef9ec7f6}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SINGLEOF\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf7d7e09b1cbcd71ab9d7999a2bc07ff7}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SINGLEOF\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4deb3c198989ba7b9afcaa7b8a9583f8}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SINGLEOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8e09991a07b62cacc97283e6e0234e77}{ADC\+\_\+\+IEN\+\_\+\+SINGLEOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4deb3c198989ba7b9afcaa7b8a9583f8}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SINGLEOF\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7288f54b858fd09225c9c31dd24e97c6}{ADC\+\_\+\+IEN\+\_\+\+SCANOF}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6b7e9963fc12e52ab15883d426d01479}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SCANOF\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaff8271519e6b68fb83645f08538870f5}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SCANOF\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0a3b4cbf4c85f34f8a393a4eba1e1800}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SCANOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gadae242040ae084a1fb2ba0db17dce240}{ADC\+\_\+\+IEN\+\_\+\+SCANOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0a3b4cbf4c85f34f8a393a4eba1e1800}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SCANOF\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga458e4d0d98e5fd17f34ac7df6ac94ce7}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gadb12fc648d0d8690252af344871c26f7}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+MASK}}~0x00000303\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf1f5bcb81453fcbdd6900b093561ef3c}{ADC\+\_\+\+IF\+\_\+\+SINGLE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab98bd297aa7e2ce6d38005f0117c41a8}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SINGLE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf4aedd054d51269a6e80215d520cd7ff}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SINGLE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf731e0e9c372b58c7028cd0828dcfe7e}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SINGLE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga600c7af2cf23ad973400b2201910bf98}{ADC\+\_\+\+IF\+\_\+\+SINGLE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf731e0e9c372b58c7028cd0828dcfe7e}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SINGLE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga88179413859178e7757f5287a5fc48d8}{ADC\+\_\+\+IF\+\_\+\+SCAN}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa41f98c5f45d1b18507b6fc48b14bde7}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SCAN\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab7aaf0ddab7287468374523483b39533}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SCAN\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3a9196497fb1a38b17264540a86f7706}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SCAN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga48474090ba0f508d8180f63cd091e628}{ADC\+\_\+\+IF\+\_\+\+SCAN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3a9196497fb1a38b17264540a86f7706}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SCAN\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae5ca864c864ed0ba740d839e39d14290}{ADC\+\_\+\+IF\+\_\+\+SINGLEOF}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac6508ab78e510b766c969c25468900aa}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SINGLEOF\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1db0dc919ff05492b05fb3673312f0fd}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SINGLEOF\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaff528745eae857416a08d5bcefc37458}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SINGLEOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2e5a53437cabb569fc5c97fea1a3c688}{ADC\+\_\+\+IF\+\_\+\+SINGLEOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaff528745eae857416a08d5bcefc37458}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SINGLEOF\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2cd95efa9d72cc6c494432a1c4ce318a}{ADC\+\_\+\+IF\+\_\+\+SCANOF}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0b3b857b2329ff5903dbeab060257720}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SCANOF\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga693f6f6dc00d2c2a46f59fb3ba7f1a13}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SCANOF\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga589b80f2fed6f1350c35fe0b043de8ac}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SCANOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga41c3ea2f987c5a1a92b3cc3d50481ec9}{ADC\+\_\+\+IF\+\_\+\+SCANOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga589b80f2fed6f1350c35fe0b043de8ac}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SCANOF\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gafd4c2ecb414059612f97d4aa68089b90}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac1008e395c78ace457fedc15158a5bd5}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+MASK}}~0x00000303\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gada830b522adc728a5d25fdc54d1a70ed}{ADC\+\_\+\+IFS\+\_\+\+SINGLE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga938a88db56d3a36e35cc9df008b5564a}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SINGLE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9109e6d0ad2af2b934f8ec9c71481ef0}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SINGLE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1676b58410e9c171c842517ce5870ab5}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SINGLE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae6e36ffef061ac208c9f058933c2447c}{ADC\+\_\+\+IFS\+\_\+\+SINGLE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1676b58410e9c171c842517ce5870ab5}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SINGLE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga381189563ce7acc8745d11a9fedd1a67}{ADC\+\_\+\+IFS\+\_\+\+SCAN}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5d86857161c122e1112ccb34e45ab8b6}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SCAN\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa53f0851e090aa2639f38798956099cb}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SCAN\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gacc0bdf2e7ce064098fc8e2761e13c336}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SCAN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gadff91d7709cbbd67b1cb4ed06d1f3033}{ADC\+\_\+\+IFS\+\_\+\+SCAN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gacc0bdf2e7ce064098fc8e2761e13c336}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SCAN\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6d8172e7d45f3ab7a1d9008594a23a7a}{ADC\+\_\+\+IFS\+\_\+\+SINGLEOF}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga06bfb8aab0fe8b9e811de4424265d1c1}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SINGLEOF\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga92724efded7bb8e3784aed59b8bd43fa}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SINGLEOF\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga97ef5cd7f9186490d07555283d947f54}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SINGLEOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac36082e83ba58016b5f6072c7ef88b5e}{ADC\+\_\+\+IFS\+\_\+\+SINGLEOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga97ef5cd7f9186490d07555283d947f54}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SINGLEOF\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga95a18cbfddf467caafd3624523b32566}{ADC\+\_\+\+IFS\+\_\+\+SCANOF}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7fe3641b8f1ac176bec921b0e1ac8cda}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SCANOF\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac6bc6bbb8316085d02fbeae37b042ba0}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SCANOF\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga298d804716231d733dda65ed1819fd9b}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SCANOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga37a29874cb84b60d440dc6cfe38fde6f}{ADC\+\_\+\+IFS\+\_\+\+SCANOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga298d804716231d733dda65ed1819fd9b}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SCANOF\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga03843581d07b5fac350d59bc456ffafb}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gadc97a0427251da33d5902cdb546f02dd}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+MASK}}~0x00000303\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga40f54047221f948be58ee67f67714d9d}{ADC\+\_\+\+IFC\+\_\+\+SINGLE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga695313dec0b71ed8037160f29535e282}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SINGLE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gacf8586fb215ffdc95cdbf5f9fac24ca8}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SINGLE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga457b4772d2f60fd6041e85c0b730864c}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SINGLE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga794b8125aa6b60ef678c8162b2293c4f}{ADC\+\_\+\+IFC\+\_\+\+SINGLE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga457b4772d2f60fd6041e85c0b730864c}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SINGLE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3a90655548433b3c0aa8be0708a4f70c}{ADC\+\_\+\+IFC\+\_\+\+SCAN}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga77e73c4395ed6b9d1455da9ca6095240}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SCAN\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae0ff16c0112219a60743c5bbef3e0801}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SCAN\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga79b39b4e2f605124715f5464e8274176}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SCAN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab8c6987b9c6c0395675998fe1b462794}{ADC\+\_\+\+IFC\+\_\+\+SCAN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga79b39b4e2f605124715f5464e8274176}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SCAN\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga259562aa793ed3499f3b13166f06137d}{ADC\+\_\+\+IFC\+\_\+\+SINGLEOF}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae03e643d4ea296e2d524b925d0f34d84}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SINGLEOF\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaadf4bff70f55bca89396c475f3688860}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SINGLEOF\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga67fd7347d3ceef84556a3d5fb2df9bcf}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SINGLEOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga924f572b7e3ff8116c7ce3e3aceec7f0}{ADC\+\_\+\+IFC\+\_\+\+SINGLEOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga67fd7347d3ceef84556a3d5fb2df9bcf}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SINGLEOF\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga08109343f46262ac3b59808ab1faa2f7}{ADC\+\_\+\+IFC\+\_\+\+SCANOF}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6d1ce5917c3fdadae9d7b90bde9e0c5d}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SCANOF\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad5e35fb145ed84e4ec6efd56b48af593}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SCANOF\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9bf0c535aac351669aa6ac8aace1d912}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SCANOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4d6834025d8b72363e5d152cc3cf61c6}{ADC\+\_\+\+IFC\+\_\+\+SCANOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9bf0c535aac351669aa6ac8aace1d912}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SCANOF\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga396cd36c1444b6c9dc23723597ab7557}{\+\_\+\+ADC\+\_\+\+SINGLEDATA\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaaeb7aa3e3fce7733c75a7328fb75828a}{\+\_\+\+ADC\+\_\+\+SINGLEDATA\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga767cd355c1ac161860ce4741d706c6d3}{\+\_\+\+ADC\+\_\+\+SINGLEDATA\+\_\+\+DATA\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaddadfb9325e537f7c64e6058335cc516}{\+\_\+\+ADC\+\_\+\+SINGLEDATA\+\_\+\+DATA\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6368ccb78f3e8eb43e27eaaf6ef0fa6c}{\+\_\+\+ADC\+\_\+\+SINGLEDATA\+\_\+\+DATA\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga21d29311f155ceaae97d639229e5b4c2}{ADC\+\_\+\+SINGLEDATA\+\_\+\+DATA\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6368ccb78f3e8eb43e27eaaf6ef0fa6c}{\+\_\+\+ADC\+\_\+\+SINGLEDATA\+\_\+\+DATA\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga21d051a3d3e7395648fe562f5ffab193}{\+\_\+\+ADC\+\_\+\+SCANDATA\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf82c8c42bee82f4969b4affac55dd017}{\+\_\+\+ADC\+\_\+\+SCANDATA\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga246a527408f9eb54d0bda3ed461bbfb6}{\+\_\+\+ADC\+\_\+\+SCANDATA\+\_\+\+DATA\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf3472b93245be3a280658f81415580f2}{\+\_\+\+ADC\+\_\+\+SCANDATA\+\_\+\+DATA\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5a64086eb5b739f3ca6e415e230eb778}{\+\_\+\+ADC\+\_\+\+SCANDATA\+\_\+\+DATA\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2bfbd1e80da8a88ada1a000258cc5e49}{ADC\+\_\+\+SCANDATA\+\_\+\+DATA\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5a64086eb5b739f3ca6e415e230eb778}{\+\_\+\+ADC\+\_\+\+SCANDATA\+\_\+\+DATA\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga944fdac4a1899916e57a57532d29eeb5}{\+\_\+\+ADC\+\_\+\+SINGLEDATAP\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga247f74225e7c0875a5edfc4b5a0a5753}{\+\_\+\+ADC\+\_\+\+SINGLEDATAP\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabcbaf9506384b4163d90556ce53aedfe}{\+\_\+\+ADC\+\_\+\+SINGLEDATAP\+\_\+\+DATAP\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf566cbc1b029052b84106fd357281e7f}{\+\_\+\+ADC\+\_\+\+SINGLEDATAP\+\_\+\+DATAP\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac86fc8382c41e968d9ed9db62d6b4cf4}{\+\_\+\+ADC\+\_\+\+SINGLEDATAP\+\_\+\+DATAP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa0d0338bf2bf66dc37645d3644d1ed55}{ADC\+\_\+\+SINGLEDATAP\+\_\+\+DATAP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac86fc8382c41e968d9ed9db62d6b4cf4}{\+\_\+\+ADC\+\_\+\+SINGLEDATAP\+\_\+\+DATAP\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa0a5787c3510fed5277aa68a0132c05b}{\+\_\+\+ADC\+\_\+\+SCANDATAP\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae8123e874661db9d2982c15b1a2de26e}{\+\_\+\+ADC\+\_\+\+SCANDATAP\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa9e507d7e38dbe82b1b3492a793f3147}{\+\_\+\+ADC\+\_\+\+SCANDATAP\+\_\+\+DATAP\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaec54a9a39d17505d4d16ab894cb56f5d}{\+\_\+\+ADC\+\_\+\+SCANDATAP\+\_\+\+DATAP\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga94224ea9a99c16d551ec751e5b3f54fe}{\+\_\+\+ADC\+\_\+\+SCANDATAP\+\_\+\+DATAP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf3d388b44d2d037533a792961a07bc5a}{ADC\+\_\+\+SCANDATAP\+\_\+\+DATAP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga94224ea9a99c16d551ec751e5b3f54fe}{\+\_\+\+ADC\+\_\+\+SCANDATAP\+\_\+\+DATAP\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad0dcb42060d3846237fc262780500345}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+RESETVALUE}}~0x3\+F003\+F00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad7059b33ef42faf3a6132223b5c94416}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+MASK}}~0x7\+F7\+F7\+F7\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1687a753a5652c9457c0269f44505302}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SINGLEOFFSET\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2e9bddc5d3c524a3d3b36decc86960b1}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SINGLEOFFSET\+\_\+\+MASK}}~0x7\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga026a4c6bdccd3c45d1570bf08c3763c2}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SINGLEOFFSET\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga354b0af442efdb63243b0f5df98bec61}{ADC\+\_\+\+CAL\+\_\+\+SINGLEOFFSET\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga026a4c6bdccd3c45d1570bf08c3763c2}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SINGLEOFFSET\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5cc5736781fcb16476f7b4b19ae0ac02}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SINGLEGAIN\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga61bf008c2f96d8f7256d418fa2abbee8}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SINGLEGAIN\+\_\+\+MASK}}~0x7\+F00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae849969911977faea60747ff56d17d7c}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SINGLEGAIN\+\_\+\+DEFAULT}}~0x0000003\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga166e8c5c2448415f74b5b86b7b6985fd}{ADC\+\_\+\+CAL\+\_\+\+SINGLEGAIN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae849969911977faea60747ff56d17d7c}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SINGLEGAIN\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga88cbf0aa06ea8c56c62e5ca4614ef663}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SCANOFFSET\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaddb66fa608f9d2a33cb4d4ab40742613}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SCANOFFSET\+\_\+\+MASK}}~0x7\+F0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga883994d3755e17f4ff5e5201b542060e}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SCANOFFSET\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga562c5a5279f37ad6c27874ca084b65e5}{ADC\+\_\+\+CAL\+\_\+\+SCANOFFSET\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga883994d3755e17f4ff5e5201b542060e}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SCANOFFSET\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2665b9099e41c96cc49e5656c8344487}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SCANGAIN\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9a35c4a9495c5a95534fe6fc4531275e}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SCANGAIN\+\_\+\+MASK}}~0x7\+F000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3f1c2543cd290550d867ae9c86a3c8dc}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SCANGAIN\+\_\+\+DEFAULT}}~0x0000003\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0e6b8d130dc32f5c943b210d7e0c0028}{ADC\+\_\+\+CAL\+\_\+\+SCANGAIN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3f1c2543cd290550d867ae9c86a3c8dc}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SCANGAIN\+\_\+\+DEFAULT}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa76da26b40ae33817ca45c95457ff711}{\+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+RESETVALUE}}~0x00000747\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0efd7ad063fe7449b679dfe8d4ed8e3a}{\+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+MASK}}~0x00000\+F4\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3f4f110b8813ef6290fe705f293de668}{\+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+BIASPROG\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1997936993997950a9ebf534dae6f18a}{\+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+BIASPROG\+\_\+\+MASK}}~0x\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4a5d553f80864e3d2ed3e811b1af8db9}{\+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+BIASPROG\+\_\+\+DEFAULT}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga57ac051b8ba8553986213459b08ef625}{ADC\+\_\+\+BIASPROG\+\_\+\+BIASPROG\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4a5d553f80864e3d2ed3e811b1af8db9}{\+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+BIASPROG\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga08af943294c85f0e4f4a35d9c9580314}{ADC\+\_\+\+BIASPROG\+\_\+\+HALFBIAS}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa8d59ababa6d71d96af4de49ebef3ab7}{\+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+HALFBIAS\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga14c596d894d4675433a673869d8b2f9e}{\+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+HALFBIAS\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gacd44f9f1bc3a139ced84b5236ee8c80b}{\+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+HALFBIAS\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6bb76a1959fc1b9dfec0f50bfbffb2b9}{ADC\+\_\+\+BIASPROG\+\_\+\+HALFBIAS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gacd44f9f1bc3a139ced84b5236ee8c80b}{\+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+HALFBIAS\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga69eb7f1d958b21b3ebe3dee37dedac6c}{\+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+COMPBIAS\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaae9061198131ca042e581f553cf0204f}{\+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+COMPBIAS\+\_\+\+MASK}}~0x\+F00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4b72dbe51f11a7e3c2ce91593bd0763b}{\+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+COMPBIAS\+\_\+\+DEFAULT}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3d595a195ee090b80ef0cbb431594765}{ADC\+\_\+\+BIASPROG\+\_\+\+COMPBIAS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4b72dbe51f11a7e3c2ce91593bd0763b}{\+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+COMPBIAS\+\_\+\+DEFAULT}} $<$$<$ 8)
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}


\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga4a5d553f80864e3d2ed3e811b1af8db9}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_BIASPROG\_BIASPROG\_DEFAULT@{\_ADC\_BIASPROG\_BIASPROG\_DEFAULT}}
\index{\_ADC\_BIASPROG\_BIASPROG\_DEFAULT@{\_ADC\_BIASPROG\_BIASPROG\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_BIASPROG\_BIASPROG\_DEFAULT}{\_ADC\_BIASPROG\_BIASPROG\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga4a5d553f80864e3d2ed3e811b1af8db9} 
\#define \+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+BIASPROG\+\_\+\+DEFAULT~0x00000007\+UL}

Mode DEFAULT for ADC\+\_\+\+BIASPROG \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga1997936993997950a9ebf534dae6f18a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_BIASPROG\_BIASPROG\_MASK@{\_ADC\_BIASPROG\_BIASPROG\_MASK}}
\index{\_ADC\_BIASPROG\_BIASPROG\_MASK@{\_ADC\_BIASPROG\_BIASPROG\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_BIASPROG\_BIASPROG\_MASK}{\_ADC\_BIASPROG\_BIASPROG\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga1997936993997950a9ebf534dae6f18a} 
\#define \+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+BIASPROG\+\_\+\+MASK~0x\+FUL}

Bit mask for ADC\+\_\+\+BIASPROG \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga3f4f110b8813ef6290fe705f293de668}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_BIASPROG\_BIASPROG\_SHIFT@{\_ADC\_BIASPROG\_BIASPROG\_SHIFT}}
\index{\_ADC\_BIASPROG\_BIASPROG\_SHIFT@{\_ADC\_BIASPROG\_BIASPROG\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_BIASPROG\_BIASPROG\_SHIFT}{\_ADC\_BIASPROG\_BIASPROG\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga3f4f110b8813ef6290fe705f293de668} 
\#define \+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+BIASPROG\+\_\+\+SHIFT~0}

Shift value for ADC\+\_\+\+BIASPROG \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga4b72dbe51f11a7e3c2ce91593bd0763b}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_BIASPROG\_COMPBIAS\_DEFAULT@{\_ADC\_BIASPROG\_COMPBIAS\_DEFAULT}}
\index{\_ADC\_BIASPROG\_COMPBIAS\_DEFAULT@{\_ADC\_BIASPROG\_COMPBIAS\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_BIASPROG\_COMPBIAS\_DEFAULT}{\_ADC\_BIASPROG\_COMPBIAS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga4b72dbe51f11a7e3c2ce91593bd0763b} 
\#define \+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+COMPBIAS\+\_\+\+DEFAULT~0x00000007\+UL}

Mode DEFAULT for ADC\+\_\+\+BIASPROG \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaae9061198131ca042e581f553cf0204f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_BIASPROG\_COMPBIAS\_MASK@{\_ADC\_BIASPROG\_COMPBIAS\_MASK}}
\index{\_ADC\_BIASPROG\_COMPBIAS\_MASK@{\_ADC\_BIASPROG\_COMPBIAS\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_BIASPROG\_COMPBIAS\_MASK}{\_ADC\_BIASPROG\_COMPBIAS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaae9061198131ca042e581f553cf0204f} 
\#define \+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+COMPBIAS\+\_\+\+MASK~0x\+F00\+UL}

Bit mask for ADC\+\_\+\+COMPBIAS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga69eb7f1d958b21b3ebe3dee37dedac6c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_BIASPROG\_COMPBIAS\_SHIFT@{\_ADC\_BIASPROG\_COMPBIAS\_SHIFT}}
\index{\_ADC\_BIASPROG\_COMPBIAS\_SHIFT@{\_ADC\_BIASPROG\_COMPBIAS\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_BIASPROG\_COMPBIAS\_SHIFT}{\_ADC\_BIASPROG\_COMPBIAS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga69eb7f1d958b21b3ebe3dee37dedac6c} 
\#define \+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+COMPBIAS\+\_\+\+SHIFT~8}

Shift value for ADC\+\_\+\+COMPBIAS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gacd44f9f1bc3a139ced84b5236ee8c80b}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_BIASPROG\_HALFBIAS\_DEFAULT@{\_ADC\_BIASPROG\_HALFBIAS\_DEFAULT}}
\index{\_ADC\_BIASPROG\_HALFBIAS\_DEFAULT@{\_ADC\_BIASPROG\_HALFBIAS\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_BIASPROG\_HALFBIAS\_DEFAULT}{\_ADC\_BIASPROG\_HALFBIAS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gacd44f9f1bc3a139ced84b5236ee8c80b} 
\#define \+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+HALFBIAS\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for ADC\+\_\+\+BIASPROG \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga14c596d894d4675433a673869d8b2f9e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_BIASPROG\_HALFBIAS\_MASK@{\_ADC\_BIASPROG\_HALFBIAS\_MASK}}
\index{\_ADC\_BIASPROG\_HALFBIAS\_MASK@{\_ADC\_BIASPROG\_HALFBIAS\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_BIASPROG\_HALFBIAS\_MASK}{\_ADC\_BIASPROG\_HALFBIAS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga14c596d894d4675433a673869d8b2f9e} 
\#define \+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+HALFBIAS\+\_\+\+MASK~0x40\+UL}

Bit mask for ADC\+\_\+\+HALFBIAS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa8d59ababa6d71d96af4de49ebef3ab7}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_BIASPROG\_HALFBIAS\_SHIFT@{\_ADC\_BIASPROG\_HALFBIAS\_SHIFT}}
\index{\_ADC\_BIASPROG\_HALFBIAS\_SHIFT@{\_ADC\_BIASPROG\_HALFBIAS\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_BIASPROG\_HALFBIAS\_SHIFT}{\_ADC\_BIASPROG\_HALFBIAS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa8d59ababa6d71d96af4de49ebef3ab7} 
\#define \+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+HALFBIAS\+\_\+\+SHIFT~6}

Shift value for ADC\+\_\+\+HALFBIAS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga0efd7ad063fe7449b679dfe8d4ed8e3a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_BIASPROG\_MASK@{\_ADC\_BIASPROG\_MASK}}
\index{\_ADC\_BIASPROG\_MASK@{\_ADC\_BIASPROG\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_BIASPROG\_MASK}{\_ADC\_BIASPROG\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga0efd7ad063fe7449b679dfe8d4ed8e3a} 
\#define \+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+MASK~0x00000\+F4\+FUL}

Mask for ADC\+\_\+\+BIASPROG \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa76da26b40ae33817ca45c95457ff711}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_BIASPROG\_RESETVALUE@{\_ADC\_BIASPROG\_RESETVALUE}}
\index{\_ADC\_BIASPROG\_RESETVALUE@{\_ADC\_BIASPROG\_RESETVALUE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_BIASPROG\_RESETVALUE}{\_ADC\_BIASPROG\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa76da26b40ae33817ca45c95457ff711} 
\#define \+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+RESETVALUE~0x00000747\+UL}

Default value for ADC\+\_\+\+BIASPROG \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad7059b33ef42faf3a6132223b5c94416}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CAL\_MASK@{\_ADC\_CAL\_MASK}}
\index{\_ADC\_CAL\_MASK@{\_ADC\_CAL\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CAL\_MASK}{\_ADC\_CAL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad7059b33ef42faf3a6132223b5c94416} 
\#define \+\_\+\+ADC\+\_\+\+CAL\+\_\+\+MASK~0x7\+F7\+F7\+F7\+FUL}

Mask for ADC\+\_\+\+CAL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad0dcb42060d3846237fc262780500345}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CAL\_RESETVALUE@{\_ADC\_CAL\_RESETVALUE}}
\index{\_ADC\_CAL\_RESETVALUE@{\_ADC\_CAL\_RESETVALUE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CAL\_RESETVALUE}{\_ADC\_CAL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad0dcb42060d3846237fc262780500345} 
\#define \+\_\+\+ADC\+\_\+\+CAL\+\_\+\+RESETVALUE~0x3\+F003\+F00\+UL}

Default value for ADC\+\_\+\+CAL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga3f1c2543cd290550d867ae9c86a3c8dc}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CAL\_SCANGAIN\_DEFAULT@{\_ADC\_CAL\_SCANGAIN\_DEFAULT}}
\index{\_ADC\_CAL\_SCANGAIN\_DEFAULT@{\_ADC\_CAL\_SCANGAIN\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CAL\_SCANGAIN\_DEFAULT}{\_ADC\_CAL\_SCANGAIN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga3f1c2543cd290550d867ae9c86a3c8dc} 
\#define \+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SCANGAIN\+\_\+\+DEFAULT~0x0000003\+FUL}

Mode DEFAULT for ADC\+\_\+\+CAL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga9a35c4a9495c5a95534fe6fc4531275e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CAL\_SCANGAIN\_MASK@{\_ADC\_CAL\_SCANGAIN\_MASK}}
\index{\_ADC\_CAL\_SCANGAIN\_MASK@{\_ADC\_CAL\_SCANGAIN\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CAL\_SCANGAIN\_MASK}{\_ADC\_CAL\_SCANGAIN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga9a35c4a9495c5a95534fe6fc4531275e} 
\#define \+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SCANGAIN\+\_\+\+MASK~0x7\+F000000\+UL}

Bit mask for ADC\+\_\+\+SCANGAIN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2665b9099e41c96cc49e5656c8344487}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CAL\_SCANGAIN\_SHIFT@{\_ADC\_CAL\_SCANGAIN\_SHIFT}}
\index{\_ADC\_CAL\_SCANGAIN\_SHIFT@{\_ADC\_CAL\_SCANGAIN\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CAL\_SCANGAIN\_SHIFT}{\_ADC\_CAL\_SCANGAIN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2665b9099e41c96cc49e5656c8344487} 
\#define \+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SCANGAIN\+\_\+\+SHIFT~24}

Shift value for ADC\+\_\+\+SCANGAIN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga883994d3755e17f4ff5e5201b542060e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CAL\_SCANOFFSET\_DEFAULT@{\_ADC\_CAL\_SCANOFFSET\_DEFAULT}}
\index{\_ADC\_CAL\_SCANOFFSET\_DEFAULT@{\_ADC\_CAL\_SCANOFFSET\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CAL\_SCANOFFSET\_DEFAULT}{\_ADC\_CAL\_SCANOFFSET\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga883994d3755e17f4ff5e5201b542060e} 
\#define \+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SCANOFFSET\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+CAL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaddb66fa608f9d2a33cb4d4ab40742613}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CAL\_SCANOFFSET\_MASK@{\_ADC\_CAL\_SCANOFFSET\_MASK}}
\index{\_ADC\_CAL\_SCANOFFSET\_MASK@{\_ADC\_CAL\_SCANOFFSET\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CAL\_SCANOFFSET\_MASK}{\_ADC\_CAL\_SCANOFFSET\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaddb66fa608f9d2a33cb4d4ab40742613} 
\#define \+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SCANOFFSET\+\_\+\+MASK~0x7\+F0000\+UL}

Bit mask for ADC\+\_\+\+SCANOFFSET \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga88cbf0aa06ea8c56c62e5ca4614ef663}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CAL\_SCANOFFSET\_SHIFT@{\_ADC\_CAL\_SCANOFFSET\_SHIFT}}
\index{\_ADC\_CAL\_SCANOFFSET\_SHIFT@{\_ADC\_CAL\_SCANOFFSET\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CAL\_SCANOFFSET\_SHIFT}{\_ADC\_CAL\_SCANOFFSET\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga88cbf0aa06ea8c56c62e5ca4614ef663} 
\#define \+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SCANOFFSET\+\_\+\+SHIFT~16}

Shift value for ADC\+\_\+\+SCANOFFSET \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae849969911977faea60747ff56d17d7c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CAL\_SINGLEGAIN\_DEFAULT@{\_ADC\_CAL\_SINGLEGAIN\_DEFAULT}}
\index{\_ADC\_CAL\_SINGLEGAIN\_DEFAULT@{\_ADC\_CAL\_SINGLEGAIN\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CAL\_SINGLEGAIN\_DEFAULT}{\_ADC\_CAL\_SINGLEGAIN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae849969911977faea60747ff56d17d7c} 
\#define \+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SINGLEGAIN\+\_\+\+DEFAULT~0x0000003\+FUL}

Mode DEFAULT for ADC\+\_\+\+CAL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga61bf008c2f96d8f7256d418fa2abbee8}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CAL\_SINGLEGAIN\_MASK@{\_ADC\_CAL\_SINGLEGAIN\_MASK}}
\index{\_ADC\_CAL\_SINGLEGAIN\_MASK@{\_ADC\_CAL\_SINGLEGAIN\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CAL\_SINGLEGAIN\_MASK}{\_ADC\_CAL\_SINGLEGAIN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga61bf008c2f96d8f7256d418fa2abbee8} 
\#define \+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SINGLEGAIN\+\_\+\+MASK~0x7\+F00\+UL}

Bit mask for ADC\+\_\+\+SINGLEGAIN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga5cc5736781fcb16476f7b4b19ae0ac02}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CAL\_SINGLEGAIN\_SHIFT@{\_ADC\_CAL\_SINGLEGAIN\_SHIFT}}
\index{\_ADC\_CAL\_SINGLEGAIN\_SHIFT@{\_ADC\_CAL\_SINGLEGAIN\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CAL\_SINGLEGAIN\_SHIFT}{\_ADC\_CAL\_SINGLEGAIN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga5cc5736781fcb16476f7b4b19ae0ac02} 
\#define \+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SINGLEGAIN\+\_\+\+SHIFT~8}

Shift value for ADC\+\_\+\+SINGLEGAIN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga026a4c6bdccd3c45d1570bf08c3763c2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CAL\_SINGLEOFFSET\_DEFAULT@{\_ADC\_CAL\_SINGLEOFFSET\_DEFAULT}}
\index{\_ADC\_CAL\_SINGLEOFFSET\_DEFAULT@{\_ADC\_CAL\_SINGLEOFFSET\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CAL\_SINGLEOFFSET\_DEFAULT}{\_ADC\_CAL\_SINGLEOFFSET\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga026a4c6bdccd3c45d1570bf08c3763c2} 
\#define \+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SINGLEOFFSET\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+CAL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2e9bddc5d3c524a3d3b36decc86960b1}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CAL\_SINGLEOFFSET\_MASK@{\_ADC\_CAL\_SINGLEOFFSET\_MASK}}
\index{\_ADC\_CAL\_SINGLEOFFSET\_MASK@{\_ADC\_CAL\_SINGLEOFFSET\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CAL\_SINGLEOFFSET\_MASK}{\_ADC\_CAL\_SINGLEOFFSET\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2e9bddc5d3c524a3d3b36decc86960b1} 
\#define \+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SINGLEOFFSET\+\_\+\+MASK~0x7\+FUL}

Bit mask for ADC\+\_\+\+SINGLEOFFSET \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga1687a753a5652c9457c0269f44505302}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CAL\_SINGLEOFFSET\_SHIFT@{\_ADC\_CAL\_SINGLEOFFSET\_SHIFT}}
\index{\_ADC\_CAL\_SINGLEOFFSET\_SHIFT@{\_ADC\_CAL\_SINGLEOFFSET\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CAL\_SINGLEOFFSET\_SHIFT}{\_ADC\_CAL\_SINGLEOFFSET\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga1687a753a5652c9457c0269f44505302} 
\#define \+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SINGLEOFFSET\+\_\+\+SHIFT~0}

Shift value for ADC\+\_\+\+SINGLEOFFSET \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaea25d96126b9432ef4f925001dc69002}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CMD\_MASK@{\_ADC\_CMD\_MASK}}
\index{\_ADC\_CMD\_MASK@{\_ADC\_CMD\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CMD\_MASK}{\_ADC\_CMD\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaea25d96126b9432ef4f925001dc69002} 
\#define \+\_\+\+ADC\+\_\+\+CMD\+\_\+\+MASK~0x0000000\+FUL}

Mask for ADC\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2b4b3f5642ecd97f44c997c43aea0efe}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CMD\_RESETVALUE@{\_ADC\_CMD\_RESETVALUE}}
\index{\_ADC\_CMD\_RESETVALUE@{\_ADC\_CMD\_RESETVALUE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CMD\_RESETVALUE}{\_ADC\_CMD\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2b4b3f5642ecd97f44c997c43aea0efe} 
\#define \+\_\+\+ADC\+\_\+\+CMD\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for ADC\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga44020709fe2c705265cf5d400306e084}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CMD\_SCANSTART\_DEFAULT@{\_ADC\_CMD\_SCANSTART\_DEFAULT}}
\index{\_ADC\_CMD\_SCANSTART\_DEFAULT@{\_ADC\_CMD\_SCANSTART\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CMD\_SCANSTART\_DEFAULT}{\_ADC\_CMD\_SCANSTART\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga44020709fe2c705265cf5d400306e084} 
\#define \+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SCANSTART\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga5eac74c0683c11180994271c9fe8e423}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CMD\_SCANSTART\_MASK@{\_ADC\_CMD\_SCANSTART\_MASK}}
\index{\_ADC\_CMD\_SCANSTART\_MASK@{\_ADC\_CMD\_SCANSTART\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CMD\_SCANSTART\_MASK}{\_ADC\_CMD\_SCANSTART\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga5eac74c0683c11180994271c9fe8e423} 
\#define \+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SCANSTART\+\_\+\+MASK~0x4\+UL}

Bit mask for ADC\+\_\+\+SCANSTART \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga4f4d38d691b9a802732a85749445963a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CMD\_SCANSTART\_SHIFT@{\_ADC\_CMD\_SCANSTART\_SHIFT}}
\index{\_ADC\_CMD\_SCANSTART\_SHIFT@{\_ADC\_CMD\_SCANSTART\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CMD\_SCANSTART\_SHIFT}{\_ADC\_CMD\_SCANSTART\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga4f4d38d691b9a802732a85749445963a} 
\#define \+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SCANSTART\+\_\+\+SHIFT~2}

Shift value for ADC\+\_\+\+SCANSTART \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gabde7610653709dd48df5587744d00082}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CMD\_SCANSTOP\_DEFAULT@{\_ADC\_CMD\_SCANSTOP\_DEFAULT}}
\index{\_ADC\_CMD\_SCANSTOP\_DEFAULT@{\_ADC\_CMD\_SCANSTOP\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CMD\_SCANSTOP\_DEFAULT}{\_ADC\_CMD\_SCANSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gabde7610653709dd48df5587744d00082} 
\#define \+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SCANSTOP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae6ec05d617dc59a85985688e81a2cb1e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CMD\_SCANSTOP\_MASK@{\_ADC\_CMD\_SCANSTOP\_MASK}}
\index{\_ADC\_CMD\_SCANSTOP\_MASK@{\_ADC\_CMD\_SCANSTOP\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CMD\_SCANSTOP\_MASK}{\_ADC\_CMD\_SCANSTOP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae6ec05d617dc59a85985688e81a2cb1e} 
\#define \+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SCANSTOP\+\_\+\+MASK~0x8\+UL}

Bit mask for ADC\+\_\+\+SCANSTOP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaada60adf40b3c42119eb440cb9ee81e8}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CMD\_SCANSTOP\_SHIFT@{\_ADC\_CMD\_SCANSTOP\_SHIFT}}
\index{\_ADC\_CMD\_SCANSTOP\_SHIFT@{\_ADC\_CMD\_SCANSTOP\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CMD\_SCANSTOP\_SHIFT}{\_ADC\_CMD\_SCANSTOP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaada60adf40b3c42119eb440cb9ee81e8} 
\#define \+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SCANSTOP\+\_\+\+SHIFT~3}

Shift value for ADC\+\_\+\+SCANSTOP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa9293052a76ab9fa1f10f782ce685fa2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CMD\_SINGLESTART\_DEFAULT@{\_ADC\_CMD\_SINGLESTART\_DEFAULT}}
\index{\_ADC\_CMD\_SINGLESTART\_DEFAULT@{\_ADC\_CMD\_SINGLESTART\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CMD\_SINGLESTART\_DEFAULT}{\_ADC\_CMD\_SINGLESTART\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa9293052a76ab9fa1f10f782ce685fa2} 
\#define \+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SINGLESTART\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad673e83bc185dbd5099996dffd04433d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CMD\_SINGLESTART\_MASK@{\_ADC\_CMD\_SINGLESTART\_MASK}}
\index{\_ADC\_CMD\_SINGLESTART\_MASK@{\_ADC\_CMD\_SINGLESTART\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CMD\_SINGLESTART\_MASK}{\_ADC\_CMD\_SINGLESTART\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad673e83bc185dbd5099996dffd04433d} 
\#define \+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SINGLESTART\+\_\+\+MASK~0x1\+UL}

Bit mask for ADC\+\_\+\+SINGLESTART \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga305bf8d63f13dc9e06400554796ed11b}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CMD\_SINGLESTART\_SHIFT@{\_ADC\_CMD\_SINGLESTART\_SHIFT}}
\index{\_ADC\_CMD\_SINGLESTART\_SHIFT@{\_ADC\_CMD\_SINGLESTART\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CMD\_SINGLESTART\_SHIFT}{\_ADC\_CMD\_SINGLESTART\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga305bf8d63f13dc9e06400554796ed11b} 
\#define \+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SINGLESTART\+\_\+\+SHIFT~0}

Shift value for ADC\+\_\+\+SINGLESTART \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gacfa727c3e44521e6aec06d221b64911f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CMD\_SINGLESTOP\_DEFAULT@{\_ADC\_CMD\_SINGLESTOP\_DEFAULT}}
\index{\_ADC\_CMD\_SINGLESTOP\_DEFAULT@{\_ADC\_CMD\_SINGLESTOP\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CMD\_SINGLESTOP\_DEFAULT}{\_ADC\_CMD\_SINGLESTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gacfa727c3e44521e6aec06d221b64911f} 
\#define \+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SINGLESTOP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga1f23047749f16c744bbcaf4bd3c552e6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CMD\_SINGLESTOP\_MASK@{\_ADC\_CMD\_SINGLESTOP\_MASK}}
\index{\_ADC\_CMD\_SINGLESTOP\_MASK@{\_ADC\_CMD\_SINGLESTOP\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CMD\_SINGLESTOP\_MASK}{\_ADC\_CMD\_SINGLESTOP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga1f23047749f16c744bbcaf4bd3c552e6} 
\#define \+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SINGLESTOP\+\_\+\+MASK~0x2\+UL}

Bit mask for ADC\+\_\+\+SINGLESTOP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2664df89b87f745df3e5416df6d75dca}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CMD\_SINGLESTOP\_SHIFT@{\_ADC\_CMD\_SINGLESTOP\_SHIFT}}
\index{\_ADC\_CMD\_SINGLESTOP\_SHIFT@{\_ADC\_CMD\_SINGLESTOP\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CMD\_SINGLESTOP\_SHIFT}{\_ADC\_CMD\_SINGLESTOP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2664df89b87f745df3e5416df6d75dca} 
\#define \+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SINGLESTOP\+\_\+\+SHIFT~1}

Shift value for ADC\+\_\+\+SINGLESTOP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gade03f597f431e7860c1ee8348a6b2efd}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_LPFMODE\_BYPASS@{\_ADC\_CTRL\_LPFMODE\_BYPASS}}
\index{\_ADC\_CTRL\_LPFMODE\_BYPASS@{\_ADC\_CTRL\_LPFMODE\_BYPASS}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_LPFMODE\_BYPASS}{\_ADC\_CTRL\_LPFMODE\_BYPASS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gade03f597f431e7860c1ee8348a6b2efd} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+BYPASS~0x00000000\+UL}

Mode BYPASS for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga8e00f5110a8df4e190ce01dcd3746676}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_LPFMODE\_DECAP@{\_ADC\_CTRL\_LPFMODE\_DECAP}}
\index{\_ADC\_CTRL\_LPFMODE\_DECAP@{\_ADC\_CTRL\_LPFMODE\_DECAP}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_LPFMODE\_DECAP}{\_ADC\_CTRL\_LPFMODE\_DECAP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga8e00f5110a8df4e190ce01dcd3746676} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+DECAP~0x00000001\+UL}

Mode DECAP for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga80f0861973be93fc25b003e650435cc2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_LPFMODE\_DEFAULT@{\_ADC\_CTRL\_LPFMODE\_DEFAULT}}
\index{\_ADC\_CTRL\_LPFMODE\_DEFAULT@{\_ADC\_CTRL\_LPFMODE\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_LPFMODE\_DEFAULT}{\_ADC\_CTRL\_LPFMODE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga80f0861973be93fc25b003e650435cc2} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga71faf9e4a713fdda33082c80996e9b17}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_LPFMODE\_MASK@{\_ADC\_CTRL\_LPFMODE\_MASK}}
\index{\_ADC\_CTRL\_LPFMODE\_MASK@{\_ADC\_CTRL\_LPFMODE\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_LPFMODE\_MASK}{\_ADC\_CTRL\_LPFMODE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga71faf9e4a713fdda33082c80996e9b17} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+MASK~0x30\+UL}

Bit mask for ADC\+\_\+\+LPFMODE \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga45b9b0be79498b66ed2e9ae59ca384ab}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_LPFMODE\_RCFILT@{\_ADC\_CTRL\_LPFMODE\_RCFILT}}
\index{\_ADC\_CTRL\_LPFMODE\_RCFILT@{\_ADC\_CTRL\_LPFMODE\_RCFILT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_LPFMODE\_RCFILT}{\_ADC\_CTRL\_LPFMODE\_RCFILT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga45b9b0be79498b66ed2e9ae59ca384ab} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+RCFILT~0x00000002\+UL}

Mode RCFILT for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga04a22a67aa91619ce97d09467a9bc6bc}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_LPFMODE\_SHIFT@{\_ADC\_CTRL\_LPFMODE\_SHIFT}}
\index{\_ADC\_CTRL\_LPFMODE\_SHIFT@{\_ADC\_CTRL\_LPFMODE\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_LPFMODE\_SHIFT}{\_ADC\_CTRL\_LPFMODE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga04a22a67aa91619ce97d09467a9bc6bc} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+SHIFT~4}

Shift value for ADC\+\_\+\+LPFMODE \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga58743624ff7536adb9708f101829073f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_MASK@{\_ADC\_CTRL\_MASK}}
\index{\_ADC\_CTRL\_MASK@{\_ADC\_CTRL\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_MASK}{\_ADC\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga58743624ff7536adb9708f101829073f} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+MASK~0x0\+F1\+F7\+F3\+BUL}

Mask for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga14b28b3a8f980ac87b48bc54c059a890}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_OVSRSEL\_DEFAULT@{\_ADC\_CTRL\_OVSRSEL\_DEFAULT}}
\index{\_ADC\_CTRL\_OVSRSEL\_DEFAULT@{\_ADC\_CTRL\_OVSRSEL\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_OVSRSEL\_DEFAULT}{\_ADC\_CTRL\_OVSRSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga14b28b3a8f980ac87b48bc54c059a890} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2fa546356711abd22bade4f01c08d360}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_OVSRSEL\_MASK@{\_ADC\_CTRL\_OVSRSEL\_MASK}}
\index{\_ADC\_CTRL\_OVSRSEL\_MASK@{\_ADC\_CTRL\_OVSRSEL\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_OVSRSEL\_MASK}{\_ADC\_CTRL\_OVSRSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2fa546356711abd22bade4f01c08d360} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+MASK~0x\+F000000\+UL}

Bit mask for ADC\+\_\+\+OVSRSEL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae931c1b2bfdc212aeaceef1c3b675509}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_OVSRSEL\_SHIFT@{\_ADC\_CTRL\_OVSRSEL\_SHIFT}}
\index{\_ADC\_CTRL\_OVSRSEL\_SHIFT@{\_ADC\_CTRL\_OVSRSEL\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_OVSRSEL\_SHIFT}{\_ADC\_CTRL\_OVSRSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae931c1b2bfdc212aeaceef1c3b675509} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+SHIFT~24}

Shift value for ADC\+\_\+\+OVSRSEL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac76ba389cc68f70a9cb2a6e65fd6fcb7}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_OVSRSEL\_X1024@{\_ADC\_CTRL\_OVSRSEL\_X1024}}
\index{\_ADC\_CTRL\_OVSRSEL\_X1024@{\_ADC\_CTRL\_OVSRSEL\_X1024}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_OVSRSEL\_X1024}{\_ADC\_CTRL\_OVSRSEL\_X1024}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac76ba389cc68f70a9cb2a6e65fd6fcb7} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X1024~0x00000009\+UL}

Mode X1024 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga93b6e31810a551393166be1aa42796c9}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_OVSRSEL\_X128@{\_ADC\_CTRL\_OVSRSEL\_X128}}
\index{\_ADC\_CTRL\_OVSRSEL\_X128@{\_ADC\_CTRL\_OVSRSEL\_X128}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_OVSRSEL\_X128}{\_ADC\_CTRL\_OVSRSEL\_X128}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga93b6e31810a551393166be1aa42796c9} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X128~0x00000006\+UL}

Mode X128 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga71c35a9547f4de5fa36b0f08b51a8900}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_OVSRSEL\_X16@{\_ADC\_CTRL\_OVSRSEL\_X16}}
\index{\_ADC\_CTRL\_OVSRSEL\_X16@{\_ADC\_CTRL\_OVSRSEL\_X16}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_OVSRSEL\_X16}{\_ADC\_CTRL\_OVSRSEL\_X16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga71c35a9547f4de5fa36b0f08b51a8900} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X16~0x00000003\+UL}

Mode X16 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa0b56c32e4495c3837fae2e8e193a233}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_OVSRSEL\_X2@{\_ADC\_CTRL\_OVSRSEL\_X2}}
\index{\_ADC\_CTRL\_OVSRSEL\_X2@{\_ADC\_CTRL\_OVSRSEL\_X2}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_OVSRSEL\_X2}{\_ADC\_CTRL\_OVSRSEL\_X2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa0b56c32e4495c3837fae2e8e193a233} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X2~0x00000000\+UL}

Mode X2 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa1fde6b6d215a4bdee493b88a12346da}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_OVSRSEL\_X2048@{\_ADC\_CTRL\_OVSRSEL\_X2048}}
\index{\_ADC\_CTRL\_OVSRSEL\_X2048@{\_ADC\_CTRL\_OVSRSEL\_X2048}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_OVSRSEL\_X2048}{\_ADC\_CTRL\_OVSRSEL\_X2048}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa1fde6b6d215a4bdee493b88a12346da} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X2048~0x0000000\+AUL}

Mode X2048 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa449e830130bff683f292b9af25b92fe}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_OVSRSEL\_X256@{\_ADC\_CTRL\_OVSRSEL\_X256}}
\index{\_ADC\_CTRL\_OVSRSEL\_X256@{\_ADC\_CTRL\_OVSRSEL\_X256}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_OVSRSEL\_X256}{\_ADC\_CTRL\_OVSRSEL\_X256}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa449e830130bff683f292b9af25b92fe} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X256~0x00000007\+UL}

Mode X256 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga185784eabe95320ac6203be563e58aa5}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_OVSRSEL\_X32@{\_ADC\_CTRL\_OVSRSEL\_X32}}
\index{\_ADC\_CTRL\_OVSRSEL\_X32@{\_ADC\_CTRL\_OVSRSEL\_X32}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_OVSRSEL\_X32}{\_ADC\_CTRL\_OVSRSEL\_X32}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga185784eabe95320ac6203be563e58aa5} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X32~0x00000004\+UL}

Mode X32 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gacc3152a48f6c3e682eae1063b33fafda}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_OVSRSEL\_X4@{\_ADC\_CTRL\_OVSRSEL\_X4}}
\index{\_ADC\_CTRL\_OVSRSEL\_X4@{\_ADC\_CTRL\_OVSRSEL\_X4}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_OVSRSEL\_X4}{\_ADC\_CTRL\_OVSRSEL\_X4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gacc3152a48f6c3e682eae1063b33fafda} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X4~0x00000001\+UL}

Mode X4 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga9eb284e1e7f82d4b373e8fac2b55243f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_OVSRSEL\_X4096@{\_ADC\_CTRL\_OVSRSEL\_X4096}}
\index{\_ADC\_CTRL\_OVSRSEL\_X4096@{\_ADC\_CTRL\_OVSRSEL\_X4096}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_OVSRSEL\_X4096}{\_ADC\_CTRL\_OVSRSEL\_X4096}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga9eb284e1e7f82d4b373e8fac2b55243f} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X4096~0x0000000\+BUL}

Mode X4096 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa8b89e2b787b4677f1a6fb3301400083}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_OVSRSEL\_X512@{\_ADC\_CTRL\_OVSRSEL\_X512}}
\index{\_ADC\_CTRL\_OVSRSEL\_X512@{\_ADC\_CTRL\_OVSRSEL\_X512}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_OVSRSEL\_X512}{\_ADC\_CTRL\_OVSRSEL\_X512}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa8b89e2b787b4677f1a6fb3301400083} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X512~0x00000008\+UL}

Mode X512 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga9af662dd3bfb5268e1e0196a5bb28ecf}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_OVSRSEL\_X64@{\_ADC\_CTRL\_OVSRSEL\_X64}}
\index{\_ADC\_CTRL\_OVSRSEL\_X64@{\_ADC\_CTRL\_OVSRSEL\_X64}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_OVSRSEL\_X64}{\_ADC\_CTRL\_OVSRSEL\_X64}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga9af662dd3bfb5268e1e0196a5bb28ecf} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X64~0x00000005\+UL}

Mode X64 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga5f5b1347b2b400386c64952e22ddc2f2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_OVSRSEL\_X8@{\_ADC\_CTRL\_OVSRSEL\_X8}}
\index{\_ADC\_CTRL\_OVSRSEL\_X8@{\_ADC\_CTRL\_OVSRSEL\_X8}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_OVSRSEL\_X8}{\_ADC\_CTRL\_OVSRSEL\_X8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga5f5b1347b2b400386c64952e22ddc2f2} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X8~0x00000002\+UL}

Mode X8 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga186a3e0fb6fa0a062eff032ca253abbc}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_PRESC\_DEFAULT@{\_ADC\_CTRL\_PRESC\_DEFAULT}}
\index{\_ADC\_CTRL\_PRESC\_DEFAULT@{\_ADC\_CTRL\_PRESC\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_PRESC\_DEFAULT}{\_ADC\_CTRL\_PRESC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga186a3e0fb6fa0a062eff032ca253abbc} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+PRESC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaeb8dd7d0ae6bdb1063d0117bc03db4a4}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_PRESC\_MASK@{\_ADC\_CTRL\_PRESC\_MASK}}
\index{\_ADC\_CTRL\_PRESC\_MASK@{\_ADC\_CTRL\_PRESC\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_PRESC\_MASK}{\_ADC\_CTRL\_PRESC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaeb8dd7d0ae6bdb1063d0117bc03db4a4} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+PRESC\+\_\+\+MASK~0x7\+F00\+UL}

Bit mask for ADC\+\_\+\+PRESC \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga73f1f8faff76c5ff86abf8f719e22962}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_PRESC\_NODIVISION@{\_ADC\_CTRL\_PRESC\_NODIVISION}}
\index{\_ADC\_CTRL\_PRESC\_NODIVISION@{\_ADC\_CTRL\_PRESC\_NODIVISION}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_PRESC\_NODIVISION}{\_ADC\_CTRL\_PRESC\_NODIVISION}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga73f1f8faff76c5ff86abf8f719e22962} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+PRESC\+\_\+\+NODIVISION~0x00000000\+UL}

Mode NODIVISION for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga506341c9c3f103fc18659ff6c8e79836}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_PRESC\_SHIFT@{\_ADC\_CTRL\_PRESC\_SHIFT}}
\index{\_ADC\_CTRL\_PRESC\_SHIFT@{\_ADC\_CTRL\_PRESC\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_PRESC\_SHIFT}{\_ADC\_CTRL\_PRESC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga506341c9c3f103fc18659ff6c8e79836} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+PRESC\+\_\+\+SHIFT~8}

Shift value for ADC\+\_\+\+PRESC \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga4f0c5e6652e40a859e1e229290129dfa}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_RESETVALUE@{\_ADC\_CTRL\_RESETVALUE}}
\index{\_ADC\_CTRL\_RESETVALUE@{\_ADC\_CTRL\_RESETVALUE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_RESETVALUE}{\_ADC\_CTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga4f0c5e6652e40a859e1e229290129dfa} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+RESETVALUE~0x001\+F0000\+UL}

Default value for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga036f46f3ddf77082f5da16e26587fc65}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_TAILGATE\_DEFAULT@{\_ADC\_CTRL\_TAILGATE\_DEFAULT}}
\index{\_ADC\_CTRL\_TAILGATE\_DEFAULT@{\_ADC\_CTRL\_TAILGATE\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_TAILGATE\_DEFAULT}{\_ADC\_CTRL\_TAILGATE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga036f46f3ddf77082f5da16e26587fc65} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+TAILGATE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga406fcaaca3e4603db687b93705d63ad4}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_TAILGATE\_MASK@{\_ADC\_CTRL\_TAILGATE\_MASK}}
\index{\_ADC\_CTRL\_TAILGATE\_MASK@{\_ADC\_CTRL\_TAILGATE\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_TAILGATE\_MASK}{\_ADC\_CTRL\_TAILGATE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga406fcaaca3e4603db687b93705d63ad4} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+TAILGATE\+\_\+\+MASK~0x8\+UL}

Bit mask for ADC\+\_\+\+TAILGATE \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga26d35a26cbb270f55a3fe837b2c0adff}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_TAILGATE\_SHIFT@{\_ADC\_CTRL\_TAILGATE\_SHIFT}}
\index{\_ADC\_CTRL\_TAILGATE\_SHIFT@{\_ADC\_CTRL\_TAILGATE\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_TAILGATE\_SHIFT}{\_ADC\_CTRL\_TAILGATE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga26d35a26cbb270f55a3fe837b2c0adff} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+TAILGATE\+\_\+\+SHIFT~3}

Shift value for ADC\+\_\+\+TAILGATE \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad36bc8eb33c1f63693ecab926500a092}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_TIMEBASE\_DEFAULT@{\_ADC\_CTRL\_TIMEBASE\_DEFAULT}}
\index{\_ADC\_CTRL\_TIMEBASE\_DEFAULT@{\_ADC\_CTRL\_TIMEBASE\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_TIMEBASE\_DEFAULT}{\_ADC\_CTRL\_TIMEBASE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad36bc8eb33c1f63693ecab926500a092} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+TIMEBASE\+\_\+\+DEFAULT~0x0000001\+FUL}

Mode DEFAULT for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga30f7d951af923d4673e6ac12d98e1b44}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_TIMEBASE\_MASK@{\_ADC\_CTRL\_TIMEBASE\_MASK}}
\index{\_ADC\_CTRL\_TIMEBASE\_MASK@{\_ADC\_CTRL\_TIMEBASE\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_TIMEBASE\_MASK}{\_ADC\_CTRL\_TIMEBASE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga30f7d951af923d4673e6ac12d98e1b44} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+TIMEBASE\+\_\+\+MASK~0x1\+F0000\+UL}

Bit mask for ADC\+\_\+\+TIMEBASE \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac20db4ac672f56d62714dbba1c69721d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_TIMEBASE\_SHIFT@{\_ADC\_CTRL\_TIMEBASE\_SHIFT}}
\index{\_ADC\_CTRL\_TIMEBASE\_SHIFT@{\_ADC\_CTRL\_TIMEBASE\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_TIMEBASE\_SHIFT}{\_ADC\_CTRL\_TIMEBASE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac20db4ac672f56d62714dbba1c69721d} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+TIMEBASE\+\_\+\+SHIFT~16}

Shift value for ADC\+\_\+\+TIMEBASE \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad718b76e6d86d888558aefca88c68280}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_WARMUPMODE\_DEFAULT@{\_ADC\_CTRL\_WARMUPMODE\_DEFAULT}}
\index{\_ADC\_CTRL\_WARMUPMODE\_DEFAULT@{\_ADC\_CTRL\_WARMUPMODE\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_WARMUPMODE\_DEFAULT}{\_ADC\_CTRL\_WARMUPMODE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad718b76e6d86d888558aefca88c68280} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga54c7819d5e59fbf9f394d97560309970}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_WARMUPMODE\_FASTBG@{\_ADC\_CTRL\_WARMUPMODE\_FASTBG}}
\index{\_ADC\_CTRL\_WARMUPMODE\_FASTBG@{\_ADC\_CTRL\_WARMUPMODE\_FASTBG}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_WARMUPMODE\_FASTBG}{\_ADC\_CTRL\_WARMUPMODE\_FASTBG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga54c7819d5e59fbf9f394d97560309970} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+FASTBG~0x00000001\+UL}

Mode FASTBG for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaeb93821cd8b0cc40f7b90c1ac1a6bae2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_WARMUPMODE\_KEEPADCWARM@{\_ADC\_CTRL\_WARMUPMODE\_KEEPADCWARM}}
\index{\_ADC\_CTRL\_WARMUPMODE\_KEEPADCWARM@{\_ADC\_CTRL\_WARMUPMODE\_KEEPADCWARM}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_WARMUPMODE\_KEEPADCWARM}{\_ADC\_CTRL\_WARMUPMODE\_KEEPADCWARM}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaeb93821cd8b0cc40f7b90c1ac1a6bae2} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+KEEPADCWARM~0x00000003\+UL}

Mode KEEPADCWARM for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga37f944b30e732a19fdebafcf1c88a8f1}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_WARMUPMODE\_KEEPSCANREFWARM@{\_ADC\_CTRL\_WARMUPMODE\_KEEPSCANREFWARM}}
\index{\_ADC\_CTRL\_WARMUPMODE\_KEEPSCANREFWARM@{\_ADC\_CTRL\_WARMUPMODE\_KEEPSCANREFWARM}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_WARMUPMODE\_KEEPSCANREFWARM}{\_ADC\_CTRL\_WARMUPMODE\_KEEPSCANREFWARM}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga37f944b30e732a19fdebafcf1c88a8f1} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+KEEPSCANREFWARM~0x00000002\+UL}

Mode KEEPSCANREFWARM for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga0127b42c6a042f56575c667c6afb5b29}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_WARMUPMODE\_MASK@{\_ADC\_CTRL\_WARMUPMODE\_MASK}}
\index{\_ADC\_CTRL\_WARMUPMODE\_MASK@{\_ADC\_CTRL\_WARMUPMODE\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_WARMUPMODE\_MASK}{\_ADC\_CTRL\_WARMUPMODE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga0127b42c6a042f56575c667c6afb5b29} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+MASK~0x3\+UL}

Bit mask for ADC\+\_\+\+WARMUPMODE \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7353db1b7b946b5ab673fd32d03ce790}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_WARMUPMODE\_NORMAL@{\_ADC\_CTRL\_WARMUPMODE\_NORMAL}}
\index{\_ADC\_CTRL\_WARMUPMODE\_NORMAL@{\_ADC\_CTRL\_WARMUPMODE\_NORMAL}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_WARMUPMODE\_NORMAL}{\_ADC\_CTRL\_WARMUPMODE\_NORMAL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7353db1b7b946b5ab673fd32d03ce790} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+NORMAL~0x00000000\+UL}

Mode NORMAL for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2b25ef3f984662538647901174299c46}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_CTRL\_WARMUPMODE\_SHIFT@{\_ADC\_CTRL\_WARMUPMODE\_SHIFT}}
\index{\_ADC\_CTRL\_WARMUPMODE\_SHIFT@{\_ADC\_CTRL\_WARMUPMODE\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_CTRL\_WARMUPMODE\_SHIFT}{\_ADC\_CTRL\_WARMUPMODE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2b25ef3f984662538647901174299c46} 
\#define \+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+SHIFT~0}

Shift value for ADC\+\_\+\+WARMUPMODE \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga847d20195f3c38e120f54fff264a30ad}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IEN\_MASK@{\_ADC\_IEN\_MASK}}
\index{\_ADC\_IEN\_MASK@{\_ADC\_IEN\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IEN\_MASK}{\_ADC\_IEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga847d20195f3c38e120f54fff264a30ad} 
\#define \+\_\+\+ADC\+\_\+\+IEN\+\_\+\+MASK~0x00000303\+UL}

Mask for ADC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaba3122b4fd8277e835b7c9c5bacb93e3}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IEN\_RESETVALUE@{\_ADC\_IEN\_RESETVALUE}}
\index{\_ADC\_IEN\_RESETVALUE@{\_ADC\_IEN\_RESETVALUE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IEN\_RESETVALUE}{\_ADC\_IEN\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaba3122b4fd8277e835b7c9c5bacb93e3} 
\#define \+\_\+\+ADC\+\_\+\+IEN\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for ADC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga5de3e31b2652cb70a82aee981b54b4df}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IEN\_SCAN\_DEFAULT@{\_ADC\_IEN\_SCAN\_DEFAULT}}
\index{\_ADC\_IEN\_SCAN\_DEFAULT@{\_ADC\_IEN\_SCAN\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IEN\_SCAN\_DEFAULT}{\_ADC\_IEN\_SCAN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga5de3e31b2652cb70a82aee981b54b4df} 
\#define \+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SCAN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga85895e345fb9568e0eccaab04f133cac}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IEN\_SCAN\_MASK@{\_ADC\_IEN\_SCAN\_MASK}}
\index{\_ADC\_IEN\_SCAN\_MASK@{\_ADC\_IEN\_SCAN\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IEN\_SCAN\_MASK}{\_ADC\_IEN\_SCAN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga85895e345fb9568e0eccaab04f133cac} 
\#define \+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SCAN\+\_\+\+MASK~0x2\+UL}

Bit mask for ADC\+\_\+\+SCAN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga9f0d185e656a17916d8dd8c1bbf03abd}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IEN\_SCAN\_SHIFT@{\_ADC\_IEN\_SCAN\_SHIFT}}
\index{\_ADC\_IEN\_SCAN\_SHIFT@{\_ADC\_IEN\_SCAN\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IEN\_SCAN\_SHIFT}{\_ADC\_IEN\_SCAN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga9f0d185e656a17916d8dd8c1bbf03abd} 
\#define \+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SCAN\+\_\+\+SHIFT~1}

Shift value for ADC\+\_\+\+SCAN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga0a3b4cbf4c85f34f8a393a4eba1e1800}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IEN\_SCANOF\_DEFAULT@{\_ADC\_IEN\_SCANOF\_DEFAULT}}
\index{\_ADC\_IEN\_SCANOF\_DEFAULT@{\_ADC\_IEN\_SCANOF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IEN\_SCANOF\_DEFAULT}{\_ADC\_IEN\_SCANOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga0a3b4cbf4c85f34f8a393a4eba1e1800} 
\#define \+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SCANOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaff8271519e6b68fb83645f08538870f5}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IEN\_SCANOF\_MASK@{\_ADC\_IEN\_SCANOF\_MASK}}
\index{\_ADC\_IEN\_SCANOF\_MASK@{\_ADC\_IEN\_SCANOF\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IEN\_SCANOF\_MASK}{\_ADC\_IEN\_SCANOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaff8271519e6b68fb83645f08538870f5} 
\#define \+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SCANOF\+\_\+\+MASK~0x200\+UL}

Bit mask for ADC\+\_\+\+SCANOF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga6b7e9963fc12e52ab15883d426d01479}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IEN\_SCANOF\_SHIFT@{\_ADC\_IEN\_SCANOF\_SHIFT}}
\index{\_ADC\_IEN\_SCANOF\_SHIFT@{\_ADC\_IEN\_SCANOF\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IEN\_SCANOF\_SHIFT}{\_ADC\_IEN\_SCANOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga6b7e9963fc12e52ab15883d426d01479} 
\#define \+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SCANOF\+\_\+\+SHIFT~9}

Shift value for ADC\+\_\+\+SCANOF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab24a3c7050611e4b2b9301ff24a29b0e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IEN\_SINGLE\_DEFAULT@{\_ADC\_IEN\_SINGLE\_DEFAULT}}
\index{\_ADC\_IEN\_SINGLE\_DEFAULT@{\_ADC\_IEN\_SINGLE\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IEN\_SINGLE\_DEFAULT}{\_ADC\_IEN\_SINGLE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab24a3c7050611e4b2b9301ff24a29b0e} 
\#define \+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SINGLE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gacfaf732d4d6b812a1bac602ac0d85449}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IEN\_SINGLE\_MASK@{\_ADC\_IEN\_SINGLE\_MASK}}
\index{\_ADC\_IEN\_SINGLE\_MASK@{\_ADC\_IEN\_SINGLE\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IEN\_SINGLE\_MASK}{\_ADC\_IEN\_SINGLE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gacfaf732d4d6b812a1bac602ac0d85449} 
\#define \+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SINGLE\+\_\+\+MASK~0x1\+UL}

Bit mask for ADC\+\_\+\+SINGLE \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad1a6f86a7e64e32d9cb0177d690837fe}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IEN\_SINGLE\_SHIFT@{\_ADC\_IEN\_SINGLE\_SHIFT}}
\index{\_ADC\_IEN\_SINGLE\_SHIFT@{\_ADC\_IEN\_SINGLE\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IEN\_SINGLE\_SHIFT}{\_ADC\_IEN\_SINGLE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad1a6f86a7e64e32d9cb0177d690837fe} 
\#define \+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SINGLE\+\_\+\+SHIFT~0}

Shift value for ADC\+\_\+\+SINGLE \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga4deb3c198989ba7b9afcaa7b8a9583f8}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IEN\_SINGLEOF\_DEFAULT@{\_ADC\_IEN\_SINGLEOF\_DEFAULT}}
\index{\_ADC\_IEN\_SINGLEOF\_DEFAULT@{\_ADC\_IEN\_SINGLEOF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IEN\_SINGLEOF\_DEFAULT}{\_ADC\_IEN\_SINGLEOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga4deb3c198989ba7b9afcaa7b8a9583f8} 
\#define \+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SINGLEOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf7d7e09b1cbcd71ab9d7999a2bc07ff7}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IEN\_SINGLEOF\_MASK@{\_ADC\_IEN\_SINGLEOF\_MASK}}
\index{\_ADC\_IEN\_SINGLEOF\_MASK@{\_ADC\_IEN\_SINGLEOF\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IEN\_SINGLEOF\_MASK}{\_ADC\_IEN\_SINGLEOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf7d7e09b1cbcd71ab9d7999a2bc07ff7} 
\#define \+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SINGLEOF\+\_\+\+MASK~0x100\+UL}

Bit mask for ADC\+\_\+\+SINGLEOF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac3e138eb7b766181ed4622f1ef9ec7f6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IEN\_SINGLEOF\_SHIFT@{\_ADC\_IEN\_SINGLEOF\_SHIFT}}
\index{\_ADC\_IEN\_SINGLEOF\_SHIFT@{\_ADC\_IEN\_SINGLEOF\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IEN\_SINGLEOF\_SHIFT}{\_ADC\_IEN\_SINGLEOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac3e138eb7b766181ed4622f1ef9ec7f6} 
\#define \+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SINGLEOF\+\_\+\+SHIFT~8}

Shift value for ADC\+\_\+\+SINGLEOF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gadb12fc648d0d8690252af344871c26f7}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IF\_MASK@{\_ADC\_IF\_MASK}}
\index{\_ADC\_IF\_MASK@{\_ADC\_IF\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IF\_MASK}{\_ADC\_IF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gadb12fc648d0d8690252af344871c26f7} 
\#define \+\_\+\+ADC\+\_\+\+IF\+\_\+\+MASK~0x00000303\+UL}

Mask for ADC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga458e4d0d98e5fd17f34ac7df6ac94ce7}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IF\_RESETVALUE@{\_ADC\_IF\_RESETVALUE}}
\index{\_ADC\_IF\_RESETVALUE@{\_ADC\_IF\_RESETVALUE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IF\_RESETVALUE}{\_ADC\_IF\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga458e4d0d98e5fd17f34ac7df6ac94ce7} 
\#define \+\_\+\+ADC\+\_\+\+IF\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for ADC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga3a9196497fb1a38b17264540a86f7706}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IF\_SCAN\_DEFAULT@{\_ADC\_IF\_SCAN\_DEFAULT}}
\index{\_ADC\_IF\_SCAN\_DEFAULT@{\_ADC\_IF\_SCAN\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IF\_SCAN\_DEFAULT}{\_ADC\_IF\_SCAN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga3a9196497fb1a38b17264540a86f7706} 
\#define \+\_\+\+ADC\+\_\+\+IF\+\_\+\+SCAN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab7aaf0ddab7287468374523483b39533}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IF\_SCAN\_MASK@{\_ADC\_IF\_SCAN\_MASK}}
\index{\_ADC\_IF\_SCAN\_MASK@{\_ADC\_IF\_SCAN\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IF\_SCAN\_MASK}{\_ADC\_IF\_SCAN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab7aaf0ddab7287468374523483b39533} 
\#define \+\_\+\+ADC\+\_\+\+IF\+\_\+\+SCAN\+\_\+\+MASK~0x2\+UL}

Bit mask for ADC\+\_\+\+SCAN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa41f98c5f45d1b18507b6fc48b14bde7}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IF\_SCAN\_SHIFT@{\_ADC\_IF\_SCAN\_SHIFT}}
\index{\_ADC\_IF\_SCAN\_SHIFT@{\_ADC\_IF\_SCAN\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IF\_SCAN\_SHIFT}{\_ADC\_IF\_SCAN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa41f98c5f45d1b18507b6fc48b14bde7} 
\#define \+\_\+\+ADC\+\_\+\+IF\+\_\+\+SCAN\+\_\+\+SHIFT~1}

Shift value for ADC\+\_\+\+SCAN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga589b80f2fed6f1350c35fe0b043de8ac}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IF\_SCANOF\_DEFAULT@{\_ADC\_IF\_SCANOF\_DEFAULT}}
\index{\_ADC\_IF\_SCANOF\_DEFAULT@{\_ADC\_IF\_SCANOF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IF\_SCANOF\_DEFAULT}{\_ADC\_IF\_SCANOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga589b80f2fed6f1350c35fe0b043de8ac} 
\#define \+\_\+\+ADC\+\_\+\+IF\+\_\+\+SCANOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga693f6f6dc00d2c2a46f59fb3ba7f1a13}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IF\_SCANOF\_MASK@{\_ADC\_IF\_SCANOF\_MASK}}
\index{\_ADC\_IF\_SCANOF\_MASK@{\_ADC\_IF\_SCANOF\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IF\_SCANOF\_MASK}{\_ADC\_IF\_SCANOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga693f6f6dc00d2c2a46f59fb3ba7f1a13} 
\#define \+\_\+\+ADC\+\_\+\+IF\+\_\+\+SCANOF\+\_\+\+MASK~0x200\+UL}

Bit mask for ADC\+\_\+\+SCANOF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga0b3b857b2329ff5903dbeab060257720}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IF\_SCANOF\_SHIFT@{\_ADC\_IF\_SCANOF\_SHIFT}}
\index{\_ADC\_IF\_SCANOF\_SHIFT@{\_ADC\_IF\_SCANOF\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IF\_SCANOF\_SHIFT}{\_ADC\_IF\_SCANOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga0b3b857b2329ff5903dbeab060257720} 
\#define \+\_\+\+ADC\+\_\+\+IF\+\_\+\+SCANOF\+\_\+\+SHIFT~9}

Shift value for ADC\+\_\+\+SCANOF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf731e0e9c372b58c7028cd0828dcfe7e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IF\_SINGLE\_DEFAULT@{\_ADC\_IF\_SINGLE\_DEFAULT}}
\index{\_ADC\_IF\_SINGLE\_DEFAULT@{\_ADC\_IF\_SINGLE\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IF\_SINGLE\_DEFAULT}{\_ADC\_IF\_SINGLE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf731e0e9c372b58c7028cd0828dcfe7e} 
\#define \+\_\+\+ADC\+\_\+\+IF\+\_\+\+SINGLE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf4aedd054d51269a6e80215d520cd7ff}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IF\_SINGLE\_MASK@{\_ADC\_IF\_SINGLE\_MASK}}
\index{\_ADC\_IF\_SINGLE\_MASK@{\_ADC\_IF\_SINGLE\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IF\_SINGLE\_MASK}{\_ADC\_IF\_SINGLE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf4aedd054d51269a6e80215d520cd7ff} 
\#define \+\_\+\+ADC\+\_\+\+IF\+\_\+\+SINGLE\+\_\+\+MASK~0x1\+UL}

Bit mask for ADC\+\_\+\+SINGLE \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab98bd297aa7e2ce6d38005f0117c41a8}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IF\_SINGLE\_SHIFT@{\_ADC\_IF\_SINGLE\_SHIFT}}
\index{\_ADC\_IF\_SINGLE\_SHIFT@{\_ADC\_IF\_SINGLE\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IF\_SINGLE\_SHIFT}{\_ADC\_IF\_SINGLE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab98bd297aa7e2ce6d38005f0117c41a8} 
\#define \+\_\+\+ADC\+\_\+\+IF\+\_\+\+SINGLE\+\_\+\+SHIFT~0}

Shift value for ADC\+\_\+\+SINGLE \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaff528745eae857416a08d5bcefc37458}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IF\_SINGLEOF\_DEFAULT@{\_ADC\_IF\_SINGLEOF\_DEFAULT}}
\index{\_ADC\_IF\_SINGLEOF\_DEFAULT@{\_ADC\_IF\_SINGLEOF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IF\_SINGLEOF\_DEFAULT}{\_ADC\_IF\_SINGLEOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaff528745eae857416a08d5bcefc37458} 
\#define \+\_\+\+ADC\+\_\+\+IF\+\_\+\+SINGLEOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga1db0dc919ff05492b05fb3673312f0fd}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IF\_SINGLEOF\_MASK@{\_ADC\_IF\_SINGLEOF\_MASK}}
\index{\_ADC\_IF\_SINGLEOF\_MASK@{\_ADC\_IF\_SINGLEOF\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IF\_SINGLEOF\_MASK}{\_ADC\_IF\_SINGLEOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga1db0dc919ff05492b05fb3673312f0fd} 
\#define \+\_\+\+ADC\+\_\+\+IF\+\_\+\+SINGLEOF\+\_\+\+MASK~0x100\+UL}

Bit mask for ADC\+\_\+\+SINGLEOF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac6508ab78e510b766c969c25468900aa}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IF\_SINGLEOF\_SHIFT@{\_ADC\_IF\_SINGLEOF\_SHIFT}}
\index{\_ADC\_IF\_SINGLEOF\_SHIFT@{\_ADC\_IF\_SINGLEOF\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IF\_SINGLEOF\_SHIFT}{\_ADC\_IF\_SINGLEOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac6508ab78e510b766c969c25468900aa} 
\#define \+\_\+\+ADC\+\_\+\+IF\+\_\+\+SINGLEOF\+\_\+\+SHIFT~8}

Shift value for ADC\+\_\+\+SINGLEOF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gadc97a0427251da33d5902cdb546f02dd}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFC\_MASK@{\_ADC\_IFC\_MASK}}
\index{\_ADC\_IFC\_MASK@{\_ADC\_IFC\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFC\_MASK}{\_ADC\_IFC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gadc97a0427251da33d5902cdb546f02dd} 
\#define \+\_\+\+ADC\+\_\+\+IFC\+\_\+\+MASK~0x00000303\+UL}

Mask for ADC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga03843581d07b5fac350d59bc456ffafb}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFC\_RESETVALUE@{\_ADC\_IFC\_RESETVALUE}}
\index{\_ADC\_IFC\_RESETVALUE@{\_ADC\_IFC\_RESETVALUE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFC\_RESETVALUE}{\_ADC\_IFC\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga03843581d07b5fac350d59bc456ffafb} 
\#define \+\_\+\+ADC\+\_\+\+IFC\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for ADC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga79b39b4e2f605124715f5464e8274176}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFC\_SCAN\_DEFAULT@{\_ADC\_IFC\_SCAN\_DEFAULT}}
\index{\_ADC\_IFC\_SCAN\_DEFAULT@{\_ADC\_IFC\_SCAN\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFC\_SCAN\_DEFAULT}{\_ADC\_IFC\_SCAN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga79b39b4e2f605124715f5464e8274176} 
\#define \+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SCAN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae0ff16c0112219a60743c5bbef3e0801}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFC\_SCAN\_MASK@{\_ADC\_IFC\_SCAN\_MASK}}
\index{\_ADC\_IFC\_SCAN\_MASK@{\_ADC\_IFC\_SCAN\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFC\_SCAN\_MASK}{\_ADC\_IFC\_SCAN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae0ff16c0112219a60743c5bbef3e0801} 
\#define \+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SCAN\+\_\+\+MASK~0x2\+UL}

Bit mask for ADC\+\_\+\+SCAN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga77e73c4395ed6b9d1455da9ca6095240}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFC\_SCAN\_SHIFT@{\_ADC\_IFC\_SCAN\_SHIFT}}
\index{\_ADC\_IFC\_SCAN\_SHIFT@{\_ADC\_IFC\_SCAN\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFC\_SCAN\_SHIFT}{\_ADC\_IFC\_SCAN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga77e73c4395ed6b9d1455da9ca6095240} 
\#define \+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SCAN\+\_\+\+SHIFT~1}

Shift value for ADC\+\_\+\+SCAN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga9bf0c535aac351669aa6ac8aace1d912}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFC\_SCANOF\_DEFAULT@{\_ADC\_IFC\_SCANOF\_DEFAULT}}
\index{\_ADC\_IFC\_SCANOF\_DEFAULT@{\_ADC\_IFC\_SCANOF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFC\_SCANOF\_DEFAULT}{\_ADC\_IFC\_SCANOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga9bf0c535aac351669aa6ac8aace1d912} 
\#define \+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SCANOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad5e35fb145ed84e4ec6efd56b48af593}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFC\_SCANOF\_MASK@{\_ADC\_IFC\_SCANOF\_MASK}}
\index{\_ADC\_IFC\_SCANOF\_MASK@{\_ADC\_IFC\_SCANOF\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFC\_SCANOF\_MASK}{\_ADC\_IFC\_SCANOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad5e35fb145ed84e4ec6efd56b48af593} 
\#define \+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SCANOF\+\_\+\+MASK~0x200\+UL}

Bit mask for ADC\+\_\+\+SCANOF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga6d1ce5917c3fdadae9d7b90bde9e0c5d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFC\_SCANOF\_SHIFT@{\_ADC\_IFC\_SCANOF\_SHIFT}}
\index{\_ADC\_IFC\_SCANOF\_SHIFT@{\_ADC\_IFC\_SCANOF\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFC\_SCANOF\_SHIFT}{\_ADC\_IFC\_SCANOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga6d1ce5917c3fdadae9d7b90bde9e0c5d} 
\#define \+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SCANOF\+\_\+\+SHIFT~9}

Shift value for ADC\+\_\+\+SCANOF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga457b4772d2f60fd6041e85c0b730864c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFC\_SINGLE\_DEFAULT@{\_ADC\_IFC\_SINGLE\_DEFAULT}}
\index{\_ADC\_IFC\_SINGLE\_DEFAULT@{\_ADC\_IFC\_SINGLE\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFC\_SINGLE\_DEFAULT}{\_ADC\_IFC\_SINGLE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga457b4772d2f60fd6041e85c0b730864c} 
\#define \+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SINGLE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gacf8586fb215ffdc95cdbf5f9fac24ca8}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFC\_SINGLE\_MASK@{\_ADC\_IFC\_SINGLE\_MASK}}
\index{\_ADC\_IFC\_SINGLE\_MASK@{\_ADC\_IFC\_SINGLE\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFC\_SINGLE\_MASK}{\_ADC\_IFC\_SINGLE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gacf8586fb215ffdc95cdbf5f9fac24ca8} 
\#define \+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SINGLE\+\_\+\+MASK~0x1\+UL}

Bit mask for ADC\+\_\+\+SINGLE \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga695313dec0b71ed8037160f29535e282}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFC\_SINGLE\_SHIFT@{\_ADC\_IFC\_SINGLE\_SHIFT}}
\index{\_ADC\_IFC\_SINGLE\_SHIFT@{\_ADC\_IFC\_SINGLE\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFC\_SINGLE\_SHIFT}{\_ADC\_IFC\_SINGLE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga695313dec0b71ed8037160f29535e282} 
\#define \+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SINGLE\+\_\+\+SHIFT~0}

Shift value for ADC\+\_\+\+SINGLE \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga67fd7347d3ceef84556a3d5fb2df9bcf}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFC\_SINGLEOF\_DEFAULT@{\_ADC\_IFC\_SINGLEOF\_DEFAULT}}
\index{\_ADC\_IFC\_SINGLEOF\_DEFAULT@{\_ADC\_IFC\_SINGLEOF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFC\_SINGLEOF\_DEFAULT}{\_ADC\_IFC\_SINGLEOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga67fd7347d3ceef84556a3d5fb2df9bcf} 
\#define \+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SINGLEOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaadf4bff70f55bca89396c475f3688860}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFC\_SINGLEOF\_MASK@{\_ADC\_IFC\_SINGLEOF\_MASK}}
\index{\_ADC\_IFC\_SINGLEOF\_MASK@{\_ADC\_IFC\_SINGLEOF\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFC\_SINGLEOF\_MASK}{\_ADC\_IFC\_SINGLEOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaadf4bff70f55bca89396c475f3688860} 
\#define \+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SINGLEOF\+\_\+\+MASK~0x100\+UL}

Bit mask for ADC\+\_\+\+SINGLEOF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae03e643d4ea296e2d524b925d0f34d84}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFC\_SINGLEOF\_SHIFT@{\_ADC\_IFC\_SINGLEOF\_SHIFT}}
\index{\_ADC\_IFC\_SINGLEOF\_SHIFT@{\_ADC\_IFC\_SINGLEOF\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFC\_SINGLEOF\_SHIFT}{\_ADC\_IFC\_SINGLEOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae03e643d4ea296e2d524b925d0f34d84} 
\#define \+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SINGLEOF\+\_\+\+SHIFT~8}

Shift value for ADC\+\_\+\+SINGLEOF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac1008e395c78ace457fedc15158a5bd5}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFS\_MASK@{\_ADC\_IFS\_MASK}}
\index{\_ADC\_IFS\_MASK@{\_ADC\_IFS\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFS\_MASK}{\_ADC\_IFS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac1008e395c78ace457fedc15158a5bd5} 
\#define \+\_\+\+ADC\+\_\+\+IFS\+\_\+\+MASK~0x00000303\+UL}

Mask for ADC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gafd4c2ecb414059612f97d4aa68089b90}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFS\_RESETVALUE@{\_ADC\_IFS\_RESETVALUE}}
\index{\_ADC\_IFS\_RESETVALUE@{\_ADC\_IFS\_RESETVALUE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFS\_RESETVALUE}{\_ADC\_IFS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gafd4c2ecb414059612f97d4aa68089b90} 
\#define \+\_\+\+ADC\+\_\+\+IFS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for ADC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gacc0bdf2e7ce064098fc8e2761e13c336}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFS\_SCAN\_DEFAULT@{\_ADC\_IFS\_SCAN\_DEFAULT}}
\index{\_ADC\_IFS\_SCAN\_DEFAULT@{\_ADC\_IFS\_SCAN\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFS\_SCAN\_DEFAULT}{\_ADC\_IFS\_SCAN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gacc0bdf2e7ce064098fc8e2761e13c336} 
\#define \+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SCAN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa53f0851e090aa2639f38798956099cb}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFS\_SCAN\_MASK@{\_ADC\_IFS\_SCAN\_MASK}}
\index{\_ADC\_IFS\_SCAN\_MASK@{\_ADC\_IFS\_SCAN\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFS\_SCAN\_MASK}{\_ADC\_IFS\_SCAN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa53f0851e090aa2639f38798956099cb} 
\#define \+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SCAN\+\_\+\+MASK~0x2\+UL}

Bit mask for ADC\+\_\+\+SCAN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga5d86857161c122e1112ccb34e45ab8b6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFS\_SCAN\_SHIFT@{\_ADC\_IFS\_SCAN\_SHIFT}}
\index{\_ADC\_IFS\_SCAN\_SHIFT@{\_ADC\_IFS\_SCAN\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFS\_SCAN\_SHIFT}{\_ADC\_IFS\_SCAN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga5d86857161c122e1112ccb34e45ab8b6} 
\#define \+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SCAN\+\_\+\+SHIFT~1}

Shift value for ADC\+\_\+\+SCAN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga298d804716231d733dda65ed1819fd9b}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFS\_SCANOF\_DEFAULT@{\_ADC\_IFS\_SCANOF\_DEFAULT}}
\index{\_ADC\_IFS\_SCANOF\_DEFAULT@{\_ADC\_IFS\_SCANOF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFS\_SCANOF\_DEFAULT}{\_ADC\_IFS\_SCANOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga298d804716231d733dda65ed1819fd9b} 
\#define \+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SCANOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac6bc6bbb8316085d02fbeae37b042ba0}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFS\_SCANOF\_MASK@{\_ADC\_IFS\_SCANOF\_MASK}}
\index{\_ADC\_IFS\_SCANOF\_MASK@{\_ADC\_IFS\_SCANOF\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFS\_SCANOF\_MASK}{\_ADC\_IFS\_SCANOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac6bc6bbb8316085d02fbeae37b042ba0} 
\#define \+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SCANOF\+\_\+\+MASK~0x200\+UL}

Bit mask for ADC\+\_\+\+SCANOF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7fe3641b8f1ac176bec921b0e1ac8cda}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFS\_SCANOF\_SHIFT@{\_ADC\_IFS\_SCANOF\_SHIFT}}
\index{\_ADC\_IFS\_SCANOF\_SHIFT@{\_ADC\_IFS\_SCANOF\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFS\_SCANOF\_SHIFT}{\_ADC\_IFS\_SCANOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7fe3641b8f1ac176bec921b0e1ac8cda} 
\#define \+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SCANOF\+\_\+\+SHIFT~9}

Shift value for ADC\+\_\+\+SCANOF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga1676b58410e9c171c842517ce5870ab5}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFS\_SINGLE\_DEFAULT@{\_ADC\_IFS\_SINGLE\_DEFAULT}}
\index{\_ADC\_IFS\_SINGLE\_DEFAULT@{\_ADC\_IFS\_SINGLE\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFS\_SINGLE\_DEFAULT}{\_ADC\_IFS\_SINGLE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga1676b58410e9c171c842517ce5870ab5} 
\#define \+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SINGLE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga9109e6d0ad2af2b934f8ec9c71481ef0}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFS\_SINGLE\_MASK@{\_ADC\_IFS\_SINGLE\_MASK}}
\index{\_ADC\_IFS\_SINGLE\_MASK@{\_ADC\_IFS\_SINGLE\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFS\_SINGLE\_MASK}{\_ADC\_IFS\_SINGLE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga9109e6d0ad2af2b934f8ec9c71481ef0} 
\#define \+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SINGLE\+\_\+\+MASK~0x1\+UL}

Bit mask for ADC\+\_\+\+SINGLE \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga938a88db56d3a36e35cc9df008b5564a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFS\_SINGLE\_SHIFT@{\_ADC\_IFS\_SINGLE\_SHIFT}}
\index{\_ADC\_IFS\_SINGLE\_SHIFT@{\_ADC\_IFS\_SINGLE\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFS\_SINGLE\_SHIFT}{\_ADC\_IFS\_SINGLE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga938a88db56d3a36e35cc9df008b5564a} 
\#define \+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SINGLE\+\_\+\+SHIFT~0}

Shift value for ADC\+\_\+\+SINGLE \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga97ef5cd7f9186490d07555283d947f54}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFS\_SINGLEOF\_DEFAULT@{\_ADC\_IFS\_SINGLEOF\_DEFAULT}}
\index{\_ADC\_IFS\_SINGLEOF\_DEFAULT@{\_ADC\_IFS\_SINGLEOF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFS\_SINGLEOF\_DEFAULT}{\_ADC\_IFS\_SINGLEOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga97ef5cd7f9186490d07555283d947f54} 
\#define \+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SINGLEOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga92724efded7bb8e3784aed59b8bd43fa}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFS\_SINGLEOF\_MASK@{\_ADC\_IFS\_SINGLEOF\_MASK}}
\index{\_ADC\_IFS\_SINGLEOF\_MASK@{\_ADC\_IFS\_SINGLEOF\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFS\_SINGLEOF\_MASK}{\_ADC\_IFS\_SINGLEOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga92724efded7bb8e3784aed59b8bd43fa} 
\#define \+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SINGLEOF\+\_\+\+MASK~0x100\+UL}

Bit mask for ADC\+\_\+\+SINGLEOF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga06bfb8aab0fe8b9e811de4424265d1c1}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_IFS\_SINGLEOF\_SHIFT@{\_ADC\_IFS\_SINGLEOF\_SHIFT}}
\index{\_ADC\_IFS\_SINGLEOF\_SHIFT@{\_ADC\_IFS\_SINGLEOF\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_IFS\_SINGLEOF\_SHIFT}{\_ADC\_IFS\_SINGLEOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga06bfb8aab0fe8b9e811de4424265d1c1} 
\#define \+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SINGLEOF\+\_\+\+SHIFT~8}

Shift value for ADC\+\_\+\+SINGLEOF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga62a3e8e1f1762f46b166d8d275060657}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_ADJ\_DEFAULT@{\_ADC\_SCANCTRL\_ADJ\_DEFAULT}}
\index{\_ADC\_SCANCTRL\_ADJ\_DEFAULT@{\_ADC\_SCANCTRL\_ADJ\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_ADJ\_DEFAULT}{\_ADC\_SCANCTRL\_ADJ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga62a3e8e1f1762f46b166d8d275060657} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga65bde37ff04d72e8590a173bbdd73af3}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_ADJ\_LEFT@{\_ADC\_SCANCTRL\_ADJ\_LEFT}}
\index{\_ADC\_SCANCTRL\_ADJ\_LEFT@{\_ADC\_SCANCTRL\_ADJ\_LEFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_ADJ\_LEFT}{\_ADC\_SCANCTRL\_ADJ\_LEFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga65bde37ff04d72e8590a173bbdd73af3} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+LEFT~0x00000001\+UL}

Mode LEFT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga36b040bca5d4d8a3e7ed8a578ec77ec0}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_ADJ\_MASK@{\_ADC\_SCANCTRL\_ADJ\_MASK}}
\index{\_ADC\_SCANCTRL\_ADJ\_MASK@{\_ADC\_SCANCTRL\_ADJ\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_ADJ\_MASK}{\_ADC\_SCANCTRL\_ADJ\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga36b040bca5d4d8a3e7ed8a578ec77ec0} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+MASK~0x4\+UL}

Bit mask for ADC\+\_\+\+ADJ \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga49a3028f2cb8b763a1990c56266962b1}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_ADJ\_RIGHT@{\_ADC\_SCANCTRL\_ADJ\_RIGHT}}
\index{\_ADC\_SCANCTRL\_ADJ\_RIGHT@{\_ADC\_SCANCTRL\_ADJ\_RIGHT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_ADJ\_RIGHT}{\_ADC\_SCANCTRL\_ADJ\_RIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga49a3028f2cb8b763a1990c56266962b1} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+RIGHT~0x00000000\+UL}

Mode RIGHT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa7ef66977f5e2f5db35fb3a1638688bd}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_ADJ\_SHIFT@{\_ADC\_SCANCTRL\_ADJ\_SHIFT}}
\index{\_ADC\_SCANCTRL\_ADJ\_SHIFT@{\_ADC\_SCANCTRL\_ADJ\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_ADJ\_SHIFT}{\_ADC\_SCANCTRL\_ADJ\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa7ef66977f5e2f5db35fb3a1638688bd} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+SHIFT~2}

Shift value for ADC\+\_\+\+ADJ \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga73e30c04ed045fd8f960d8dc9c6c1ed3}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_AT\_128CYCLES@{\_ADC\_SCANCTRL\_AT\_128CYCLES}}
\index{\_ADC\_SCANCTRL\_AT\_128CYCLES@{\_ADC\_SCANCTRL\_AT\_128CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_AT\_128CYCLES}{\_ADC\_SCANCTRL\_AT\_128CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga73e30c04ed045fd8f960d8dc9c6c1ed3} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+128\+CYCLES~0x00000007\+UL}

Mode 128CYCLES for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga46f86cd4a1130e9acc8960ec0713c1c6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_AT\_16CYCLES@{\_ADC\_SCANCTRL\_AT\_16CYCLES}}
\index{\_ADC\_SCANCTRL\_AT\_16CYCLES@{\_ADC\_SCANCTRL\_AT\_16CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_AT\_16CYCLES}{\_ADC\_SCANCTRL\_AT\_16CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga46f86cd4a1130e9acc8960ec0713c1c6} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+16\+CYCLES~0x00000004\+UL}

Mode 16CYCLES for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2af7930830f559f9c5995ed7808b1760}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_AT\_1CYCLE@{\_ADC\_SCANCTRL\_AT\_1CYCLE}}
\index{\_ADC\_SCANCTRL\_AT\_1CYCLE@{\_ADC\_SCANCTRL\_AT\_1CYCLE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_AT\_1CYCLE}{\_ADC\_SCANCTRL\_AT\_1CYCLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2af7930830f559f9c5995ed7808b1760} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+1\+CYCLE~0x00000000\+UL}

Mode 1CYCLE for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga3f03e9f509d3af20e33f78d55346b1e3}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_AT\_256CYCLES@{\_ADC\_SCANCTRL\_AT\_256CYCLES}}
\index{\_ADC\_SCANCTRL\_AT\_256CYCLES@{\_ADC\_SCANCTRL\_AT\_256CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_AT\_256CYCLES}{\_ADC\_SCANCTRL\_AT\_256CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga3f03e9f509d3af20e33f78d55346b1e3} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+256\+CYCLES~0x00000008\+UL}

Mode 256CYCLES for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gadf214406f76feffcac951d832b94bc3f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_AT\_2CYCLES@{\_ADC\_SCANCTRL\_AT\_2CYCLES}}
\index{\_ADC\_SCANCTRL\_AT\_2CYCLES@{\_ADC\_SCANCTRL\_AT\_2CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_AT\_2CYCLES}{\_ADC\_SCANCTRL\_AT\_2CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gadf214406f76feffcac951d832b94bc3f} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+2\+CYCLES~0x00000001\+UL}

Mode 2CYCLES for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7d75edd8c9ed57c76c0a7141eae24144}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_AT\_32CYCLES@{\_ADC\_SCANCTRL\_AT\_32CYCLES}}
\index{\_ADC\_SCANCTRL\_AT\_32CYCLES@{\_ADC\_SCANCTRL\_AT\_32CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_AT\_32CYCLES}{\_ADC\_SCANCTRL\_AT\_32CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7d75edd8c9ed57c76c0a7141eae24144} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+32\+CYCLES~0x00000005\+UL}

Mode 32CYCLES for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gafb7048d913a62f349ae23432140e9392}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_AT\_4CYCLES@{\_ADC\_SCANCTRL\_AT\_4CYCLES}}
\index{\_ADC\_SCANCTRL\_AT\_4CYCLES@{\_ADC\_SCANCTRL\_AT\_4CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_AT\_4CYCLES}{\_ADC\_SCANCTRL\_AT\_4CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gafb7048d913a62f349ae23432140e9392} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+4\+CYCLES~0x00000002\+UL}

Mode 4CYCLES for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaab502cf6aa63e6463c343e2fc0e270ab}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_AT\_64CYCLES@{\_ADC\_SCANCTRL\_AT\_64CYCLES}}
\index{\_ADC\_SCANCTRL\_AT\_64CYCLES@{\_ADC\_SCANCTRL\_AT\_64CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_AT\_64CYCLES}{\_ADC\_SCANCTRL\_AT\_64CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaab502cf6aa63e6463c343e2fc0e270ab} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+64\+CYCLES~0x00000006\+UL}

Mode 64CYCLES for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaedd4f1f862777c277afd06580cd066ea}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_AT\_8CYCLES@{\_ADC\_SCANCTRL\_AT\_8CYCLES}}
\index{\_ADC\_SCANCTRL\_AT\_8CYCLES@{\_ADC\_SCANCTRL\_AT\_8CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_AT\_8CYCLES}{\_ADC\_SCANCTRL\_AT\_8CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaedd4f1f862777c277afd06580cd066ea} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+8\+CYCLES~0x00000003\+UL}

Mode 8CYCLES for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac3b889addcf8041a055c7722af57c10c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_AT\_DEFAULT@{\_ADC\_SCANCTRL\_AT\_DEFAULT}}
\index{\_ADC\_SCANCTRL\_AT\_DEFAULT@{\_ADC\_SCANCTRL\_AT\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_AT\_DEFAULT}{\_ADC\_SCANCTRL\_AT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac3b889addcf8041a055c7722af57c10c} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga89661ff57cb5f0ee67fe739669afde91}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_AT\_MASK@{\_ADC\_SCANCTRL\_AT\_MASK}}
\index{\_ADC\_SCANCTRL\_AT\_MASK@{\_ADC\_SCANCTRL\_AT\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_AT\_MASK}{\_ADC\_SCANCTRL\_AT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga89661ff57cb5f0ee67fe739669afde91} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+\+MASK~0x\+F00000\+UL}

Bit mask for ADC\+\_\+\+AT \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga18d773a476b3df5be6a918951fe91e4f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_AT\_SHIFT@{\_ADC\_SCANCTRL\_AT\_SHIFT}}
\index{\_ADC\_SCANCTRL\_AT\_SHIFT@{\_ADC\_SCANCTRL\_AT\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_AT\_SHIFT}{\_ADC\_SCANCTRL\_AT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga18d773a476b3df5be6a918951fe91e4f} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+\+SHIFT~20}

Shift value for ADC\+\_\+\+AT \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaad079e0204fb33ee11206d75bfcbcc3f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_DIFF\_DEFAULT@{\_ADC\_SCANCTRL\_DIFF\_DEFAULT}}
\index{\_ADC\_SCANCTRL\_DIFF\_DEFAULT@{\_ADC\_SCANCTRL\_DIFF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_DIFF\_DEFAULT}{\_ADC\_SCANCTRL\_DIFF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaad079e0204fb33ee11206d75bfcbcc3f} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+DIFF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab23c55099507dba6029424e573873ee8}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_DIFF\_MASK@{\_ADC\_SCANCTRL\_DIFF\_MASK}}
\index{\_ADC\_SCANCTRL\_DIFF\_MASK@{\_ADC\_SCANCTRL\_DIFF\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_DIFF\_MASK}{\_ADC\_SCANCTRL\_DIFF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab23c55099507dba6029424e573873ee8} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+DIFF\+\_\+\+MASK~0x2\+UL}

Bit mask for ADC\+\_\+\+DIFF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga220eb1ca4b3ff510a106c51099995f6b}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_DIFF\_SHIFT@{\_ADC\_SCANCTRL\_DIFF\_SHIFT}}
\index{\_ADC\_SCANCTRL\_DIFF\_SHIFT@{\_ADC\_SCANCTRL\_DIFF\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_DIFF\_SHIFT}{\_ADC\_SCANCTRL\_DIFF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga220eb1ca4b3ff510a106c51099995f6b} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+DIFF\+\_\+\+SHIFT~1}

Shift value for ADC\+\_\+\+DIFF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga6d47ffa752a44f80b6b9fd8a94cb56ea}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_INPUTMASK\_CH0@{\_ADC\_SCANCTRL\_INPUTMASK\_CH0}}
\index{\_ADC\_SCANCTRL\_INPUTMASK\_CH0@{\_ADC\_SCANCTRL\_INPUTMASK\_CH0}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_INPUTMASK\_CH0}{\_ADC\_SCANCTRL\_INPUTMASK\_CH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga6d47ffa752a44f80b6b9fd8a94cb56ea} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH0~0x00000001\+UL}

Mode CH0 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga691355e6f1e71ea8555e6229eb858e10}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_INPUTMASK\_CH0CH1@{\_ADC\_SCANCTRL\_INPUTMASK\_CH0CH1}}
\index{\_ADC\_SCANCTRL\_INPUTMASK\_CH0CH1@{\_ADC\_SCANCTRL\_INPUTMASK\_CH0CH1}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_INPUTMASK\_CH0CH1}{\_ADC\_SCANCTRL\_INPUTMASK\_CH0CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga691355e6f1e71ea8555e6229eb858e10} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH0\+CH1~0x00000001\+UL}

Mode CH0\+CH1 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac3117c8fc4a18c9862c0bb36cb5065d2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_INPUTMASK\_CH1@{\_ADC\_SCANCTRL\_INPUTMASK\_CH1}}
\index{\_ADC\_SCANCTRL\_INPUTMASK\_CH1@{\_ADC\_SCANCTRL\_INPUTMASK\_CH1}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_INPUTMASK\_CH1}{\_ADC\_SCANCTRL\_INPUTMASK\_CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac3117c8fc4a18c9862c0bb36cb5065d2} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH1~0x00000002\+UL}

Mode CH1 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa7abf66b0e7f9228d5112cc46fae6613}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_INPUTMASK\_CH2@{\_ADC\_SCANCTRL\_INPUTMASK\_CH2}}
\index{\_ADC\_SCANCTRL\_INPUTMASK\_CH2@{\_ADC\_SCANCTRL\_INPUTMASK\_CH2}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_INPUTMASK\_CH2}{\_ADC\_SCANCTRL\_INPUTMASK\_CH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa7abf66b0e7f9228d5112cc46fae6613} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH2~0x00000004\+UL}

Mode CH2 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae0fa9ae4d590e822afa552fdd284aa16}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_INPUTMASK\_CH2CH3@{\_ADC\_SCANCTRL\_INPUTMASK\_CH2CH3}}
\index{\_ADC\_SCANCTRL\_INPUTMASK\_CH2CH3@{\_ADC\_SCANCTRL\_INPUTMASK\_CH2CH3}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_INPUTMASK\_CH2CH3}{\_ADC\_SCANCTRL\_INPUTMASK\_CH2CH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae0fa9ae4d590e822afa552fdd284aa16} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH2\+CH3~0x00000002\+UL}

Mode CH2\+CH3 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf4c6031a9a0f03d6ba15be1fbf39ee13}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_INPUTMASK\_CH3@{\_ADC\_SCANCTRL\_INPUTMASK\_CH3}}
\index{\_ADC\_SCANCTRL\_INPUTMASK\_CH3@{\_ADC\_SCANCTRL\_INPUTMASK\_CH3}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_INPUTMASK\_CH3}{\_ADC\_SCANCTRL\_INPUTMASK\_CH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf4c6031a9a0f03d6ba15be1fbf39ee13} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH3~0x00000008\+UL}

Mode CH3 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7f11524f4f5a3cd5c4552de9eb8582c5}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_INPUTMASK\_CH4@{\_ADC\_SCANCTRL\_INPUTMASK\_CH4}}
\index{\_ADC\_SCANCTRL\_INPUTMASK\_CH4@{\_ADC\_SCANCTRL\_INPUTMASK\_CH4}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_INPUTMASK\_CH4}{\_ADC\_SCANCTRL\_INPUTMASK\_CH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7f11524f4f5a3cd5c4552de9eb8582c5} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH4~0x00000010\+UL}

Mode CH4 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga65922adb59ddd88d9a9a66aaa9e8cc9a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_INPUTMASK\_CH4CH5@{\_ADC\_SCANCTRL\_INPUTMASK\_CH4CH5}}
\index{\_ADC\_SCANCTRL\_INPUTMASK\_CH4CH5@{\_ADC\_SCANCTRL\_INPUTMASK\_CH4CH5}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_INPUTMASK\_CH4CH5}{\_ADC\_SCANCTRL\_INPUTMASK\_CH4CH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga65922adb59ddd88d9a9a66aaa9e8cc9a} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH4\+CH5~0x00000004\+UL}

Mode CH4\+CH5 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad60700f3d5c468f14146325ba95f6ff7}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_INPUTMASK\_CH5@{\_ADC\_SCANCTRL\_INPUTMASK\_CH5}}
\index{\_ADC\_SCANCTRL\_INPUTMASK\_CH5@{\_ADC\_SCANCTRL\_INPUTMASK\_CH5}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_INPUTMASK\_CH5}{\_ADC\_SCANCTRL\_INPUTMASK\_CH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad60700f3d5c468f14146325ba95f6ff7} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH5~0x00000020\+UL}

Mode CH5 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaba287295126ead85ccba2b9ea84c2fce}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_INPUTMASK\_CH6@{\_ADC\_SCANCTRL\_INPUTMASK\_CH6}}
\index{\_ADC\_SCANCTRL\_INPUTMASK\_CH6@{\_ADC\_SCANCTRL\_INPUTMASK\_CH6}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_INPUTMASK\_CH6}{\_ADC\_SCANCTRL\_INPUTMASK\_CH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaba287295126ead85ccba2b9ea84c2fce} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH6~0x00000040\+UL}

Mode CH6 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7d2df7a31c5c8394af216f187dfa704b}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_INPUTMASK\_CH6CH7@{\_ADC\_SCANCTRL\_INPUTMASK\_CH6CH7}}
\index{\_ADC\_SCANCTRL\_INPUTMASK\_CH6CH7@{\_ADC\_SCANCTRL\_INPUTMASK\_CH6CH7}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_INPUTMASK\_CH6CH7}{\_ADC\_SCANCTRL\_INPUTMASK\_CH6CH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7d2df7a31c5c8394af216f187dfa704b} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH6\+CH7~0x00000008\+UL}

Mode CH6\+CH7 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad7e592844ad9f0cf7e3cdda8cf548e72}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_INPUTMASK\_CH7@{\_ADC\_SCANCTRL\_INPUTMASK\_CH7}}
\index{\_ADC\_SCANCTRL\_INPUTMASK\_CH7@{\_ADC\_SCANCTRL\_INPUTMASK\_CH7}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_INPUTMASK\_CH7}{\_ADC\_SCANCTRL\_INPUTMASK\_CH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad7e592844ad9f0cf7e3cdda8cf548e72} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH7~0x00000080\+UL}

Mode CH7 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gafc29d12a8cf9a0f17b4d045c6417d6d7}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_INPUTMASK\_DEFAULT@{\_ADC\_SCANCTRL\_INPUTMASK\_DEFAULT}}
\index{\_ADC\_SCANCTRL\_INPUTMASK\_DEFAULT@{\_ADC\_SCANCTRL\_INPUTMASK\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_INPUTMASK\_DEFAULT}{\_ADC\_SCANCTRL\_INPUTMASK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gafc29d12a8cf9a0f17b4d045c6417d6d7} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa6b16ea1d9dbc517f5550a3e55d24bc0}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_INPUTMASK\_MASK@{\_ADC\_SCANCTRL\_INPUTMASK\_MASK}}
\index{\_ADC\_SCANCTRL\_INPUTMASK\_MASK@{\_ADC\_SCANCTRL\_INPUTMASK\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_INPUTMASK\_MASK}{\_ADC\_SCANCTRL\_INPUTMASK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa6b16ea1d9dbc517f5550a3e55d24bc0} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+MASK~0x\+FF00\+UL}

Bit mask for ADC\+\_\+\+INPUTMASK \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga34fd7a1b6b89ee187764b0802332379c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_INPUTMASK\_SHIFT@{\_ADC\_SCANCTRL\_INPUTMASK\_SHIFT}}
\index{\_ADC\_SCANCTRL\_INPUTMASK\_SHIFT@{\_ADC\_SCANCTRL\_INPUTMASK\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_INPUTMASK\_SHIFT}{\_ADC\_SCANCTRL\_INPUTMASK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga34fd7a1b6b89ee187764b0802332379c} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+SHIFT~8}

Shift value for ADC\+\_\+\+INPUTMASK \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab6910ea592e702415082b4bb124f64ab}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_MASK@{\_ADC\_SCANCTRL\_MASK}}
\index{\_ADC\_SCANCTRL\_MASK@{\_ADC\_SCANCTRL\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_MASK}{\_ADC\_SCANCTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab6910ea592e702415082b4bb124f64ab} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+MASK~0x\+F1\+F7\+FF37\+UL}

Mask for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga985ce4f44a930c234e02caf562dcc13e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_PRSEN\_DEFAULT@{\_ADC\_SCANCTRL\_PRSEN\_DEFAULT}}
\index{\_ADC\_SCANCTRL\_PRSEN\_DEFAULT@{\_ADC\_SCANCTRL\_PRSEN\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_PRSEN\_DEFAULT}{\_ADC\_SCANCTRL\_PRSEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga985ce4f44a930c234e02caf562dcc13e} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga856311abdb22768e3ef940dd0b4136a2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_PRSEN\_MASK@{\_ADC\_SCANCTRL\_PRSEN\_MASK}}
\index{\_ADC\_SCANCTRL\_PRSEN\_MASK@{\_ADC\_SCANCTRL\_PRSEN\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_PRSEN\_MASK}{\_ADC\_SCANCTRL\_PRSEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga856311abdb22768e3ef940dd0b4136a2} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSEN\+\_\+\+MASK~0x1000000\+UL}

Bit mask for ADC\+\_\+\+PRSEN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga80c2ed8a6101af7cc7cbb1d09b3d409f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_PRSEN\_SHIFT@{\_ADC\_SCANCTRL\_PRSEN\_SHIFT}}
\index{\_ADC\_SCANCTRL\_PRSEN\_SHIFT@{\_ADC\_SCANCTRL\_PRSEN\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_PRSEN\_SHIFT}{\_ADC\_SCANCTRL\_PRSEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga80c2ed8a6101af7cc7cbb1d09b3d409f} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSEN\+\_\+\+SHIFT~24}

Shift value for ADC\+\_\+\+PRSEN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2c4728033c253a94b0ced22b5557097e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_PRSSEL\_DEFAULT@{\_ADC\_SCANCTRL\_PRSSEL\_DEFAULT}}
\index{\_ADC\_SCANCTRL\_PRSSEL\_DEFAULT@{\_ADC\_SCANCTRL\_PRSSEL\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_PRSSEL\_DEFAULT}{\_ADC\_SCANCTRL\_PRSSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2c4728033c253a94b0ced22b5557097e} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab700a8306f46173da5ed8f6241a90a15}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_PRSSEL\_MASK@{\_ADC\_SCANCTRL\_PRSSEL\_MASK}}
\index{\_ADC\_SCANCTRL\_PRSSEL\_MASK@{\_ADC\_SCANCTRL\_PRSSEL\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_PRSSEL\_MASK}{\_ADC\_SCANCTRL\_PRSSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab700a8306f46173da5ed8f6241a90a15} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+MASK~0x\+F0000000\+UL}

Bit mask for ADC\+\_\+\+PRSSEL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga6716f22a267fab3127ff46f80eb405d3}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_PRSSEL\_PRSCH0@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH0}}
\index{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH0@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH0}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH0}{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga6716f22a267fab3127ff46f80eb405d3} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH0~0x00000000\+UL}

Mode PRSCH0 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaed3c0fc87c31eb5a5ee8e89acd81e633}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_PRSSEL\_PRSCH1@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH1}}
\index{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH1@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH1}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH1}{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaed3c0fc87c31eb5a5ee8e89acd81e633} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH1~0x00000001\+UL}

Mode PRSCH1 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga0e10d3b14fc77fce0ab0e72023a13fbc}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_PRSSEL\_PRSCH10@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH10}}
\index{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH10@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH10}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH10}{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH10}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga0e10d3b14fc77fce0ab0e72023a13fbc} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH10~0x0000000\+AUL}

Mode PRSCH10 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga25260290e2f82a5209649988fe2a3ebc}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_PRSSEL\_PRSCH11@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH11}}
\index{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH11@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH11}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH11}{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH11}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga25260290e2f82a5209649988fe2a3ebc} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH11~0x0000000\+BUL}

Mode PRSCH11 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac470ca6f6d031051de57f9aacbe9dff2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_PRSSEL\_PRSCH2@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH2}}
\index{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH2@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH2}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH2}{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac470ca6f6d031051de57f9aacbe9dff2} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH2~0x00000002\+UL}

Mode PRSCH2 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaeb30acd8637af816d07f3f9840485891}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_PRSSEL\_PRSCH3@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH3}}
\index{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH3@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH3}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH3}{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaeb30acd8637af816d07f3f9840485891} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH3~0x00000003\+UL}

Mode PRSCH3 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga1518374f455fb6fc48d301861ff8e5da}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_PRSSEL\_PRSCH4@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH4}}
\index{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH4@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH4}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH4}{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga1518374f455fb6fc48d301861ff8e5da} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH4~0x00000004\+UL}

Mode PRSCH4 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga405d332323a7d2f2196ea08a1e40a51d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_PRSSEL\_PRSCH5@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH5}}
\index{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH5@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH5}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH5}{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga405d332323a7d2f2196ea08a1e40a51d} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH5~0x00000005\+UL}

Mode PRSCH5 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad94a9feff09b6214d4421b804186ba1c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_PRSSEL\_PRSCH6@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH6}}
\index{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH6@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH6}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH6}{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad94a9feff09b6214d4421b804186ba1c} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH6~0x00000006\+UL}

Mode PRSCH6 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga19b06993500a2f9f99bd2c442dda0221}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_PRSSEL\_PRSCH7@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH7}}
\index{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH7@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH7}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH7}{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga19b06993500a2f9f99bd2c442dda0221} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH7~0x00000007\+UL}

Mode PRSCH7 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac7f2ef3a29d43469f69b1286f8b9a842}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_PRSSEL\_PRSCH8@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH8}}
\index{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH8@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH8}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH8}{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac7f2ef3a29d43469f69b1286f8b9a842} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH8~0x00000008\+UL}

Mode PRSCH8 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga1f00c627ae791e253945ced6669984c0}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_PRSSEL\_PRSCH9@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH9}}
\index{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH9@{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH9}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH9}{\_ADC\_SCANCTRL\_PRSSEL\_PRSCH9}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga1f00c627ae791e253945ced6669984c0} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH9~0x00000009\+UL}

Mode PRSCH9 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga4ab8010e17a800a63bec25fb90ec7fb5}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_PRSSEL\_SHIFT@{\_ADC\_SCANCTRL\_PRSSEL\_SHIFT}}
\index{\_ADC\_SCANCTRL\_PRSSEL\_SHIFT@{\_ADC\_SCANCTRL\_PRSSEL\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_PRSSEL\_SHIFT}{\_ADC\_SCANCTRL\_PRSSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga4ab8010e17a800a63bec25fb90ec7fb5} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+SHIFT~28}

Shift value for ADC\+\_\+\+PRSSEL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga866911e9c06ad8d7ae518fe9d6ba24bd}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_REF\_1V25@{\_ADC\_SCANCTRL\_REF\_1V25}}
\index{\_ADC\_SCANCTRL\_REF\_1V25@{\_ADC\_SCANCTRL\_REF\_1V25}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_REF\_1V25}{\_ADC\_SCANCTRL\_REF\_1V25}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga866911e9c06ad8d7ae518fe9d6ba24bd} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+1\+V25~0x00000000\+UL}

Mode 1V25 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab6fb9f988dcb64c77ebee7246b21db55}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_REF\_2V5@{\_ADC\_SCANCTRL\_REF\_2V5}}
\index{\_ADC\_SCANCTRL\_REF\_2V5@{\_ADC\_SCANCTRL\_REF\_2V5}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_REF\_2V5}{\_ADC\_SCANCTRL\_REF\_2V5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab6fb9f988dcb64c77ebee7246b21db55} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+2\+V5~0x00000001\+UL}

Mode 2V5 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga750a722c4f45eb9f077b4f47288e0048}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_REF\_2XEXTDIFF@{\_ADC\_SCANCTRL\_REF\_2XEXTDIFF}}
\index{\_ADC\_SCANCTRL\_REF\_2XEXTDIFF@{\_ADC\_SCANCTRL\_REF\_2XEXTDIFF}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_REF\_2XEXTDIFF}{\_ADC\_SCANCTRL\_REF\_2XEXTDIFF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga750a722c4f45eb9f077b4f47288e0048} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+2\+XEXTDIFF~0x00000005\+UL}

Mode 2XEXTDIFF for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7165d223441bf2119ea66d969c9295ad}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_REF\_2XVDD@{\_ADC\_SCANCTRL\_REF\_2XVDD}}
\index{\_ADC\_SCANCTRL\_REF\_2XVDD@{\_ADC\_SCANCTRL\_REF\_2XVDD}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_REF\_2XVDD}{\_ADC\_SCANCTRL\_REF\_2XVDD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7165d223441bf2119ea66d969c9295ad} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+2\+XVDD~0x00000006\+UL}

Mode 2XVDD for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad10d9a394ac8e7a8ee85d22fa450c797}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_REF\_5VDIFF@{\_ADC\_SCANCTRL\_REF\_5VDIFF}}
\index{\_ADC\_SCANCTRL\_REF\_5VDIFF@{\_ADC\_SCANCTRL\_REF\_5VDIFF}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_REF\_5VDIFF}{\_ADC\_SCANCTRL\_REF\_5VDIFF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad10d9a394ac8e7a8ee85d22fa450c797} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+5\+VDIFF~0x00000003\+UL}

Mode 5VDIFF for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa5eb433b59b1fc31cb354b21b8626d30}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_REF\_DEFAULT@{\_ADC\_SCANCTRL\_REF\_DEFAULT}}
\index{\_ADC\_SCANCTRL\_REF\_DEFAULT@{\_ADC\_SCANCTRL\_REF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_REF\_DEFAULT}{\_ADC\_SCANCTRL\_REF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa5eb433b59b1fc31cb354b21b8626d30} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7e213ba116d97295ffe9685d43d2b46a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_REF\_EXTSINGLE@{\_ADC\_SCANCTRL\_REF\_EXTSINGLE}}
\index{\_ADC\_SCANCTRL\_REF\_EXTSINGLE@{\_ADC\_SCANCTRL\_REF\_EXTSINGLE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_REF\_EXTSINGLE}{\_ADC\_SCANCTRL\_REF\_EXTSINGLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7e213ba116d97295ffe9685d43d2b46a} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+EXTSINGLE~0x00000004\+UL}

Mode EXTSINGLE for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga012c6604b4874c4eb6003a12056f60c4}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_REF\_MASK@{\_ADC\_SCANCTRL\_REF\_MASK}}
\index{\_ADC\_SCANCTRL\_REF\_MASK@{\_ADC\_SCANCTRL\_REF\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_REF\_MASK}{\_ADC\_SCANCTRL\_REF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga012c6604b4874c4eb6003a12056f60c4} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+MASK~0x70000\+UL}

Bit mask for ADC\+\_\+\+REF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab2f973cabb20e3807239671550b875a5}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_REF\_SHIFT@{\_ADC\_SCANCTRL\_REF\_SHIFT}}
\index{\_ADC\_SCANCTRL\_REF\_SHIFT@{\_ADC\_SCANCTRL\_REF\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_REF\_SHIFT}{\_ADC\_SCANCTRL\_REF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab2f973cabb20e3807239671550b875a5} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+SHIFT~16}

Shift value for ADC\+\_\+\+REF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga60825765634939007a3c47dd27f19e43}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_REF\_VDD@{\_ADC\_SCANCTRL\_REF\_VDD}}
\index{\_ADC\_SCANCTRL\_REF\_VDD@{\_ADC\_SCANCTRL\_REF\_VDD}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_REF\_VDD}{\_ADC\_SCANCTRL\_REF\_VDD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga60825765634939007a3c47dd27f19e43} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+VDD~0x00000002\+UL}

Mode VDD for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga3298c4a88a7458b0a8f0c04da2a147b0}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_REP\_DEFAULT@{\_ADC\_SCANCTRL\_REP\_DEFAULT}}
\index{\_ADC\_SCANCTRL\_REP\_DEFAULT@{\_ADC\_SCANCTRL\_REP\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_REP\_DEFAULT}{\_ADC\_SCANCTRL\_REP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga3298c4a88a7458b0a8f0c04da2a147b0} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa4da908f83f86709d93c74cac6853a3e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_REP\_MASK@{\_ADC\_SCANCTRL\_REP\_MASK}}
\index{\_ADC\_SCANCTRL\_REP\_MASK@{\_ADC\_SCANCTRL\_REP\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_REP\_MASK}{\_ADC\_SCANCTRL\_REP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa4da908f83f86709d93c74cac6853a3e} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REP\+\_\+\+MASK~0x1\+UL}

Bit mask for ADC\+\_\+\+REP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga59a92a27cb2bf2650148bd840562bd3a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_REP\_SHIFT@{\_ADC\_SCANCTRL\_REP\_SHIFT}}
\index{\_ADC\_SCANCTRL\_REP\_SHIFT@{\_ADC\_SCANCTRL\_REP\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_REP\_SHIFT}{\_ADC\_SCANCTRL\_REP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga59a92a27cb2bf2650148bd840562bd3a} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REP\+\_\+\+SHIFT~0}

Shift value for ADC\+\_\+\+REP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad5c181736c95edd2e21727a58c5c6611}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_RES\_12BIT@{\_ADC\_SCANCTRL\_RES\_12BIT}}
\index{\_ADC\_SCANCTRL\_RES\_12BIT@{\_ADC\_SCANCTRL\_RES\_12BIT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_RES\_12BIT}{\_ADC\_SCANCTRL\_RES\_12BIT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad5c181736c95edd2e21727a58c5c6611} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+12\+BIT~0x00000000\+UL}

Mode 12BIT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga0f8929380199d7e5e4abfd549c2d994b}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_RES\_6BIT@{\_ADC\_SCANCTRL\_RES\_6BIT}}
\index{\_ADC\_SCANCTRL\_RES\_6BIT@{\_ADC\_SCANCTRL\_RES\_6BIT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_RES\_6BIT}{\_ADC\_SCANCTRL\_RES\_6BIT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga0f8929380199d7e5e4abfd549c2d994b} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+6\+BIT~0x00000002\+UL}

Mode 6BIT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga84634f8ff4f0b551759faa2922d33855}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_RES\_8BIT@{\_ADC\_SCANCTRL\_RES\_8BIT}}
\index{\_ADC\_SCANCTRL\_RES\_8BIT@{\_ADC\_SCANCTRL\_RES\_8BIT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_RES\_8BIT}{\_ADC\_SCANCTRL\_RES\_8BIT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga84634f8ff4f0b551759faa2922d33855} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+8\+BIT~0x00000001\+UL}

Mode 8BIT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gabe1f2f316559cd4d4db39eac6cc95278}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_RES\_DEFAULT@{\_ADC\_SCANCTRL\_RES\_DEFAULT}}
\index{\_ADC\_SCANCTRL\_RES\_DEFAULT@{\_ADC\_SCANCTRL\_RES\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_RES\_DEFAULT}{\_ADC\_SCANCTRL\_RES\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gabe1f2f316559cd4d4db39eac6cc95278} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae2f00d86c16bf7f7935efec5089da884}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_RES\_MASK@{\_ADC\_SCANCTRL\_RES\_MASK}}
\index{\_ADC\_SCANCTRL\_RES\_MASK@{\_ADC\_SCANCTRL\_RES\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_RES\_MASK}{\_ADC\_SCANCTRL\_RES\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae2f00d86c16bf7f7935efec5089da884} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+\+MASK~0x30\+UL}

Bit mask for ADC\+\_\+\+RES \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga982d8a61c31d55572f8b04f0fc3126d1}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_RES\_OVS@{\_ADC\_SCANCTRL\_RES\_OVS}}
\index{\_ADC\_SCANCTRL\_RES\_OVS@{\_ADC\_SCANCTRL\_RES\_OVS}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_RES\_OVS}{\_ADC\_SCANCTRL\_RES\_OVS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga982d8a61c31d55572f8b04f0fc3126d1} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+\+OVS~0x00000003\+UL}

Mode OVS for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga77c86b6b649baf57894ba77be5ae9fa0}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_RES\_SHIFT@{\_ADC\_SCANCTRL\_RES\_SHIFT}}
\index{\_ADC\_SCANCTRL\_RES\_SHIFT@{\_ADC\_SCANCTRL\_RES\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_RES\_SHIFT}{\_ADC\_SCANCTRL\_RES\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga77c86b6b649baf57894ba77be5ae9fa0} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+\+SHIFT~4}

Shift value for ADC\+\_\+\+RES \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga43ee31126086ac57f2611a1cd73c00e1}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANCTRL\_RESETVALUE@{\_ADC\_SCANCTRL\_RESETVALUE}}
\index{\_ADC\_SCANCTRL\_RESETVALUE@{\_ADC\_SCANCTRL\_RESETVALUE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANCTRL\_RESETVALUE}{\_ADC\_SCANCTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga43ee31126086ac57f2611a1cd73c00e1} 
\#define \+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga5a64086eb5b739f3ca6e415e230eb778}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANDATA\_DATA\_DEFAULT@{\_ADC\_SCANDATA\_DATA\_DEFAULT}}
\index{\_ADC\_SCANDATA\_DATA\_DEFAULT@{\_ADC\_SCANDATA\_DATA\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANDATA\_DATA\_DEFAULT}{\_ADC\_SCANDATA\_DATA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga5a64086eb5b739f3ca6e415e230eb778} 
\#define \+\_\+\+ADC\+\_\+\+SCANDATA\+\_\+\+DATA\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SCANDATA \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf3472b93245be3a280658f81415580f2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANDATA\_DATA\_MASK@{\_ADC\_SCANDATA\_DATA\_MASK}}
\index{\_ADC\_SCANDATA\_DATA\_MASK@{\_ADC\_SCANDATA\_DATA\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANDATA\_DATA\_MASK}{\_ADC\_SCANDATA\_DATA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf3472b93245be3a280658f81415580f2} 
\#define \+\_\+\+ADC\+\_\+\+SCANDATA\+\_\+\+DATA\+\_\+\+MASK~0x\+FFFFFFFFUL}

Bit mask for ADC\+\_\+\+DATA \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga246a527408f9eb54d0bda3ed461bbfb6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANDATA\_DATA\_SHIFT@{\_ADC\_SCANDATA\_DATA\_SHIFT}}
\index{\_ADC\_SCANDATA\_DATA\_SHIFT@{\_ADC\_SCANDATA\_DATA\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANDATA\_DATA\_SHIFT}{\_ADC\_SCANDATA\_DATA\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga246a527408f9eb54d0bda3ed461bbfb6} 
\#define \+\_\+\+ADC\+\_\+\+SCANDATA\+\_\+\+DATA\+\_\+\+SHIFT~0}

Shift value for ADC\+\_\+\+DATA \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf82c8c42bee82f4969b4affac55dd017}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANDATA\_MASK@{\_ADC\_SCANDATA\_MASK}}
\index{\_ADC\_SCANDATA\_MASK@{\_ADC\_SCANDATA\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANDATA\_MASK}{\_ADC\_SCANDATA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf82c8c42bee82f4969b4affac55dd017} 
\#define \+\_\+\+ADC\+\_\+\+SCANDATA\+\_\+\+MASK~0x\+FFFFFFFFUL}

Mask for ADC\+\_\+\+SCANDATA \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga21d051a3d3e7395648fe562f5ffab193}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANDATA\_RESETVALUE@{\_ADC\_SCANDATA\_RESETVALUE}}
\index{\_ADC\_SCANDATA\_RESETVALUE@{\_ADC\_SCANDATA\_RESETVALUE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANDATA\_RESETVALUE}{\_ADC\_SCANDATA\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga21d051a3d3e7395648fe562f5ffab193} 
\#define \+\_\+\+ADC\+\_\+\+SCANDATA\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for ADC\+\_\+\+SCANDATA \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga94224ea9a99c16d551ec751e5b3f54fe}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANDATAP\_DATAP\_DEFAULT@{\_ADC\_SCANDATAP\_DATAP\_DEFAULT}}
\index{\_ADC\_SCANDATAP\_DATAP\_DEFAULT@{\_ADC\_SCANDATAP\_DATAP\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANDATAP\_DATAP\_DEFAULT}{\_ADC\_SCANDATAP\_DATAP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga94224ea9a99c16d551ec751e5b3f54fe} 
\#define \+\_\+\+ADC\+\_\+\+SCANDATAP\+\_\+\+DATAP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SCANDATAP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaec54a9a39d17505d4d16ab894cb56f5d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANDATAP\_DATAP\_MASK@{\_ADC\_SCANDATAP\_DATAP\_MASK}}
\index{\_ADC\_SCANDATAP\_DATAP\_MASK@{\_ADC\_SCANDATAP\_DATAP\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANDATAP\_DATAP\_MASK}{\_ADC\_SCANDATAP\_DATAP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaec54a9a39d17505d4d16ab894cb56f5d} 
\#define \+\_\+\+ADC\+\_\+\+SCANDATAP\+\_\+\+DATAP\+\_\+\+MASK~0x\+FFFFFFFFUL}

Bit mask for ADC\+\_\+\+DATAP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa9e507d7e38dbe82b1b3492a793f3147}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANDATAP\_DATAP\_SHIFT@{\_ADC\_SCANDATAP\_DATAP\_SHIFT}}
\index{\_ADC\_SCANDATAP\_DATAP\_SHIFT@{\_ADC\_SCANDATAP\_DATAP\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANDATAP\_DATAP\_SHIFT}{\_ADC\_SCANDATAP\_DATAP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa9e507d7e38dbe82b1b3492a793f3147} 
\#define \+\_\+\+ADC\+\_\+\+SCANDATAP\+\_\+\+DATAP\+\_\+\+SHIFT~0}

Shift value for ADC\+\_\+\+DATAP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae8123e874661db9d2982c15b1a2de26e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANDATAP\_MASK@{\_ADC\_SCANDATAP\_MASK}}
\index{\_ADC\_SCANDATAP\_MASK@{\_ADC\_SCANDATAP\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANDATAP\_MASK}{\_ADC\_SCANDATAP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae8123e874661db9d2982c15b1a2de26e} 
\#define \+\_\+\+ADC\+\_\+\+SCANDATAP\+\_\+\+MASK~0x\+FFFFFFFFUL}

Mask for ADC\+\_\+\+SCANDATAP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa0a5787c3510fed5277aa68a0132c05b}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SCANDATAP\_RESETVALUE@{\_ADC\_SCANDATAP\_RESETVALUE}}
\index{\_ADC\_SCANDATAP\_RESETVALUE@{\_ADC\_SCANDATAP\_RESETVALUE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SCANDATAP\_RESETVALUE}{\_ADC\_SCANDATAP\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa0a5787c3510fed5277aa68a0132c05b} 
\#define \+\_\+\+ADC\+\_\+\+SCANDATAP\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for ADC\+\_\+\+SCANDATAP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga87bebb48b91ae1e1fa3a1e34302b1968}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_ADJ\_DEFAULT@{\_ADC\_SINGLECTRL\_ADJ\_DEFAULT}}
\index{\_ADC\_SINGLECTRL\_ADJ\_DEFAULT@{\_ADC\_SINGLECTRL\_ADJ\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_ADJ\_DEFAULT}{\_ADC\_SINGLECTRL\_ADJ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga87bebb48b91ae1e1fa3a1e34302b1968} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga49cb3dbf64ce5cc2704525c5a103aa54}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_ADJ\_LEFT@{\_ADC\_SINGLECTRL\_ADJ\_LEFT}}
\index{\_ADC\_SINGLECTRL\_ADJ\_LEFT@{\_ADC\_SINGLECTRL\_ADJ\_LEFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_ADJ\_LEFT}{\_ADC\_SINGLECTRL\_ADJ\_LEFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga49cb3dbf64ce5cc2704525c5a103aa54} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+LEFT~0x00000001\+UL}

Mode LEFT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga73301ebf7d39b35951be5668fc43889a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_ADJ\_MASK@{\_ADC\_SINGLECTRL\_ADJ\_MASK}}
\index{\_ADC\_SINGLECTRL\_ADJ\_MASK@{\_ADC\_SINGLECTRL\_ADJ\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_ADJ\_MASK}{\_ADC\_SINGLECTRL\_ADJ\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga73301ebf7d39b35951be5668fc43889a} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+MASK~0x4\+UL}

Bit mask for ADC\+\_\+\+ADJ \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab7decf629c8c5b8aee3b8475321ba2c5}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_ADJ\_RIGHT@{\_ADC\_SINGLECTRL\_ADJ\_RIGHT}}
\index{\_ADC\_SINGLECTRL\_ADJ\_RIGHT@{\_ADC\_SINGLECTRL\_ADJ\_RIGHT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_ADJ\_RIGHT}{\_ADC\_SINGLECTRL\_ADJ\_RIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab7decf629c8c5b8aee3b8475321ba2c5} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+RIGHT~0x00000000\+UL}

Mode RIGHT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf6ab23bb76a0955ad7bc27011adfb65c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_ADJ\_SHIFT@{\_ADC\_SINGLECTRL\_ADJ\_SHIFT}}
\index{\_ADC\_SINGLECTRL\_ADJ\_SHIFT@{\_ADC\_SINGLECTRL\_ADJ\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_ADJ\_SHIFT}{\_ADC\_SINGLECTRL\_ADJ\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf6ab23bb76a0955ad7bc27011adfb65c} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+SHIFT~2}

Shift value for ADC\+\_\+\+ADJ \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga52290f72aa6d1851864d95993114ac5e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_AT\_128CYCLES@{\_ADC\_SINGLECTRL\_AT\_128CYCLES}}
\index{\_ADC\_SINGLECTRL\_AT\_128CYCLES@{\_ADC\_SINGLECTRL\_AT\_128CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_AT\_128CYCLES}{\_ADC\_SINGLECTRL\_AT\_128CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga52290f72aa6d1851864d95993114ac5e} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+128\+CYCLES~0x00000007\+UL}

Mode 128CYCLES for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab8809b3eeee1d52872d92f94154d742e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_AT\_16CYCLES@{\_ADC\_SINGLECTRL\_AT\_16CYCLES}}
\index{\_ADC\_SINGLECTRL\_AT\_16CYCLES@{\_ADC\_SINGLECTRL\_AT\_16CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_AT\_16CYCLES}{\_ADC\_SINGLECTRL\_AT\_16CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab8809b3eeee1d52872d92f94154d742e} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+16\+CYCLES~0x00000004\+UL}

Mode 16CYCLES for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad1c557e9b4aad24572116abc1e041874}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_AT\_1CYCLE@{\_ADC\_SINGLECTRL\_AT\_1CYCLE}}
\index{\_ADC\_SINGLECTRL\_AT\_1CYCLE@{\_ADC\_SINGLECTRL\_AT\_1CYCLE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_AT\_1CYCLE}{\_ADC\_SINGLECTRL\_AT\_1CYCLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad1c557e9b4aad24572116abc1e041874} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+1\+CYCLE~0x00000000\+UL}

Mode 1CYCLE for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga06f1997a8129a8fc68e71126cbd5becc}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_AT\_256CYCLES@{\_ADC\_SINGLECTRL\_AT\_256CYCLES}}
\index{\_ADC\_SINGLECTRL\_AT\_256CYCLES@{\_ADC\_SINGLECTRL\_AT\_256CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_AT\_256CYCLES}{\_ADC\_SINGLECTRL\_AT\_256CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga06f1997a8129a8fc68e71126cbd5becc} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+256\+CYCLES~0x00000008\+UL}

Mode 256CYCLES for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga58000edc53d61ed3309a8fc6a3fc31fd}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_AT\_2CYCLES@{\_ADC\_SINGLECTRL\_AT\_2CYCLES}}
\index{\_ADC\_SINGLECTRL\_AT\_2CYCLES@{\_ADC\_SINGLECTRL\_AT\_2CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_AT\_2CYCLES}{\_ADC\_SINGLECTRL\_AT\_2CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga58000edc53d61ed3309a8fc6a3fc31fd} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+2\+CYCLES~0x00000001\+UL}

Mode 2CYCLES for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaab84ff2b3425d00f90e5495db0e6ec18}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_AT\_32CYCLES@{\_ADC\_SINGLECTRL\_AT\_32CYCLES}}
\index{\_ADC\_SINGLECTRL\_AT\_32CYCLES@{\_ADC\_SINGLECTRL\_AT\_32CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_AT\_32CYCLES}{\_ADC\_SINGLECTRL\_AT\_32CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaab84ff2b3425d00f90e5495db0e6ec18} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+32\+CYCLES~0x00000005\+UL}

Mode 32CYCLES for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2bc7b8ecf24faabdf77b1edc80414cad}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_AT\_4CYCLES@{\_ADC\_SINGLECTRL\_AT\_4CYCLES}}
\index{\_ADC\_SINGLECTRL\_AT\_4CYCLES@{\_ADC\_SINGLECTRL\_AT\_4CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_AT\_4CYCLES}{\_ADC\_SINGLECTRL\_AT\_4CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2bc7b8ecf24faabdf77b1edc80414cad} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+4\+CYCLES~0x00000002\+UL}

Mode 4CYCLES for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga25545722750f5856f0342ade320d00be}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_AT\_64CYCLES@{\_ADC\_SINGLECTRL\_AT\_64CYCLES}}
\index{\_ADC\_SINGLECTRL\_AT\_64CYCLES@{\_ADC\_SINGLECTRL\_AT\_64CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_AT\_64CYCLES}{\_ADC\_SINGLECTRL\_AT\_64CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga25545722750f5856f0342ade320d00be} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+64\+CYCLES~0x00000006\+UL}

Mode 64CYCLES for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf511cafe4df968f0e1cf1f3b6f54fd66}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_AT\_8CYCLES@{\_ADC\_SINGLECTRL\_AT\_8CYCLES}}
\index{\_ADC\_SINGLECTRL\_AT\_8CYCLES@{\_ADC\_SINGLECTRL\_AT\_8CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_AT\_8CYCLES}{\_ADC\_SINGLECTRL\_AT\_8CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf511cafe4df968f0e1cf1f3b6f54fd66} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+8\+CYCLES~0x00000003\+UL}

Mode 8CYCLES for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad03322f71581306c50755abff155a1e3}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_AT\_DEFAULT@{\_ADC\_SINGLECTRL\_AT\_DEFAULT}}
\index{\_ADC\_SINGLECTRL\_AT\_DEFAULT@{\_ADC\_SINGLECTRL\_AT\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_AT\_DEFAULT}{\_ADC\_SINGLECTRL\_AT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad03322f71581306c50755abff155a1e3} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga6c373f55ac1a769adfde1fc93cc073a6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_AT\_MASK@{\_ADC\_SINGLECTRL\_AT\_MASK}}
\index{\_ADC\_SINGLECTRL\_AT\_MASK@{\_ADC\_SINGLECTRL\_AT\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_AT\_MASK}{\_ADC\_SINGLECTRL\_AT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga6c373f55ac1a769adfde1fc93cc073a6} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+\+MASK~0x\+F00000\+UL}

Bit mask for ADC\+\_\+\+AT \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac98c6e50cc42f251d91394ed0316f0f9}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_AT\_SHIFT@{\_ADC\_SINGLECTRL\_AT\_SHIFT}}
\index{\_ADC\_SINGLECTRL\_AT\_SHIFT@{\_ADC\_SINGLECTRL\_AT\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_AT\_SHIFT}{\_ADC\_SINGLECTRL\_AT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac98c6e50cc42f251d91394ed0316f0f9} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+\+SHIFT~20}

Shift value for ADC\+\_\+\+AT \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gadb1cbb109ce4b76578c03ba24cf148a6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_DIFF\_DEFAULT@{\_ADC\_SINGLECTRL\_DIFF\_DEFAULT}}
\index{\_ADC\_SINGLECTRL\_DIFF\_DEFAULT@{\_ADC\_SINGLECTRL\_DIFF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_DIFF\_DEFAULT}{\_ADC\_SINGLECTRL\_DIFF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gadb1cbb109ce4b76578c03ba24cf148a6} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+DIFF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga8daef5efa6d69ed02f62d7a71aec7184}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_DIFF\_MASK@{\_ADC\_SINGLECTRL\_DIFF\_MASK}}
\index{\_ADC\_SINGLECTRL\_DIFF\_MASK@{\_ADC\_SINGLECTRL\_DIFF\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_DIFF\_MASK}{\_ADC\_SINGLECTRL\_DIFF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga8daef5efa6d69ed02f62d7a71aec7184} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+DIFF\+\_\+\+MASK~0x2\+UL}

Bit mask for ADC\+\_\+\+DIFF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga82e5209a44d0b4b4a235d463bc61d49a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_DIFF\_SHIFT@{\_ADC\_SINGLECTRL\_DIFF\_SHIFT}}
\index{\_ADC\_SINGLECTRL\_DIFF\_SHIFT@{\_ADC\_SINGLECTRL\_DIFF\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_DIFF\_SHIFT}{\_ADC\_SINGLECTRL\_DIFF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga82e5209a44d0b4b4a235d463bc61d49a} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+DIFF\+\_\+\+SHIFT~1}

Shift value for ADC\+\_\+\+DIFF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga1d4a40be3ddd4084803d1c07514279a5}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_CH0@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH0}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_CH0@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH0}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_CH0}{\_ADC\_SINGLECTRL\_INPUTSEL\_CH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga1d4a40be3ddd4084803d1c07514279a5} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH0~0x00000000\+UL}

Mode CH0 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga38ff2518615e3b06bcd8eed8de7785c7}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_CH0CH1@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH0CH1}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_CH0CH1@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH0CH1}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_CH0CH1}{\_ADC\_SINGLECTRL\_INPUTSEL\_CH0CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga38ff2518615e3b06bcd8eed8de7785c7} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH0\+CH1~0x00000000\+UL}

Mode CH0\+CH1 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga8175b4c8609ad998ef39a88515e23e28}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_CH1@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH1}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_CH1@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH1}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_CH1}{\_ADC\_SINGLECTRL\_INPUTSEL\_CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga8175b4c8609ad998ef39a88515e23e28} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH1~0x00000001\+UL}

Mode CH1 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga54ed706ba35c32fa9deca38653c90de8}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_CH2@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH2}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_CH2@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH2}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_CH2}{\_ADC\_SINGLECTRL\_INPUTSEL\_CH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga54ed706ba35c32fa9deca38653c90de8} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH2~0x00000002\+UL}

Mode CH2 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga9b5bb1b3288de477f6ed9a3658fa9897}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_CH2CH3@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH2CH3}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_CH2CH3@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH2CH3}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_CH2CH3}{\_ADC\_SINGLECTRL\_INPUTSEL\_CH2CH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga9b5bb1b3288de477f6ed9a3658fa9897} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH2\+CH3~0x00000001\+UL}

Mode CH2\+CH3 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga85ae6c8af22957e1b1fa4fd8397012ab}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_CH3@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH3}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_CH3@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH3}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_CH3}{\_ADC\_SINGLECTRL\_INPUTSEL\_CH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga85ae6c8af22957e1b1fa4fd8397012ab} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH3~0x00000003\+UL}

Mode CH3 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae871f040759f364384465313760f3e69}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_CH4@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH4}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_CH4@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH4}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_CH4}{\_ADC\_SINGLECTRL\_INPUTSEL\_CH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae871f040759f364384465313760f3e69} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH4~0x00000004\+UL}

Mode CH4 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga8ff8475484c4b4b214f4f4a12e0b144a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_CH4CH5@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH4CH5}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_CH4CH5@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH4CH5}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_CH4CH5}{\_ADC\_SINGLECTRL\_INPUTSEL\_CH4CH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga8ff8475484c4b4b214f4f4a12e0b144a} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH4\+CH5~0x00000002\+UL}

Mode CH4\+CH5 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gafbcd0810aac2ed274ea64f6eb4e60e01}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_CH5@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH5}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_CH5@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH5}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_CH5}{\_ADC\_SINGLECTRL\_INPUTSEL\_CH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gafbcd0810aac2ed274ea64f6eb4e60e01} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH5~0x00000005\+UL}

Mode CH5 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gabaeaa0bf31d5d4fcbfb232a6640b72e4}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_CH6@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH6}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_CH6@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH6}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_CH6}{\_ADC\_SINGLECTRL\_INPUTSEL\_CH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gabaeaa0bf31d5d4fcbfb232a6640b72e4} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH6~0x00000006\+UL}

Mode CH6 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab9fbe7507e5386a44303f118662f71f2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_CH6CH7@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH6CH7}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_CH6CH7@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH6CH7}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_CH6CH7}{\_ADC\_SINGLECTRL\_INPUTSEL\_CH6CH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab9fbe7507e5386a44303f118662f71f2} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH6\+CH7~0x00000003\+UL}

Mode CH6\+CH7 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gabff7ff9e893ad365a5919e5a407ffadd}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_CH7@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH7}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_CH7@{\_ADC\_SINGLECTRL\_INPUTSEL\_CH7}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_CH7}{\_ADC\_SINGLECTRL\_INPUTSEL\_CH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gabff7ff9e893ad365a5919e5a407ffadd} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH7~0x00000007\+UL}

Mode CH7 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga972d9dd3964a09c64bfddb48aa8861c2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT0@{\_ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT0}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT0@{\_ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT0}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT0}{\_ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga972d9dd3964a09c64bfddb48aa8861c2} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DAC0\+OUT0~0x0000000\+DUL}

Mode DAC0\+OUT0 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae725310eb3596c8c6b7241e33d81c152}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT1@{\_ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT1}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT1@{\_ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT1}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT1}{\_ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae725310eb3596c8c6b7241e33d81c152} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DAC0\+OUT1~0x0000000\+EUL}

Mode DAC0\+OUT1 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga80b216232f96c84ee53aef453e1feaca}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_DEFAULT@{\_ADC\_SINGLECTRL\_INPUTSEL\_DEFAULT}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_DEFAULT@{\_ADC\_SINGLECTRL\_INPUTSEL\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_DEFAULT}{\_ADC\_SINGLECTRL\_INPUTSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga80b216232f96c84ee53aef453e1feaca} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga6b43797bd3ca718d6b25626f50da1411}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_DIFF0@{\_ADC\_SINGLECTRL\_INPUTSEL\_DIFF0}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_DIFF0@{\_ADC\_SINGLECTRL\_INPUTSEL\_DIFF0}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_DIFF0}{\_ADC\_SINGLECTRL\_INPUTSEL\_DIFF0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga6b43797bd3ca718d6b25626f50da1411} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DIFF0~0x00000004\+UL}

Mode DIFF0 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf74d89feb032636f0641152af25ba412}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_MASK@{\_ADC\_SINGLECTRL\_INPUTSEL\_MASK}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_MASK@{\_ADC\_SINGLECTRL\_INPUTSEL\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_MASK}{\_ADC\_SINGLECTRL\_INPUTSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf74d89feb032636f0641152af25ba412} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+MASK~0x\+F00\+UL}

Bit mask for ADC\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaee90f85f0e361cc1f15b61658d0fb268}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_SHIFT@{\_ADC\_SINGLECTRL\_INPUTSEL\_SHIFT}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_SHIFT@{\_ADC\_SINGLECTRL\_INPUTSEL\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_SHIFT}{\_ADC\_SINGLECTRL\_INPUTSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaee90f85f0e361cc1f15b61658d0fb268} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+SHIFT~8}

Shift value for ADC\+\_\+\+INPUTSEL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad3a275ee138935c654180c1ca047d5d5}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_TEMP@{\_ADC\_SINGLECTRL\_INPUTSEL\_TEMP}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_TEMP@{\_ADC\_SINGLECTRL\_INPUTSEL\_TEMP}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_TEMP}{\_ADC\_SINGLECTRL\_INPUTSEL\_TEMP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad3a275ee138935c654180c1ca047d5d5} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+TEMP~0x00000008\+UL}

Mode TEMP for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga94e67e53d05f9faf39c9baee6b8dd6dc}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_VDD@{\_ADC\_SINGLECTRL\_INPUTSEL\_VDD}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_VDD@{\_ADC\_SINGLECTRL\_INPUTSEL\_VDD}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_VDD}{\_ADC\_SINGLECTRL\_INPUTSEL\_VDD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga94e67e53d05f9faf39c9baee6b8dd6dc} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VDD~0x0000000\+AUL}

Mode VDD for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga65f3cb18bf272b035cac692441c8cbe6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_VDDDIV3@{\_ADC\_SINGLECTRL\_INPUTSEL\_VDDDIV3}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_VDDDIV3@{\_ADC\_SINGLECTRL\_INPUTSEL\_VDDDIV3}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_VDDDIV3}{\_ADC\_SINGLECTRL\_INPUTSEL\_VDDDIV3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga65f3cb18bf272b035cac692441c8cbe6} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VDDDIV3~0x00000009\+UL}

Mode VDDDIV3 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga6012c3f83ad3928fdf13fcce221dce9f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_VREFDIV2@{\_ADC\_SINGLECTRL\_INPUTSEL\_VREFDIV2}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_VREFDIV2@{\_ADC\_SINGLECTRL\_INPUTSEL\_VREFDIV2}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_VREFDIV2}{\_ADC\_SINGLECTRL\_INPUTSEL\_VREFDIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga6012c3f83ad3928fdf13fcce221dce9f} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VREFDIV2~0x0000000\+CUL}

Mode VREFDIV2 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga5ffff28e7fd4ddb9e5ca64803f873306}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_INPUTSEL\_VSS@{\_ADC\_SINGLECTRL\_INPUTSEL\_VSS}}
\index{\_ADC\_SINGLECTRL\_INPUTSEL\_VSS@{\_ADC\_SINGLECTRL\_INPUTSEL\_VSS}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_INPUTSEL\_VSS}{\_ADC\_SINGLECTRL\_INPUTSEL\_VSS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga5ffff28e7fd4ddb9e5ca64803f873306} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VSS~0x0000000\+BUL}

Mode VSS for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab1a7f93d2ee0d1cef221cc756c543532}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_MASK@{\_ADC\_SINGLECTRL\_MASK}}
\index{\_ADC\_SINGLECTRL\_MASK@{\_ADC\_SINGLECTRL\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_MASK}{\_ADC\_SINGLECTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab1a7f93d2ee0d1cef221cc756c543532} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+MASK~0x\+F1\+F70\+F37\+UL}

Mask for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga1efcfe6fc0a06ebdeda63815be73bec3}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_PRSEN\_DEFAULT@{\_ADC\_SINGLECTRL\_PRSEN\_DEFAULT}}
\index{\_ADC\_SINGLECTRL\_PRSEN\_DEFAULT@{\_ADC\_SINGLECTRL\_PRSEN\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_PRSEN\_DEFAULT}{\_ADC\_SINGLECTRL\_PRSEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga1efcfe6fc0a06ebdeda63815be73bec3} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf4df366eaab7e00824484e75aa341433}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_PRSEN\_MASK@{\_ADC\_SINGLECTRL\_PRSEN\_MASK}}
\index{\_ADC\_SINGLECTRL\_PRSEN\_MASK@{\_ADC\_SINGLECTRL\_PRSEN\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_PRSEN\_MASK}{\_ADC\_SINGLECTRL\_PRSEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf4df366eaab7e00824484e75aa341433} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSEN\+\_\+\+MASK~0x1000000\+UL}

Bit mask for ADC\+\_\+\+PRSEN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaee82ab4bbce765f619cd0ee04e84dfbf}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_PRSEN\_SHIFT@{\_ADC\_SINGLECTRL\_PRSEN\_SHIFT}}
\index{\_ADC\_SINGLECTRL\_PRSEN\_SHIFT@{\_ADC\_SINGLECTRL\_PRSEN\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_PRSEN\_SHIFT}{\_ADC\_SINGLECTRL\_PRSEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaee82ab4bbce765f619cd0ee04e84dfbf} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSEN\+\_\+\+SHIFT~24}

Shift value for ADC\+\_\+\+PRSEN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga10665485ea8309f664cb24f28c194490}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_PRSSEL\_DEFAULT@{\_ADC\_SINGLECTRL\_PRSSEL\_DEFAULT}}
\index{\_ADC\_SINGLECTRL\_PRSSEL\_DEFAULT@{\_ADC\_SINGLECTRL\_PRSSEL\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_PRSSEL\_DEFAULT}{\_ADC\_SINGLECTRL\_PRSSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga10665485ea8309f664cb24f28c194490} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga9903150e1a3cdc5d50842bf57b96b55c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_PRSSEL\_MASK@{\_ADC\_SINGLECTRL\_PRSSEL\_MASK}}
\index{\_ADC\_SINGLECTRL\_PRSSEL\_MASK@{\_ADC\_SINGLECTRL\_PRSSEL\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_PRSSEL\_MASK}{\_ADC\_SINGLECTRL\_PRSSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga9903150e1a3cdc5d50842bf57b96b55c} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+MASK~0x\+F0000000\+UL}

Bit mask for ADC\+\_\+\+PRSSEL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad933ad1ff461635f8ccfaa5c6483ae91}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH0@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH0}}
\index{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH0@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH0}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH0}{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad933ad1ff461635f8ccfaa5c6483ae91} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH0~0x00000000\+UL}

Mode PRSCH0 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2a9faf22ace0d7155fb7b69082fe883e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH1@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH1}}
\index{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH1@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH1}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH1}{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2a9faf22ace0d7155fb7b69082fe883e} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH1~0x00000001\+UL}

Mode PRSCH1 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga14883da3b258d0257c0114370cdc2f85}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH10@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH10}}
\index{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH10@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH10}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH10}{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH10}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga14883da3b258d0257c0114370cdc2f85} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH10~0x0000000\+AUL}

Mode PRSCH10 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2cfeeb767d1b6bf5c96d6693460cc119}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH11@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH11}}
\index{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH11@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH11}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH11}{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH11}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2cfeeb767d1b6bf5c96d6693460cc119} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH11~0x0000000\+BUL}

Mode PRSCH11 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae992c8991fdc329df9eecc8685f3fb0c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH2@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH2}}
\index{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH2@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH2}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH2}{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae992c8991fdc329df9eecc8685f3fb0c} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH2~0x00000002\+UL}

Mode PRSCH2 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga71e63323c7581321aaa0f5d373c227c8}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH3@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH3}}
\index{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH3@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH3}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH3}{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga71e63323c7581321aaa0f5d373c227c8} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH3~0x00000003\+UL}

Mode PRSCH3 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga4599fe95c4f3adc1d991a1b442a707f7}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH4@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH4}}
\index{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH4@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH4}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH4}{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga4599fe95c4f3adc1d991a1b442a707f7} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH4~0x00000004\+UL}

Mode PRSCH4 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga6493b33776738680896811b1e4d5f833}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH5@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH5}}
\index{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH5@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH5}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH5}{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga6493b33776738680896811b1e4d5f833} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH5~0x00000005\+UL}

Mode PRSCH5 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad9afba32b318094eeba354c48211e8b6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH6@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH6}}
\index{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH6@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH6}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH6}{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad9afba32b318094eeba354c48211e8b6} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH6~0x00000006\+UL}

Mode PRSCH6 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7632101d5d1ce4b4d02e322e5b95e118}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH7@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH7}}
\index{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH7@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH7}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH7}{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7632101d5d1ce4b4d02e322e5b95e118} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH7~0x00000007\+UL}

Mode PRSCH7 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga41d21662326dba89013eaf3c9aec60d7}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH8@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH8}}
\index{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH8@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH8}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH8}{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga41d21662326dba89013eaf3c9aec60d7} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH8~0x00000008\+UL}

Mode PRSCH8 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga0c5518cad4f5661f80add52d8999aff6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH9@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH9}}
\index{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH9@{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH9}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH9}{\_ADC\_SINGLECTRL\_PRSSEL\_PRSCH9}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga0c5518cad4f5661f80add52d8999aff6} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH9~0x00000009\+UL}

Mode PRSCH9 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga27605eebc3336fece2d3367978326889}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_PRSSEL\_SHIFT@{\_ADC\_SINGLECTRL\_PRSSEL\_SHIFT}}
\index{\_ADC\_SINGLECTRL\_PRSSEL\_SHIFT@{\_ADC\_SINGLECTRL\_PRSSEL\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_PRSSEL\_SHIFT}{\_ADC\_SINGLECTRL\_PRSSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga27605eebc3336fece2d3367978326889} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+SHIFT~28}

Shift value for ADC\+\_\+\+PRSSEL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga967a15467a121806220859ca3c61f569}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_REF\_1V25@{\_ADC\_SINGLECTRL\_REF\_1V25}}
\index{\_ADC\_SINGLECTRL\_REF\_1V25@{\_ADC\_SINGLECTRL\_REF\_1V25}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_REF\_1V25}{\_ADC\_SINGLECTRL\_REF\_1V25}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga967a15467a121806220859ca3c61f569} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+1\+V25~0x00000000\+UL}

Mode 1V25 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga28803ac8e8a086f836694b0cc48f5ab5}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_REF\_2V5@{\_ADC\_SINGLECTRL\_REF\_2V5}}
\index{\_ADC\_SINGLECTRL\_REF\_2V5@{\_ADC\_SINGLECTRL\_REF\_2V5}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_REF\_2V5}{\_ADC\_SINGLECTRL\_REF\_2V5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga28803ac8e8a086f836694b0cc48f5ab5} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+2\+V5~0x00000001\+UL}

Mode 2V5 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaca380db8b7dc7df12468b2e60525faba}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_REF\_2XEXTDIFF@{\_ADC\_SINGLECTRL\_REF\_2XEXTDIFF}}
\index{\_ADC\_SINGLECTRL\_REF\_2XEXTDIFF@{\_ADC\_SINGLECTRL\_REF\_2XEXTDIFF}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_REF\_2XEXTDIFF}{\_ADC\_SINGLECTRL\_REF\_2XEXTDIFF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaca380db8b7dc7df12468b2e60525faba} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+2\+XEXTDIFF~0x00000005\+UL}

Mode 2XEXTDIFF for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7d76f1521ba4a3aca0030d5b0ed14786}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_REF\_2XVDD@{\_ADC\_SINGLECTRL\_REF\_2XVDD}}
\index{\_ADC\_SINGLECTRL\_REF\_2XVDD@{\_ADC\_SINGLECTRL\_REF\_2XVDD}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_REF\_2XVDD}{\_ADC\_SINGLECTRL\_REF\_2XVDD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7d76f1521ba4a3aca0030d5b0ed14786} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+2\+XVDD~0x00000006\+UL}

Mode 2XVDD for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gabd70da588771e98dbaab6c206c089837}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_REF\_5VDIFF@{\_ADC\_SINGLECTRL\_REF\_5VDIFF}}
\index{\_ADC\_SINGLECTRL\_REF\_5VDIFF@{\_ADC\_SINGLECTRL\_REF\_5VDIFF}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_REF\_5VDIFF}{\_ADC\_SINGLECTRL\_REF\_5VDIFF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gabd70da588771e98dbaab6c206c089837} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+5\+VDIFF~0x00000003\+UL}

Mode 5VDIFF for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga9b1f6542ecb3d293345e4c88f54a9a85}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_REF\_DEFAULT@{\_ADC\_SINGLECTRL\_REF\_DEFAULT}}
\index{\_ADC\_SINGLECTRL\_REF\_DEFAULT@{\_ADC\_SINGLECTRL\_REF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_REF\_DEFAULT}{\_ADC\_SINGLECTRL\_REF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga9b1f6542ecb3d293345e4c88f54a9a85} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gabae294f1a687869a28918fbd2ad9a763}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_REF\_EXTSINGLE@{\_ADC\_SINGLECTRL\_REF\_EXTSINGLE}}
\index{\_ADC\_SINGLECTRL\_REF\_EXTSINGLE@{\_ADC\_SINGLECTRL\_REF\_EXTSINGLE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_REF\_EXTSINGLE}{\_ADC\_SINGLECTRL\_REF\_EXTSINGLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gabae294f1a687869a28918fbd2ad9a763} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+EXTSINGLE~0x00000004\+UL}

Mode EXTSINGLE for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad98d7043c4dcccb846c5da4ce8514780}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_REF\_MASK@{\_ADC\_SINGLECTRL\_REF\_MASK}}
\index{\_ADC\_SINGLECTRL\_REF\_MASK@{\_ADC\_SINGLECTRL\_REF\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_REF\_MASK}{\_ADC\_SINGLECTRL\_REF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad98d7043c4dcccb846c5da4ce8514780} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+MASK~0x70000\+UL}

Bit mask for ADC\+\_\+\+REF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa752c7adf87ec3e06e593560318204e1}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_REF\_SHIFT@{\_ADC\_SINGLECTRL\_REF\_SHIFT}}
\index{\_ADC\_SINGLECTRL\_REF\_SHIFT@{\_ADC\_SINGLECTRL\_REF\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_REF\_SHIFT}{\_ADC\_SINGLECTRL\_REF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa752c7adf87ec3e06e593560318204e1} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+SHIFT~16}

Shift value for ADC\+\_\+\+REF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga1ef609c4edce94f541eb95b37ed04c30}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_REF\_VDD@{\_ADC\_SINGLECTRL\_REF\_VDD}}
\index{\_ADC\_SINGLECTRL\_REF\_VDD@{\_ADC\_SINGLECTRL\_REF\_VDD}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_REF\_VDD}{\_ADC\_SINGLECTRL\_REF\_VDD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga1ef609c4edce94f541eb95b37ed04c30} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+VDD~0x00000002\+UL}

Mode VDD for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga6517cffb3c277dc14c6b454dd0969d17}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_REP\_DEFAULT@{\_ADC\_SINGLECTRL\_REP\_DEFAULT}}
\index{\_ADC\_SINGLECTRL\_REP\_DEFAULT@{\_ADC\_SINGLECTRL\_REP\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_REP\_DEFAULT}{\_ADC\_SINGLECTRL\_REP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga6517cffb3c277dc14c6b454dd0969d17} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae73ba42258f8fa497e6a0af6b0eedd8b}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_REP\_MASK@{\_ADC\_SINGLECTRL\_REP\_MASK}}
\index{\_ADC\_SINGLECTRL\_REP\_MASK@{\_ADC\_SINGLECTRL\_REP\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_REP\_MASK}{\_ADC\_SINGLECTRL\_REP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae73ba42258f8fa497e6a0af6b0eedd8b} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REP\+\_\+\+MASK~0x1\+UL}

Bit mask for ADC\+\_\+\+REP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga9efdde339b266b5c0e47a03b7b81f901}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_REP\_SHIFT@{\_ADC\_SINGLECTRL\_REP\_SHIFT}}
\index{\_ADC\_SINGLECTRL\_REP\_SHIFT@{\_ADC\_SINGLECTRL\_REP\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_REP\_SHIFT}{\_ADC\_SINGLECTRL\_REP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga9efdde339b266b5c0e47a03b7b81f901} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REP\+\_\+\+SHIFT~0}

Shift value for ADC\+\_\+\+REP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gabc78a5f43fa09e52684a08b67b8257fd}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_RES\_12BIT@{\_ADC\_SINGLECTRL\_RES\_12BIT}}
\index{\_ADC\_SINGLECTRL\_RES\_12BIT@{\_ADC\_SINGLECTRL\_RES\_12BIT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_RES\_12BIT}{\_ADC\_SINGLECTRL\_RES\_12BIT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gabc78a5f43fa09e52684a08b67b8257fd} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+12\+BIT~0x00000000\+UL}

Mode 12BIT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae192bd93973081b43a0e135eea901f05}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_RES\_6BIT@{\_ADC\_SINGLECTRL\_RES\_6BIT}}
\index{\_ADC\_SINGLECTRL\_RES\_6BIT@{\_ADC\_SINGLECTRL\_RES\_6BIT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_RES\_6BIT}{\_ADC\_SINGLECTRL\_RES\_6BIT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae192bd93973081b43a0e135eea901f05} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+6\+BIT~0x00000002\+UL}

Mode 6BIT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7328c74c5d98de61420d3367ca665ea0}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_RES\_8BIT@{\_ADC\_SINGLECTRL\_RES\_8BIT}}
\index{\_ADC\_SINGLECTRL\_RES\_8BIT@{\_ADC\_SINGLECTRL\_RES\_8BIT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_RES\_8BIT}{\_ADC\_SINGLECTRL\_RES\_8BIT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7328c74c5d98de61420d3367ca665ea0} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+8\+BIT~0x00000001\+UL}

Mode 8BIT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa199ba52e4cc12667c7df57ff7bdf4a3}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_RES\_DEFAULT@{\_ADC\_SINGLECTRL\_RES\_DEFAULT}}
\index{\_ADC\_SINGLECTRL\_RES\_DEFAULT@{\_ADC\_SINGLECTRL\_RES\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_RES\_DEFAULT}{\_ADC\_SINGLECTRL\_RES\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa199ba52e4cc12667c7df57ff7bdf4a3} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2816a9c59112cc7a0120af1298ac5261}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_RES\_MASK@{\_ADC\_SINGLECTRL\_RES\_MASK}}
\index{\_ADC\_SINGLECTRL\_RES\_MASK@{\_ADC\_SINGLECTRL\_RES\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_RES\_MASK}{\_ADC\_SINGLECTRL\_RES\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2816a9c59112cc7a0120af1298ac5261} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+\+MASK~0x30\+UL}

Bit mask for ADC\+\_\+\+RES \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaba70b88111cb3785ea088f24e05f26e3}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_RES\_OVS@{\_ADC\_SINGLECTRL\_RES\_OVS}}
\index{\_ADC\_SINGLECTRL\_RES\_OVS@{\_ADC\_SINGLECTRL\_RES\_OVS}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_RES\_OVS}{\_ADC\_SINGLECTRL\_RES\_OVS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaba70b88111cb3785ea088f24e05f26e3} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+\+OVS~0x00000003\+UL}

Mode OVS for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaed4e3876b78676f7f56f9f883b860b88}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_RES\_SHIFT@{\_ADC\_SINGLECTRL\_RES\_SHIFT}}
\index{\_ADC\_SINGLECTRL\_RES\_SHIFT@{\_ADC\_SINGLECTRL\_RES\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_RES\_SHIFT}{\_ADC\_SINGLECTRL\_RES\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaed4e3876b78676f7f56f9f883b860b88} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+\+SHIFT~4}

Shift value for ADC\+\_\+\+RES \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga54f782d5239910d7cfbd041de53d0c1f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLECTRL\_RESETVALUE@{\_ADC\_SINGLECTRL\_RESETVALUE}}
\index{\_ADC\_SINGLECTRL\_RESETVALUE@{\_ADC\_SINGLECTRL\_RESETVALUE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLECTRL\_RESETVALUE}{\_ADC\_SINGLECTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga54f782d5239910d7cfbd041de53d0c1f} 
\#define \+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga6368ccb78f3e8eb43e27eaaf6ef0fa6c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLEDATA\_DATA\_DEFAULT@{\_ADC\_SINGLEDATA\_DATA\_DEFAULT}}
\index{\_ADC\_SINGLEDATA\_DATA\_DEFAULT@{\_ADC\_SINGLEDATA\_DATA\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLEDATA\_DATA\_DEFAULT}{\_ADC\_SINGLEDATA\_DATA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga6368ccb78f3e8eb43e27eaaf6ef0fa6c} 
\#define \+\_\+\+ADC\+\_\+\+SINGLEDATA\+\_\+\+DATA\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SINGLEDATA \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaddadfb9325e537f7c64e6058335cc516}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLEDATA\_DATA\_MASK@{\_ADC\_SINGLEDATA\_DATA\_MASK}}
\index{\_ADC\_SINGLEDATA\_DATA\_MASK@{\_ADC\_SINGLEDATA\_DATA\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLEDATA\_DATA\_MASK}{\_ADC\_SINGLEDATA\_DATA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaddadfb9325e537f7c64e6058335cc516} 
\#define \+\_\+\+ADC\+\_\+\+SINGLEDATA\+\_\+\+DATA\+\_\+\+MASK~0x\+FFFFFFFFUL}

Bit mask for ADC\+\_\+\+DATA \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga767cd355c1ac161860ce4741d706c6d3}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLEDATA\_DATA\_SHIFT@{\_ADC\_SINGLEDATA\_DATA\_SHIFT}}
\index{\_ADC\_SINGLEDATA\_DATA\_SHIFT@{\_ADC\_SINGLEDATA\_DATA\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLEDATA\_DATA\_SHIFT}{\_ADC\_SINGLEDATA\_DATA\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga767cd355c1ac161860ce4741d706c6d3} 
\#define \+\_\+\+ADC\+\_\+\+SINGLEDATA\+\_\+\+DATA\+\_\+\+SHIFT~0}

Shift value for ADC\+\_\+\+DATA \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaaeb7aa3e3fce7733c75a7328fb75828a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLEDATA\_MASK@{\_ADC\_SINGLEDATA\_MASK}}
\index{\_ADC\_SINGLEDATA\_MASK@{\_ADC\_SINGLEDATA\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLEDATA\_MASK}{\_ADC\_SINGLEDATA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaaeb7aa3e3fce7733c75a7328fb75828a} 
\#define \+\_\+\+ADC\+\_\+\+SINGLEDATA\+\_\+\+MASK~0x\+FFFFFFFFUL}

Mask for ADC\+\_\+\+SINGLEDATA \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga396cd36c1444b6c9dc23723597ab7557}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLEDATA\_RESETVALUE@{\_ADC\_SINGLEDATA\_RESETVALUE}}
\index{\_ADC\_SINGLEDATA\_RESETVALUE@{\_ADC\_SINGLEDATA\_RESETVALUE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLEDATA\_RESETVALUE}{\_ADC\_SINGLEDATA\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga396cd36c1444b6c9dc23723597ab7557} 
\#define \+\_\+\+ADC\+\_\+\+SINGLEDATA\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for ADC\+\_\+\+SINGLEDATA \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac86fc8382c41e968d9ed9db62d6b4cf4}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLEDATAP\_DATAP\_DEFAULT@{\_ADC\_SINGLEDATAP\_DATAP\_DEFAULT}}
\index{\_ADC\_SINGLEDATAP\_DATAP\_DEFAULT@{\_ADC\_SINGLEDATAP\_DATAP\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLEDATAP\_DATAP\_DEFAULT}{\_ADC\_SINGLEDATAP\_DATAP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac86fc8382c41e968d9ed9db62d6b4cf4} 
\#define \+\_\+\+ADC\+\_\+\+SINGLEDATAP\+\_\+\+DATAP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+SINGLEDATAP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf566cbc1b029052b84106fd357281e7f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLEDATAP\_DATAP\_MASK@{\_ADC\_SINGLEDATAP\_DATAP\_MASK}}
\index{\_ADC\_SINGLEDATAP\_DATAP\_MASK@{\_ADC\_SINGLEDATAP\_DATAP\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLEDATAP\_DATAP\_MASK}{\_ADC\_SINGLEDATAP\_DATAP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf566cbc1b029052b84106fd357281e7f} 
\#define \+\_\+\+ADC\+\_\+\+SINGLEDATAP\+\_\+\+DATAP\+\_\+\+MASK~0x\+FFFFFFFFUL}

Bit mask for ADC\+\_\+\+DATAP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gabcbaf9506384b4163d90556ce53aedfe}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLEDATAP\_DATAP\_SHIFT@{\_ADC\_SINGLEDATAP\_DATAP\_SHIFT}}
\index{\_ADC\_SINGLEDATAP\_DATAP\_SHIFT@{\_ADC\_SINGLEDATAP\_DATAP\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLEDATAP\_DATAP\_SHIFT}{\_ADC\_SINGLEDATAP\_DATAP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gabcbaf9506384b4163d90556ce53aedfe} 
\#define \+\_\+\+ADC\+\_\+\+SINGLEDATAP\+\_\+\+DATAP\+\_\+\+SHIFT~0}

Shift value for ADC\+\_\+\+DATAP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga247f74225e7c0875a5edfc4b5a0a5753}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLEDATAP\_MASK@{\_ADC\_SINGLEDATAP\_MASK}}
\index{\_ADC\_SINGLEDATAP\_MASK@{\_ADC\_SINGLEDATAP\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLEDATAP\_MASK}{\_ADC\_SINGLEDATAP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga247f74225e7c0875a5edfc4b5a0a5753} 
\#define \+\_\+\+ADC\+\_\+\+SINGLEDATAP\+\_\+\+MASK~0x\+FFFFFFFFUL}

Mask for ADC\+\_\+\+SINGLEDATAP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga944fdac4a1899916e57a57532d29eeb5}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_SINGLEDATAP\_RESETVALUE@{\_ADC\_SINGLEDATAP\_RESETVALUE}}
\index{\_ADC\_SINGLEDATAP\_RESETVALUE@{\_ADC\_SINGLEDATAP\_RESETVALUE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_SINGLEDATAP\_RESETVALUE}{\_ADC\_SINGLEDATAP\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga944fdac4a1899916e57a57532d29eeb5} 
\#define \+\_\+\+ADC\+\_\+\+SINGLEDATAP\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for ADC\+\_\+\+SINGLEDATAP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf5d1cd2233a553c60f59ab1a26d8b525}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_MASK@{\_ADC\_STATUS\_MASK}}
\index{\_ADC\_STATUS\_MASK@{\_ADC\_STATUS\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_MASK}{\_ADC\_STATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf5d1cd2233a553c60f59ab1a26d8b525} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+MASK~0x07031303\+UL}

Mask for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga6b1e8e206992028aab6ddaf2758fefd1}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_RESETVALUE@{\_ADC\_STATUS\_RESETVALUE}}
\index{\_ADC\_STATUS\_RESETVALUE@{\_ADC\_STATUS\_RESETVALUE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_RESETVALUE}{\_ADC\_STATUS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga6b1e8e206992028aab6ddaf2758fefd1} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga87b0c280407e7bd3f9138e2ab2bfd484}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANACT\_DEFAULT@{\_ADC\_STATUS\_SCANACT\_DEFAULT}}
\index{\_ADC\_STATUS\_SCANACT\_DEFAULT@{\_ADC\_STATUS\_SCANACT\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANACT\_DEFAULT}{\_ADC\_STATUS\_SCANACT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga87b0c280407e7bd3f9138e2ab2bfd484} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANACT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga40f1eaa7136ae6a5f6a0577eb51f862f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANACT\_MASK@{\_ADC\_STATUS\_SCANACT\_MASK}}
\index{\_ADC\_STATUS\_SCANACT\_MASK@{\_ADC\_STATUS\_SCANACT\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANACT\_MASK}{\_ADC\_STATUS\_SCANACT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga40f1eaa7136ae6a5f6a0577eb51f862f} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANACT\+\_\+\+MASK~0x2\+UL}

Bit mask for ADC\+\_\+\+SCANACT \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae1e2ff9a634ea897ace838cc795d6533}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANACT\_SHIFT@{\_ADC\_STATUS\_SCANACT\_SHIFT}}
\index{\_ADC\_STATUS\_SCANACT\_SHIFT@{\_ADC\_STATUS\_SCANACT\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANACT\_SHIFT}{\_ADC\_STATUS\_SCANACT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae1e2ff9a634ea897ace838cc795d6533} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANACT\+\_\+\+SHIFT~1}

Shift value for ADC\+\_\+\+SCANACT \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gadfc74e10ac74cefd3b49aee0cc31f488}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANDATASRC\_CH0@{\_ADC\_STATUS\_SCANDATASRC\_CH0}}
\index{\_ADC\_STATUS\_SCANDATASRC\_CH0@{\_ADC\_STATUS\_SCANDATASRC\_CH0}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANDATASRC\_CH0}{\_ADC\_STATUS\_SCANDATASRC\_CH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gadfc74e10ac74cefd3b49aee0cc31f488} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH0~0x00000000\+UL}

Mode CH0 for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac9406899056e9a0e9e58bb706fe4f7ed}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANDATASRC\_CH1@{\_ADC\_STATUS\_SCANDATASRC\_CH1}}
\index{\_ADC\_STATUS\_SCANDATASRC\_CH1@{\_ADC\_STATUS\_SCANDATASRC\_CH1}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANDATASRC\_CH1}{\_ADC\_STATUS\_SCANDATASRC\_CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac9406899056e9a0e9e58bb706fe4f7ed} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH1~0x00000001\+UL}

Mode CH1 for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga253ba84c8012cbb02c836587e91cb02b}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANDATASRC\_CH2@{\_ADC\_STATUS\_SCANDATASRC\_CH2}}
\index{\_ADC\_STATUS\_SCANDATASRC\_CH2@{\_ADC\_STATUS\_SCANDATASRC\_CH2}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANDATASRC\_CH2}{\_ADC\_STATUS\_SCANDATASRC\_CH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga253ba84c8012cbb02c836587e91cb02b} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH2~0x00000002\+UL}

Mode CH2 for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga5d01885b43d7c724d212e0d1028b75eb}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANDATASRC\_CH3@{\_ADC\_STATUS\_SCANDATASRC\_CH3}}
\index{\_ADC\_STATUS\_SCANDATASRC\_CH3@{\_ADC\_STATUS\_SCANDATASRC\_CH3}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANDATASRC\_CH3}{\_ADC\_STATUS\_SCANDATASRC\_CH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga5d01885b43d7c724d212e0d1028b75eb} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH3~0x00000003\+UL}

Mode CH3 for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga34d787666e68082a33f335628f516437}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANDATASRC\_CH4@{\_ADC\_STATUS\_SCANDATASRC\_CH4}}
\index{\_ADC\_STATUS\_SCANDATASRC\_CH4@{\_ADC\_STATUS\_SCANDATASRC\_CH4}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANDATASRC\_CH4}{\_ADC\_STATUS\_SCANDATASRC\_CH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga34d787666e68082a33f335628f516437} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH4~0x00000004\+UL}

Mode CH4 for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga33e8e17ea30bb4522d34e0499fb588d9}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANDATASRC\_CH5@{\_ADC\_STATUS\_SCANDATASRC\_CH5}}
\index{\_ADC\_STATUS\_SCANDATASRC\_CH5@{\_ADC\_STATUS\_SCANDATASRC\_CH5}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANDATASRC\_CH5}{\_ADC\_STATUS\_SCANDATASRC\_CH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga33e8e17ea30bb4522d34e0499fb588d9} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH5~0x00000005\+UL}

Mode CH5 for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gafecade31d4176ed6f00e6bd7eff87233}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANDATASRC\_CH6@{\_ADC\_STATUS\_SCANDATASRC\_CH6}}
\index{\_ADC\_STATUS\_SCANDATASRC\_CH6@{\_ADC\_STATUS\_SCANDATASRC\_CH6}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANDATASRC\_CH6}{\_ADC\_STATUS\_SCANDATASRC\_CH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gafecade31d4176ed6f00e6bd7eff87233} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH6~0x00000006\+UL}

Mode CH6 for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad80051bf1c7de52696e8e04851f81fad}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANDATASRC\_CH7@{\_ADC\_STATUS\_SCANDATASRC\_CH7}}
\index{\_ADC\_STATUS\_SCANDATASRC\_CH7@{\_ADC\_STATUS\_SCANDATASRC\_CH7}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANDATASRC\_CH7}{\_ADC\_STATUS\_SCANDATASRC\_CH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad80051bf1c7de52696e8e04851f81fad} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH7~0x00000007\+UL}

Mode CH7 for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga99eb237222d938048482211c107c5f37}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANDATASRC\_DEFAULT@{\_ADC\_STATUS\_SCANDATASRC\_DEFAULT}}
\index{\_ADC\_STATUS\_SCANDATASRC\_DEFAULT@{\_ADC\_STATUS\_SCANDATASRC\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANDATASRC\_DEFAULT}{\_ADC\_STATUS\_SCANDATASRC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga99eb237222d938048482211c107c5f37} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac9fee6d890ab404b420f00ac9835d4a5}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANDATASRC\_MASK@{\_ADC\_STATUS\_SCANDATASRC\_MASK}}
\index{\_ADC\_STATUS\_SCANDATASRC\_MASK@{\_ADC\_STATUS\_SCANDATASRC\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANDATASRC\_MASK}{\_ADC\_STATUS\_SCANDATASRC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac9fee6d890ab404b420f00ac9835d4a5} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+MASK~0x7000000\+UL}

Bit mask for ADC\+\_\+\+SCANDATASRC \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga621cab053656f677170dc64e970f2427}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANDATASRC\_SHIFT@{\_ADC\_STATUS\_SCANDATASRC\_SHIFT}}
\index{\_ADC\_STATUS\_SCANDATASRC\_SHIFT@{\_ADC\_STATUS\_SCANDATASRC\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANDATASRC\_SHIFT}{\_ADC\_STATUS\_SCANDATASRC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga621cab053656f677170dc64e970f2427} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+SHIFT~24}

Shift value for ADC\+\_\+\+SCANDATASRC \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga38680f104ad736703bfef46917a6b9aa}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANDV\_DEFAULT@{\_ADC\_STATUS\_SCANDV\_DEFAULT}}
\index{\_ADC\_STATUS\_SCANDV\_DEFAULT@{\_ADC\_STATUS\_SCANDV\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANDV\_DEFAULT}{\_ADC\_STATUS\_SCANDV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga38680f104ad736703bfef46917a6b9aa} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga31d9fbdd59dd01eef99fc8ca6b6499f6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANDV\_MASK@{\_ADC\_STATUS\_SCANDV\_MASK}}
\index{\_ADC\_STATUS\_SCANDV\_MASK@{\_ADC\_STATUS\_SCANDV\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANDV\_MASK}{\_ADC\_STATUS\_SCANDV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga31d9fbdd59dd01eef99fc8ca6b6499f6} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDV\+\_\+\+MASK~0x20000\+UL}

Bit mask for ADC\+\_\+\+SCANDV \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7036d6a559b8fefaf536b56fb1be20cd}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANDV\_SHIFT@{\_ADC\_STATUS\_SCANDV\_SHIFT}}
\index{\_ADC\_STATUS\_SCANDV\_SHIFT@{\_ADC\_STATUS\_SCANDV\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANDV\_SHIFT}{\_ADC\_STATUS\_SCANDV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7036d6a559b8fefaf536b56fb1be20cd} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDV\+\_\+\+SHIFT~17}

Shift value for ADC\+\_\+\+SCANDV \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga54b5876ae24f03650156597f9d45e6b8}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANREFWARM\_DEFAULT@{\_ADC\_STATUS\_SCANREFWARM\_DEFAULT}}
\index{\_ADC\_STATUS\_SCANREFWARM\_DEFAULT@{\_ADC\_STATUS\_SCANREFWARM\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANREFWARM\_DEFAULT}{\_ADC\_STATUS\_SCANREFWARM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga54b5876ae24f03650156597f9d45e6b8} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANREFWARM\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga8cf3c4e272fd4757eb88ccfc5a725dda}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANREFWARM\_MASK@{\_ADC\_STATUS\_SCANREFWARM\_MASK}}
\index{\_ADC\_STATUS\_SCANREFWARM\_MASK@{\_ADC\_STATUS\_SCANREFWARM\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANREFWARM\_MASK}{\_ADC\_STATUS\_SCANREFWARM\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga8cf3c4e272fd4757eb88ccfc5a725dda} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANREFWARM\+\_\+\+MASK~0x200\+UL}

Bit mask for ADC\+\_\+\+SCANREFWARM \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga8cb60da70e17798984a14b63f4b584a1}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SCANREFWARM\_SHIFT@{\_ADC\_STATUS\_SCANREFWARM\_SHIFT}}
\index{\_ADC\_STATUS\_SCANREFWARM\_SHIFT@{\_ADC\_STATUS\_SCANREFWARM\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SCANREFWARM\_SHIFT}{\_ADC\_STATUS\_SCANREFWARM\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga8cb60da70e17798984a14b63f4b584a1} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANREFWARM\+\_\+\+SHIFT~9}

Shift value for ADC\+\_\+\+SCANREFWARM \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7f6818650387f7b0a3eca8e20842b13c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SINGLEACT\_DEFAULT@{\_ADC\_STATUS\_SINGLEACT\_DEFAULT}}
\index{\_ADC\_STATUS\_SINGLEACT\_DEFAULT@{\_ADC\_STATUS\_SINGLEACT\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SINGLEACT\_DEFAULT}{\_ADC\_STATUS\_SINGLEACT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7f6818650387f7b0a3eca8e20842b13c} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEACT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga3c02072821d545f7a8ba66bcfa6d6f97}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SINGLEACT\_MASK@{\_ADC\_STATUS\_SINGLEACT\_MASK}}
\index{\_ADC\_STATUS\_SINGLEACT\_MASK@{\_ADC\_STATUS\_SINGLEACT\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SINGLEACT\_MASK}{\_ADC\_STATUS\_SINGLEACT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga3c02072821d545f7a8ba66bcfa6d6f97} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEACT\+\_\+\+MASK~0x1\+UL}

Bit mask for ADC\+\_\+\+SINGLEACT \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad7e0e36dc5ddc0c4fc2e44bf48cb906e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SINGLEACT\_SHIFT@{\_ADC\_STATUS\_SINGLEACT\_SHIFT}}
\index{\_ADC\_STATUS\_SINGLEACT\_SHIFT@{\_ADC\_STATUS\_SINGLEACT\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SINGLEACT\_SHIFT}{\_ADC\_STATUS\_SINGLEACT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad7e0e36dc5ddc0c4fc2e44bf48cb906e} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEACT\+\_\+\+SHIFT~0}

Shift value for ADC\+\_\+\+SINGLEACT \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf9927982b4cf5d170d1ed871ecbc28f9}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SINGLEDV\_DEFAULT@{\_ADC\_STATUS\_SINGLEDV\_DEFAULT}}
\index{\_ADC\_STATUS\_SINGLEDV\_DEFAULT@{\_ADC\_STATUS\_SINGLEDV\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SINGLEDV\_DEFAULT}{\_ADC\_STATUS\_SINGLEDV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf9927982b4cf5d170d1ed871ecbc28f9} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEDV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga237af5b95fb72476ef06c63007165a46}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SINGLEDV\_MASK@{\_ADC\_STATUS\_SINGLEDV\_MASK}}
\index{\_ADC\_STATUS\_SINGLEDV\_MASK@{\_ADC\_STATUS\_SINGLEDV\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SINGLEDV\_MASK}{\_ADC\_STATUS\_SINGLEDV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga237af5b95fb72476ef06c63007165a46} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEDV\+\_\+\+MASK~0x10000\+UL}

Bit mask for ADC\+\_\+\+SINGLEDV \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf29bb0fcc53cc07f63b42962c6e9c188}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SINGLEDV\_SHIFT@{\_ADC\_STATUS\_SINGLEDV\_SHIFT}}
\index{\_ADC\_STATUS\_SINGLEDV\_SHIFT@{\_ADC\_STATUS\_SINGLEDV\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SINGLEDV\_SHIFT}{\_ADC\_STATUS\_SINGLEDV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf29bb0fcc53cc07f63b42962c6e9c188} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEDV\+\_\+\+SHIFT~16}

Shift value for ADC\+\_\+\+SINGLEDV \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab4be2cd860036b881f3173e046835966}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SINGLEREFWARM\_DEFAULT@{\_ADC\_STATUS\_SINGLEREFWARM\_DEFAULT}}
\index{\_ADC\_STATUS\_SINGLEREFWARM\_DEFAULT@{\_ADC\_STATUS\_SINGLEREFWARM\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SINGLEREFWARM\_DEFAULT}{\_ADC\_STATUS\_SINGLEREFWARM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab4be2cd860036b881f3173e046835966} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEREFWARM\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga4e6dd09a51103f962c240a7551fddf9e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SINGLEREFWARM\_MASK@{\_ADC\_STATUS\_SINGLEREFWARM\_MASK}}
\index{\_ADC\_STATUS\_SINGLEREFWARM\_MASK@{\_ADC\_STATUS\_SINGLEREFWARM\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SINGLEREFWARM\_MASK}{\_ADC\_STATUS\_SINGLEREFWARM\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga4e6dd09a51103f962c240a7551fddf9e} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEREFWARM\+\_\+\+MASK~0x100\+UL}

Bit mask for ADC\+\_\+\+SINGLEREFWARM \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf13af9fa48ee15b446c166dd625f73b2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_SINGLEREFWARM\_SHIFT@{\_ADC\_STATUS\_SINGLEREFWARM\_SHIFT}}
\index{\_ADC\_STATUS\_SINGLEREFWARM\_SHIFT@{\_ADC\_STATUS\_SINGLEREFWARM\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_SINGLEREFWARM\_SHIFT}{\_ADC\_STATUS\_SINGLEREFWARM\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf13af9fa48ee15b446c166dd625f73b2} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEREFWARM\+\_\+\+SHIFT~8}

Shift value for ADC\+\_\+\+SINGLEREFWARM \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae6668e146b31093fe83d8d4136132a7c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_WARM\_DEFAULT@{\_ADC\_STATUS\_WARM\_DEFAULT}}
\index{\_ADC\_STATUS\_WARM\_DEFAULT@{\_ADC\_STATUS\_WARM\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_WARM\_DEFAULT}{\_ADC\_STATUS\_WARM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae6668e146b31093fe83d8d4136132a7c} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+WARM\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga0639a6d2e4f848cfda48833d36221dfd}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_WARM\_MASK@{\_ADC\_STATUS\_WARM\_MASK}}
\index{\_ADC\_STATUS\_WARM\_MASK@{\_ADC\_STATUS\_WARM\_MASK}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_WARM\_MASK}{\_ADC\_STATUS\_WARM\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga0639a6d2e4f848cfda48833d36221dfd} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+WARM\+\_\+\+MASK~0x1000\+UL}

Bit mask for ADC\+\_\+\+WARM \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf8a6005983e536e4916d347cd59495e8}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!\_ADC\_STATUS\_WARM\_SHIFT@{\_ADC\_STATUS\_WARM\_SHIFT}}
\index{\_ADC\_STATUS\_WARM\_SHIFT@{\_ADC\_STATUS\_WARM\_SHIFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_ADC\_STATUS\_WARM\_SHIFT}{\_ADC\_STATUS\_WARM\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf8a6005983e536e4916d347cd59495e8} 
\#define \+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+WARM\+\_\+\+SHIFT~12}

Shift value for ADC\+\_\+\+WARM \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga57ac051b8ba8553986213459b08ef625}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_BIASPROG\_BIASPROG\_DEFAULT@{ADC\_BIASPROG\_BIASPROG\_DEFAULT}}
\index{ADC\_BIASPROG\_BIASPROG\_DEFAULT@{ADC\_BIASPROG\_BIASPROG\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_BIASPROG\_BIASPROG\_DEFAULT}{ADC\_BIASPROG\_BIASPROG\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga57ac051b8ba8553986213459b08ef625} 
\#define ADC\+\_\+\+BIASPROG\+\_\+\+BIASPROG\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4a5d553f80864e3d2ed3e811b1af8db9}{\+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+BIASPROG\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ADC\+\_\+\+BIASPROG \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga3d595a195ee090b80ef0cbb431594765}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_BIASPROG\_COMPBIAS\_DEFAULT@{ADC\_BIASPROG\_COMPBIAS\_DEFAULT}}
\index{ADC\_BIASPROG\_COMPBIAS\_DEFAULT@{ADC\_BIASPROG\_COMPBIAS\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_BIASPROG\_COMPBIAS\_DEFAULT}{ADC\_BIASPROG\_COMPBIAS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga3d595a195ee090b80ef0cbb431594765} 
\#define ADC\+\_\+\+BIASPROG\+\_\+\+COMPBIAS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4b72dbe51f11a7e3c2ce91593bd0763b}{\+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+COMPBIAS\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for ADC\+\_\+\+BIASPROG \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga08af943294c85f0e4f4a35d9c9580314}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_BIASPROG\_HALFBIAS@{ADC\_BIASPROG\_HALFBIAS}}
\index{ADC\_BIASPROG\_HALFBIAS@{ADC\_BIASPROG\_HALFBIAS}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_BIASPROG\_HALFBIAS}{ADC\_BIASPROG\_HALFBIAS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga08af943294c85f0e4f4a35d9c9580314} 
\#define ADC\+\_\+\+BIASPROG\+\_\+\+HALFBIAS~(0x1\+UL $<$$<$ 6)}

Half Bias Current \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga6bb76a1959fc1b9dfec0f50bfbffb2b9}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_BIASPROG\_HALFBIAS\_DEFAULT@{ADC\_BIASPROG\_HALFBIAS\_DEFAULT}}
\index{ADC\_BIASPROG\_HALFBIAS\_DEFAULT@{ADC\_BIASPROG\_HALFBIAS\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_BIASPROG\_HALFBIAS\_DEFAULT}{ADC\_BIASPROG\_HALFBIAS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga6bb76a1959fc1b9dfec0f50bfbffb2b9} 
\#define ADC\+\_\+\+BIASPROG\+\_\+\+HALFBIAS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gacd44f9f1bc3a139ced84b5236ee8c80b}{\+\_\+\+ADC\+\_\+\+BIASPROG\+\_\+\+HALFBIAS\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for ADC\+\_\+\+BIASPROG \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga0e6b8d130dc32f5c943b210d7e0c0028}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CAL\_SCANGAIN\_DEFAULT@{ADC\_CAL\_SCANGAIN\_DEFAULT}}
\index{ADC\_CAL\_SCANGAIN\_DEFAULT@{ADC\_CAL\_SCANGAIN\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CAL\_SCANGAIN\_DEFAULT}{ADC\_CAL\_SCANGAIN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga0e6b8d130dc32f5c943b210d7e0c0028} 
\#define ADC\+\_\+\+CAL\+\_\+\+SCANGAIN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3f1c2543cd290550d867ae9c86a3c8dc}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SCANGAIN\+\_\+\+DEFAULT}} $<$$<$ 24)}

Shifted mode DEFAULT for ADC\+\_\+\+CAL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga562c5a5279f37ad6c27874ca084b65e5}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CAL\_SCANOFFSET\_DEFAULT@{ADC\_CAL\_SCANOFFSET\_DEFAULT}}
\index{ADC\_CAL\_SCANOFFSET\_DEFAULT@{ADC\_CAL\_SCANOFFSET\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CAL\_SCANOFFSET\_DEFAULT}{ADC\_CAL\_SCANOFFSET\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga562c5a5279f37ad6c27874ca084b65e5} 
\#define ADC\+\_\+\+CAL\+\_\+\+SCANOFFSET\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga883994d3755e17f4ff5e5201b542060e}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SCANOFFSET\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for ADC\+\_\+\+CAL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga166e8c5c2448415f74b5b86b7b6985fd}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CAL\_SINGLEGAIN\_DEFAULT@{ADC\_CAL\_SINGLEGAIN\_DEFAULT}}
\index{ADC\_CAL\_SINGLEGAIN\_DEFAULT@{ADC\_CAL\_SINGLEGAIN\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CAL\_SINGLEGAIN\_DEFAULT}{ADC\_CAL\_SINGLEGAIN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga166e8c5c2448415f74b5b86b7b6985fd} 
\#define ADC\+\_\+\+CAL\+\_\+\+SINGLEGAIN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae849969911977faea60747ff56d17d7c}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SINGLEGAIN\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for ADC\+\_\+\+CAL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga354b0af442efdb63243b0f5df98bec61}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CAL\_SINGLEOFFSET\_DEFAULT@{ADC\_CAL\_SINGLEOFFSET\_DEFAULT}}
\index{ADC\_CAL\_SINGLEOFFSET\_DEFAULT@{ADC\_CAL\_SINGLEOFFSET\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CAL\_SINGLEOFFSET\_DEFAULT}{ADC\_CAL\_SINGLEOFFSET\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga354b0af442efdb63243b0f5df98bec61} 
\#define ADC\+\_\+\+CAL\+\_\+\+SINGLEOFFSET\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga026a4c6bdccd3c45d1570bf08c3763c2}{\+\_\+\+ADC\+\_\+\+CAL\+\_\+\+SINGLEOFFSET\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ADC\+\_\+\+CAL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab793cef6fd124003253271898c84bed0}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CMD\_SCANSTART@{ADC\_CMD\_SCANSTART}}
\index{ADC\_CMD\_SCANSTART@{ADC\_CMD\_SCANSTART}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CMD\_SCANSTART}{ADC\_CMD\_SCANSTART}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab793cef6fd124003253271898c84bed0} 
\#define ADC\+\_\+\+CMD\+\_\+\+SCANSTART~(0x1\+UL $<$$<$ 2)}

Scan Sequence Start \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2644385acc6d59579ec10da4ddc532b2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CMD\_SCANSTART\_DEFAULT@{ADC\_CMD\_SCANSTART\_DEFAULT}}
\index{ADC\_CMD\_SCANSTART\_DEFAULT@{ADC\_CMD\_SCANSTART\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CMD\_SCANSTART\_DEFAULT}{ADC\_CMD\_SCANSTART\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2644385acc6d59579ec10da4ddc532b2} 
\#define ADC\+\_\+\+CMD\+\_\+\+SCANSTART\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga44020709fe2c705265cf5d400306e084}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SCANSTART\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for ADC\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga22c75882048c12de77a8bb674c66e1f1}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CMD\_SCANSTOP@{ADC\_CMD\_SCANSTOP}}
\index{ADC\_CMD\_SCANSTOP@{ADC\_CMD\_SCANSTOP}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CMD\_SCANSTOP}{ADC\_CMD\_SCANSTOP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga22c75882048c12de77a8bb674c66e1f1} 
\#define ADC\+\_\+\+CMD\+\_\+\+SCANSTOP~(0x1\+UL $<$$<$ 3)}

Scan Sequence Stop \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga8c1e2b2452835fed0b4fe67bfb93c4c6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CMD\_SCANSTOP\_DEFAULT@{ADC\_CMD\_SCANSTOP\_DEFAULT}}
\index{ADC\_CMD\_SCANSTOP\_DEFAULT@{ADC\_CMD\_SCANSTOP\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CMD\_SCANSTOP\_DEFAULT}{ADC\_CMD\_SCANSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga8c1e2b2452835fed0b4fe67bfb93c4c6} 
\#define ADC\+\_\+\+CMD\+\_\+\+SCANSTOP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabde7610653709dd48df5587744d00082}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SCANSTOP\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for ADC\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga9fa023cceb4733aa7d79c22bd052c557}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CMD\_SINGLESTART@{ADC\_CMD\_SINGLESTART}}
\index{ADC\_CMD\_SINGLESTART@{ADC\_CMD\_SINGLESTART}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CMD\_SINGLESTART}{ADC\_CMD\_SINGLESTART}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga9fa023cceb4733aa7d79c22bd052c557} 
\#define ADC\+\_\+\+CMD\+\_\+\+SINGLESTART~(0x1\+UL $<$$<$ 0)}

Single Conversion Start \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaced53d532d3962d22371ce8bfc38fece}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CMD\_SINGLESTART\_DEFAULT@{ADC\_CMD\_SINGLESTART\_DEFAULT}}
\index{ADC\_CMD\_SINGLESTART\_DEFAULT@{ADC\_CMD\_SINGLESTART\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CMD\_SINGLESTART\_DEFAULT}{ADC\_CMD\_SINGLESTART\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaced53d532d3962d22371ce8bfc38fece} 
\#define ADC\+\_\+\+CMD\+\_\+\+SINGLESTART\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa9293052a76ab9fa1f10f782ce685fa2}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SINGLESTART\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ADC\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab63b591d9d051a6c3885f3e6f41d96db}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CMD\_SINGLESTOP@{ADC\_CMD\_SINGLESTOP}}
\index{ADC\_CMD\_SINGLESTOP@{ADC\_CMD\_SINGLESTOP}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CMD\_SINGLESTOP}{ADC\_CMD\_SINGLESTOP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab63b591d9d051a6c3885f3e6f41d96db} 
\#define ADC\+\_\+\+CMD\+\_\+\+SINGLESTOP~(0x1\+UL $<$$<$ 1)}

Single Conversion Stop \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae3fd9d509cb33645a9ca598f22f326e7}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CMD\_SINGLESTOP\_DEFAULT@{ADC\_CMD\_SINGLESTOP\_DEFAULT}}
\index{ADC\_CMD\_SINGLESTOP\_DEFAULT@{ADC\_CMD\_SINGLESTOP\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CMD\_SINGLESTOP\_DEFAULT}{ADC\_CMD\_SINGLESTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae3fd9d509cb33645a9ca598f22f326e7} 
\#define ADC\+\_\+\+CMD\+\_\+\+SINGLESTOP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gacfa727c3e44521e6aec06d221b64911f}{\+\_\+\+ADC\+\_\+\+CMD\+\_\+\+SINGLESTOP\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for ADC\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga01b89b1af34fedd56491414da539c1f3}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_LPFMODE\_BYPASS@{ADC\_CTRL\_LPFMODE\_BYPASS}}
\index{ADC\_CTRL\_LPFMODE\_BYPASS@{ADC\_CTRL\_LPFMODE\_BYPASS}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_LPFMODE\_BYPASS}{ADC\_CTRL\_LPFMODE\_BYPASS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga01b89b1af34fedd56491414da539c1f3} 
\#define ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+BYPASS~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gade03f597f431e7860c1ee8348a6b2efd}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+BYPASS}} $<$$<$ 4)}

Shifted mode BYPASS for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab30b994117ff0a94abce4524a388dd46}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_LPFMODE\_DECAP@{ADC\_CTRL\_LPFMODE\_DECAP}}
\index{ADC\_CTRL\_LPFMODE\_DECAP@{ADC\_CTRL\_LPFMODE\_DECAP}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_LPFMODE\_DECAP}{ADC\_CTRL\_LPFMODE\_DECAP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab30b994117ff0a94abce4524a388dd46} 
\#define ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+DECAP~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8e00f5110a8df4e190ce01dcd3746676}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+DECAP}} $<$$<$ 4)}

Shifted mode DECAP for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga490a0211527d3f329bd0caa36fb46952}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_LPFMODE\_DEFAULT@{ADC\_CTRL\_LPFMODE\_DEFAULT}}
\index{ADC\_CTRL\_LPFMODE\_DEFAULT@{ADC\_CTRL\_LPFMODE\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_LPFMODE\_DEFAULT}{ADC\_CTRL\_LPFMODE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga490a0211527d3f329bd0caa36fb46952} 
\#define ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga80f0861973be93fc25b003e650435cc2}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga464411013ca59bbabd0b9cc1f4eace36}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_LPFMODE\_RCFILT@{ADC\_CTRL\_LPFMODE\_RCFILT}}
\index{ADC\_CTRL\_LPFMODE\_RCFILT@{ADC\_CTRL\_LPFMODE\_RCFILT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_LPFMODE\_RCFILT}{ADC\_CTRL\_LPFMODE\_RCFILT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga464411013ca59bbabd0b9cc1f4eace36} 
\#define ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+RCFILT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga45b9b0be79498b66ed2e9ae59ca384ab}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+LPFMODE\+\_\+\+RCFILT}} $<$$<$ 4)}

Shifted mode RCFILT for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga486cc0d2e278a4a7625ecfc6eb0cd7e4}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_OVSRSEL\_DEFAULT@{ADC\_CTRL\_OVSRSEL\_DEFAULT}}
\index{ADC\_CTRL\_OVSRSEL\_DEFAULT@{ADC\_CTRL\_OVSRSEL\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_OVSRSEL\_DEFAULT}{ADC\_CTRL\_OVSRSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga486cc0d2e278a4a7625ecfc6eb0cd7e4} 
\#define ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga14b28b3a8f980ac87b48bc54c059a890}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+DEFAULT}} $<$$<$ 24)}

Shifted mode DEFAULT for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga007412392e09bcee78b784ef7b12b43d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_OVSRSEL\_X1024@{ADC\_CTRL\_OVSRSEL\_X1024}}
\index{ADC\_CTRL\_OVSRSEL\_X1024@{ADC\_CTRL\_OVSRSEL\_X1024}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_OVSRSEL\_X1024}{ADC\_CTRL\_OVSRSEL\_X1024}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga007412392e09bcee78b784ef7b12b43d} 
\#define ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X1024~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac76ba389cc68f70a9cb2a6e65fd6fcb7}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X1024}} $<$$<$ 24)}

Shifted mode X1024 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga07f934d230f146e6c29f01266f1a839e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_OVSRSEL\_X128@{ADC\_CTRL\_OVSRSEL\_X128}}
\index{ADC\_CTRL\_OVSRSEL\_X128@{ADC\_CTRL\_OVSRSEL\_X128}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_OVSRSEL\_X128}{ADC\_CTRL\_OVSRSEL\_X128}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga07f934d230f146e6c29f01266f1a839e} 
\#define ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X128~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga93b6e31810a551393166be1aa42796c9}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X128}} $<$$<$ 24)}

Shifted mode X128 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf935c04fecda34f43513ab130dfa9363}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_OVSRSEL\_X16@{ADC\_CTRL\_OVSRSEL\_X16}}
\index{ADC\_CTRL\_OVSRSEL\_X16@{ADC\_CTRL\_OVSRSEL\_X16}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_OVSRSEL\_X16}{ADC\_CTRL\_OVSRSEL\_X16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf935c04fecda34f43513ab130dfa9363} 
\#define ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X16~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga71c35a9547f4de5fa36b0f08b51a8900}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X16}} $<$$<$ 24)}

Shifted mode X16 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf081c532f5457f9c1df78842af19d717}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_OVSRSEL\_X2@{ADC\_CTRL\_OVSRSEL\_X2}}
\index{ADC\_CTRL\_OVSRSEL\_X2@{ADC\_CTRL\_OVSRSEL\_X2}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_OVSRSEL\_X2}{ADC\_CTRL\_OVSRSEL\_X2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf081c532f5457f9c1df78842af19d717} 
\#define ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X2~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa0b56c32e4495c3837fae2e8e193a233}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X2}} $<$$<$ 24)}

Shifted mode X2 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga30c8a34719da6a6c1cd90617284ecd7d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_OVSRSEL\_X2048@{ADC\_CTRL\_OVSRSEL\_X2048}}
\index{ADC\_CTRL\_OVSRSEL\_X2048@{ADC\_CTRL\_OVSRSEL\_X2048}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_OVSRSEL\_X2048}{ADC\_CTRL\_OVSRSEL\_X2048}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga30c8a34719da6a6c1cd90617284ecd7d} 
\#define ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X2048~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa1fde6b6d215a4bdee493b88a12346da}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X2048}} $<$$<$ 24)}

Shifted mode X2048 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaae48d8b762857bb80dfcdf566a771d39}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_OVSRSEL\_X256@{ADC\_CTRL\_OVSRSEL\_X256}}
\index{ADC\_CTRL\_OVSRSEL\_X256@{ADC\_CTRL\_OVSRSEL\_X256}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_OVSRSEL\_X256}{ADC\_CTRL\_OVSRSEL\_X256}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaae48d8b762857bb80dfcdf566a771d39} 
\#define ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X256~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa449e830130bff683f292b9af25b92fe}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X256}} $<$$<$ 24)}

Shifted mode X256 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac98a11c65d42376051391c51090f42a2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_OVSRSEL\_X32@{ADC\_CTRL\_OVSRSEL\_X32}}
\index{ADC\_CTRL\_OVSRSEL\_X32@{ADC\_CTRL\_OVSRSEL\_X32}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_OVSRSEL\_X32}{ADC\_CTRL\_OVSRSEL\_X32}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac98a11c65d42376051391c51090f42a2} 
\#define ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X32~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga185784eabe95320ac6203be563e58aa5}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X32}} $<$$<$ 24)}

Shifted mode X32 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga26e2033d723262631e4b194cced1aace}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_OVSRSEL\_X4@{ADC\_CTRL\_OVSRSEL\_X4}}
\index{ADC\_CTRL\_OVSRSEL\_X4@{ADC\_CTRL\_OVSRSEL\_X4}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_OVSRSEL\_X4}{ADC\_CTRL\_OVSRSEL\_X4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga26e2033d723262631e4b194cced1aace} 
\#define ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X4~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gacc3152a48f6c3e682eae1063b33fafda}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X4}} $<$$<$ 24)}

Shifted mode X4 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga075dc3c1cfec2ba3a61d7887d6f23dec}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_OVSRSEL\_X4096@{ADC\_CTRL\_OVSRSEL\_X4096}}
\index{ADC\_CTRL\_OVSRSEL\_X4096@{ADC\_CTRL\_OVSRSEL\_X4096}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_OVSRSEL\_X4096}{ADC\_CTRL\_OVSRSEL\_X4096}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga075dc3c1cfec2ba3a61d7887d6f23dec} 
\#define ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X4096~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9eb284e1e7f82d4b373e8fac2b55243f}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X4096}} $<$$<$ 24)}

Shifted mode X4096 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa9f8337700c0d15fdf624213493a68dc}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_OVSRSEL\_X512@{ADC\_CTRL\_OVSRSEL\_X512}}
\index{ADC\_CTRL\_OVSRSEL\_X512@{ADC\_CTRL\_OVSRSEL\_X512}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_OVSRSEL\_X512}{ADC\_CTRL\_OVSRSEL\_X512}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa9f8337700c0d15fdf624213493a68dc} 
\#define ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X512~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa8b89e2b787b4677f1a6fb3301400083}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X512}} $<$$<$ 24)}

Shifted mode X512 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga5fe2271a9cb0a8d22e5a436a8903c21b}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_OVSRSEL\_X64@{ADC\_CTRL\_OVSRSEL\_X64}}
\index{ADC\_CTRL\_OVSRSEL\_X64@{ADC\_CTRL\_OVSRSEL\_X64}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_OVSRSEL\_X64}{ADC\_CTRL\_OVSRSEL\_X64}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga5fe2271a9cb0a8d22e5a436a8903c21b} 
\#define ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X64~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9af662dd3bfb5268e1e0196a5bb28ecf}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X64}} $<$$<$ 24)}

Shifted mode X64 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gabe87733895e93a9211f9d20dfebb8b1e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_OVSRSEL\_X8@{ADC\_CTRL\_OVSRSEL\_X8}}
\index{ADC\_CTRL\_OVSRSEL\_X8@{ADC\_CTRL\_OVSRSEL\_X8}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_OVSRSEL\_X8}{ADC\_CTRL\_OVSRSEL\_X8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gabe87733895e93a9211f9d20dfebb8b1e} 
\#define ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X8~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5f5b1347b2b400386c64952e22ddc2f2}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+OVSRSEL\+\_\+\+X8}} $<$$<$ 24)}

Shifted mode X8 for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga9e39e9eb1bee71827dfb2b38d01e60c6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_PRESC\_DEFAULT@{ADC\_CTRL\_PRESC\_DEFAULT}}
\index{ADC\_CTRL\_PRESC\_DEFAULT@{ADC\_CTRL\_PRESC\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_PRESC\_DEFAULT}{ADC\_CTRL\_PRESC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga9e39e9eb1bee71827dfb2b38d01e60c6} 
\#define ADC\+\_\+\+CTRL\+\_\+\+PRESC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga186a3e0fb6fa0a062eff032ca253abbc}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+PRESC\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga44af3a6772090d84b84251eb58a5f603}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_PRESC\_NODIVISION@{ADC\_CTRL\_PRESC\_NODIVISION}}
\index{ADC\_CTRL\_PRESC\_NODIVISION@{ADC\_CTRL\_PRESC\_NODIVISION}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_PRESC\_NODIVISION}{ADC\_CTRL\_PRESC\_NODIVISION}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga44af3a6772090d84b84251eb58a5f603} 
\#define ADC\+\_\+\+CTRL\+\_\+\+PRESC\+\_\+\+NODIVISION~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga73f1f8faff76c5ff86abf8f719e22962}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+PRESC\+\_\+\+NODIVISION}} $<$$<$ 8)}

Shifted mode NODIVISION for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2213e643ddf376095fe89759ce31126d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_TAILGATE@{ADC\_CTRL\_TAILGATE}}
\index{ADC\_CTRL\_TAILGATE@{ADC\_CTRL\_TAILGATE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_TAILGATE}{ADC\_CTRL\_TAILGATE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2213e643ddf376095fe89759ce31126d} 
\#define ADC\+\_\+\+CTRL\+\_\+\+TAILGATE~(0x1\+UL $<$$<$ 3)}

Conversion Tailgating \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac0ae805a5a8754841cb791ae8afc8fee}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_TAILGATE\_DEFAULT@{ADC\_CTRL\_TAILGATE\_DEFAULT}}
\index{ADC\_CTRL\_TAILGATE\_DEFAULT@{ADC\_CTRL\_TAILGATE\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_TAILGATE\_DEFAULT}{ADC\_CTRL\_TAILGATE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac0ae805a5a8754841cb791ae8afc8fee} 
\#define ADC\+\_\+\+CTRL\+\_\+\+TAILGATE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga036f46f3ddf77082f5da16e26587fc65}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+TAILGATE\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2d45903184bd4839f715fa7beb2047f8}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_TIMEBASE\_DEFAULT@{ADC\_CTRL\_TIMEBASE\_DEFAULT}}
\index{ADC\_CTRL\_TIMEBASE\_DEFAULT@{ADC\_CTRL\_TIMEBASE\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_TIMEBASE\_DEFAULT}{ADC\_CTRL\_TIMEBASE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2d45903184bd4839f715fa7beb2047f8} 
\#define ADC\+\_\+\+CTRL\+\_\+\+TIMEBASE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad36bc8eb33c1f63693ecab926500a092}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+TIMEBASE\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7f3112422810c50fe9d68f5adc75036b}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_WARMUPMODE\_DEFAULT@{ADC\_CTRL\_WARMUPMODE\_DEFAULT}}
\index{ADC\_CTRL\_WARMUPMODE\_DEFAULT@{ADC\_CTRL\_WARMUPMODE\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_WARMUPMODE\_DEFAULT}{ADC\_CTRL\_WARMUPMODE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7f3112422810c50fe9d68f5adc75036b} 
\#define ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad718b76e6d86d888558aefca88c68280}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga1a525b61f0bd2323a76852b93e1986c3}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_WARMUPMODE\_FASTBG@{ADC\_CTRL\_WARMUPMODE\_FASTBG}}
\index{ADC\_CTRL\_WARMUPMODE\_FASTBG@{ADC\_CTRL\_WARMUPMODE\_FASTBG}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_WARMUPMODE\_FASTBG}{ADC\_CTRL\_WARMUPMODE\_FASTBG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga1a525b61f0bd2323a76852b93e1986c3} 
\#define ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+FASTBG~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga54c7819d5e59fbf9f394d97560309970}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+FASTBG}} $<$$<$ 0)}

Shifted mode FASTBG for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2b21a16cb251214488bf15b613fb998a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_WARMUPMODE\_KEEPADCWARM@{ADC\_CTRL\_WARMUPMODE\_KEEPADCWARM}}
\index{ADC\_CTRL\_WARMUPMODE\_KEEPADCWARM@{ADC\_CTRL\_WARMUPMODE\_KEEPADCWARM}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_WARMUPMODE\_KEEPADCWARM}{ADC\_CTRL\_WARMUPMODE\_KEEPADCWARM}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2b21a16cb251214488bf15b613fb998a} 
\#define ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+KEEPADCWARM~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaeb93821cd8b0cc40f7b90c1ac1a6bae2}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+KEEPADCWARM}} $<$$<$ 0)}

Shifted mode KEEPADCWARM for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga3a37ae0556e0aa66d9c5106c5e11fb19}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_WARMUPMODE\_KEEPSCANREFWARM@{ADC\_CTRL\_WARMUPMODE\_KEEPSCANREFWARM}}
\index{ADC\_CTRL\_WARMUPMODE\_KEEPSCANREFWARM@{ADC\_CTRL\_WARMUPMODE\_KEEPSCANREFWARM}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_WARMUPMODE\_KEEPSCANREFWARM}{ADC\_CTRL\_WARMUPMODE\_KEEPSCANREFWARM}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga3a37ae0556e0aa66d9c5106c5e11fb19} 
\#define ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+KEEPSCANREFWARM~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga37f944b30e732a19fdebafcf1c88a8f1}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+KEEPSCANREFWARM}} $<$$<$ 0)}

Shifted mode KEEPSCANREFWARM for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7c62c6b9c88594c7324e672d91507996}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_CTRL\_WARMUPMODE\_NORMAL@{ADC\_CTRL\_WARMUPMODE\_NORMAL}}
\index{ADC\_CTRL\_WARMUPMODE\_NORMAL@{ADC\_CTRL\_WARMUPMODE\_NORMAL}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_CTRL\_WARMUPMODE\_NORMAL}{ADC\_CTRL\_WARMUPMODE\_NORMAL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7c62c6b9c88594c7324e672d91507996} 
\#define ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+NORMAL~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7353db1b7b946b5ab673fd32d03ce790}{\+\_\+\+ADC\+\_\+\+CTRL\+\_\+\+WARMUPMODE\+\_\+\+NORMAL}} $<$$<$ 0)}

Shifted mode NORMAL for ADC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga331fd25dd9a8dc07c434fa7f1c57158d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IEN\_SCAN@{ADC\_IEN\_SCAN}}
\index{ADC\_IEN\_SCAN@{ADC\_IEN\_SCAN}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IEN\_SCAN}{ADC\_IEN\_SCAN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga331fd25dd9a8dc07c434fa7f1c57158d} 
\#define ADC\+\_\+\+IEN\+\_\+\+SCAN~(0x1\+UL $<$$<$ 1)}

Scan Conversion Complete Interrupt Enable \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga3a72c7e1d297248d979c521bd9a9870b}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IEN\_SCAN\_DEFAULT@{ADC\_IEN\_SCAN\_DEFAULT}}
\index{ADC\_IEN\_SCAN\_DEFAULT@{ADC\_IEN\_SCAN\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IEN\_SCAN\_DEFAULT}{ADC\_IEN\_SCAN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga3a72c7e1d297248d979c521bd9a9870b} 
\#define ADC\+\_\+\+IEN\+\_\+\+SCAN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5de3e31b2652cb70a82aee981b54b4df}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SCAN\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for ADC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7288f54b858fd09225c9c31dd24e97c6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IEN\_SCANOF@{ADC\_IEN\_SCANOF}}
\index{ADC\_IEN\_SCANOF@{ADC\_IEN\_SCANOF}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IEN\_SCANOF}{ADC\_IEN\_SCANOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7288f54b858fd09225c9c31dd24e97c6} 
\#define ADC\+\_\+\+IEN\+\_\+\+SCANOF~(0x1\+UL $<$$<$ 9)}

Scan Result Overflow Interrupt Enable \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gadae242040ae084a1fb2ba0db17dce240}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IEN\_SCANOF\_DEFAULT@{ADC\_IEN\_SCANOF\_DEFAULT}}
\index{ADC\_IEN\_SCANOF\_DEFAULT@{ADC\_IEN\_SCANOF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IEN\_SCANOF\_DEFAULT}{ADC\_IEN\_SCANOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gadae242040ae084a1fb2ba0db17dce240} 
\#define ADC\+\_\+\+IEN\+\_\+\+SCANOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0a3b4cbf4c85f34f8a393a4eba1e1800}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SCANOF\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for ADC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gadd3755c5265dd566e7523e92142f9de5}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IEN\_SINGLE@{ADC\_IEN\_SINGLE}}
\index{ADC\_IEN\_SINGLE@{ADC\_IEN\_SINGLE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IEN\_SINGLE}{ADC\_IEN\_SINGLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gadd3755c5265dd566e7523e92142f9de5} 
\#define ADC\+\_\+\+IEN\+\_\+\+SINGLE~(0x1\+UL $<$$<$ 0)}

Single Conversion Complete Interrupt Enable \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga198998903953ef8f1b6abf0c45224a75}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IEN\_SINGLE\_DEFAULT@{ADC\_IEN\_SINGLE\_DEFAULT}}
\index{ADC\_IEN\_SINGLE\_DEFAULT@{ADC\_IEN\_SINGLE\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IEN\_SINGLE\_DEFAULT}{ADC\_IEN\_SINGLE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga198998903953ef8f1b6abf0c45224a75} 
\#define ADC\+\_\+\+IEN\+\_\+\+SINGLE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab24a3c7050611e4b2b9301ff24a29b0e}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SINGLE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ADC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga285e9b75c360f7765236bba81fb731cb}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IEN\_SINGLEOF@{ADC\_IEN\_SINGLEOF}}
\index{ADC\_IEN\_SINGLEOF@{ADC\_IEN\_SINGLEOF}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IEN\_SINGLEOF}{ADC\_IEN\_SINGLEOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga285e9b75c360f7765236bba81fb731cb} 
\#define ADC\+\_\+\+IEN\+\_\+\+SINGLEOF~(0x1\+UL $<$$<$ 8)}

Single Result Overflow Interrupt Enable \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga8e09991a07b62cacc97283e6e0234e77}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IEN\_SINGLEOF\_DEFAULT@{ADC\_IEN\_SINGLEOF\_DEFAULT}}
\index{ADC\_IEN\_SINGLEOF\_DEFAULT@{ADC\_IEN\_SINGLEOF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IEN\_SINGLEOF\_DEFAULT}{ADC\_IEN\_SINGLEOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga8e09991a07b62cacc97283e6e0234e77} 
\#define ADC\+\_\+\+IEN\+\_\+\+SINGLEOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4deb3c198989ba7b9afcaa7b8a9583f8}{\+\_\+\+ADC\+\_\+\+IEN\+\_\+\+SINGLEOF\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for ADC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga88179413859178e7757f5287a5fc48d8}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IF\_SCAN@{ADC\_IF\_SCAN}}
\index{ADC\_IF\_SCAN@{ADC\_IF\_SCAN}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IF\_SCAN}{ADC\_IF\_SCAN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga88179413859178e7757f5287a5fc48d8} 
\#define ADC\+\_\+\+IF\+\_\+\+SCAN~(0x1\+UL $<$$<$ 1)}

Scan Conversion Complete Interrupt Flag \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga48474090ba0f508d8180f63cd091e628}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IF\_SCAN\_DEFAULT@{ADC\_IF\_SCAN\_DEFAULT}}
\index{ADC\_IF\_SCAN\_DEFAULT@{ADC\_IF\_SCAN\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IF\_SCAN\_DEFAULT}{ADC\_IF\_SCAN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga48474090ba0f508d8180f63cd091e628} 
\#define ADC\+\_\+\+IF\+\_\+\+SCAN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3a9196497fb1a38b17264540a86f7706}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SCAN\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for ADC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2cd95efa9d72cc6c494432a1c4ce318a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IF\_SCANOF@{ADC\_IF\_SCANOF}}
\index{ADC\_IF\_SCANOF@{ADC\_IF\_SCANOF}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IF\_SCANOF}{ADC\_IF\_SCANOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2cd95efa9d72cc6c494432a1c4ce318a} 
\#define ADC\+\_\+\+IF\+\_\+\+SCANOF~(0x1\+UL $<$$<$ 9)}

Scan Result Overflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga41c3ea2f987c5a1a92b3cc3d50481ec9}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IF\_SCANOF\_DEFAULT@{ADC\_IF\_SCANOF\_DEFAULT}}
\index{ADC\_IF\_SCANOF\_DEFAULT@{ADC\_IF\_SCANOF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IF\_SCANOF\_DEFAULT}{ADC\_IF\_SCANOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga41c3ea2f987c5a1a92b3cc3d50481ec9} 
\#define ADC\+\_\+\+IF\+\_\+\+SCANOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga589b80f2fed6f1350c35fe0b043de8ac}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SCANOF\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for ADC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf1f5bcb81453fcbdd6900b093561ef3c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IF\_SINGLE@{ADC\_IF\_SINGLE}}
\index{ADC\_IF\_SINGLE@{ADC\_IF\_SINGLE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IF\_SINGLE}{ADC\_IF\_SINGLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf1f5bcb81453fcbdd6900b093561ef3c} 
\#define ADC\+\_\+\+IF\+\_\+\+SINGLE~(0x1\+UL $<$$<$ 0)}

Single Conversion Complete Interrupt Flag \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga600c7af2cf23ad973400b2201910bf98}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IF\_SINGLE\_DEFAULT@{ADC\_IF\_SINGLE\_DEFAULT}}
\index{ADC\_IF\_SINGLE\_DEFAULT@{ADC\_IF\_SINGLE\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IF\_SINGLE\_DEFAULT}{ADC\_IF\_SINGLE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga600c7af2cf23ad973400b2201910bf98} 
\#define ADC\+\_\+\+IF\+\_\+\+SINGLE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf731e0e9c372b58c7028cd0828dcfe7e}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SINGLE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ADC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae5ca864c864ed0ba740d839e39d14290}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IF\_SINGLEOF@{ADC\_IF\_SINGLEOF}}
\index{ADC\_IF\_SINGLEOF@{ADC\_IF\_SINGLEOF}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IF\_SINGLEOF}{ADC\_IF\_SINGLEOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae5ca864c864ed0ba740d839e39d14290} 
\#define ADC\+\_\+\+IF\+\_\+\+SINGLEOF~(0x1\+UL $<$$<$ 8)}

Single Result Overflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2e5a53437cabb569fc5c97fea1a3c688}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IF\_SINGLEOF\_DEFAULT@{ADC\_IF\_SINGLEOF\_DEFAULT}}
\index{ADC\_IF\_SINGLEOF\_DEFAULT@{ADC\_IF\_SINGLEOF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IF\_SINGLEOF\_DEFAULT}{ADC\_IF\_SINGLEOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2e5a53437cabb569fc5c97fea1a3c688} 
\#define ADC\+\_\+\+IF\+\_\+\+SINGLEOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaff528745eae857416a08d5bcefc37458}{\+\_\+\+ADC\+\_\+\+IF\+\_\+\+SINGLEOF\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for ADC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga3a90655548433b3c0aa8be0708a4f70c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IFC\_SCAN@{ADC\_IFC\_SCAN}}
\index{ADC\_IFC\_SCAN@{ADC\_IFC\_SCAN}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IFC\_SCAN}{ADC\_IFC\_SCAN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga3a90655548433b3c0aa8be0708a4f70c} 
\#define ADC\+\_\+\+IFC\+\_\+\+SCAN~(0x1\+UL $<$$<$ 1)}

Scan Conversion Complete Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab8c6987b9c6c0395675998fe1b462794}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IFC\_SCAN\_DEFAULT@{ADC\_IFC\_SCAN\_DEFAULT}}
\index{ADC\_IFC\_SCAN\_DEFAULT@{ADC\_IFC\_SCAN\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IFC\_SCAN\_DEFAULT}{ADC\_IFC\_SCAN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab8c6987b9c6c0395675998fe1b462794} 
\#define ADC\+\_\+\+IFC\+\_\+\+SCAN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga79b39b4e2f605124715f5464e8274176}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SCAN\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for ADC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga08109343f46262ac3b59808ab1faa2f7}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IFC\_SCANOF@{ADC\_IFC\_SCANOF}}
\index{ADC\_IFC\_SCANOF@{ADC\_IFC\_SCANOF}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IFC\_SCANOF}{ADC\_IFC\_SCANOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga08109343f46262ac3b59808ab1faa2f7} 
\#define ADC\+\_\+\+IFC\+\_\+\+SCANOF~(0x1\+UL $<$$<$ 9)}

Scan Result Overflow Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga4d6834025d8b72363e5d152cc3cf61c6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IFC\_SCANOF\_DEFAULT@{ADC\_IFC\_SCANOF\_DEFAULT}}
\index{ADC\_IFC\_SCANOF\_DEFAULT@{ADC\_IFC\_SCANOF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IFC\_SCANOF\_DEFAULT}{ADC\_IFC\_SCANOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga4d6834025d8b72363e5d152cc3cf61c6} 
\#define ADC\+\_\+\+IFC\+\_\+\+SCANOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9bf0c535aac351669aa6ac8aace1d912}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SCANOF\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for ADC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga40f54047221f948be58ee67f67714d9d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IFC\_SINGLE@{ADC\_IFC\_SINGLE}}
\index{ADC\_IFC\_SINGLE@{ADC\_IFC\_SINGLE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IFC\_SINGLE}{ADC\_IFC\_SINGLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga40f54047221f948be58ee67f67714d9d} 
\#define ADC\+\_\+\+IFC\+\_\+\+SINGLE~(0x1\+UL $<$$<$ 0)}

Single Conversion Complete Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga794b8125aa6b60ef678c8162b2293c4f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IFC\_SINGLE\_DEFAULT@{ADC\_IFC\_SINGLE\_DEFAULT}}
\index{ADC\_IFC\_SINGLE\_DEFAULT@{ADC\_IFC\_SINGLE\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IFC\_SINGLE\_DEFAULT}{ADC\_IFC\_SINGLE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga794b8125aa6b60ef678c8162b2293c4f} 
\#define ADC\+\_\+\+IFC\+\_\+\+SINGLE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga457b4772d2f60fd6041e85c0b730864c}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SINGLE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ADC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga259562aa793ed3499f3b13166f06137d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IFC\_SINGLEOF@{ADC\_IFC\_SINGLEOF}}
\index{ADC\_IFC\_SINGLEOF@{ADC\_IFC\_SINGLEOF}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IFC\_SINGLEOF}{ADC\_IFC\_SINGLEOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga259562aa793ed3499f3b13166f06137d} 
\#define ADC\+\_\+\+IFC\+\_\+\+SINGLEOF~(0x1\+UL $<$$<$ 8)}

Single Result Overflow Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga924f572b7e3ff8116c7ce3e3aceec7f0}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IFC\_SINGLEOF\_DEFAULT@{ADC\_IFC\_SINGLEOF\_DEFAULT}}
\index{ADC\_IFC\_SINGLEOF\_DEFAULT@{ADC\_IFC\_SINGLEOF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IFC\_SINGLEOF\_DEFAULT}{ADC\_IFC\_SINGLEOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga924f572b7e3ff8116c7ce3e3aceec7f0} 
\#define ADC\+\_\+\+IFC\+\_\+\+SINGLEOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga67fd7347d3ceef84556a3d5fb2df9bcf}{\+\_\+\+ADC\+\_\+\+IFC\+\_\+\+SINGLEOF\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for ADC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga381189563ce7acc8745d11a9fedd1a67}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IFS\_SCAN@{ADC\_IFS\_SCAN}}
\index{ADC\_IFS\_SCAN@{ADC\_IFS\_SCAN}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IFS\_SCAN}{ADC\_IFS\_SCAN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga381189563ce7acc8745d11a9fedd1a67} 
\#define ADC\+\_\+\+IFS\+\_\+\+SCAN~(0x1\+UL $<$$<$ 1)}

Scan Conversion Complete Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gadff91d7709cbbd67b1cb4ed06d1f3033}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IFS\_SCAN\_DEFAULT@{ADC\_IFS\_SCAN\_DEFAULT}}
\index{ADC\_IFS\_SCAN\_DEFAULT@{ADC\_IFS\_SCAN\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IFS\_SCAN\_DEFAULT}{ADC\_IFS\_SCAN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gadff91d7709cbbd67b1cb4ed06d1f3033} 
\#define ADC\+\_\+\+IFS\+\_\+\+SCAN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gacc0bdf2e7ce064098fc8e2761e13c336}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SCAN\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for ADC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga95a18cbfddf467caafd3624523b32566}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IFS\_SCANOF@{ADC\_IFS\_SCANOF}}
\index{ADC\_IFS\_SCANOF@{ADC\_IFS\_SCANOF}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IFS\_SCANOF}{ADC\_IFS\_SCANOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga95a18cbfddf467caafd3624523b32566} 
\#define ADC\+\_\+\+IFS\+\_\+\+SCANOF~(0x1\+UL $<$$<$ 9)}

Scan Result Overflow Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga37a29874cb84b60d440dc6cfe38fde6f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IFS\_SCANOF\_DEFAULT@{ADC\_IFS\_SCANOF\_DEFAULT}}
\index{ADC\_IFS\_SCANOF\_DEFAULT@{ADC\_IFS\_SCANOF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IFS\_SCANOF\_DEFAULT}{ADC\_IFS\_SCANOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga37a29874cb84b60d440dc6cfe38fde6f} 
\#define ADC\+\_\+\+IFS\+\_\+\+SCANOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga298d804716231d733dda65ed1819fd9b}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SCANOF\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for ADC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gada830b522adc728a5d25fdc54d1a70ed}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IFS\_SINGLE@{ADC\_IFS\_SINGLE}}
\index{ADC\_IFS\_SINGLE@{ADC\_IFS\_SINGLE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IFS\_SINGLE}{ADC\_IFS\_SINGLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gada830b522adc728a5d25fdc54d1a70ed} 
\#define ADC\+\_\+\+IFS\+\_\+\+SINGLE~(0x1\+UL $<$$<$ 0)}

Single Conversion Complete Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae6e36ffef061ac208c9f058933c2447c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IFS\_SINGLE\_DEFAULT@{ADC\_IFS\_SINGLE\_DEFAULT}}
\index{ADC\_IFS\_SINGLE\_DEFAULT@{ADC\_IFS\_SINGLE\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IFS\_SINGLE\_DEFAULT}{ADC\_IFS\_SINGLE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae6e36ffef061ac208c9f058933c2447c} 
\#define ADC\+\_\+\+IFS\+\_\+\+SINGLE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1676b58410e9c171c842517ce5870ab5}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SINGLE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ADC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga6d8172e7d45f3ab7a1d9008594a23a7a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IFS\_SINGLEOF@{ADC\_IFS\_SINGLEOF}}
\index{ADC\_IFS\_SINGLEOF@{ADC\_IFS\_SINGLEOF}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IFS\_SINGLEOF}{ADC\_IFS\_SINGLEOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga6d8172e7d45f3ab7a1d9008594a23a7a} 
\#define ADC\+\_\+\+IFS\+\_\+\+SINGLEOF~(0x1\+UL $<$$<$ 8)}

Single Result Overflow Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac36082e83ba58016b5f6072c7ef88b5e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_IFS\_SINGLEOF\_DEFAULT@{ADC\_IFS\_SINGLEOF\_DEFAULT}}
\index{ADC\_IFS\_SINGLEOF\_DEFAULT@{ADC\_IFS\_SINGLEOF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_IFS\_SINGLEOF\_DEFAULT}{ADC\_IFS\_SINGLEOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac36082e83ba58016b5f6072c7ef88b5e} 
\#define ADC\+\_\+\+IFS\+\_\+\+SINGLEOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga97ef5cd7f9186490d07555283d947f54}{\+\_\+\+ADC\+\_\+\+IFS\+\_\+\+SINGLEOF\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for ADC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga45a9418f500673f6e166d10f42be0fcf}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_ADJ@{ADC\_SCANCTRL\_ADJ}}
\index{ADC\_SCANCTRL\_ADJ@{ADC\_SCANCTRL\_ADJ}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_ADJ}{ADC\_SCANCTRL\_ADJ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga45a9418f500673f6e166d10f42be0fcf} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ~(0x1\+UL $<$$<$ 2)}

Scan Sequence Result Adjustment \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad3a798cf07bf089dbb275c29948932fa}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_ADJ\_DEFAULT@{ADC\_SCANCTRL\_ADJ\_DEFAULT}}
\index{ADC\_SCANCTRL\_ADJ\_DEFAULT@{ADC\_SCANCTRL\_ADJ\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_ADJ\_DEFAULT}{ADC\_SCANCTRL\_ADJ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad3a798cf07bf089dbb275c29948932fa} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga62a3e8e1f1762f46b166d8d275060657}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad519246132708dfc5c3ab1192129b84f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_ADJ\_LEFT@{ADC\_SCANCTRL\_ADJ\_LEFT}}
\index{ADC\_SCANCTRL\_ADJ\_LEFT@{ADC\_SCANCTRL\_ADJ\_LEFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_ADJ\_LEFT}{ADC\_SCANCTRL\_ADJ\_LEFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad519246132708dfc5c3ab1192129b84f} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+LEFT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga65bde37ff04d72e8590a173bbdd73af3}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+LEFT}} $<$$<$ 2)}

Shifted mode LEFT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga370ebe8e186cc5de1033bac178bca805}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_ADJ\_RIGHT@{ADC\_SCANCTRL\_ADJ\_RIGHT}}
\index{ADC\_SCANCTRL\_ADJ\_RIGHT@{ADC\_SCANCTRL\_ADJ\_RIGHT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_ADJ\_RIGHT}{ADC\_SCANCTRL\_ADJ\_RIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga370ebe8e186cc5de1033bac178bca805} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+RIGHT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga49a3028f2cb8b763a1990c56266962b1}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+ADJ\+\_\+\+RIGHT}} $<$$<$ 2)}

Shifted mode RIGHT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga98d7b7eb11a6c9d953ae85745d57ee56}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_AT\_128CYCLES@{ADC\_SCANCTRL\_AT\_128CYCLES}}
\index{ADC\_SCANCTRL\_AT\_128CYCLES@{ADC\_SCANCTRL\_AT\_128CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_AT\_128CYCLES}{ADC\_SCANCTRL\_AT\_128CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga98d7b7eb11a6c9d953ae85745d57ee56} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+128\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga73e30c04ed045fd8f960d8dc9c6c1ed3}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+128\+CYCLES}} $<$$<$ 20)}

Shifted mode 128CYCLES for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga71c50a1450a3133dd613ae50f96fdf5a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_AT\_16CYCLES@{ADC\_SCANCTRL\_AT\_16CYCLES}}
\index{ADC\_SCANCTRL\_AT\_16CYCLES@{ADC\_SCANCTRL\_AT\_16CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_AT\_16CYCLES}{ADC\_SCANCTRL\_AT\_16CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga71c50a1450a3133dd613ae50f96fdf5a} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+16\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga46f86cd4a1130e9acc8960ec0713c1c6}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+16\+CYCLES}} $<$$<$ 20)}

Shifted mode 16CYCLES for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa1e9985fb1ac0789d3cdfc9a8260550d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_AT\_1CYCLE@{ADC\_SCANCTRL\_AT\_1CYCLE}}
\index{ADC\_SCANCTRL\_AT\_1CYCLE@{ADC\_SCANCTRL\_AT\_1CYCLE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_AT\_1CYCLE}{ADC\_SCANCTRL\_AT\_1CYCLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa1e9985fb1ac0789d3cdfc9a8260550d} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+1\+CYCLE~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2af7930830f559f9c5995ed7808b1760}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+1\+CYCLE}} $<$$<$ 20)}

Shifted mode 1CYCLE for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga57fa67cb17bfae37b9ebfa10c6846424}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_AT\_256CYCLES@{ADC\_SCANCTRL\_AT\_256CYCLES}}
\index{ADC\_SCANCTRL\_AT\_256CYCLES@{ADC\_SCANCTRL\_AT\_256CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_AT\_256CYCLES}{ADC\_SCANCTRL\_AT\_256CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga57fa67cb17bfae37b9ebfa10c6846424} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+256\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3f03e9f509d3af20e33f78d55346b1e3}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+256\+CYCLES}} $<$$<$ 20)}

Shifted mode 256CYCLES for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga28ac58e4ec6a24cff3dc7f4884fb045f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_AT\_2CYCLES@{ADC\_SCANCTRL\_AT\_2CYCLES}}
\index{ADC\_SCANCTRL\_AT\_2CYCLES@{ADC\_SCANCTRL\_AT\_2CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_AT\_2CYCLES}{ADC\_SCANCTRL\_AT\_2CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga28ac58e4ec6a24cff3dc7f4884fb045f} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+2\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gadf214406f76feffcac951d832b94bc3f}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+2\+CYCLES}} $<$$<$ 20)}

Shifted mode 2CYCLES for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga1a762bfcdb9cbd7c935cfb58bd92561d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_AT\_32CYCLES@{ADC\_SCANCTRL\_AT\_32CYCLES}}
\index{ADC\_SCANCTRL\_AT\_32CYCLES@{ADC\_SCANCTRL\_AT\_32CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_AT\_32CYCLES}{ADC\_SCANCTRL\_AT\_32CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga1a762bfcdb9cbd7c935cfb58bd92561d} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+32\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7d75edd8c9ed57c76c0a7141eae24144}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+32\+CYCLES}} $<$$<$ 20)}

Shifted mode 32CYCLES for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf43e40dcfaa86106811a8c2f59cbf62d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_AT\_4CYCLES@{ADC\_SCANCTRL\_AT\_4CYCLES}}
\index{ADC\_SCANCTRL\_AT\_4CYCLES@{ADC\_SCANCTRL\_AT\_4CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_AT\_4CYCLES}{ADC\_SCANCTRL\_AT\_4CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf43e40dcfaa86106811a8c2f59cbf62d} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+4\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gafb7048d913a62f349ae23432140e9392}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+4\+CYCLES}} $<$$<$ 20)}

Shifted mode 4CYCLES for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga73602844cf0049b16d86fdcb1d3fdc0d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_AT\_64CYCLES@{ADC\_SCANCTRL\_AT\_64CYCLES}}
\index{ADC\_SCANCTRL\_AT\_64CYCLES@{ADC\_SCANCTRL\_AT\_64CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_AT\_64CYCLES}{ADC\_SCANCTRL\_AT\_64CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga73602844cf0049b16d86fdcb1d3fdc0d} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+64\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaab502cf6aa63e6463c343e2fc0e270ab}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+64\+CYCLES}} $<$$<$ 20)}

Shifted mode 64CYCLES for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga4f3f7afb064a1dbddac9822421ad5306}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_AT\_8CYCLES@{ADC\_SCANCTRL\_AT\_8CYCLES}}
\index{ADC\_SCANCTRL\_AT\_8CYCLES@{ADC\_SCANCTRL\_AT\_8CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_AT\_8CYCLES}{ADC\_SCANCTRL\_AT\_8CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga4f3f7afb064a1dbddac9822421ad5306} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+8\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaedd4f1f862777c277afd06580cd066ea}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+8\+CYCLES}} $<$$<$ 20)}

Shifted mode 8CYCLES for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga3dcd8e485e28f2441a10ce4a2b5c0d3a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_AT\_DEFAULT@{ADC\_SCANCTRL\_AT\_DEFAULT}}
\index{ADC\_SCANCTRL\_AT\_DEFAULT@{ADC\_SCANCTRL\_AT\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_AT\_DEFAULT}{ADC\_SCANCTRL\_AT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga3dcd8e485e28f2441a10ce4a2b5c0d3a} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac3b889addcf8041a055c7722af57c10c}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+AT\+\_\+\+DEFAULT}} $<$$<$ 20)}

Shifted mode DEFAULT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga82555d1dbfe5ce548bc50e6dbe493d97}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_DIFF@{ADC\_SCANCTRL\_DIFF}}
\index{ADC\_SCANCTRL\_DIFF@{ADC\_SCANCTRL\_DIFF}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_DIFF}{ADC\_SCANCTRL\_DIFF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga82555d1dbfe5ce548bc50e6dbe493d97} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+DIFF~(0x1\+UL $<$$<$ 1)}

Scan Sequence Differential Mode \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gadad63a1db48dad171e39d1b998d99c99}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_DIFF\_DEFAULT@{ADC\_SCANCTRL\_DIFF\_DEFAULT}}
\index{ADC\_SCANCTRL\_DIFF\_DEFAULT@{ADC\_SCANCTRL\_DIFF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_DIFF\_DEFAULT}{ADC\_SCANCTRL\_DIFF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gadad63a1db48dad171e39d1b998d99c99} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+DIFF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaad079e0204fb33ee11206d75bfcbcc3f}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+DIFF\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga9307a8cb72ca3fcd6c4f57600f5ce2c1}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_INPUTMASK\_CH0@{ADC\_SCANCTRL\_INPUTMASK\_CH0}}
\index{ADC\_SCANCTRL\_INPUTMASK\_CH0@{ADC\_SCANCTRL\_INPUTMASK\_CH0}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_INPUTMASK\_CH0}{ADC\_SCANCTRL\_INPUTMASK\_CH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga9307a8cb72ca3fcd6c4f57600f5ce2c1} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH0~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6d47ffa752a44f80b6b9fd8a94cb56ea}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH0}} $<$$<$ 8)}

Shifted mode CH0 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf9b65b01fe7370491130f04eb7a8ccb6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_INPUTMASK\_CH0CH1@{ADC\_SCANCTRL\_INPUTMASK\_CH0CH1}}
\index{ADC\_SCANCTRL\_INPUTMASK\_CH0CH1@{ADC\_SCANCTRL\_INPUTMASK\_CH0CH1}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_INPUTMASK\_CH0CH1}{ADC\_SCANCTRL\_INPUTMASK\_CH0CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf9b65b01fe7370491130f04eb7a8ccb6} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH0\+CH1~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga691355e6f1e71ea8555e6229eb858e10}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH0\+CH1}} $<$$<$ 8)}

Shifted mode CH0\+CH1 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf8972118a4884207910c8df8e9e5d8d8}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_INPUTMASK\_CH1@{ADC\_SCANCTRL\_INPUTMASK\_CH1}}
\index{ADC\_SCANCTRL\_INPUTMASK\_CH1@{ADC\_SCANCTRL\_INPUTMASK\_CH1}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_INPUTMASK\_CH1}{ADC\_SCANCTRL\_INPUTMASK\_CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf8972118a4884207910c8df8e9e5d8d8} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH1~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac3117c8fc4a18c9862c0bb36cb5065d2}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH1}} $<$$<$ 8)}

Shifted mode CH1 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga701238a3de4f365fef36332506de70fb}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_INPUTMASK\_CH2@{ADC\_SCANCTRL\_INPUTMASK\_CH2}}
\index{ADC\_SCANCTRL\_INPUTMASK\_CH2@{ADC\_SCANCTRL\_INPUTMASK\_CH2}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_INPUTMASK\_CH2}{ADC\_SCANCTRL\_INPUTMASK\_CH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga701238a3de4f365fef36332506de70fb} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH2~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa7abf66b0e7f9228d5112cc46fae6613}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH2}} $<$$<$ 8)}

Shifted mode CH2 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga1d7396caf5c1ec4df2b99baba4b47021}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_INPUTMASK\_CH2CH3@{ADC\_SCANCTRL\_INPUTMASK\_CH2CH3}}
\index{ADC\_SCANCTRL\_INPUTMASK\_CH2CH3@{ADC\_SCANCTRL\_INPUTMASK\_CH2CH3}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_INPUTMASK\_CH2CH3}{ADC\_SCANCTRL\_INPUTMASK\_CH2CH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga1d7396caf5c1ec4df2b99baba4b47021} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH2\+CH3~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae0fa9ae4d590e822afa552fdd284aa16}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH2\+CH3}} $<$$<$ 8)}

Shifted mode CH2\+CH3 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga3d5928af96260e2efacc424685bc0a23}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_INPUTMASK\_CH3@{ADC\_SCANCTRL\_INPUTMASK\_CH3}}
\index{ADC\_SCANCTRL\_INPUTMASK\_CH3@{ADC\_SCANCTRL\_INPUTMASK\_CH3}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_INPUTMASK\_CH3}{ADC\_SCANCTRL\_INPUTMASK\_CH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga3d5928af96260e2efacc424685bc0a23} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH3~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf4c6031a9a0f03d6ba15be1fbf39ee13}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH3}} $<$$<$ 8)}

Shifted mode CH3 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad6d13ba8ed50ca9c021c9f1194ea771b}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_INPUTMASK\_CH4@{ADC\_SCANCTRL\_INPUTMASK\_CH4}}
\index{ADC\_SCANCTRL\_INPUTMASK\_CH4@{ADC\_SCANCTRL\_INPUTMASK\_CH4}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_INPUTMASK\_CH4}{ADC\_SCANCTRL\_INPUTMASK\_CH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad6d13ba8ed50ca9c021c9f1194ea771b} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH4~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7f11524f4f5a3cd5c4552de9eb8582c5}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH4}} $<$$<$ 8)}

Shifted mode CH4 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gace1634d6d2d1954a002af7d52e4d9a6e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_INPUTMASK\_CH4CH5@{ADC\_SCANCTRL\_INPUTMASK\_CH4CH5}}
\index{ADC\_SCANCTRL\_INPUTMASK\_CH4CH5@{ADC\_SCANCTRL\_INPUTMASK\_CH4CH5}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_INPUTMASK\_CH4CH5}{ADC\_SCANCTRL\_INPUTMASK\_CH4CH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gace1634d6d2d1954a002af7d52e4d9a6e} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH4\+CH5~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga65922adb59ddd88d9a9a66aaa9e8cc9a}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH4\+CH5}} $<$$<$ 8)}

Shifted mode CH4\+CH5 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaac3df69618f04ff8626e6ed5ad5f0c4f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_INPUTMASK\_CH5@{ADC\_SCANCTRL\_INPUTMASK\_CH5}}
\index{ADC\_SCANCTRL\_INPUTMASK\_CH5@{ADC\_SCANCTRL\_INPUTMASK\_CH5}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_INPUTMASK\_CH5}{ADC\_SCANCTRL\_INPUTMASK\_CH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaac3df69618f04ff8626e6ed5ad5f0c4f} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH5~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad60700f3d5c468f14146325ba95f6ff7}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH5}} $<$$<$ 8)}

Shifted mode CH5 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga6b52302eee8125dbd591119ce3d2231b}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_INPUTMASK\_CH6@{ADC\_SCANCTRL\_INPUTMASK\_CH6}}
\index{ADC\_SCANCTRL\_INPUTMASK\_CH6@{ADC\_SCANCTRL\_INPUTMASK\_CH6}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_INPUTMASK\_CH6}{ADC\_SCANCTRL\_INPUTMASK\_CH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga6b52302eee8125dbd591119ce3d2231b} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH6~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaba287295126ead85ccba2b9ea84c2fce}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH6}} $<$$<$ 8)}

Shifted mode CH6 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga1b5ec229978bcb9d8567a7d5dcf93f51}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_INPUTMASK\_CH6CH7@{ADC\_SCANCTRL\_INPUTMASK\_CH6CH7}}
\index{ADC\_SCANCTRL\_INPUTMASK\_CH6CH7@{ADC\_SCANCTRL\_INPUTMASK\_CH6CH7}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_INPUTMASK\_CH6CH7}{ADC\_SCANCTRL\_INPUTMASK\_CH6CH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga1b5ec229978bcb9d8567a7d5dcf93f51} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH6\+CH7~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7d2df7a31c5c8394af216f187dfa704b}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH6\+CH7}} $<$$<$ 8)}

Shifted mode CH6\+CH7 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga9e5454105318765f7eb72e6a5f03f0da}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_INPUTMASK\_CH7@{ADC\_SCANCTRL\_INPUTMASK\_CH7}}
\index{ADC\_SCANCTRL\_INPUTMASK\_CH7@{ADC\_SCANCTRL\_INPUTMASK\_CH7}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_INPUTMASK\_CH7}{ADC\_SCANCTRL\_INPUTMASK\_CH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga9e5454105318765f7eb72e6a5f03f0da} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH7~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad7e592844ad9f0cf7e3cdda8cf548e72}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+CH7}} $<$$<$ 8)}

Shifted mode CH7 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaaf267b11b1baa246edb5b6ec9e8d25ab}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_INPUTMASK\_DEFAULT@{ADC\_SCANCTRL\_INPUTMASK\_DEFAULT}}
\index{ADC\_SCANCTRL\_INPUTMASK\_DEFAULT@{ADC\_SCANCTRL\_INPUTMASK\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_INPUTMASK\_DEFAULT}{ADC\_SCANCTRL\_INPUTMASK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaaf267b11b1baa246edb5b6ec9e8d25ab} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gafc29d12a8cf9a0f17b4d045c6417d6d7}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+INPUTMASK\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga57dbc85fb658ab5e5818f8cf8ccb391d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_PRSEN@{ADC\_SCANCTRL\_PRSEN}}
\index{ADC\_SCANCTRL\_PRSEN@{ADC\_SCANCTRL\_PRSEN}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_PRSEN}{ADC\_SCANCTRL\_PRSEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga57dbc85fb658ab5e5818f8cf8ccb391d} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+PRSEN~(0x1\+UL $<$$<$ 24)}

Scan Sequence PRS Trigger Enable \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga67f73ceae6b7d4a843923bdffc7b0b83}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_PRSEN\_DEFAULT@{ADC\_SCANCTRL\_PRSEN\_DEFAULT}}
\index{ADC\_SCANCTRL\_PRSEN\_DEFAULT@{ADC\_SCANCTRL\_PRSEN\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_PRSEN\_DEFAULT}{ADC\_SCANCTRL\_PRSEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga67f73ceae6b7d4a843923bdffc7b0b83} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+PRSEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga985ce4f44a930c234e02caf562dcc13e}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSEN\+\_\+\+DEFAULT}} $<$$<$ 24)}

Shifted mode DEFAULT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga953eb87daac155fc01521e8d0c73ec6a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_PRSSEL\_DEFAULT@{ADC\_SCANCTRL\_PRSSEL\_DEFAULT}}
\index{ADC\_SCANCTRL\_PRSSEL\_DEFAULT@{ADC\_SCANCTRL\_PRSSEL\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_PRSSEL\_DEFAULT}{ADC\_SCANCTRL\_PRSSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga953eb87daac155fc01521e8d0c73ec6a} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2c4728033c253a94b0ced22b5557097e}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+DEFAULT}} $<$$<$ 28)}

Shifted mode DEFAULT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga8c7f9384815bb758efe9a8239fedb568}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_PRSSEL\_PRSCH0@{ADC\_SCANCTRL\_PRSSEL\_PRSCH0}}
\index{ADC\_SCANCTRL\_PRSSEL\_PRSCH0@{ADC\_SCANCTRL\_PRSSEL\_PRSCH0}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_PRSSEL\_PRSCH0}{ADC\_SCANCTRL\_PRSSEL\_PRSCH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga8c7f9384815bb758efe9a8239fedb568} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH0~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6716f22a267fab3127ff46f80eb405d3}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH0}} $<$$<$ 28)}

Shifted mode PRSCH0 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gacdb2beb8702ba87255f2a18d36be27a3}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_PRSSEL\_PRSCH1@{ADC\_SCANCTRL\_PRSSEL\_PRSCH1}}
\index{ADC\_SCANCTRL\_PRSSEL\_PRSCH1@{ADC\_SCANCTRL\_PRSSEL\_PRSCH1}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_PRSSEL\_PRSCH1}{ADC\_SCANCTRL\_PRSSEL\_PRSCH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gacdb2beb8702ba87255f2a18d36be27a3} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH1~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaed3c0fc87c31eb5a5ee8e89acd81e633}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH1}} $<$$<$ 28)}

Shifted mode PRSCH1 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2ff861b2d37935dd43b626bff85e5423}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_PRSSEL\_PRSCH10@{ADC\_SCANCTRL\_PRSSEL\_PRSCH10}}
\index{ADC\_SCANCTRL\_PRSSEL\_PRSCH10@{ADC\_SCANCTRL\_PRSSEL\_PRSCH10}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_PRSSEL\_PRSCH10}{ADC\_SCANCTRL\_PRSSEL\_PRSCH10}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2ff861b2d37935dd43b626bff85e5423} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH10~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0e10d3b14fc77fce0ab0e72023a13fbc}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH10}} $<$$<$ 28)}

Shifted mode PRSCH10 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaab9ff3be95b06059934dc2bcc62160c2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_PRSSEL\_PRSCH11@{ADC\_SCANCTRL\_PRSSEL\_PRSCH11}}
\index{ADC\_SCANCTRL\_PRSSEL\_PRSCH11@{ADC\_SCANCTRL\_PRSSEL\_PRSCH11}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_PRSSEL\_PRSCH11}{ADC\_SCANCTRL\_PRSSEL\_PRSCH11}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaab9ff3be95b06059934dc2bcc62160c2} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH11~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga25260290e2f82a5209649988fe2a3ebc}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH11}} $<$$<$ 28)}

Shifted mode PRSCH11 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf665648e8a2cc7e0a3b1dff0d6d17d8d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_PRSSEL\_PRSCH2@{ADC\_SCANCTRL\_PRSSEL\_PRSCH2}}
\index{ADC\_SCANCTRL\_PRSSEL\_PRSCH2@{ADC\_SCANCTRL\_PRSSEL\_PRSCH2}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_PRSSEL\_PRSCH2}{ADC\_SCANCTRL\_PRSSEL\_PRSCH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf665648e8a2cc7e0a3b1dff0d6d17d8d} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH2~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac470ca6f6d031051de57f9aacbe9dff2}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH2}} $<$$<$ 28)}

Shifted mode PRSCH2 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga691445b6b601ad5a3a0f9f6e2af52448}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_PRSSEL\_PRSCH3@{ADC\_SCANCTRL\_PRSSEL\_PRSCH3}}
\index{ADC\_SCANCTRL\_PRSSEL\_PRSCH3@{ADC\_SCANCTRL\_PRSSEL\_PRSCH3}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_PRSSEL\_PRSCH3}{ADC\_SCANCTRL\_PRSSEL\_PRSCH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga691445b6b601ad5a3a0f9f6e2af52448} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH3~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaeb30acd8637af816d07f3f9840485891}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH3}} $<$$<$ 28)}

Shifted mode PRSCH3 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga6f3913f438b1b22b2737390e48e9289d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_PRSSEL\_PRSCH4@{ADC\_SCANCTRL\_PRSSEL\_PRSCH4}}
\index{ADC\_SCANCTRL\_PRSSEL\_PRSCH4@{ADC\_SCANCTRL\_PRSSEL\_PRSCH4}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_PRSSEL\_PRSCH4}{ADC\_SCANCTRL\_PRSSEL\_PRSCH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga6f3913f438b1b22b2737390e48e9289d} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH4~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1518374f455fb6fc48d301861ff8e5da}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH4}} $<$$<$ 28)}

Shifted mode PRSCH4 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga710d21a62c14cae58609652157fea8b7}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_PRSSEL\_PRSCH5@{ADC\_SCANCTRL\_PRSSEL\_PRSCH5}}
\index{ADC\_SCANCTRL\_PRSSEL\_PRSCH5@{ADC\_SCANCTRL\_PRSSEL\_PRSCH5}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_PRSSEL\_PRSCH5}{ADC\_SCANCTRL\_PRSSEL\_PRSCH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga710d21a62c14cae58609652157fea8b7} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH5~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga405d332323a7d2f2196ea08a1e40a51d}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH5}} $<$$<$ 28)}

Shifted mode PRSCH5 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga99d438b07d98f7940a9a940deec3f4f7}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_PRSSEL\_PRSCH6@{ADC\_SCANCTRL\_PRSSEL\_PRSCH6}}
\index{ADC\_SCANCTRL\_PRSSEL\_PRSCH6@{ADC\_SCANCTRL\_PRSSEL\_PRSCH6}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_PRSSEL\_PRSCH6}{ADC\_SCANCTRL\_PRSSEL\_PRSCH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga99d438b07d98f7940a9a940deec3f4f7} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH6~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad94a9feff09b6214d4421b804186ba1c}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH6}} $<$$<$ 28)}

Shifted mode PRSCH6 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab7235b18e894e6414a490f1df584990a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_PRSSEL\_PRSCH7@{ADC\_SCANCTRL\_PRSSEL\_PRSCH7}}
\index{ADC\_SCANCTRL\_PRSSEL\_PRSCH7@{ADC\_SCANCTRL\_PRSSEL\_PRSCH7}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_PRSSEL\_PRSCH7}{ADC\_SCANCTRL\_PRSSEL\_PRSCH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab7235b18e894e6414a490f1df584990a} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH7~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga19b06993500a2f9f99bd2c442dda0221}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH7}} $<$$<$ 28)}

Shifted mode PRSCH7 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga5f5c2ebf1d6ef9f91fa3427203c8853c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_PRSSEL\_PRSCH8@{ADC\_SCANCTRL\_PRSSEL\_PRSCH8}}
\index{ADC\_SCANCTRL\_PRSSEL\_PRSCH8@{ADC\_SCANCTRL\_PRSSEL\_PRSCH8}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_PRSSEL\_PRSCH8}{ADC\_SCANCTRL\_PRSSEL\_PRSCH8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga5f5c2ebf1d6ef9f91fa3427203c8853c} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH8~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac7f2ef3a29d43469f69b1286f8b9a842}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH8}} $<$$<$ 28)}

Shifted mode PRSCH8 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga0802a7df44e5a3b7e0e3173b26f432a6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_PRSSEL\_PRSCH9@{ADC\_SCANCTRL\_PRSSEL\_PRSCH9}}
\index{ADC\_SCANCTRL\_PRSSEL\_PRSCH9@{ADC\_SCANCTRL\_PRSSEL\_PRSCH9}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_PRSSEL\_PRSCH9}{ADC\_SCANCTRL\_PRSSEL\_PRSCH9}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga0802a7df44e5a3b7e0e3173b26f432a6} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH9~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1f00c627ae791e253945ced6669984c0}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH9}} $<$$<$ 28)}

Shifted mode PRSCH9 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga365b9523cc4c889f85cfbed0e910d29a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_REF\_1V25@{ADC\_SCANCTRL\_REF\_1V25}}
\index{ADC\_SCANCTRL\_REF\_1V25@{ADC\_SCANCTRL\_REF\_1V25}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_REF\_1V25}{ADC\_SCANCTRL\_REF\_1V25}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga365b9523cc4c889f85cfbed0e910d29a} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+1\+V25~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga866911e9c06ad8d7ae518fe9d6ba24bd}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+1\+V25}} $<$$<$ 16)}

Shifted mode 1V25 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga000fd0ceaecf9fc3ad2642e515b18be5}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_REF\_2V5@{ADC\_SCANCTRL\_REF\_2V5}}
\index{ADC\_SCANCTRL\_REF\_2V5@{ADC\_SCANCTRL\_REF\_2V5}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_REF\_2V5}{ADC\_SCANCTRL\_REF\_2V5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga000fd0ceaecf9fc3ad2642e515b18be5} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+2\+V5~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab6fb9f988dcb64c77ebee7246b21db55}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+2\+V5}} $<$$<$ 16)}

Shifted mode 2V5 for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7b238efe55aba4cd02854251d465881e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_REF\_2XEXTDIFF@{ADC\_SCANCTRL\_REF\_2XEXTDIFF}}
\index{ADC\_SCANCTRL\_REF\_2XEXTDIFF@{ADC\_SCANCTRL\_REF\_2XEXTDIFF}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_REF\_2XEXTDIFF}{ADC\_SCANCTRL\_REF\_2XEXTDIFF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7b238efe55aba4cd02854251d465881e} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+2\+XEXTDIFF~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga750a722c4f45eb9f077b4f47288e0048}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+2\+XEXTDIFF}} $<$$<$ 16)}

Shifted mode 2XEXTDIFF for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga8a421e1b669d988afeb419f2a9d15c73}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_REF\_2XVDD@{ADC\_SCANCTRL\_REF\_2XVDD}}
\index{ADC\_SCANCTRL\_REF\_2XVDD@{ADC\_SCANCTRL\_REF\_2XVDD}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_REF\_2XVDD}{ADC\_SCANCTRL\_REF\_2XVDD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga8a421e1b669d988afeb419f2a9d15c73} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+2\+XVDD~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7165d223441bf2119ea66d969c9295ad}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+2\+XVDD}} $<$$<$ 16)}

Shifted mode 2XVDD for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga790fc7329034c5066093c73ec547940f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_REF\_5VDIFF@{ADC\_SCANCTRL\_REF\_5VDIFF}}
\index{ADC\_SCANCTRL\_REF\_5VDIFF@{ADC\_SCANCTRL\_REF\_5VDIFF}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_REF\_5VDIFF}{ADC\_SCANCTRL\_REF\_5VDIFF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga790fc7329034c5066093c73ec547940f} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+5\+VDIFF~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad10d9a394ac8e7a8ee85d22fa450c797}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+5\+VDIFF}} $<$$<$ 16)}

Shifted mode 5VDIFF for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga54807efb5d572b73458a867574454990}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_REF\_DEFAULT@{ADC\_SCANCTRL\_REF\_DEFAULT}}
\index{ADC\_SCANCTRL\_REF\_DEFAULT@{ADC\_SCANCTRL\_REF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_REF\_DEFAULT}{ADC\_SCANCTRL\_REF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga54807efb5d572b73458a867574454990} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa5eb433b59b1fc31cb354b21b8626d30}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga28b1e072b9912d7ab8f7b39309eeaf5f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_REF\_EXTSINGLE@{ADC\_SCANCTRL\_REF\_EXTSINGLE}}
\index{ADC\_SCANCTRL\_REF\_EXTSINGLE@{ADC\_SCANCTRL\_REF\_EXTSINGLE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_REF\_EXTSINGLE}{ADC\_SCANCTRL\_REF\_EXTSINGLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga28b1e072b9912d7ab8f7b39309eeaf5f} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+EXTSINGLE~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7e213ba116d97295ffe9685d43d2b46a}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+EXTSINGLE}} $<$$<$ 16)}

Shifted mode EXTSINGLE for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga6a331c8538d53c8ab7dcb10eb7ff804c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_REF\_VDD@{ADC\_SCANCTRL\_REF\_VDD}}
\index{ADC\_SCANCTRL\_REF\_VDD@{ADC\_SCANCTRL\_REF\_VDD}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_REF\_VDD}{ADC\_SCANCTRL\_REF\_VDD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga6a331c8538d53c8ab7dcb10eb7ff804c} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+VDD~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga60825765634939007a3c47dd27f19e43}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REF\+\_\+\+VDD}} $<$$<$ 16)}

Shifted mode VDD for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2714cf1646aaa7f2e75577b93d9f7828}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_REP@{ADC\_SCANCTRL\_REP}}
\index{ADC\_SCANCTRL\_REP@{ADC\_SCANCTRL\_REP}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_REP}{ADC\_SCANCTRL\_REP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2714cf1646aaa7f2e75577b93d9f7828} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+REP~(0x1\+UL $<$$<$ 0)}

Scan Sequence Repetitive Mode \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga4d170b38746f15decb6930783275a98e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_REP\_DEFAULT@{ADC\_SCANCTRL\_REP\_DEFAULT}}
\index{ADC\_SCANCTRL\_REP\_DEFAULT@{ADC\_SCANCTRL\_REP\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_REP\_DEFAULT}{ADC\_SCANCTRL\_REP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga4d170b38746f15decb6930783275a98e} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+REP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga3298c4a88a7458b0a8f0c04da2a147b0}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+REP\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gacffa976140699f3d22d23ba11267dd65}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_RES\_12BIT@{ADC\_SCANCTRL\_RES\_12BIT}}
\index{ADC\_SCANCTRL\_RES\_12BIT@{ADC\_SCANCTRL\_RES\_12BIT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_RES\_12BIT}{ADC\_SCANCTRL\_RES\_12BIT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gacffa976140699f3d22d23ba11267dd65} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+12\+BIT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad5c181736c95edd2e21727a58c5c6611}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+12\+BIT}} $<$$<$ 4)}

Shifted mode 12BIT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga561180071b68ebb80fb29ed28a7e786b}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_RES\_6BIT@{ADC\_SCANCTRL\_RES\_6BIT}}
\index{ADC\_SCANCTRL\_RES\_6BIT@{ADC\_SCANCTRL\_RES\_6BIT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_RES\_6BIT}{ADC\_SCANCTRL\_RES\_6BIT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga561180071b68ebb80fb29ed28a7e786b} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+6\+BIT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0f8929380199d7e5e4abfd549c2d994b}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+6\+BIT}} $<$$<$ 4)}

Shifted mode 6BIT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab78d53fe1ed460ad3ed9962899c8dcab}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_RES\_8BIT@{ADC\_SCANCTRL\_RES\_8BIT}}
\index{ADC\_SCANCTRL\_RES\_8BIT@{ADC\_SCANCTRL\_RES\_8BIT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_RES\_8BIT}{ADC\_SCANCTRL\_RES\_8BIT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab78d53fe1ed460ad3ed9962899c8dcab} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+8\+BIT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga84634f8ff4f0b551759faa2922d33855}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+8\+BIT}} $<$$<$ 4)}

Shifted mode 8BIT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga29abfb3abe4d99ae9f340efc9e497c6d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_RES\_DEFAULT@{ADC\_SCANCTRL\_RES\_DEFAULT}}
\index{ADC\_SCANCTRL\_RES\_DEFAULT@{ADC\_SCANCTRL\_RES\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_RES\_DEFAULT}{ADC\_SCANCTRL\_RES\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga29abfb3abe4d99ae9f340efc9e497c6d} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabe1f2f316559cd4d4db39eac6cc95278}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga9365c00baf13adc4999dceaf266aaf16}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANCTRL\_RES\_OVS@{ADC\_SCANCTRL\_RES\_OVS}}
\index{ADC\_SCANCTRL\_RES\_OVS@{ADC\_SCANCTRL\_RES\_OVS}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANCTRL\_RES\_OVS}{ADC\_SCANCTRL\_RES\_OVS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga9365c00baf13adc4999dceaf266aaf16} 
\#define ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+\+OVS~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga982d8a61c31d55572f8b04f0fc3126d1}{\+\_\+\+ADC\+\_\+\+SCANCTRL\+\_\+\+RES\+\_\+\+OVS}} $<$$<$ 4)}

Shifted mode OVS for ADC\+\_\+\+SCANCTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2bfbd1e80da8a88ada1a000258cc5e49}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANDATA\_DATA\_DEFAULT@{ADC\_SCANDATA\_DATA\_DEFAULT}}
\index{ADC\_SCANDATA\_DATA\_DEFAULT@{ADC\_SCANDATA\_DATA\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANDATA\_DATA\_DEFAULT}{ADC\_SCANDATA\_DATA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2bfbd1e80da8a88ada1a000258cc5e49} 
\#define ADC\+\_\+\+SCANDATA\+\_\+\+DATA\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5a64086eb5b739f3ca6e415e230eb778}{\+\_\+\+ADC\+\_\+\+SCANDATA\+\_\+\+DATA\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ADC\+\_\+\+SCANDATA \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf3d388b44d2d037533a792961a07bc5a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SCANDATAP\_DATAP\_DEFAULT@{ADC\_SCANDATAP\_DATAP\_DEFAULT}}
\index{ADC\_SCANDATAP\_DATAP\_DEFAULT@{ADC\_SCANDATAP\_DATAP\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SCANDATAP\_DATAP\_DEFAULT}{ADC\_SCANDATAP\_DATAP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf3d388b44d2d037533a792961a07bc5a} 
\#define ADC\+\_\+\+SCANDATAP\+\_\+\+DATAP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga94224ea9a99c16d551ec751e5b3f54fe}{\+\_\+\+ADC\+\_\+\+SCANDATAP\+\_\+\+DATAP\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ADC\+\_\+\+SCANDATAP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga404d2ebeed793cd9c29a56ccd331e410}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_ADJ@{ADC\_SINGLECTRL\_ADJ}}
\index{ADC\_SINGLECTRL\_ADJ@{ADC\_SINGLECTRL\_ADJ}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_ADJ}{ADC\_SINGLECTRL\_ADJ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga404d2ebeed793cd9c29a56ccd331e410} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ~(0x1\+UL $<$$<$ 2)}

Single Sample Result Adjustment \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaacc4bdca211de4fe9fbf986ffe8ca3d8}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_ADJ\_DEFAULT@{ADC\_SINGLECTRL\_ADJ\_DEFAULT}}
\index{ADC\_SINGLECTRL\_ADJ\_DEFAULT@{ADC\_SINGLECTRL\_ADJ\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_ADJ\_DEFAULT}{ADC\_SINGLECTRL\_ADJ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaacc4bdca211de4fe9fbf986ffe8ca3d8} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga87bebb48b91ae1e1fa3a1e34302b1968}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad6808ebd1fbd1bfa0385153dca2df7c2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_ADJ\_LEFT@{ADC\_SINGLECTRL\_ADJ\_LEFT}}
\index{ADC\_SINGLECTRL\_ADJ\_LEFT@{ADC\_SINGLECTRL\_ADJ\_LEFT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_ADJ\_LEFT}{ADC\_SINGLECTRL\_ADJ\_LEFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad6808ebd1fbd1bfa0385153dca2df7c2} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+LEFT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga49cb3dbf64ce5cc2704525c5a103aa54}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+LEFT}} $<$$<$ 2)}

Shifted mode LEFT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gace83db0a637778f935a1035cc628375f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_ADJ\_RIGHT@{ADC\_SINGLECTRL\_ADJ\_RIGHT}}
\index{ADC\_SINGLECTRL\_ADJ\_RIGHT@{ADC\_SINGLECTRL\_ADJ\_RIGHT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_ADJ\_RIGHT}{ADC\_SINGLECTRL\_ADJ\_RIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gace83db0a637778f935a1035cc628375f} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+RIGHT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab7decf629c8c5b8aee3b8475321ba2c5}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+ADJ\+\_\+\+RIGHT}} $<$$<$ 2)}

Shifted mode RIGHT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac4f872e9b3c49032b1178de647065003}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_AT\_128CYCLES@{ADC\_SINGLECTRL\_AT\_128CYCLES}}
\index{ADC\_SINGLECTRL\_AT\_128CYCLES@{ADC\_SINGLECTRL\_AT\_128CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_AT\_128CYCLES}{ADC\_SINGLECTRL\_AT\_128CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac4f872e9b3c49032b1178de647065003} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+128\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga52290f72aa6d1851864d95993114ac5e}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+128\+CYCLES}} $<$$<$ 20)}

Shifted mode 128CYCLES for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga76771c7d318a06cbd58103af685b80fe}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_AT\_16CYCLES@{ADC\_SINGLECTRL\_AT\_16CYCLES}}
\index{ADC\_SINGLECTRL\_AT\_16CYCLES@{ADC\_SINGLECTRL\_AT\_16CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_AT\_16CYCLES}{ADC\_SINGLECTRL\_AT\_16CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga76771c7d318a06cbd58103af685b80fe} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+16\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab8809b3eeee1d52872d92f94154d742e}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+16\+CYCLES}} $<$$<$ 20)}

Shifted mode 16CYCLES for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga1356ed08f82d5a530a677d82c7e3e074}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_AT\_1CYCLE@{ADC\_SINGLECTRL\_AT\_1CYCLE}}
\index{ADC\_SINGLECTRL\_AT\_1CYCLE@{ADC\_SINGLECTRL\_AT\_1CYCLE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_AT\_1CYCLE}{ADC\_SINGLECTRL\_AT\_1CYCLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga1356ed08f82d5a530a677d82c7e3e074} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+1\+CYCLE~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad1c557e9b4aad24572116abc1e041874}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+1\+CYCLE}} $<$$<$ 20)}

Shifted mode 1CYCLE for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gadf0bbd9ea3e370011e9f4279114d13fd}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_AT\_256CYCLES@{ADC\_SINGLECTRL\_AT\_256CYCLES}}
\index{ADC\_SINGLECTRL\_AT\_256CYCLES@{ADC\_SINGLECTRL\_AT\_256CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_AT\_256CYCLES}{ADC\_SINGLECTRL\_AT\_256CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gadf0bbd9ea3e370011e9f4279114d13fd} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+256\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga06f1997a8129a8fc68e71126cbd5becc}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+256\+CYCLES}} $<$$<$ 20)}

Shifted mode 256CYCLES for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa7c75646151d67f22f9a738b2131985a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_AT\_2CYCLES@{ADC\_SINGLECTRL\_AT\_2CYCLES}}
\index{ADC\_SINGLECTRL\_AT\_2CYCLES@{ADC\_SINGLECTRL\_AT\_2CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_AT\_2CYCLES}{ADC\_SINGLECTRL\_AT\_2CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa7c75646151d67f22f9a738b2131985a} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+2\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga58000edc53d61ed3309a8fc6a3fc31fd}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+2\+CYCLES}} $<$$<$ 20)}

Shifted mode 2CYCLES for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaac60982d15f96118c386c6f0996bc3ea}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_AT\_32CYCLES@{ADC\_SINGLECTRL\_AT\_32CYCLES}}
\index{ADC\_SINGLECTRL\_AT\_32CYCLES@{ADC\_SINGLECTRL\_AT\_32CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_AT\_32CYCLES}{ADC\_SINGLECTRL\_AT\_32CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaac60982d15f96118c386c6f0996bc3ea} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+32\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaab84ff2b3425d00f90e5495db0e6ec18}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+32\+CYCLES}} $<$$<$ 20)}

Shifted mode 32CYCLES for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga56c5ae7eab85f0ab2d9fe871afa46a68}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_AT\_4CYCLES@{ADC\_SINGLECTRL\_AT\_4CYCLES}}
\index{ADC\_SINGLECTRL\_AT\_4CYCLES@{ADC\_SINGLECTRL\_AT\_4CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_AT\_4CYCLES}{ADC\_SINGLECTRL\_AT\_4CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga56c5ae7eab85f0ab2d9fe871afa46a68} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+4\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2bc7b8ecf24faabdf77b1edc80414cad}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+4\+CYCLES}} $<$$<$ 20)}

Shifted mode 4CYCLES for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad5d57864dc5fca4244de983e6c0eeb53}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_AT\_64CYCLES@{ADC\_SINGLECTRL\_AT\_64CYCLES}}
\index{ADC\_SINGLECTRL\_AT\_64CYCLES@{ADC\_SINGLECTRL\_AT\_64CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_AT\_64CYCLES}{ADC\_SINGLECTRL\_AT\_64CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad5d57864dc5fca4244de983e6c0eeb53} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+64\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga25545722750f5856f0342ade320d00be}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+64\+CYCLES}} $<$$<$ 20)}

Shifted mode 64CYCLES for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga679731f98e1c5fc59650173a08bea474}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_AT\_8CYCLES@{ADC\_SINGLECTRL\_AT\_8CYCLES}}
\index{ADC\_SINGLECTRL\_AT\_8CYCLES@{ADC\_SINGLECTRL\_AT\_8CYCLES}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_AT\_8CYCLES}{ADC\_SINGLECTRL\_AT\_8CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga679731f98e1c5fc59650173a08bea474} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+8\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf511cafe4df968f0e1cf1f3b6f54fd66}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+8\+CYCLES}} $<$$<$ 20)}

Shifted mode 8CYCLES for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga0472de2cc8ea056a44e72da8e886caa8}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_AT\_DEFAULT@{ADC\_SINGLECTRL\_AT\_DEFAULT}}
\index{ADC\_SINGLECTRL\_AT\_DEFAULT@{ADC\_SINGLECTRL\_AT\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_AT\_DEFAULT}{ADC\_SINGLECTRL\_AT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga0472de2cc8ea056a44e72da8e886caa8} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad03322f71581306c50755abff155a1e3}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+AT\+\_\+\+DEFAULT}} $<$$<$ 20)}

Shifted mode DEFAULT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga4a24e29d80e0e486b99b12ccff9785be}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_DIFF@{ADC\_SINGLECTRL\_DIFF}}
\index{ADC\_SINGLECTRL\_DIFF@{ADC\_SINGLECTRL\_DIFF}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_DIFF}{ADC\_SINGLECTRL\_DIFF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga4a24e29d80e0e486b99b12ccff9785be} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+DIFF~(0x1\+UL $<$$<$ 1)}

Single Sample Differential Mode \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gade9fb2a71bfc6dd4f2fd3c2348a38d59}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_DIFF\_DEFAULT@{ADC\_SINGLECTRL\_DIFF\_DEFAULT}}
\index{ADC\_SINGLECTRL\_DIFF\_DEFAULT@{ADC\_SINGLECTRL\_DIFF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_DIFF\_DEFAULT}{ADC\_SINGLECTRL\_DIFF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gade9fb2a71bfc6dd4f2fd3c2348a38d59} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+DIFF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gadb1cbb109ce4b76578c03ba24cf148a6}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+DIFF\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga59d415087da7d8c6b3c30c50f52f26f1}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_CH0@{ADC\_SINGLECTRL\_INPUTSEL\_CH0}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_CH0@{ADC\_SINGLECTRL\_INPUTSEL\_CH0}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_CH0}{ADC\_SINGLECTRL\_INPUTSEL\_CH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga59d415087da7d8c6b3c30c50f52f26f1} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH0~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1d4a40be3ddd4084803d1c07514279a5}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH0}} $<$$<$ 8)}

Shifted mode CH0 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga702d384fce4bace151107c6742d429d2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_CH0CH1@{ADC\_SINGLECTRL\_INPUTSEL\_CH0CH1}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_CH0CH1@{ADC\_SINGLECTRL\_INPUTSEL\_CH0CH1}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_CH0CH1}{ADC\_SINGLECTRL\_INPUTSEL\_CH0CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga702d384fce4bace151107c6742d429d2} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH0\+CH1~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga38ff2518615e3b06bcd8eed8de7785c7}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH0\+CH1}} $<$$<$ 8)}

Shifted mode CH0\+CH1 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga08c3f68218f3d4cbed2a3e12949dbfb0}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_CH1@{ADC\_SINGLECTRL\_INPUTSEL\_CH1}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_CH1@{ADC\_SINGLECTRL\_INPUTSEL\_CH1}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_CH1}{ADC\_SINGLECTRL\_INPUTSEL\_CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga08c3f68218f3d4cbed2a3e12949dbfb0} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH1~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8175b4c8609ad998ef39a88515e23e28}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH1}} $<$$<$ 8)}

Shifted mode CH1 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga6c5d515428d61076e77b8b04d9eca546}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_CH2@{ADC\_SINGLECTRL\_INPUTSEL\_CH2}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_CH2@{ADC\_SINGLECTRL\_INPUTSEL\_CH2}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_CH2}{ADC\_SINGLECTRL\_INPUTSEL\_CH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga6c5d515428d61076e77b8b04d9eca546} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH2~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga54ed706ba35c32fa9deca38653c90de8}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH2}} $<$$<$ 8)}

Shifted mode CH2 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga76d699de15a2de1f6d9a46fba1abdb83}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_CH2CH3@{ADC\_SINGLECTRL\_INPUTSEL\_CH2CH3}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_CH2CH3@{ADC\_SINGLECTRL\_INPUTSEL\_CH2CH3}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_CH2CH3}{ADC\_SINGLECTRL\_INPUTSEL\_CH2CH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga76d699de15a2de1f6d9a46fba1abdb83} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH2\+CH3~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9b5bb1b3288de477f6ed9a3658fa9897}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH2\+CH3}} $<$$<$ 8)}

Shifted mode CH2\+CH3 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae7c696c8aaaea457efd8ccd9eb9fcc93}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_CH3@{ADC\_SINGLECTRL\_INPUTSEL\_CH3}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_CH3@{ADC\_SINGLECTRL\_INPUTSEL\_CH3}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_CH3}{ADC\_SINGLECTRL\_INPUTSEL\_CH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae7c696c8aaaea457efd8ccd9eb9fcc93} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH3~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga85ae6c8af22957e1b1fa4fd8397012ab}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH3}} $<$$<$ 8)}

Shifted mode CH3 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga42e9cd9815f88b754e2ece038e60e379}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_CH4@{ADC\_SINGLECTRL\_INPUTSEL\_CH4}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_CH4@{ADC\_SINGLECTRL\_INPUTSEL\_CH4}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_CH4}{ADC\_SINGLECTRL\_INPUTSEL\_CH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga42e9cd9815f88b754e2ece038e60e379} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH4~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae871f040759f364384465313760f3e69}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH4}} $<$$<$ 8)}

Shifted mode CH4 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga5822f94fe6a2b37a93900325b7e31bea}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_CH4CH5@{ADC\_SINGLECTRL\_INPUTSEL\_CH4CH5}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_CH4CH5@{ADC\_SINGLECTRL\_INPUTSEL\_CH4CH5}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_CH4CH5}{ADC\_SINGLECTRL\_INPUTSEL\_CH4CH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga5822f94fe6a2b37a93900325b7e31bea} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH4\+CH5~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga8ff8475484c4b4b214f4f4a12e0b144a}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH4\+CH5}} $<$$<$ 8)}

Shifted mode CH4\+CH5 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga71ce0fd494f771e763d619d958fef321}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_CH5@{ADC\_SINGLECTRL\_INPUTSEL\_CH5}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_CH5@{ADC\_SINGLECTRL\_INPUTSEL\_CH5}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_CH5}{ADC\_SINGLECTRL\_INPUTSEL\_CH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga71ce0fd494f771e763d619d958fef321} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH5~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gafbcd0810aac2ed274ea64f6eb4e60e01}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH5}} $<$$<$ 8)}

Shifted mode CH5 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga3ea998ea2550fe8a86ef2b79e3437ff6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_CH6@{ADC\_SINGLECTRL\_INPUTSEL\_CH6}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_CH6@{ADC\_SINGLECTRL\_INPUTSEL\_CH6}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_CH6}{ADC\_SINGLECTRL\_INPUTSEL\_CH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga3ea998ea2550fe8a86ef2b79e3437ff6} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH6~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabaeaa0bf31d5d4fcbfb232a6640b72e4}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH6}} $<$$<$ 8)}

Shifted mode CH6 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab9ac325d3a0cdcd0b40488f013ac872e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_CH6CH7@{ADC\_SINGLECTRL\_INPUTSEL\_CH6CH7}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_CH6CH7@{ADC\_SINGLECTRL\_INPUTSEL\_CH6CH7}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_CH6CH7}{ADC\_SINGLECTRL\_INPUTSEL\_CH6CH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab9ac325d3a0cdcd0b40488f013ac872e} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH6\+CH7~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab9fbe7507e5386a44303f118662f71f2}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH6\+CH7}} $<$$<$ 8)}

Shifted mode CH6\+CH7 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gadc7c5036e6ba4cb2ac4a3815542fdf52}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_CH7@{ADC\_SINGLECTRL\_INPUTSEL\_CH7}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_CH7@{ADC\_SINGLECTRL\_INPUTSEL\_CH7}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_CH7}{ADC\_SINGLECTRL\_INPUTSEL\_CH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gadc7c5036e6ba4cb2ac4a3815542fdf52} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH7~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabff7ff9e893ad365a5919e5a407ffadd}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+CH7}} $<$$<$ 8)}

Shifted mode CH7 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga8b637cd3a8dda04c2001269eab956db7}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT0@{ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT0}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT0@{ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT0}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT0}{ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga8b637cd3a8dda04c2001269eab956db7} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DAC0\+OUT0~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga972d9dd3964a09c64bfddb48aa8861c2}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DAC0\+OUT0}} $<$$<$ 8)}

Shifted mode DAC0\+OUT0 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga2b18ef8d30d80a08a545062eedfcf050}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT1@{ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT1}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT1@{ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT1}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT1}{ADC\_SINGLECTRL\_INPUTSEL\_DAC0OUT1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga2b18ef8d30d80a08a545062eedfcf050} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DAC0\+OUT1~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae725310eb3596c8c6b7241e33d81c152}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DAC0\+OUT1}} $<$$<$ 8)}

Shifted mode DAC0\+OUT1 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaec8bb5fc3492e491ee4188de280ed452}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_DEFAULT@{ADC\_SINGLECTRL\_INPUTSEL\_DEFAULT}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_DEFAULT@{ADC\_SINGLECTRL\_INPUTSEL\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_DEFAULT}{ADC\_SINGLECTRL\_INPUTSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaec8bb5fc3492e491ee4188de280ed452} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga80b216232f96c84ee53aef453e1feaca}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gafddec3f9a86e396728641ed06b9f05e0}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_DIFF0@{ADC\_SINGLECTRL\_INPUTSEL\_DIFF0}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_DIFF0@{ADC\_SINGLECTRL\_INPUTSEL\_DIFF0}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_DIFF0}{ADC\_SINGLECTRL\_INPUTSEL\_DIFF0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gafddec3f9a86e396728641ed06b9f05e0} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DIFF0~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6b43797bd3ca718d6b25626f50da1411}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+DIFF0}} $<$$<$ 8)}

Shifted mode DIFF0 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga109de29088e9fa0fb8912b5b75af5e77}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_TEMP@{ADC\_SINGLECTRL\_INPUTSEL\_TEMP}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_TEMP@{ADC\_SINGLECTRL\_INPUTSEL\_TEMP}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_TEMP}{ADC\_SINGLECTRL\_INPUTSEL\_TEMP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga109de29088e9fa0fb8912b5b75af5e77} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+TEMP~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad3a275ee138935c654180c1ca047d5d5}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+TEMP}} $<$$<$ 8)}

Shifted mode TEMP for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf25418ad45756f3f95be34205a5d3c4b}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_VDD@{ADC\_SINGLECTRL\_INPUTSEL\_VDD}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_VDD@{ADC\_SINGLECTRL\_INPUTSEL\_VDD}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_VDD}{ADC\_SINGLECTRL\_INPUTSEL\_VDD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf25418ad45756f3f95be34205a5d3c4b} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VDD~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga94e67e53d05f9faf39c9baee6b8dd6dc}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VDD}} $<$$<$ 8)}

Shifted mode VDD for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac3ed78804ec218b35cb6193f7c3debb1}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_VDDDIV3@{ADC\_SINGLECTRL\_INPUTSEL\_VDDDIV3}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_VDDDIV3@{ADC\_SINGLECTRL\_INPUTSEL\_VDDDIV3}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_VDDDIV3}{ADC\_SINGLECTRL\_INPUTSEL\_VDDDIV3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac3ed78804ec218b35cb6193f7c3debb1} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VDDDIV3~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga65f3cb18bf272b035cac692441c8cbe6}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VDDDIV3}} $<$$<$ 8)}

Shifted mode VDDDIV3 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga8e7e959c99b894062cefbf9c77ee8e91}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_VREFDIV2@{ADC\_SINGLECTRL\_INPUTSEL\_VREFDIV2}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_VREFDIV2@{ADC\_SINGLECTRL\_INPUTSEL\_VREFDIV2}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_VREFDIV2}{ADC\_SINGLECTRL\_INPUTSEL\_VREFDIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga8e7e959c99b894062cefbf9c77ee8e91} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VREFDIV2~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6012c3f83ad3928fdf13fcce221dce9f}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VREFDIV2}} $<$$<$ 8)}

Shifted mode VREFDIV2 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga57cb34fd7144809077cb420c677f17b2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_INPUTSEL\_VSS@{ADC\_SINGLECTRL\_INPUTSEL\_VSS}}
\index{ADC\_SINGLECTRL\_INPUTSEL\_VSS@{ADC\_SINGLECTRL\_INPUTSEL\_VSS}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_INPUTSEL\_VSS}{ADC\_SINGLECTRL\_INPUTSEL\_VSS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga57cb34fd7144809077cb420c677f17b2} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VSS~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5ffff28e7fd4ddb9e5ca64803f873306}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+INPUTSEL\+\_\+\+VSS}} $<$$<$ 8)}

Shifted mode VSS for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga76bb373f0ba12368ca7a43a0f79d4dc0}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_PRSEN@{ADC\_SINGLECTRL\_PRSEN}}
\index{ADC\_SINGLECTRL\_PRSEN@{ADC\_SINGLECTRL\_PRSEN}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_PRSEN}{ADC\_SINGLECTRL\_PRSEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga76bb373f0ba12368ca7a43a0f79d4dc0} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSEN~(0x1\+UL $<$$<$ 24)}

Single Sample PRS Trigger Enable \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga58c33b113b04d3c424a61c79bfec0f53}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_PRSEN\_DEFAULT@{ADC\_SINGLECTRL\_PRSEN\_DEFAULT}}
\index{ADC\_SINGLECTRL\_PRSEN\_DEFAULT@{ADC\_SINGLECTRL\_PRSEN\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_PRSEN\_DEFAULT}{ADC\_SINGLECTRL\_PRSEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga58c33b113b04d3c424a61c79bfec0f53} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1efcfe6fc0a06ebdeda63815be73bec3}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSEN\+\_\+\+DEFAULT}} $<$$<$ 24)}

Shifted mode DEFAULT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaea2b0eb8c42c3fa0a9d2eee6470c63a4}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_PRSSEL\_DEFAULT@{ADC\_SINGLECTRL\_PRSSEL\_DEFAULT}}
\index{ADC\_SINGLECTRL\_PRSSEL\_DEFAULT@{ADC\_SINGLECTRL\_PRSSEL\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_PRSSEL\_DEFAULT}{ADC\_SINGLECTRL\_PRSSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaea2b0eb8c42c3fa0a9d2eee6470c63a4} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga10665485ea8309f664cb24f28c194490}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+DEFAULT}} $<$$<$ 28)}

Shifted mode DEFAULT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa10bb97fd05bd4d0ad77d82cc5ce976f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_PRSSEL\_PRSCH0@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH0}}
\index{ADC\_SINGLECTRL\_PRSSEL\_PRSCH0@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH0}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_PRSSEL\_PRSCH0}{ADC\_SINGLECTRL\_PRSSEL\_PRSCH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa10bb97fd05bd4d0ad77d82cc5ce976f} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH0~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad933ad1ff461635f8ccfaa5c6483ae91}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH0}} $<$$<$ 28)}

Shifted mode PRSCH0 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gacb6eb2f8b31bfee2ce261371bbda4fe0}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_PRSSEL\_PRSCH1@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH1}}
\index{ADC\_SINGLECTRL\_PRSSEL\_PRSCH1@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH1}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_PRSSEL\_PRSCH1}{ADC\_SINGLECTRL\_PRSSEL\_PRSCH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gacb6eb2f8b31bfee2ce261371bbda4fe0} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH1~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2a9faf22ace0d7155fb7b69082fe883e}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH1}} $<$$<$ 28)}

Shifted mode PRSCH1 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab5f6259deb8912bf81f48df9b47e7441}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_PRSSEL\_PRSCH10@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH10}}
\index{ADC\_SINGLECTRL\_PRSSEL\_PRSCH10@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH10}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_PRSSEL\_PRSCH10}{ADC\_SINGLECTRL\_PRSSEL\_PRSCH10}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab5f6259deb8912bf81f48df9b47e7441} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH10~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga14883da3b258d0257c0114370cdc2f85}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH10}} $<$$<$ 28)}

Shifted mode PRSCH10 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga1e6ff8ac4e9cea44d268c0f31da4b3df}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_PRSSEL\_PRSCH11@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH11}}
\index{ADC\_SINGLECTRL\_PRSSEL\_PRSCH11@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH11}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_PRSSEL\_PRSCH11}{ADC\_SINGLECTRL\_PRSSEL\_PRSCH11}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga1e6ff8ac4e9cea44d268c0f31da4b3df} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH11~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga2cfeeb767d1b6bf5c96d6693460cc119}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH11}} $<$$<$ 28)}

Shifted mode PRSCH11 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga3ca8c8e6b3e71c9c43805112c606f01a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_PRSSEL\_PRSCH2@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH2}}
\index{ADC\_SINGLECTRL\_PRSSEL\_PRSCH2@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH2}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_PRSSEL\_PRSCH2}{ADC\_SINGLECTRL\_PRSSEL\_PRSCH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga3ca8c8e6b3e71c9c43805112c606f01a} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH2~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae992c8991fdc329df9eecc8685f3fb0c}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH2}} $<$$<$ 28)}

Shifted mode PRSCH2 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga12b8e6637a4cf021fa5d2648ba8a46c1}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_PRSSEL\_PRSCH3@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH3}}
\index{ADC\_SINGLECTRL\_PRSSEL\_PRSCH3@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH3}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_PRSSEL\_PRSCH3}{ADC\_SINGLECTRL\_PRSSEL\_PRSCH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga12b8e6637a4cf021fa5d2648ba8a46c1} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH3~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga71e63323c7581321aaa0f5d373c227c8}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH3}} $<$$<$ 28)}

Shifted mode PRSCH3 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga9cef18aea4952ed2632a64dcfb71345f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_PRSSEL\_PRSCH4@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH4}}
\index{ADC\_SINGLECTRL\_PRSSEL\_PRSCH4@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH4}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_PRSSEL\_PRSCH4}{ADC\_SINGLECTRL\_PRSSEL\_PRSCH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga9cef18aea4952ed2632a64dcfb71345f} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH4~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga4599fe95c4f3adc1d991a1b442a707f7}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH4}} $<$$<$ 28)}

Shifted mode PRSCH4 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae16447f4c5eda6d294d44e3ed323e4b6}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_PRSSEL\_PRSCH5@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH5}}
\index{ADC\_SINGLECTRL\_PRSSEL\_PRSCH5@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH5}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_PRSSEL\_PRSCH5}{ADC\_SINGLECTRL\_PRSSEL\_PRSCH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae16447f4c5eda6d294d44e3ed323e4b6} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH5~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6493b33776738680896811b1e4d5f833}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH5}} $<$$<$ 28)}

Shifted mode PRSCH5 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7730b47c9a2d0b1260a522c66a420c70}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_PRSSEL\_PRSCH6@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH6}}
\index{ADC\_SINGLECTRL\_PRSSEL\_PRSCH6@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH6}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_PRSSEL\_PRSCH6}{ADC\_SINGLECTRL\_PRSSEL\_PRSCH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7730b47c9a2d0b1260a522c66a420c70} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH6~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad9afba32b318094eeba354c48211e8b6}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH6}} $<$$<$ 28)}

Shifted mode PRSCH6 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa41e4f6ad3f5042cab2e9ee0f910730d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_PRSSEL\_PRSCH7@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH7}}
\index{ADC\_SINGLECTRL\_PRSSEL\_PRSCH7@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH7}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_PRSSEL\_PRSCH7}{ADC\_SINGLECTRL\_PRSSEL\_PRSCH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa41e4f6ad3f5042cab2e9ee0f910730d} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH7~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7632101d5d1ce4b4d02e322e5b95e118}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH7}} $<$$<$ 28)}

Shifted mode PRSCH7 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac27a15308cbd34388799aba9abc1b88e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_PRSSEL\_PRSCH8@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH8}}
\index{ADC\_SINGLECTRL\_PRSSEL\_PRSCH8@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH8}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_PRSSEL\_PRSCH8}{ADC\_SINGLECTRL\_PRSSEL\_PRSCH8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac27a15308cbd34388799aba9abc1b88e} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH8~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga41d21662326dba89013eaf3c9aec60d7}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH8}} $<$$<$ 28)}

Shifted mode PRSCH8 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga48509895eaf8edd97f882d3c5fa35f2e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_PRSSEL\_PRSCH9@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH9}}
\index{ADC\_SINGLECTRL\_PRSSEL\_PRSCH9@{ADC\_SINGLECTRL\_PRSSEL\_PRSCH9}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_PRSSEL\_PRSCH9}{ADC\_SINGLECTRL\_PRSSEL\_PRSCH9}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga48509895eaf8edd97f882d3c5fa35f2e} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH9~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga0c5518cad4f5661f80add52d8999aff6}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+PRSSEL\+\_\+\+PRSCH9}} $<$$<$ 28)}

Shifted mode PRSCH9 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaae9c3764a67e3ea40b836b42f54cf64c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_REF\_1V25@{ADC\_SINGLECTRL\_REF\_1V25}}
\index{ADC\_SINGLECTRL\_REF\_1V25@{ADC\_SINGLECTRL\_REF\_1V25}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_REF\_1V25}{ADC\_SINGLECTRL\_REF\_1V25}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaae9c3764a67e3ea40b836b42f54cf64c} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+1\+V25~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga967a15467a121806220859ca3c61f569}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+1\+V25}} $<$$<$ 16)}

Shifted mode 1V25 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga95afbba24ed27d926851dd9f1b1f160c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_REF\_2V5@{ADC\_SINGLECTRL\_REF\_2V5}}
\index{ADC\_SINGLECTRL\_REF\_2V5@{ADC\_SINGLECTRL\_REF\_2V5}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_REF\_2V5}{ADC\_SINGLECTRL\_REF\_2V5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga95afbba24ed27d926851dd9f1b1f160c} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+2\+V5~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga28803ac8e8a086f836694b0cc48f5ab5}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+2\+V5}} $<$$<$ 16)}

Shifted mode 2V5 for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gacd8acbc41d224d70b61535fdff9ad016}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_REF\_2XEXTDIFF@{ADC\_SINGLECTRL\_REF\_2XEXTDIFF}}
\index{ADC\_SINGLECTRL\_REF\_2XEXTDIFF@{ADC\_SINGLECTRL\_REF\_2XEXTDIFF}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_REF\_2XEXTDIFF}{ADC\_SINGLECTRL\_REF\_2XEXTDIFF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gacd8acbc41d224d70b61535fdff9ad016} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+2\+XEXTDIFF~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaca380db8b7dc7df12468b2e60525faba}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+2\+XEXTDIFF}} $<$$<$ 16)}

Shifted mode 2XEXTDIFF for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gae3cad1592f34f94252c19b6ef43ac58d}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_REF\_2XVDD@{ADC\_SINGLECTRL\_REF\_2XVDD}}
\index{ADC\_SINGLECTRL\_REF\_2XVDD@{ADC\_SINGLECTRL\_REF\_2XVDD}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_REF\_2XVDD}{ADC\_SINGLECTRL\_REF\_2XVDD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gae3cad1592f34f94252c19b6ef43ac58d} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+2\+XVDD~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7d76f1521ba4a3aca0030d5b0ed14786}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+2\+XVDD}} $<$$<$ 16)}

Shifted mode 2XVDD for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab5122dfc3c340a4a93b0db970256e2ca}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_REF\_5VDIFF@{ADC\_SINGLECTRL\_REF\_5VDIFF}}
\index{ADC\_SINGLECTRL\_REF\_5VDIFF@{ADC\_SINGLECTRL\_REF\_5VDIFF}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_REF\_5VDIFF}{ADC\_SINGLECTRL\_REF\_5VDIFF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab5122dfc3c340a4a93b0db970256e2ca} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+5\+VDIFF~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabd70da588771e98dbaab6c206c089837}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+5\+VDIFF}} $<$$<$ 16)}

Shifted mode 5VDIFF for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga0654244d346dea95c6362f9520bcb8b0}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_REF\_DEFAULT@{ADC\_SINGLECTRL\_REF\_DEFAULT}}
\index{ADC\_SINGLECTRL\_REF\_DEFAULT@{ADC\_SINGLECTRL\_REF\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_REF\_DEFAULT}{ADC\_SINGLECTRL\_REF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga0654244d346dea95c6362f9520bcb8b0} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga9b1f6542ecb3d293345e4c88f54a9a85}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga98418f82e0cdefa66cb79e7b06256c51}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_REF\_EXTSINGLE@{ADC\_SINGLECTRL\_REF\_EXTSINGLE}}
\index{ADC\_SINGLECTRL\_REF\_EXTSINGLE@{ADC\_SINGLECTRL\_REF\_EXTSINGLE}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_REF\_EXTSINGLE}{ADC\_SINGLECTRL\_REF\_EXTSINGLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga98418f82e0cdefa66cb79e7b06256c51} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+EXTSINGLE~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabae294f1a687869a28918fbd2ad9a763}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+EXTSINGLE}} $<$$<$ 16)}

Shifted mode EXTSINGLE for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga8abe7073075edf7960f6e81e3fe40225}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_REF\_VDD@{ADC\_SINGLECTRL\_REF\_VDD}}
\index{ADC\_SINGLECTRL\_REF\_VDD@{ADC\_SINGLECTRL\_REF\_VDD}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_REF\_VDD}{ADC\_SINGLECTRL\_REF\_VDD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga8abe7073075edf7960f6e81e3fe40225} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+VDD~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga1ef609c4edce94f541eb95b37ed04c30}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REF\+\_\+\+VDD}} $<$$<$ 16)}

Shifted mode VDD for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7168ba4e2490352e7b919c176f6bd93a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_REP@{ADC\_SINGLECTRL\_REP}}
\index{ADC\_SINGLECTRL\_REP@{ADC\_SINGLECTRL\_REP}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_REP}{ADC\_SINGLECTRL\_REP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7168ba4e2490352e7b919c176f6bd93a} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+REP~(0x1\+UL $<$$<$ 0)}

Single Sample Repetitive Mode \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaee68b925f1c111ce7c7c77d2dcf197a4}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_REP\_DEFAULT@{ADC\_SINGLECTRL\_REP\_DEFAULT}}
\index{ADC\_SINGLECTRL\_REP\_DEFAULT@{ADC\_SINGLECTRL\_REP\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_REP\_DEFAULT}{ADC\_SINGLECTRL\_REP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaee68b925f1c111ce7c7c77d2dcf197a4} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+REP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6517cffb3c277dc14c6b454dd0969d17}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+REP\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaca5401bd6805bad89b6b4a5aac7be9cc}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_RES\_12BIT@{ADC\_SINGLECTRL\_RES\_12BIT}}
\index{ADC\_SINGLECTRL\_RES\_12BIT@{ADC\_SINGLECTRL\_RES\_12BIT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_RES\_12BIT}{ADC\_SINGLECTRL\_RES\_12BIT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaca5401bd6805bad89b6b4a5aac7be9cc} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+12\+BIT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gabc78a5f43fa09e52684a08b67b8257fd}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+12\+BIT}} $<$$<$ 4)}

Shifted mode 12BIT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga1096f8c5ff7860932d98d409a9630727}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_RES\_6BIT@{ADC\_SINGLECTRL\_RES\_6BIT}}
\index{ADC\_SINGLECTRL\_RES\_6BIT@{ADC\_SINGLECTRL\_RES\_6BIT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_RES\_6BIT}{ADC\_SINGLECTRL\_RES\_6BIT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga1096f8c5ff7860932d98d409a9630727} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+6\+BIT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae192bd93973081b43a0e135eea901f05}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+6\+BIT}} $<$$<$ 4)}

Shifted mode 6BIT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga1b7a005f1e86ed5bdbe0118dde00557e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_RES\_8BIT@{ADC\_SINGLECTRL\_RES\_8BIT}}
\index{ADC\_SINGLECTRL\_RES\_8BIT@{ADC\_SINGLECTRL\_RES\_8BIT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_RES\_8BIT}{ADC\_SINGLECTRL\_RES\_8BIT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga1b7a005f1e86ed5bdbe0118dde00557e} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+8\+BIT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7328c74c5d98de61420d3367ca665ea0}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+8\+BIT}} $<$$<$ 4)}

Shifted mode 8BIT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac991a7363fd4ec56aa877348075c9772}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_RES\_DEFAULT@{ADC\_SINGLECTRL\_RES\_DEFAULT}}
\index{ADC\_SINGLECTRL\_RES\_DEFAULT@{ADC\_SINGLECTRL\_RES\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_RES\_DEFAULT}{ADC\_SINGLECTRL\_RES\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac991a7363fd4ec56aa877348075c9772} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaa199ba52e4cc12667c7df57ff7bdf4a3}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga23a5c70ef87ed67a72d6dfab9590b50c}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLECTRL\_RES\_OVS@{ADC\_SINGLECTRL\_RES\_OVS}}
\index{ADC\_SINGLECTRL\_RES\_OVS@{ADC\_SINGLECTRL\_RES\_OVS}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLECTRL\_RES\_OVS}{ADC\_SINGLECTRL\_RES\_OVS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga23a5c70ef87ed67a72d6dfab9590b50c} 
\#define ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+\+OVS~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaba70b88111cb3785ea088f24e05f26e3}{\+\_\+\+ADC\+\_\+\+SINGLECTRL\+\_\+\+RES\+\_\+\+OVS}} $<$$<$ 4)}

Shifted mode OVS for ADC\+\_\+\+SINGLECTRL \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga21d29311f155ceaae97d639229e5b4c2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLEDATA\_DATA\_DEFAULT@{ADC\_SINGLEDATA\_DATA\_DEFAULT}}
\index{ADC\_SINGLEDATA\_DATA\_DEFAULT@{ADC\_SINGLEDATA\_DATA\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLEDATA\_DATA\_DEFAULT}{ADC\_SINGLEDATA\_DATA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga21d29311f155ceaae97d639229e5b4c2} 
\#define ADC\+\_\+\+SINGLEDATA\+\_\+\+DATA\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga6368ccb78f3e8eb43e27eaaf6ef0fa6c}{\+\_\+\+ADC\+\_\+\+SINGLEDATA\+\_\+\+DATA\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ADC\+\_\+\+SINGLEDATA \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa0d0338bf2bf66dc37645d3644d1ed55}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_SINGLEDATAP\_DATAP\_DEFAULT@{ADC\_SINGLEDATAP\_DATAP\_DEFAULT}}
\index{ADC\_SINGLEDATAP\_DATAP\_DEFAULT@{ADC\_SINGLEDATAP\_DATAP\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_SINGLEDATAP\_DATAP\_DEFAULT}{ADC\_SINGLEDATAP\_DATAP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa0d0338bf2bf66dc37645d3644d1ed55} 
\#define ADC\+\_\+\+SINGLEDATAP\+\_\+\+DATAP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac86fc8382c41e968d9ed9db62d6b4cf4}{\+\_\+\+ADC\+\_\+\+SINGLEDATAP\+\_\+\+DATAP\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ADC\+\_\+\+SINGLEDATAP \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa4430c107c044bf29fcc1c91188589b2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SCANACT@{ADC\_STATUS\_SCANACT}}
\index{ADC\_STATUS\_SCANACT@{ADC\_STATUS\_SCANACT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SCANACT}{ADC\_STATUS\_SCANACT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa4430c107c044bf29fcc1c91188589b2} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SCANACT~(0x1\+UL $<$$<$ 1)}

Scan Conversion Active \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga0b38340d98a8f0718b8eefc548fed96e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SCANACT\_DEFAULT@{ADC\_STATUS\_SCANACT\_DEFAULT}}
\index{ADC\_STATUS\_SCANACT\_DEFAULT@{ADC\_STATUS\_SCANACT\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SCANACT\_DEFAULT}{ADC\_STATUS\_SCANACT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga0b38340d98a8f0718b8eefc548fed96e} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SCANACT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga87b0c280407e7bd3f9138e2ab2bfd484}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANACT\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf5824780c9900b31b3d6aa7463e46b97}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SCANDATASRC\_CH0@{ADC\_STATUS\_SCANDATASRC\_CH0}}
\index{ADC\_STATUS\_SCANDATASRC\_CH0@{ADC\_STATUS\_SCANDATASRC\_CH0}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SCANDATASRC\_CH0}{ADC\_STATUS\_SCANDATASRC\_CH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf5824780c9900b31b3d6aa7463e46b97} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH0~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gadfc74e10ac74cefd3b49aee0cc31f488}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH0}} $<$$<$ 24)}

Shifted mode CH0 for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga77f7787afe4e92db0909ca7cb7e427d7}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SCANDATASRC\_CH1@{ADC\_STATUS\_SCANDATASRC\_CH1}}
\index{ADC\_STATUS\_SCANDATASRC\_CH1@{ADC\_STATUS\_SCANDATASRC\_CH1}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SCANDATASRC\_CH1}{ADC\_STATUS\_SCANDATASRC\_CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga77f7787afe4e92db0909ca7cb7e427d7} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH1~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gac9406899056e9a0e9e58bb706fe4f7ed}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH1}} $<$$<$ 24)}

Shifted mode CH1 for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga458cebb0f2192d6981097bf49a1d17bb}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SCANDATASRC\_CH2@{ADC\_STATUS\_SCANDATASRC\_CH2}}
\index{ADC\_STATUS\_SCANDATASRC\_CH2@{ADC\_STATUS\_SCANDATASRC\_CH2}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SCANDATASRC\_CH2}{ADC\_STATUS\_SCANDATASRC\_CH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga458cebb0f2192d6981097bf49a1d17bb} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH2~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga253ba84c8012cbb02c836587e91cb02b}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH2}} $<$$<$ 24)}

Shifted mode CH2 for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga636be6d5c458c030f9603f97c614a4e1}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SCANDATASRC\_CH3@{ADC\_STATUS\_SCANDATASRC\_CH3}}
\index{ADC\_STATUS\_SCANDATASRC\_CH3@{ADC\_STATUS\_SCANDATASRC\_CH3}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SCANDATASRC\_CH3}{ADC\_STATUS\_SCANDATASRC\_CH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga636be6d5c458c030f9603f97c614a4e1} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH3~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga5d01885b43d7c724d212e0d1028b75eb}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH3}} $<$$<$ 24)}

Shifted mode CH3 for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga48985c03f5a80dbcdbf1b68a1b29583a}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SCANDATASRC\_CH4@{ADC\_STATUS\_SCANDATASRC\_CH4}}
\index{ADC\_STATUS\_SCANDATASRC\_CH4@{ADC\_STATUS\_SCANDATASRC\_CH4}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SCANDATASRC\_CH4}{ADC\_STATUS\_SCANDATASRC\_CH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga48985c03f5a80dbcdbf1b68a1b29583a} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH4~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga34d787666e68082a33f335628f516437}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH4}} $<$$<$ 24)}

Shifted mode CH4 for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga8304a4406e340754a059cd1ea320ee72}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SCANDATASRC\_CH5@{ADC\_STATUS\_SCANDATASRC\_CH5}}
\index{ADC\_STATUS\_SCANDATASRC\_CH5@{ADC\_STATUS\_SCANDATASRC\_CH5}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SCANDATASRC\_CH5}{ADC\_STATUS\_SCANDATASRC\_CH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga8304a4406e340754a059cd1ea320ee72} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH5~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga33e8e17ea30bb4522d34e0499fb588d9}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH5}} $<$$<$ 24)}

Shifted mode CH5 for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga9d69b29c501400326133cfaaeffcc4cd}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SCANDATASRC\_CH6@{ADC\_STATUS\_SCANDATASRC\_CH6}}
\index{ADC\_STATUS\_SCANDATASRC\_CH6@{ADC\_STATUS\_SCANDATASRC\_CH6}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SCANDATASRC\_CH6}{ADC\_STATUS\_SCANDATASRC\_CH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga9d69b29c501400326133cfaaeffcc4cd} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH6~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gafecade31d4176ed6f00e6bd7eff87233}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH6}} $<$$<$ 24)}

Shifted mode CH6 for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga4f31ff3465ac8561387619fc7ce358b2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SCANDATASRC\_CH7@{ADC\_STATUS\_SCANDATASRC\_CH7}}
\index{ADC\_STATUS\_SCANDATASRC\_CH7@{ADC\_STATUS\_SCANDATASRC\_CH7}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SCANDATASRC\_CH7}{ADC\_STATUS\_SCANDATASRC\_CH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga4f31ff3465ac8561387619fc7ce358b2} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH7~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gad80051bf1c7de52696e8e04851f81fad}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+CH7}} $<$$<$ 24)}

Shifted mode CH7 for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa92be412314f3340a85fb71b45b6b2d2}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SCANDATASRC\_DEFAULT@{ADC\_STATUS\_SCANDATASRC\_DEFAULT}}
\index{ADC\_STATUS\_SCANDATASRC\_DEFAULT@{ADC\_STATUS\_SCANDATASRC\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SCANDATASRC\_DEFAULT}{ADC\_STATUS\_SCANDATASRC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa92be412314f3340a85fb71b45b6b2d2} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga99eb237222d938048482211c107c5f37}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDATASRC\+\_\+\+DEFAULT}} $<$$<$ 24)}

Shifted mode DEFAULT for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gab0cb8c4ee856b3eeb354b25dcc7de025}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SCANDV@{ADC\_STATUS\_SCANDV}}
\index{ADC\_STATUS\_SCANDV@{ADC\_STATUS\_SCANDV}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SCANDV}{ADC\_STATUS\_SCANDV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gab0cb8c4ee856b3eeb354b25dcc7de025} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SCANDV~(0x1\+UL $<$$<$ 17)}

Scan Data Valid \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf15f85801c9cfd94ea42e93cbf26655f}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SCANDV\_DEFAULT@{ADC\_STATUS\_SCANDV\_DEFAULT}}
\index{ADC\_STATUS\_SCANDV\_DEFAULT@{ADC\_STATUS\_SCANDV\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SCANDV\_DEFAULT}{ADC\_STATUS\_SCANDV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf15f85801c9cfd94ea42e93cbf26655f} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SCANDV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga38680f104ad736703bfef46917a6b9aa}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANDV\+\_\+\+DEFAULT}} $<$$<$ 17)}

Shifted mode DEFAULT for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gac2c38ef1820d6d44a84da78e2e4a39d7}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SCANREFWARM@{ADC\_STATUS\_SCANREFWARM}}
\index{ADC\_STATUS\_SCANREFWARM@{ADC\_STATUS\_SCANREFWARM}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SCANREFWARM}{ADC\_STATUS\_SCANREFWARM}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gac2c38ef1820d6d44a84da78e2e4a39d7} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SCANREFWARM~(0x1\+UL $<$$<$ 9)}

Scan Reference Warmed Up \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga4ce5eec6a3c99169d731f22baedb1889}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SCANREFWARM\_DEFAULT@{ADC\_STATUS\_SCANREFWARM\_DEFAULT}}
\index{ADC\_STATUS\_SCANREFWARM\_DEFAULT@{ADC\_STATUS\_SCANREFWARM\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SCANREFWARM\_DEFAULT}{ADC\_STATUS\_SCANREFWARM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga4ce5eec6a3c99169d731f22baedb1889} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SCANREFWARM\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga54b5876ae24f03650156597f9d45e6b8}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SCANREFWARM\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga818b59924cb165544a68d657ddbbe144}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SINGLEACT@{ADC\_STATUS\_SINGLEACT}}
\index{ADC\_STATUS\_SINGLEACT@{ADC\_STATUS\_SINGLEACT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SINGLEACT}{ADC\_STATUS\_SINGLEACT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga818b59924cb165544a68d657ddbbe144} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SINGLEACT~(0x1\+UL $<$$<$ 0)}

Single Conversion Active \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7b38e26d167c0d1f64e32b76af7359dd}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SINGLEACT\_DEFAULT@{ADC\_STATUS\_SINGLEACT\_DEFAULT}}
\index{ADC\_STATUS\_SINGLEACT\_DEFAULT@{ADC\_STATUS\_SINGLEACT\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SINGLEACT\_DEFAULT}{ADC\_STATUS\_SINGLEACT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7b38e26d167c0d1f64e32b76af7359dd} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SINGLEACT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_ga7f6818650387f7b0a3eca8e20842b13c}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEACT\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7eebf3fddad348d8db1ef2745f6f3cf4}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SINGLEDV@{ADC\_STATUS\_SINGLEDV}}
\index{ADC\_STATUS\_SINGLEDV@{ADC\_STATUS\_SINGLEDV}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SINGLEDV}{ADC\_STATUS\_SINGLEDV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7eebf3fddad348d8db1ef2745f6f3cf4} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SINGLEDV~(0x1\+UL $<$$<$ 16)}

Single Sample Data Valid \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga887292facdaaa65bc54d04e203ff603e}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SINGLEDV\_DEFAULT@{ADC\_STATUS\_SINGLEDV\_DEFAULT}}
\index{ADC\_STATUS\_SINGLEDV\_DEFAULT@{ADC\_STATUS\_SINGLEDV\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SINGLEDV\_DEFAULT}{ADC\_STATUS\_SINGLEDV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga887292facdaaa65bc54d04e203ff603e} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SINGLEDV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gaf9927982b4cf5d170d1ed871ecbc28f9}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEDV\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaf2b53004f11c0ce90a674af293933397}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SINGLEREFWARM@{ADC\_STATUS\_SINGLEREFWARM}}
\index{ADC\_STATUS\_SINGLEREFWARM@{ADC\_STATUS\_SINGLEREFWARM}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SINGLEREFWARM}{ADC\_STATUS\_SINGLEREFWARM}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaf2b53004f11c0ce90a674af293933397} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SINGLEREFWARM~(0x1\+UL $<$$<$ 8)}

Single Reference Warmed Up \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gad4a36ab04a49b0c06d4879c5d08ce221}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_SINGLEREFWARM\_DEFAULT@{ADC\_STATUS\_SINGLEREFWARM\_DEFAULT}}
\index{ADC\_STATUS\_SINGLEREFWARM\_DEFAULT@{ADC\_STATUS\_SINGLEREFWARM\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_SINGLEREFWARM\_DEFAULT}{ADC\_STATUS\_SINGLEREFWARM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gad4a36ab04a49b0c06d4879c5d08ce221} 
\#define ADC\+\_\+\+STATUS\+\_\+\+SINGLEREFWARM\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gab4be2cd860036b881f3173e046835966}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+SINGLEREFWARM\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for ADC\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_ga7d8aa505710f9759819e1125cdb38b13}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_WARM@{ADC\_STATUS\_WARM}}
\index{ADC\_STATUS\_WARM@{ADC\_STATUS\_WARM}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_WARM}{ADC\_STATUS\_WARM}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_ga7d8aa505710f9759819e1125cdb38b13} 
\#define ADC\+\_\+\+STATUS\+\_\+\+WARM~(0x1\+UL $<$$<$ 12)}

ADC Warmed Up \Hypertarget{group___e_f_m32_g_g___a_d_c___bit_fields_gaa9a3a7fd40c15aa7e91efa2223f03726}\index{EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}!ADC\_STATUS\_WARM\_DEFAULT@{ADC\_STATUS\_WARM\_DEFAULT}}
\index{ADC\_STATUS\_WARM\_DEFAULT@{ADC\_STATUS\_WARM\_DEFAULT}!EFM32GG\_ADC\_BitFields@{EFM32GG\_ADC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{ADC\_STATUS\_WARM\_DEFAULT}{ADC\_STATUS\_WARM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___a_d_c___bit_fields_gaa9a3a7fd40c15aa7e91efa2223f03726} 
\#define ADC\+\_\+\+STATUS\+\_\+\+WARM\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___a_d_c___bit_fields_gae6668e146b31093fe83d8d4136132a7c}{\+\_\+\+ADC\+\_\+\+STATUS\+\_\+\+WARM\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for ADC\+\_\+\+STATUS 