# synchronous_fifo
Synchronous FIFO implemented in Verilog with a SystemVerilog testbench for verification.
