INFO-FLOW: Workspace /primary/HLS/Alex_Net/Conv1 opened at Sat Jan 25 15:51:51 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 0.2 sec.
Execute     set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
Execute       create_platform xczu7ev-ffvc1156-2-i -board  
Command       create_platform done; 0.21 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.45 sec.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       send_msg_by_id WARNING @200-1998@%s%s ../../'/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/testbench.cpp' /primary/HLS/Alex_Net/solution /primary/HLS 
WARNING: [HLS 200-1998] cannot find relative file path '../../'/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/testbench.cpp'' in directory(s): /primary/HLS/Alex_Net/solution /primary/HLS
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 1.56 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 14.36 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:14; Allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       send_msg_by_id WARNING @200-1998@%s%s ../../'/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/testbench.cpp' /primary/HLS/Alex_Net/solution /primary/HLS 
WARNING: [HLS 200-1998] cannot find relative file path '../../'/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/testbench.cpp'' in directory(s): /primary/HLS/Alex_Net/solution /primary/HLS
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.073 GB.
Execute         set_directive_top conv1 -name=conv1 
INFO: [HLS 200-10] Analyzing design file 'AlexNet-FPGA-implementation/Conv1/src/testbench.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling AlexNet-FPGA-implementation/Conv1/src/testbench.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang AlexNet-FPGA-implementation/Conv1/src/testbench.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Conv1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Conv1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Conv1/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Conv1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Conv1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Conv1/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.56 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Conv1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Conv1/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.6 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'AlexNet-FPGA-implementation/Conv1/src/conv1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling AlexNet-FPGA-implementation/Conv1/src/conv1.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang AlexNet-FPGA-implementation/Conv1/src/conv1.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Conv1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Conv1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Conv1/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Conv1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5570] unexpected pragma argument 'fmul', expects function/operation (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:36:34)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Conv1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Conv1/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.62 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Conv1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Conv1/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.59 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 3.06 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.96 seconds. CPU system time: 6.45 seconds. Elapsed time: 33.46 seconds; current allocated memory: 2.073 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.0.bc -args  "/primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.g.bc" "/primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.g.bc"  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.g.bc /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.g.bc -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.0.bc > /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.29 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.1.lower.bc -args /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.1.lower.bc > /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.31 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.2.m1.bc -args /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.2.m1.bc > /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 3.24 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.3.fpc.bc -args /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv1 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv1 -reflow-float-conversion -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.3.fpc.bc > /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.49 sec.
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.4.m2.bc -args /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.4.m2.bc > /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.26 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.5.gdce.bc -args /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv1 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv1 -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.5.gdce.bc > /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.26 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=conv1 -mllvm -hls-db-dir -mllvm /primary/HLS/Alex_Net/Conv1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/primary/HLS/Alex_Net/Conv1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/primary/HLS/Alex_Net/Conv1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.5.gdce.bc -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i 2> /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 780 Compile/Link /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 780 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,872 Unroll/Inline (step 1) /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,872 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,512 Unroll/Inline (step 2) /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,512 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,421 Unroll/Inline (step 3) /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,421 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,413 Unroll/Inline (step 4) /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,413 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 43,263 Array/Struct /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 43,263 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,024 Array/Struct (step 2) /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,024 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,024 Array/Struct (step 3) /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,024 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,024 Array/Struct (step 4) /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,024 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,843 Array/Struct (step 5) /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,843 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,843 Performance /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,843 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,843 Performance (step 2) /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,843 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,867 Performance (step 3) /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,867 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,831 Performance (step 4) /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,831 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,923 HW Transforms (step 1) /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,923 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,933 HW Transforms (step 2) /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,933 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'L14' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:166:6)
INFO: [HLS 214-291] Loop 'L15' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:168:6)
INFO: [HLS 214-291] Loop 'L16' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:175:6)
INFO: [HLS 214-291] Loop 'L17' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6)
INFO: [HLS 214-291] Loop 'L18' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6)
INFO: [HLS 214-291] Loop 'L19' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:189:6)
INFO: [HLS 214-291] Loop 'L20' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:196:6)
INFO: [HLS 214-291] Loop 'L21' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:198:6)
INFO: [HLS 214-291] Loop 'L8' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:127:5)
INFO: [HLS 214-291] Loop 'L9' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:130:5)
INFO: [HLS 214-291] Loop 'L10' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:138:6)
INFO: [HLS 214-291] Loop 'L11' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:142:7)
INFO: [HLS 214-291] Loop 'L12' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:150:6)
INFO: [HLS 214-291] Loop 'L13' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:152:6)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_216_1' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:216:25)
INFO: [HLS 214-291] Loop 'L22' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:219:11)
INFO: [HLS 214-291] Loop 'L23' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:221:11)
INFO: [HLS 214-291] Loop 'L24' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:228:6)
INFO: [HLS 214-291] Loop 'L25' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:234:6)
INFO: [HLS 214-291] Loop 'L26' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:239:6)
INFO: [HLS 214-291] Loop 'L27' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:245:6)
INFO: [HLS 214-291] Loop 'L28' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:250:6)
INFO: [HLS 214-291] Loop 'L29' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:256:6)
INFO: [HLS 214-186] Unrolling loop 'L14' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:166:6) in function 'conv1' completely with a factor of 7 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L15' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:168:6) in function 'conv1' completely with a factor of 4 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L16' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:175:6) in function 'conv1' completely with a factor of 4 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L17' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6) in function 'conv1' completely with a factor of 4 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L18' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6) in function 'conv1' completely with a factor of 11 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L19' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:189:6) in function 'conv1' completely with a factor of 7 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L20' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:196:6) in function 'conv1' completely with a factor of 11 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L21' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:198:6) in function 'conv1' completely with a factor of 4 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L8' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:127:5) in function 'conv1' completely with a factor of 11 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L9' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:130:5) in function 'conv1' completely with a factor of 7 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L10' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:138:6) in function 'conv1' completely with a factor of 11 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L11' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:142:7) in function 'conv1' completely with a factor of 4 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L12' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:150:6) in function 'conv1' completely with a factor of 11 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L13' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:152:6) in function 'conv1' completely with a factor of 11 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_216_1' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:216:25) in function 'conv1' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L29' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:256:6) in function 'conv1' completely with a factor of 2 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L28' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:250:6) in function 'conv1' completely with a factor of 4 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L27' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:245:6) in function 'conv1' completely with a factor of 8 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L26' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:239:6) in function 'conv1' completely with a factor of 16 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L25' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:234:6) in function 'conv1' completely with a factor of 31 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L24' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:228:6) in function 'conv1' completely with a factor of 61 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L22' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:219:11) in function 'conv1' completely with a factor of 11 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L23' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:221:11) in function 'conv1' completely with a factor of 11 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PfS_E12filter_local': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'window_3D': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:58:12)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer_3D': Complete partitioning on dimension 2. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)
INFO: [HLS 214-248] Applying array_partition to 'lm': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:71:12)
INFO: [HLS 214-248] Applying array_partition to 'sum': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:74:11)
INFO: [HLS 214-248] Applying array_partition to 'sum2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:76:11)
INFO: [HLS 214-449] Automatically partitioning array 'line_buffer_3D' dimension 1 completely based on constant index. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'line_buffer_3D_0' due to pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'line_buffer_3D_1' due to pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'line_buffer_3D_2' due to pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'line_buffer_3D_3' due to pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer_3D_0': Complete partitioning on dimension 1. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer_3D_1': Complete partitioning on dimension 1. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer_3D_2': Complete partitioning on dimension 1. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer_3D_3': Complete partitioning on dimension 1. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)
INFO: [HLS 214-115] Multiple burst reads of length 1589 and bit width 32 in loop 'L3'(AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6)
INFO: [HLS 214-115] Multiple burst reads of length 7 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /primary/HLS/Alex_Net/Conv1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 157.78 seconds. CPU system time: 4.58 seconds. Elapsed time: 165.69 seconds; current allocated memory: 2.073 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 2.073 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv1 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.0.bc -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 5.05 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.28 seconds. CPU system time: 0.21 seconds. Elapsed time: 5.07 seconds; current allocated memory: 2.073 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.1.bc -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 1.29 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.2.prechk.bc -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.34 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.53 seconds; current allocated memory: 2.073 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.g.1.bc to /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /primary/HLS/Alex_Net/Conv1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.o.1.bc -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 15.9 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.o.1.tmp.bc -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:32:5)...24 expression(s) balanced.
Command           transform done; 4.35 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 19.8 seconds. CPU system time: 0.15 seconds. Elapsed time: 20.26 seconds; current allocated memory: 2.073 GB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.o.2.bc -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'L3'(AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93:5) and 'L4'(AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95:5) in function 'conv1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91:5) and 'L3'(AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93:5) in function 'conv1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'L3' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93:5) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91:5) in function 'conv1'.
Execute             auto_get_db
Command           transform done; 9.07 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.o.3.bc -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 13.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 21.95 seconds. CPU system time: 0.09 seconds. Elapsed time: 22.19 seconds; current allocated memory: 2.073 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 49.05 sec.
Command       elaborate done; 248.22 sec.
Execute       ap_eval exec zip -j /primary/HLS/Alex_Net/Conv1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.27 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv1' ...
Execute         ap_set_top_model conv1 
Execute         get_model_list conv1 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model conv1 
Execute         preproc_iomode -model conv1_Pipeline_L1 
Execute         preproc_iomode -model conv1_Pipeline_L7 
Execute         preproc_iomode -model conv1_Pipeline_L2_L3_L4 
Execute         create_clock 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         get_model_list conv1 -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv1_Pipeline_L2_L3_L4 conv1_Pipeline_L7 conv1_Pipeline_L1 conv1
INFO-FLOW: Configuring Module : conv1_Pipeline_L2_L3_L4 ...
Execute         set_default_model conv1_Pipeline_L2_L3_L4 
Execute         apply_spec_resource_limit conv1_Pipeline_L2_L3_L4 
INFO-FLOW: Configuring Module : conv1_Pipeline_L7 ...
Execute         set_default_model conv1_Pipeline_L7 
Execute         apply_spec_resource_limit conv1_Pipeline_L7 
INFO-FLOW: Configuring Module : conv1_Pipeline_L1 ...
Execute         set_default_model conv1_Pipeline_L1 
Execute         apply_spec_resource_limit conv1_Pipeline_L1 
INFO-FLOW: Configuring Module : conv1 ...
Execute         set_default_model conv1 
Execute         apply_spec_resource_limit conv1 
INFO-FLOW: Model list for preprocess: conv1_Pipeline_L2_L3_L4 conv1_Pipeline_L7 conv1_Pipeline_L1 conv1
INFO-FLOW: Preprocessing Module: conv1_Pipeline_L2_L3_L4 ...
Execute         set_default_model conv1_Pipeline_L2_L3_L4 
Execute         cdfg_preprocess -model conv1_Pipeline_L2_L3_L4 
Execute         rtl_gen_preprocess conv1_Pipeline_L2_L3_L4 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_L7 ...
Execute         set_default_model conv1_Pipeline_L7 
Execute         cdfg_preprocess -model conv1_Pipeline_L7 
Command         cdfg_preprocess done; 2.01 sec.
Execute         rtl_gen_preprocess conv1_Pipeline_L7 
INFO-FLOW: Preprocessing Module: conv1_Pipeline_L1 ...
Execute         set_default_model conv1_Pipeline_L1 
Execute         cdfg_preprocess -model conv1_Pipeline_L1 
Command         cdfg_preprocess done; 0.12 sec.
Execute         rtl_gen_preprocess conv1_Pipeline_L1 
INFO-FLOW: Preprocessing Module: conv1 ...
Execute         set_default_model conv1 
Execute         cdfg_preprocess -model conv1 
Command         cdfg_preprocess done; 0.14 sec.
Execute         rtl_gen_preprocess conv1 
INFO-FLOW: Model list for synthesis: conv1_Pipeline_L2_L3_L4 conv1_Pipeline_L7 conv1_Pipeline_L1 conv1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_L2_L3_L4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_Pipeline_L2_L3_L4 
Execute         schedule -model conv1_Pipeline_L2_L3_L4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3_L4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'L2_L3_L4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.81 seconds; current allocated memory: 2.073 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L2_L3_L4.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L2_L3_L4.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_Pipeline_L2_L3_L4.
Execute         set_default_model conv1_Pipeline_L2_L3_L4 
Execute         bind -model conv1_Pipeline_L2_L3_L4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.073 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L2_L3_L4.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L2_L3_L4.bind.adb -f 
INFO-FLOW: Finish binding conv1_Pipeline_L2_L3_L4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_L7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_Pipeline_L7 
Execute         schedule -model conv1_Pipeline_L7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L7'.
WARNING: [HLS 200-880] The II Violation in module 'conv1_Pipeline_L7' (loop 'L7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_2', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122) and bus read operation ('gmem_addr_read', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122).
WARNING: [HLS 200-880] The II Violation in module 'conv1_Pipeline_L7' (loop 'L7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_2', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122) and bus read operation ('gmem_addr_read', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122).
WARNING: [HLS 200-880] The II Violation in module 'conv1_Pipeline_L7' (loop 'L7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_4_read_6', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) and bus read operation ('gmem_addr_4_read', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144).
WARNING: [HLS 200-880] The II Violation in module 'conv1_Pipeline_L7' (loop 'L7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_4_read_6', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) and bus read operation ('gmem_addr_4_read', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144).
WARNING: [HLS 200-880] The II Violation in module 'conv1_Pipeline_L7' (loop 'L7'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus request operation ('gmem_load_req', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) and bus request operation ('empty_32', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122).
WARNING: [HLS 200-880] The II Violation in module 'conv1_Pipeline_L7' (loop 'L7'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus request operation ('gmem_load_3_req', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) and bus request operation ('empty_32', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 44, Depth = 55, loop 'L7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 19.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 19.34 seconds; current allocated memory: 2.073 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L7.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L7.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling conv1_Pipeline_L7.
Execute         set_default_model conv1_Pipeline_L7 
Execute         bind -model conv1_Pipeline_L7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.073 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L7.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L7.bind.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish binding conv1_Pipeline_L7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_Pipeline_L1 
Execute         schedule -model conv1_Pipeline_L1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 56, loop 'L1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.54 seconds; current allocated memory: 2.073 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L1.sched.adb -f 
Command         db_write done; 1.14 sec.
INFO-FLOW: Finish scheduling conv1_Pipeline_L1.
Execute         set_default_model conv1_Pipeline_L1 
Execute         bind -model conv1_Pipeline_L1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.45 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.62 seconds; current allocated memory: 2.073 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.54 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L1.bind.adb -f 
Command         db_write done; 1.49 sec.
INFO-FLOW: Finish binding conv1_Pipeline_L1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1 
Execute         schedule -model conv1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.79 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.67 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.83 seconds; current allocated memory: 2.073 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.sched.adb -f 
INFO-FLOW: Finish scheduling conv1.
Execute         set_default_model conv1 
Execute         bind -model conv1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.39 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.073 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.25 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.bind.adb -f 
INFO-FLOW: Finish binding conv1.
Execute         get_model_list conv1 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv1_Pipeline_L2_L3_L4 
Execute         rtl_gen_preprocess conv1_Pipeline_L7 
Execute         rtl_gen_preprocess conv1_Pipeline_L1 
Execute         rtl_gen_preprocess conv1 
INFO-FLOW: Model list for RTL generation: conv1_Pipeline_L2_L3_L4 conv1_Pipeline_L7 conv1_Pipeline_L1 conv1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_L2_L3_L4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv1_Pipeline_L2_L3_L4 -top_prefix conv1_ -sub_prefix conv1_ -mg_file /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L2_L3_L4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_L2_L3_L4' pipeline 'L2_L3_L4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_2ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_19ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_L2_L3_L4'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.073 GB.
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_Pipeline_L2_L3_L4 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv1/syn/vhdl/conv1_conv1_Pipeline_L2_L3_L4 
Execute         gen_rtl conv1_Pipeline_L2_L3_L4 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv1/syn/verilog/conv1_conv1_Pipeline_L2_L3_L4 
Execute         syn_report -csynth -model conv1_Pipeline_L2_L3_L4 -o /primary/HLS/Alex_Net/Conv1/syn/report/conv1_Pipeline_L2_L3_L4_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv1_Pipeline_L2_L3_L4 -o /primary/HLS/Alex_Net/Conv1/syn/report/conv1_Pipeline_L2_L3_L4_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv1_Pipeline_L2_L3_L4 -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L2_L3_L4.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv1_Pipeline_L2_L3_L4 -f -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L2_L3_L4.adb 
Execute         db_write -model conv1_Pipeline_L2_L3_L4 -bindview -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv1_Pipeline_L2_L3_L4 -p /primary/HLS/Alex_Net/Conv1/.autopilot/db -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L2_L3_L4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_L7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv1_Pipeline_L7 -top_prefix conv1_ -sub_prefix conv1_ -mg_file /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_L7' pipeline 'L7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv1_Pipeline_L7' is 11616 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage10_01001_grp0) & (1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (icmp_ln114_reg_17662 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 77 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_L7'.
Command         create_rtl_model done; 1.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.56 seconds; current allocated memory: 2.073 GB.
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_Pipeline_L7 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv1/syn/vhdl/conv1_conv1_Pipeline_L7 
Execute         gen_rtl conv1_Pipeline_L7 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv1/syn/verilog/conv1_conv1_Pipeline_L7 
Execute         syn_report -csynth -model conv1_Pipeline_L7 -o /primary/HLS/Alex_Net/Conv1/syn/report/conv1_Pipeline_L7_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model conv1_Pipeline_L7 -o /primary/HLS/Alex_Net/Conv1/syn/report/conv1_Pipeline_L7_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv1_Pipeline_L7 -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L7.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.27 sec.
Execute         db_write -model conv1_Pipeline_L7 -f -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L7.adb 
Command         db_write done; 0.25 sec.
Execute         db_write -model conv1_Pipeline_L7 -bindview -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv1_Pipeline_L7 -p /primary/HLS/Alex_Net/Conv1/.autopilot/db -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv1_Pipeline_L1 -top_prefix conv1_ -sub_prefix conv1_ -mg_file /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_L1' pipeline 'L1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv1_Pipeline_L1' is 24489 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001_grp1)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 373 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 363 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_193_7_32_1_1': 363 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_L1'.
INFO: [RTMG 210-279] Implementing memory 'conv1_conv1_Pipeline_L1_bias_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 14.67 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.77 seconds. CPU system time: 0.61 seconds. Elapsed time: 16.97 seconds; current allocated memory: 2.214 GB.
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_Pipeline_L1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv1/syn/vhdl/conv1_conv1_Pipeline_L1 
Command         gen_rtl done; 0.49 sec.
Execute         gen_rtl conv1_Pipeline_L1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv1/syn/verilog/conv1_conv1_Pipeline_L1 
Command         gen_rtl done; 0.44 sec.
Execute         syn_report -csynth -model conv1_Pipeline_L1 -o /primary/HLS/Alex_Net/Conv1/syn/report/conv1_Pipeline_L1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.26 sec.
Execute         syn_report -rtlxml -model conv1_Pipeline_L1 -o /primary/HLS/Alex_Net/Conv1/syn/report/conv1_Pipeline_L1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model conv1_Pipeline_L1 -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.68 sec.
Execute         db_write -model conv1_Pipeline_L1 -f -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L1.adb 
Command         db_write done; 1.58 sec.
Execute         db_write -model conv1_Pipeline_L1 -bindview -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 5.03 sec.
Execute         gen_tb_info conv1_Pipeline_L1 -p /primary/HLS/Alex_Net/Conv1/.autopilot/db -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv1 -top_prefix  -sub_prefix conv1_ -mg_file /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/inp_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/out_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inp_img', 'out_img' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [RTMG 210-278] Implementing memory 'conv1_line_buffer_3D_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.23 seconds. CPU system time: 0.69 seconds. Elapsed time: 13.28 seconds; current allocated memory: 2.420 GB.
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1 -istop -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv1/syn/vhdl/conv1 
Execute         gen_rtl conv1 -istop -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv1/syn/verilog/conv1 
Execute         syn_report -csynth -model conv1 -o /primary/HLS/Alex_Net/Conv1/syn/report/conv1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv1 -o /primary/HLS/Alex_Net/Conv1/syn/report/conv1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv1 -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.27 sec.
Execute         db_write -model conv1 -f -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.adb 
Execute         db_write -model conv1 -bindview -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv1 -p /primary/HLS/Alex_Net/Conv1/.autopilot/db -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1 
Execute         export_constraint_db -f -tool general -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.constraint.tcl 
Execute         syn_report -designview -model conv1 -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.design.xml 
Command         syn_report done; 0.37 sec.
Execute         syn_report -csynthDesign -model conv1 -o /primary/HLS/Alex_Net/Conv1/syn/report/csynth.rpt -MHOut /primary/HLS/Alex_Net/Conv1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -wcfg -model conv1 -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model conv1 -o /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.protoinst 
Execute         sc_get_clocks conv1 
Execute         sc_get_portdomain conv1 
INFO-FLOW: Model list for RTL component generation: conv1_Pipeline_L2_L3_L4 conv1_Pipeline_L7 conv1_Pipeline_L1 conv1
INFO-FLOW: Handling components in module [conv1_Pipeline_L2_L3_L4] ... 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L2_L3_L4.compgen.tcl 
INFO-FLOW: Found component conv1_mul_2ns_19ns_20_1_1.
INFO-FLOW: Append model mul_2ns_19ns_20_1_1
INFO-FLOW: Found component conv1_mac_muladd_8ns_2ns_8ns_10_4_1.
INFO-FLOW: Append model mac_muladd_8ns_2ns_8ns_10_4_1
INFO-FLOW: Found component conv1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_L7] ... 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L7.compgen.tcl 
INFO-FLOW: Found component conv1_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model sparsemux_7_2_32_1_1
INFO-FLOW: Found component conv1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_Pipeline_L1] ... 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L1.compgen.tcl 
INFO-FLOW: Found component conv1_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv1_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv1_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component conv1_sparsemux_193_7_32_1_1.
INFO-FLOW: Append model sparsemux_193_7_32_1_1
INFO-FLOW: Found component conv1_conv1_Pipeline_L1_bias_ROM_AUTO_1R.
INFO-FLOW: Append model conv1_Pipeline_L1_bias_ROM_AUTO_1R
INFO-FLOW: Found component conv1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1] ... 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.compgen.tcl 
INFO-FLOW: Found component conv1_mul_6ns_7ns_12_1_1.
INFO-FLOW: Append model mul_6ns_7ns_12_1_1
INFO-FLOW: Found component conv1_mul_8ns_9ns_16_1_1.
INFO-FLOW: Append model mul_8ns_9ns_16_1_1
INFO-FLOW: Found component conv1_line_buffer_3D_RAM_AUTO_1R1W.
INFO-FLOW: Append model line_buffer_3D_RAM_AUTO_1R1W
INFO-FLOW: Found component conv1_gmem_m_axi.
INFO-FLOW: Append model gmem_m_axi
INFO-FLOW: Found component conv1_control_s_axi.
INFO-FLOW: Append model control_s_axi
INFO-FLOW: Append model conv1_Pipeline_L2_L3_L4
INFO-FLOW: Append model conv1_Pipeline_L7
INFO-FLOW: Append model conv1_Pipeline_L1
INFO-FLOW: Append model conv1
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mul_2ns_19ns_20_1_1 mac_muladd_8ns_2ns_8ns_10_4_1 flow_control_loop_pipe_sequential_init sparsemux_7_2_32_1_1 flow_control_loop_pipe_sequential_init fadd_32ns_32ns_32_4_full_dsp_1 fmul_32ns_32ns_32_3_max_dsp_1 fcmp_32ns_32ns_1_2_no_dsp_1 sparsemux_193_7_32_1_1 conv1_Pipeline_L1_bias_ROM_AUTO_1R flow_control_loop_pipe_sequential_init mul_6ns_7ns_12_1_1 mul_8ns_9ns_16_1_1 line_buffer_3D_RAM_AUTO_1R1W gmem_m_axi control_s_axi conv1_Pipeline_L2_L3_L4 conv1_Pipeline_L7 conv1_Pipeline_L1 conv1
INFO-FLOW: Generating /primary/HLS/Alex_Net/Conv1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mul_2ns_19ns_20_1_1
INFO-FLOW: To file: write model mac_muladd_8ns_2ns_8ns_10_4_1
INFO-FLOW: To file: write model flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model sparsemux_193_7_32_1_1
INFO-FLOW: To file: write model conv1_Pipeline_L1_bias_ROM_AUTO_1R
INFO-FLOW: To file: write model flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mul_6ns_7ns_12_1_1
INFO-FLOW: To file: write model mul_8ns_9ns_16_1_1
INFO-FLOW: To file: write model line_buffer_3D_RAM_AUTO_1R1W
INFO-FLOW: To file: write model gmem_m_axi
INFO-FLOW: To file: write model control_s_axi
INFO-FLOW: To file: write model conv1_Pipeline_L2_L3_L4
INFO-FLOW: To file: write model conv1_Pipeline_L7
INFO-FLOW: To file: write model conv1_Pipeline_L1
INFO-FLOW: To file: write model conv1
INFO-FLOW: Generating /primary/HLS/Alex_Net/Conv1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='1' gen_for_export='1' dstSCDir='' dstVhdlDir='/primary/HLS/Alex_Net/Conv1/.autopilot/db/vhdl' dstVlogDir='/primary/HLS/Alex_Net/Conv1/.autopilot/db/vlog' tclDir='/primary/HLS/Alex_Net/Conv1/.autopilot/db' modelList='mul_2ns_19ns_20_1_1
mac_muladd_8ns_2ns_8ns_10_4_1
flow_control_loop_pipe_sequential_init
sparsemux_7_2_32_1_1
flow_control_loop_pipe_sequential_init
fadd_32ns_32ns_32_4_full_dsp_1
fmul_32ns_32ns_32_3_max_dsp_1
fcmp_32ns_32ns_1_2_no_dsp_1
sparsemux_193_7_32_1_1
conv1_Pipeline_L1_bias_ROM_AUTO_1R
flow_control_loop_pipe_sequential_init
mul_6ns_7ns_12_1_1
mul_8ns_9ns_16_1_1
line_buffer_3D_RAM_AUTO_1R1W
gmem_m_axi
control_s_axi
conv1_Pipeline_L2_L3_L4
conv1_Pipeline_L7
conv1_Pipeline_L1
conv1
' expOnly='0'
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L2_L3_L4.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L7.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.compgen.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Command         ap_source done; 0.27 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.42 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.54 seconds; current allocated memory: 2.432 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='conv1_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/primary/HLS/Alex_Net/Conv1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mul_2ns_19ns_20_1_1
mac_muladd_8ns_2ns_8ns_10_4_1
flow_control_loop_pipe_sequential_init
sparsemux_7_2_32_1_1
flow_control_loop_pipe_sequential_init
fadd_32ns_32ns_32_4_full_dsp_1
fmul_32ns_32ns_32_3_max_dsp_1
fcmp_32ns_32ns_1_2_no_dsp_1
sparsemux_193_7_32_1_1
conv1_Pipeline_L1_bias_ROM_AUTO_1R
flow_control_loop_pipe_sequential_init
mul_6ns_7ns_12_1_1
mul_8ns_9ns_16_1_1
line_buffer_3D_RAM_AUTO_1R1W
gmem_m_axi
control_s_axi
conv1_Pipeline_L2_L3_L4
conv1_Pipeline_L7
conv1_Pipeline_L1
conv1
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/top-io-be.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.rtl_wrap.cfg.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L2_L3_L4.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L7.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.constraint.tcl 
Execute         sc_get_clocks conv1 
Execute         source /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/impl/misc/conv1_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/impl/misc/conv1_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /primary/HLS/Alex_Net/Conv1/impl/misc/conv1_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST conv1 MODULE2INSTS {conv1 conv1 conv1_Pipeline_L2_L3_L4 grp_conv1_Pipeline_L2_L3_L4_fu_1629 conv1_Pipeline_L7 grp_conv1_Pipeline_L7_fu_1651 conv1_Pipeline_L1 grp_conv1_Pipeline_L1_fu_2040} INST2MODULE {conv1 conv1 grp_conv1_Pipeline_L2_L3_L4_fu_1629 conv1_Pipeline_L2_L3_L4 grp_conv1_Pipeline_L7_fu_1651 conv1_Pipeline_L7 grp_conv1_Pipeline_L1_fu_2040 conv1_Pipeline_L1} INSTDATA {conv1 {DEPTH 1 CHILDREN {grp_conv1_Pipeline_L2_L3_L4_fu_1629 grp_conv1_Pipeline_L7_fu_1651 grp_conv1_Pipeline_L1_fu_2040}} grp_conv1_Pipeline_L2_L3_L4_fu_1629 {DEPTH 2 CHILDREN {}} grp_conv1_Pipeline_L7_fu_1651 {DEPTH 2 CHILDREN {}} grp_conv1_Pipeline_L1_fu_2040 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv1_Pipeline_L2_L3_L4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln91_fu_268_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91 VARIABLE icmp_ln91 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_2_fu_274_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91 VARIABLE add_ln91_2 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_1_fu_289_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91 VARIABLE add_ln91_1 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln93_fu_295_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93 VARIABLE icmp_ln93 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln91_fu_301_p3 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91 VARIABLE select_ln91 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_129_fu_309_p2 SOURCE {} VARIABLE first_iter_129 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln91_fu_315_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91 VARIABLE or_ln91 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln91_fu_321_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91 VARIABLE xor_ln91 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln95_fu_327_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95 VARIABLE icmp_ln95 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln91_fu_333_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91 VARIABLE and_ln91 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln91_1_fu_339_p3 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91 VARIABLE select_ln91_1 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_347_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93 VARIABLE add_ln93 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_37_fu_353_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91 VARIABLE empty_37 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME j_mid2_fu_359_p3 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91 VARIABLE j_mid2 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME first_iter_1_mid2_fu_367_p3 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91 VARIABLE first_iter_1_mid2 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln93_fu_375_p3 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93 VARIABLE select_ln93 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_383_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91 VARIABLE first_iter_0 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_19ns_20_1_1_U1 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91 VARIABLE mul_ln91 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_403_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91 VARIABLE add_ln91 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_2ns_8ns_10_4_1_U2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98 VARIABLE mul_ln98 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_2ns_8ns_10_4_1_U2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98 VARIABLE add_ln98 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_428_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95 VARIABLE add_ln95 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_434_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93 VARIABLE add_ln93_1 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln93_1_fu_440_p3 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93 VARIABLE select_ln93_1 LOOP L2_L3_L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 1 BRAM 0 URAM 0}} conv1_Pipeline_L7 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp36_fu_6178_p2 SOURCE {} VARIABLE cmp36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln114_fu_6202_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE icmp_ln114 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_16_fu_6208_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_16 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_10_fu_6231_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132 VARIABLE add_ln132_10 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_fu_6237_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132 VARIABLE add_ln132 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_1_fu_9760_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132 VARIABLE add_ln132_1 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_2_fu_9776_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132 VARIABLE add_ln132_2 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_3_fu_10242_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132 VARIABLE add_ln132_3 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_4_fu_10258_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132 VARIABLE add_ln132_4 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_5_fu_10694_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132 VARIABLE add_ln132_5 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_6_fu_10710_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132 VARIABLE add_ln132_6 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_7_fu_10987_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132 VARIABLE add_ln132_7 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_8_fu_11003_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132 VARIABLE add_ln132_8 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_9_fu_11229_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132 VARIABLE add_ln132_9 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_6254_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170 VARIABLE add_ln170 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_1_fu_6270_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170 VARIABLE add_ln170_1 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_2_fu_9792_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170 VARIABLE add_ln170_2 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_3_fu_9807_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170 VARIABLE add_ln170_3 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_26_fu_6286_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_26 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_17_fu_6296_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_17 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_18_fu_11596_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_18 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_11605_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_11622_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_1 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_19_fu_11455_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_19 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_2_fu_11464_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_2 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_3_fu_11481_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_3 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_20_fu_10726_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_20 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_4_fu_10735_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_4 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_5_fu_10752_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_5 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_21_fu_6304_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_21 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_6_fu_6314_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_6 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_7_fu_6332_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_7 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_22_fu_12526_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_22 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_8_fu_12535_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_8 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_9_fu_12742_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_9 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_23_fu_12540_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_23 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_10_fu_12549_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_10 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_11_fu_12566_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_11 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_24_fu_12214_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_24 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_12_fu_12223_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_12 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_13_fu_12240_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_13 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_25_fu_11717_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_25 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_14_fu_11726_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_14 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_15_fu_11743_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE add_ln114_15 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_31_fu_11952_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114 VARIABLE empty_31 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_11763_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181 VARIABLE add_ln181 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_1_fu_11780_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181 VARIABLE add_ln181_1 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_2_fu_11870_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181 VARIABLE add_ln181_2 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_3_fu_11887_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181 VARIABLE add_ln181_3 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_4_fu_11961_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181 VARIABLE add_ln181_4 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_5_fu_11978_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181 VARIABLE add_ln181_5 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_6_fu_12038_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181 VARIABLE add_ln181_6 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_7_fu_12054_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181 VARIABLE add_ln181_7 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U14 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_560 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U15 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_363 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U16 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_364 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U17 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_365 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U18 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_366 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U19 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_367 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U20 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_368 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U21 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_369 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U22 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_370 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U23 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_371 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U24 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_372 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U25 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_373 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U26 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_374 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U27 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_375 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U28 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_376 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U29 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_377 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U30 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_378 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U31 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_379 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U32 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_380 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U33 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_381 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U34 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_382 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U35 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_383 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U36 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_384 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U37 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_385 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U38 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_386 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U39 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_387 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U40 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_388 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U41 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_389 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U42 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_390 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U43 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_391 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U44 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_392 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U45 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_393 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U46 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_394 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U47 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_395 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U48 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_396 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U49 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_397 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U50 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_398 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U51 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_399 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U52 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_400 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U53 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_401 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U54 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_402 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U55 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_403 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U56 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_404 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U57 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_405 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U58 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_406 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U59 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_407 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U60 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_408 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U61 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_409 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U62 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_410 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U63 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_411 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U64 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_412 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U65 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_413 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U66 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_414 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U67 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_415 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U68 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_416 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U69 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_417 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U70 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_418 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U71 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_419 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U72 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_420 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U73 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_421 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U74 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_422 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U75 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_423 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U76 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_424 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U77 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_425 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U78 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_426 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U79 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_427 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U80 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_428 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U81 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_429 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U82 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_430 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U83 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_431 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U84 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_432 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U85 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_433 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U86 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_434 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U87 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_435 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U88 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_436 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U89 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_437 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U90 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191 VARIABLE window_3D_438 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_12923_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144 VARIABLE add_ln144 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_1_fu_12928_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144 VARIABLE add_ln144_1 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_2_fu_12965_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144 VARIABLE add_ln144_2 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_3_fu_13002_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144 VARIABLE add_ln144_3 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_4_fu_13039_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144 VARIABLE add_ln144_4 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} conv1_Pipeline_L1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln212_fu_75911_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212 VARIABLE icmp_ln212 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_75917_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212 VARIABLE add_ln212 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1210 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_s LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U846 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1211 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_1 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U847 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_1 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1212 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_2 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U848 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_2 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1213 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_3 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U849 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_3 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1214 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_4 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U850 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_4 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1215 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_5 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U851 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_5 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1216 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_6 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U852 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_6 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1217 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_7 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U853 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_7 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1218 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_8 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U854 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_8 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1219 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_9 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U855 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_9 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1220 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_10 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U856 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_s LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1221 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_11 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U857 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_10 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1222 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_12 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U858 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_11 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1223 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_13 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U859 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_12 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1224 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_14 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U860 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_13 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1225 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_15 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U861 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_14 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1226 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_16 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U862 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_15 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1227 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_17 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U863 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_16 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1228 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_18 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U864 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_17 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1229 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_19 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U865 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_18 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1230 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_20 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U866 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_19 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1231 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_21 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U867 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_20 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1232 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_22 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U868 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_21 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1233 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_23 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U869 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_22 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1234 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_24 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U870 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_23 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1235 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_25 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U871 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_24 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1236 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_26 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U872 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_25 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1237 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_27 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U873 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_26 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1238 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_28 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U874 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_27 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1239 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_29 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U875 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_28 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1240 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_30 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U876 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_29 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1241 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_31 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U877 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_30 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1242 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_32 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U878 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_31 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1243 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_33 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U879 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_32 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1244 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_34 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U880 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_33 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1245 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_35 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U881 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_34 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1246 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_36 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U882 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_35 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1247 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_37 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U883 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_36 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1248 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_38 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U884 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_37 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1249 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_39 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U885 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_38 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1250 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_40 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U886 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_39 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1251 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_41 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U887 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_40 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1252 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_42 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U888 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_41 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1253 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_43 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U889 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_42 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1254 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_44 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U890 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_43 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1255 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_45 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U891 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_44 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1256 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_46 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U892 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_45 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1257 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_47 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U893 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_46 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1258 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_48 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U894 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_47 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1259 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_49 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U895 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_48 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1260 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_50 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U896 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_49 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1261 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_51 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U897 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_50 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1262 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_52 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U898 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_51 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1263 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_53 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U899 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_52 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1264 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_54 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U900 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_53 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1265 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_55 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U901 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_54 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1266 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_56 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U902 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_55 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1267 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_57 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U903 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_56 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1268 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_58 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U904 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_57 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1269 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_59 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U905 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_58 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1270 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_60 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U906 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_59 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1271 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_61 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U907 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_60 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1272 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_62 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U908 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_61 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1273 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_63 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U909 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_62 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1274 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_64 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U910 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_63 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1275 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_65 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U911 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_64 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1276 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_66 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U912 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_65 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1277 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_67 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U913 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_66 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1278 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_68 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U914 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_67 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1279 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_69 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U915 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_68 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1280 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_70 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U916 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_69 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1281 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_71 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U917 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_70 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1282 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_72 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U918 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_71 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1283 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_73 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U919 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_72 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1284 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_74 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U920 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_73 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1285 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_75 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U921 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_74 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1286 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_76 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U922 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_75 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1287 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_77 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U923 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_76 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1288 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_78 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U924 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_77 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1289 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_79 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U925 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_78 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1290 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_80 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U926 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_79 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1291 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_81 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U927 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_80 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1292 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_82 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U928 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_81 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1293 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_83 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U929 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_82 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1294 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_84 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U930 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_83 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1295 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_85 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U931 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_84 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1296 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_86 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U932 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_85 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1297 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_87 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U933 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_86 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1298 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_88 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U934 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_87 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1299 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_89 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U935 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_88 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1300 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_90 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U936 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_89 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1301 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_91 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U937 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_90 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1302 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_92 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U938 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_91 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1303 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_93 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U939 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_92 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1304 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_94 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U940 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_93 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1305 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_95 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U941 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_94 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1306 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_96 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U942 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_95 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1307 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_97 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U943 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_96 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1308 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_98 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U944 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_97 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1309 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_99 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U945 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_98 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1310 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_100 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U946 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_99 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1311 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_101 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U947 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_100 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1312 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_102 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U948 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_101 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1313 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_103 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U949 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_102 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1314 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_104 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U950 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_103 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1315 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_105 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U951 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_104 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1316 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_106 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U952 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_105 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1317 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_107 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U953 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_106 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1318 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_108 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U954 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_107 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1319 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_109 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U955 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_108 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1320 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_110 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U956 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_109 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1321 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_111 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U957 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_110 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1322 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_112 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U958 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_111 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1323 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_113 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U959 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_112 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1324 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_114 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U960 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_113 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1325 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_115 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U961 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_114 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1326 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_116 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U962 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_115 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1327 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_117 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U963 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_116 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1328 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_118 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U964 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_117 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1329 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_119 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U965 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_118 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1330 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_120 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U966 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_119 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U473 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U474 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_1 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U475 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_2 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U476 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_3 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U477 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_4 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U478 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_5 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U479 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_6 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U480 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_7 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U481 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_8 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U482 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_9 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U483 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_s LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U484 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_10 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U485 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_11 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U486 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_12 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U487 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_13 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U488 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_14 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U489 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_15 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U490 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_16 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U491 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_17 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U492 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_18 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U493 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_19 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U494 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_20 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U495 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_21 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U496 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_22 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U497 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_23 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U498 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_24 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U499 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_25 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U500 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_26 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U501 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_27 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U502 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_28 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U503 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_29 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U504 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_30 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_31 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U506 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_32 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U507 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_33 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U508 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_34 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U509 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_35 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U510 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_36 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U511 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_37 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U512 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_38 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U513 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_39 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U514 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_40 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U515 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_41 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U516 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_42 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U517 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_43 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U518 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_44 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U519 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_45 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U520 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_46 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U521 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_47 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U522 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_48 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U523 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_49 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U524 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_50 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U525 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_51 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U526 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_52 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U527 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_53 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U528 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_54 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U529 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_55 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U530 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_56 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U531 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_57 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U532 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_58 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U533 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_59 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U656 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U657 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_1 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U658 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_2 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U659 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_3 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U660 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_4 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U661 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_5 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U662 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_6 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U663 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_7 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U664 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_8 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U665 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_9 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U666 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_s LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U667 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_10 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U668 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_11 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U669 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_12 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U670 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_13 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U671 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_14 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U672 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_15 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U673 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_16 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U674 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_17 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U675 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_18 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U676 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_19 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U677 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_20 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U678 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_21 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U679 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_22 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U680 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_23 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U681 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_24 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U682 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_25 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U683 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_26 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U684 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_27 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U685 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_28 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U686 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_29 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U749 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U750 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_s LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U751 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_16 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U752 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_3 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U753 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_4 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U754 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_5 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U755 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_6 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U756 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_7 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U757 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_8 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U758 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_9 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U759 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_10 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U760 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_11 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U761 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_12 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U762 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_13 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U763 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_14 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U764 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_15 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U797 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add1 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U798 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_s LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U799 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_8 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U800 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_3 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U801 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_4 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U802 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_5 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U803 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_6 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U804 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_7 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U821 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253 VARIABLE add2 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U822 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253 VARIABLE add452_s LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U823 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253 VARIABLE add452_4 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U824 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253 VARIABLE add452_3 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U833 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259 VARIABLE add3 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U834 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259 VARIABLE add474_s LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U839 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261 VARIABLE sum7 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U842 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262 VARIABLE add5 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1331 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_121 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U967 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_120 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1332 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_122 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U968 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_121 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1333 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_123 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U969 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_122 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1334 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_124 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U970 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_123 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1335 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_125 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U971 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_124 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1336 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_126 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U972 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_125 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1337 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_127 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U973 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_126 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1338 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_128 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U974 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_127 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1339 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_129 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U975 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_128 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1340 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_130 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U976 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_129 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1341 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_131 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U977 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_130 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1342 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_132 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U978 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_131 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1343 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_133 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U979 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_132 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1344 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_134 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U980 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_133 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1345 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_135 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U981 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_134 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1346 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_136 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U982 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_135 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1347 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_137 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U983 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_136 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1348 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_138 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U984 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_137 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1349 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_139 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U985 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_138 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1350 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_140 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U986 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_139 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1351 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_141 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U987 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_140 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1352 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_142 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U988 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_141 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1353 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_143 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U989 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_142 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1354 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_144 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U990 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_143 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1355 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_145 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U991 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_144 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1356 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_146 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U992 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_145 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1357 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_147 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U993 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_146 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1358 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_148 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U994 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_147 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1359 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_149 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U995 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_148 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1360 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_150 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U996 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_149 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1361 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_151 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U997 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_150 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1362 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_152 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U998 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_151 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1363 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_153 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U999 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_152 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1364 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_154 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1000 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_153 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1365 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_155 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1001 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_154 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1366 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_156 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1002 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_155 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1367 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_157 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1003 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_156 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1368 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_158 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1004 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_157 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1369 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_159 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1005 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_158 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1370 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_160 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1006 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_159 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1371 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_161 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1007 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_160 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1372 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_162 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1008 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_161 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1373 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_163 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1009 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_162 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1374 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_164 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1010 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_163 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1375 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_165 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1011 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_164 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1376 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_166 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1012 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_165 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1377 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_167 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1013 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_166 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1378 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_168 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1014 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_167 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1379 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_169 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1015 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_168 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1380 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_170 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1016 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_169 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1381 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_171 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1017 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_170 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1382 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_172 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1018 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_171 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1383 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_173 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1019 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_172 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1384 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_174 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1020 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_173 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1385 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_175 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1021 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_174 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1386 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_176 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1022 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_175 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1387 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_177 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1023 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_176 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1388 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_178 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1024 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_177 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1389 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_179 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1025 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_178 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1390 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_180 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1026 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_179 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1391 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_181 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1027 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_180 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1392 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_182 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1028 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_181 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1393 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_183 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1029 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_182 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1394 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_184 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1030 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_183 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1395 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_185 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1031 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_184 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1396 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_186 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1032 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_185 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1397 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_187 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1033 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_186 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1398 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_188 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1034 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_187 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1399 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_189 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1035 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_188 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1400 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_190 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1036 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_189 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1401 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_191 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1037 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_190 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1402 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_192 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1038 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_191 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1403 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_193 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1039 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_192 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1404 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_194 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1040 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_193 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1405 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_195 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1041 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_194 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1406 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_196 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1042 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_195 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1407 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_197 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1043 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_196 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1408 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_198 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1044 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_197 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1409 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_199 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1045 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_198 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1410 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_200 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1046 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_199 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1411 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_201 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1047 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_200 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1412 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_202 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1048 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_201 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1413 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_203 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1049 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_202 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1414 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_204 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1050 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_203 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1415 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_205 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1051 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_204 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1416 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_206 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1052 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_205 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1417 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_207 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1053 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_206 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1418 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_208 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1054 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_207 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1419 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_209 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1055 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_208 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1420 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_210 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1056 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_209 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1421 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_211 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1057 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_210 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1422 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_212 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1058 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_211 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1423 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_213 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1059 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_212 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1424 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_214 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1060 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_213 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1425 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_215 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1061 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_214 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1426 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_216 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1062 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_215 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1427 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_217 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1063 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_216 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1428 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_218 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1064 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_217 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1429 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_219 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1065 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_218 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1430 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_220 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1066 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_219 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1431 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_221 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1067 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_220 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1432 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_222 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1068 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_221 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1433 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_223 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1069 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_222 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1434 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_224 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1070 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_223 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1435 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_225 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1071 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_224 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1436 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_226 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1072 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_225 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1437 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_227 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1073 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_226 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1438 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_228 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1074 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_227 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1439 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_229 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1075 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_228 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1440 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_230 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1076 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_229 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1441 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_231 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1077 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_230 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1442 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_232 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1078 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_231 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1443 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_233 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1079 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_232 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1444 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_234 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1080 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_233 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1445 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_235 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1081 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_234 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1446 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_236 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1082 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_235 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1447 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_237 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1083 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_236 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1448 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_238 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1084 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_237 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1449 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_239 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1085 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_238 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1450 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_240 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1086 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_239 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1451 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_241 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1087 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_240 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U534 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_60 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U535 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_61 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U536 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_62 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U537 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_63 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U538 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_64 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U539 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_65 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U540 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_66 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U541 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_67 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U542 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_68 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U543 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_69 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U544 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_70 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U545 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_71 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U546 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_72 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U547 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_73 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U548 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_74 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U549 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_75 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U550 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_76 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U551 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_77 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U552 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_78 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U553 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_79 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U554 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_80 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U555 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_81 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U556 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_82 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U557 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_83 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U558 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_84 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U559 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_85 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U560 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_86 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U561 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_87 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U562 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_88 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U563 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_89 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U564 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_90 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U565 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_91 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U566 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_92 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U567 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_93 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U568 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_94 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U569 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_95 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U570 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_96 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U571 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_97 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U572 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_98 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U573 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_99 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U574 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_100 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U575 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_101 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U576 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_102 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U577 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_103 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U578 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_104 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U579 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_105 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U580 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_106 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U581 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_107 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U582 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_108 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U583 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_109 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U584 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_110 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U585 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_111 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U586 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_112 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U587 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_113 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U588 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_114 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U589 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_115 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U590 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_116 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U591 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_117 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U592 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_118 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U593 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_119 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U594 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_120 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U687 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_30 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U688 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_31 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U689 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_32 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U690 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_33 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U691 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_34 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U692 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_35 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U693 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_36 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U694 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_37 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U695 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_38 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U696 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_39 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U697 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_40 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U698 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_41 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U699 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_42 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U700 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_43 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U701 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_44 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U702 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_45 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U703 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_46 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U704 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_47 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U705 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_48 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U706 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_49 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U707 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_50 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U708 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_51 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U709 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_52 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U710 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_53 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U711 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_54 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U712 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_55 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U713 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_56 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U714 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_57 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U715 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_58 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U716 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_59 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U717 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_60 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U765 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_1 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U766 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_1_1 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U767 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_1_2 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U768 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_1_3 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U769 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_1_4 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U770 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_1_5 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U771 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_1_6 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U772 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_1_7 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U773 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_1_8 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U774 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_1_9 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U775 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_1_s LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U776 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_1_10 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U777 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_1_11 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U778 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_1_12 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U779 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_1_13 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U780 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_1_14 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U805 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_1 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U806 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_1_1 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U807 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_1_2 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U808 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_1_3 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U809 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_1_4 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U810 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_1_5 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U811 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_1_6 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U812 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_1_7 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U825 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253 VARIABLE add452_1 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U826 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253 VARIABLE add452_1_1 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U827 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253 VARIABLE add452_1_2 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U828 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253 VARIABLE add452_1_3 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U835 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259 VARIABLE add474_1 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U836 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259 VARIABLE add474_1_1 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U840 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261 VARIABLE sum7_1 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U843 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262 VARIABLE add495_1 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1452 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_242 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1088 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_241 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1453 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_243 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1089 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_242 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1454 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_244 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1090 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_243 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1455 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_245 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1091 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_244 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1456 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_246 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1092 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_245 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1457 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_247 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1093 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_246 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1458 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_248 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1094 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_247 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1459 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_249 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1095 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_248 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1460 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_250 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1096 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_249 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1461 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_251 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1097 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_250 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1462 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_252 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1098 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_251 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1463 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_253 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1099 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_252 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1464 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_254 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1100 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_253 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1465 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_255 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1101 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_254 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1466 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_256 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1102 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_255 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1467 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_257 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1103 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_256 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1468 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_258 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1104 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_257 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1469 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_259 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1105 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_258 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1470 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_260 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1106 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_259 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1471 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_261 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1107 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_260 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1472 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_262 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1108 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_261 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1473 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_263 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1109 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_262 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1474 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_264 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1110 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_263 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1475 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_265 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1111 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_264 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1476 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_266 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1112 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_265 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1477 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_267 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1113 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_266 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1478 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_268 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1114 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_267 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1479 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_269 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1115 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_268 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1480 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_270 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1116 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_269 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1481 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_271 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1117 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_270 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1482 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_272 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1118 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_271 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1483 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_273 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1119 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_272 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1484 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_274 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1120 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_273 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1485 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_275 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1121 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_274 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1486 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_276 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1122 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_275 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1487 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_277 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1123 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_276 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1488 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_278 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1124 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_277 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1489 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_279 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1125 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_278 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1490 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_280 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1126 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_279 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1491 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_281 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1127 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_280 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1492 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_282 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1128 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_281 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1493 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_283 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1129 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_282 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1494 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_284 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1130 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_283 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1495 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_285 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1131 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_284 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1496 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_286 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1132 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_285 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1497 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_287 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1133 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_286 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1498 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_288 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1134 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_287 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1499 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_289 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1135 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_288 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1500 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_290 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1136 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_289 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1501 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_291 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1137 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_290 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1502 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_292 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1138 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_291 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1503 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_293 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1139 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_292 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1504 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_294 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1140 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_293 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1505 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_295 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1141 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_294 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1506 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_296 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1142 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_295 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1507 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_297 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1143 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_296 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1508 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_298 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1144 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_297 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1509 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_299 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1145 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_298 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1510 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_300 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1146 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_299 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1511 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_301 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1147 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_300 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1512 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_302 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1148 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_301 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1513 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_303 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1149 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_302 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1514 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_304 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1150 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_303 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1515 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_305 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1151 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_304 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1516 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_306 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1152 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_305 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1517 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_307 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1153 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_306 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1518 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_308 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1154 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_307 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1519 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_309 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1155 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_308 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1520 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_310 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1156 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_309 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1521 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_311 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1157 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_310 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1522 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_312 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1158 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_311 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1523 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_313 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1159 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_312 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1524 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_314 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1160 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_313 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1525 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_315 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1161 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_314 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1526 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_316 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1162 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_315 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1527 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_317 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1163 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_316 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1528 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_318 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1164 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_317 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1529 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_319 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1165 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_318 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1530 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_320 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1166 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_319 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1531 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_321 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1167 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_320 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1532 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_322 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1168 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_321 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1533 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_323 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1169 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_322 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1534 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_324 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1170 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_323 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1535 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_325 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1171 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_324 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1536 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_326 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1172 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_325 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1537 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_327 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1173 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_326 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1538 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_328 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1174 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_327 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1539 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_329 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1175 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_328 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1540 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_330 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1176 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_329 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1541 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_331 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1177 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_330 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1542 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_332 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1178 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_331 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1543 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_333 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1179 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_332 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1544 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_334 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1180 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_333 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1545 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_335 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1181 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_334 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1546 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_336 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1182 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_335 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1547 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_337 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1183 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_336 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1548 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_338 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1184 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_337 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1549 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_339 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1185 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_338 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1550 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_340 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1186 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_339 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1551 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_341 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1187 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_340 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1552 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_342 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1188 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_341 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1553 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_343 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1189 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_342 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1554 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_344 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1190 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_343 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1555 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_345 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1191 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_344 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1556 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_346 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1192 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_345 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1557 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_347 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1193 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_346 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1558 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_348 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1194 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_347 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1559 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_349 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1195 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_348 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1560 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_350 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1196 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_349 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1561 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_351 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1197 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_350 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1562 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_352 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1198 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_351 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1563 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_353 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1199 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_352 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1564 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_354 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1200 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_353 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1565 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_355 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1201 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_354 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1566 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_356 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1202 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_355 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1567 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_357 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1203 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_356 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1568 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_358 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1204 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_357 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1569 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_359 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1205 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_358 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1570 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_360 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1206 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_359 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1571 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_361 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1207 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_360 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_193_7_32_1_1_U1572 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE tmp_362 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1208 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223 VARIABLE lm_361 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U595 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_121 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U596 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_122 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U597 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_123 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U598 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_124 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U599 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_125 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U600 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_126 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U601 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_127 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U602 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_128 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U603 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_129 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U604 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_130 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U605 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_131 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U606 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_132 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U607 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_133 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U608 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_134 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U609 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_135 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U610 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_136 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U611 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_137 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U612 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_138 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U613 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_139 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U614 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_140 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U615 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_141 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U616 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_142 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U617 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_143 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U618 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_144 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U619 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_145 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U620 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_146 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U621 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_147 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U622 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_148 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U623 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_149 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U624 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_150 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U625 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_151 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U626 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_152 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U627 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_153 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U628 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_154 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U629 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_155 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U630 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_156 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U631 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_157 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U632 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_158 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U633 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_159 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U634 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_160 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U635 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_161 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U636 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_162 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U637 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_163 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U638 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_164 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U639 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_165 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U640 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_166 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U641 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_167 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U642 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_168 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U643 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_169 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U644 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_170 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U645 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_171 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U646 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_172 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U647 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_173 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U648 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_174 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U649 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_175 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U650 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_176 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U651 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_177 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U652 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_178 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U653 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_179 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U654 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_180 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U655 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230 VARIABLE sum_181 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U718 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_61 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U719 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_62 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U720 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_63 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U721 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_64 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U722 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_65 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U723 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_66 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U724 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_67 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U725 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_68 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U726 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_69 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U727 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_70 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U728 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_71 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U729 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_72 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U730 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_73 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U731 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_74 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U732 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_75 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U733 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_76 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U734 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_77 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U735 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_78 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U736 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_79 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U737 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_80 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U738 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_81 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U739 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_82 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U740 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_83 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U741 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_84 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U742 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_85 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U743 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_86 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U744 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_87 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U745 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_88 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U746 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_89 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U747 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_90 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U748 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236 VARIABLE sum2_91 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U781 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_2 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U782 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_2_1 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U783 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_2_2 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U784 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_2_3 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U785 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_2_4 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U786 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_2_5 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U787 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_2_6 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U788 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_2_7 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U789 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_2_8 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U790 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_2_9 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U791 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_2_s LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U792 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_2_10 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U793 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_2_11 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U794 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_2_12 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U795 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_2_13 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U796 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241 VARIABLE add408_2_14 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U813 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_2 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U814 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_2_1 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U815 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_2_2 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U816 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_2_3 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U817 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_2_4 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U818 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_2_5 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U819 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_2_6 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U820 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247 VARIABLE add430_2_7 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U829 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253 VARIABLE add452_2 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U830 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253 VARIABLE add452_2_1 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U831 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253 VARIABLE add452_2_2 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U832 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253 VARIABLE add452_2_3 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U837 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259 VARIABLE add474_2 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U838 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259 VARIABLE add474_2_1 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U841 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261 VARIABLE sum7_2 LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U844 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262 VARIABLE filter_out LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U845 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:267 VARIABLE out LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln270_fu_218306_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270 VARIABLE icmp_ln270 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln270_1_fu_218312_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270 VARIABLE icmp_ln270_1 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln270_fu_218318_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270 VARIABLE or_ln270 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U1209 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270 VARIABLE tmp_363 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln270_fu_218324_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270 VARIABLE and_ln270 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln274_3_fu_218231_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274 VARIABLE add_ln274_3 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln274_1_fu_218259_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274 VARIABLE add_ln274_1 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_fu_218330_p3 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270 VARIABLE empty LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME bias_U SOURCE {} VARIABLE bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 1835 BRAM 1 URAM 0}} conv1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME line_buffer_3D_U SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64 VARIABLE line_buffer_3D LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 681 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME line_buffer_3D_1_U SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64 VARIABLE line_buffer_3D_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 681 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME line_buffer_3D_2_U SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64 VARIABLE line_buffer_3D_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 681 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME line_buffer_3D_3_U SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64 VARIABLE line_buffer_3D_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 681 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME line_buffer_3D_4_U SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64 VARIABLE line_buffer_3D_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 681 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME line_buffer_3D_5_U SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64 VARIABLE line_buffer_3D_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 681 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME line_buffer_3D_6_U SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64 VARIABLE line_buffer_3D_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 681 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_2_fu_2438_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107 VARIABLE add_ln107_2 LOOP L5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln107_fu_2444_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107 VARIABLE icmp_ln107 LOOP L5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_1_fu_2450_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107 VARIABLE add_ln107_1 LOOP L5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_2460_p2 SOURCE {} VARIABLE empty LOOP L5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U1945 SOURCE {} VARIABLE empty_38 LOOP L5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_9ns_16_1_1_U1946 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107 VARIABLE empty_39 LOOP L5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln110_fu_2492_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110 VARIABLE icmp_ln110 LOOP L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_1_fu_2498_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110 VARIABLE add_ln110_1 LOOP L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_40_fu_2513_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110 VARIABLE empty_40 LOOP L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_41_fu_2520_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110 VARIABLE empty_41 LOOP L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_42_fu_2527_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110 VARIABLE empty_42 LOOP L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_2534_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110 VARIABLE empty_43 LOOP L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_2550_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110 VARIABLE add_ln110 LOOP L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_2556_p2 SOURCE AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107 VARIABLE add_ln107 LOOP L5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1836 BRAM 19 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (3):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11 msg_body {array_partition dim=1 type=complete  variable=line_buffer_3D_1 1 conv1 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11 line_buffer_3D_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11 msg_body {array_partition dim=1 type=complete  variable=line_buffer_3D_2 1 conv1 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11 line_buffer_3D_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11 msg_body {array_partition dim=1 type=complete  variable=line_buffer_3D_3 1 conv1 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11 line_buffer_3D_3}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.59 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.71 seconds; current allocated memory: 2.469 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv1.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1.
Execute         syn_report -model conv1 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 69.77 sec.
Command     csynth_design done; 318.48 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:05:18; Allocated memory: 405.246 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
Execute       ::AP::init_summary_file package-ip 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -tool vivado -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -tool vivado -rtl verilog'
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=conv1 xml_exists=0
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to conv1
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=20 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='mul_2ns_19ns_20_1_1
mac_muladd_8ns_2ns_8ns_10_4_1
flow_control_loop_pipe_sequential_init
sparsemux_7_2_32_1_1
flow_control_loop_pipe_sequential_init
fadd_32ns_32ns_32_4_full_dsp_1
fmul_32ns_32ns_32_3_max_dsp_1
fcmp_32ns_32ns_1_2_no_dsp_1
sparsemux_193_7_32_1_1
conv1_Pipeline_L1_bias_ROM_AUTO_1R
flow_control_loop_pipe_sequential_init
mul_6ns_7ns_12_1_1
mul_8ns_9ns_16_1_1
line_buffer_3D_RAM_AUTO_1R1W
gmem_m_axi
control_s_axi
conv1_Pipeline_L2_L3_L4
conv1_Pipeline_L7
conv1_Pipeline_L1
conv1
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/top-io-be.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L2_L3_L4.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L7.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1_Pipeline_L1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.constraint.tcl 
Execute       sc_get_clocks conv1 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/impl/misc/conv1_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/impl/misc/conv1_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/impl/misc/conv1_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.constraint.tcl 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/conv1.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /primary/HLS/Alex_Net/Conv1/.autopilot/db/global.setting.tcl 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /primary/HLS/Alex_Net/Conv1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /primary/HLS/Alex_Net/Conv1/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s Alex_Net/Conv1/impl/export.zip 
INFO: [HLS 200-802] Generated output file Alex_Net/Conv1/impl/export.zip
Command     export_design done; 80.15 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:01:20; Allocated memory: 8.188 MB.
Execute     remove_files AlexNet-FPGA-implementation/Conv1/src/conv1.cpp AlexNet-FPGA-implementation/Conv1/src/conv1.h AlexNet-FPGA-implementation/Conv1/src/testbench.cpp 
INFO: [HLS 200-1510] Running: remove_files AlexNet-FPGA-implementation/Conv1/src/conv1.cpp AlexNet-FPGA-implementation/Conv1/src/conv1.h AlexNet-FPGA-implementation/Conv1/src/testbench.cpp 
Execute     send_msg_by_id WARNING @200-1998@%s%s ../../'/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/testbench.cpp' /primary/HLS/Alex_Net/solution /primary/HLS 
WARNING: [HLS 200-1998] cannot find relative file path '../../'/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/testbench.cpp'' in directory(s): /primary/HLS/Alex_Net/solution /primary/HLS
Execute     remove_files ../../'/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/testbench.cpp' /primary/HLS/AlexNet-FPGA-implementation/Conv1/src/testbench.cpp 
INFO: [HLS 200-1510] Running: remove_files ../../'/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/testbench.cpp' /primary/HLS/AlexNet-FPGA-implementation/Conv1/src/testbench.cpp 
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp' to the project
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h' to the project
Execute     add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp 
INFO: [HLS 200-1510] Running: add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file '/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp' to the project
Execute     set_top conv2 
INFO: [HLS 200-1510] Running: set_top conv2 
Execute     open_solution -reset Conv2 
INFO: [HLS 200-1510] Running: open_solution -reset Conv2 
Execute       cleanup_all 
Command       cleanup_all done; 1.01 sec.
Execute       cleanup_all 
