

================================================================
== Vivado HLS Report for 'loop_pipeline'
================================================================
* Date:           Fri Jun 29 16:22:16 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj_loop_pipeline
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|      8.70|        3.13|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  402|  402|  402|  402|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_I_LOOP_J  |  400|  400|         2|          1|          1|   400|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([20 x i5]* %A) nounwind, !map !7"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i20 0) nounwind, !map !13"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @loop_pipeline_str) nounwind"
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %1" [loop_pipeline.c:99]

 <State 2> : 5.06ns
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]" [loop_pipeline.c:101]
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %0 ], [ %j_1, %.reset ]"
ST_2 : Operation 12 [1/1] (1.66ns)   --->   "%exitcond_flatten = icmp eq i9 %indvar_flatten, -112"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.93ns)   --->   "%indvar_flatten_next = add i9 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"
ST_2 : Operation 15 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %j, -12" [loop_pipeline.c:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.37ns)   --->   "%j_mid2 = select i1 %exitcond4, i5 0, i5 %j" [loop_pipeline.c:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%i_s = add i5 %i, 1" [loop_pipeline.c:99]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.37ns)   --->   "%tmp_mid2_v = select i1 %exitcond4, i5 %i_s, i5 %i" [loop_pipeline.c:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2 = zext i5 %j_mid2 to i64" [loop_pipeline.c:101]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [20 x i5]* %A, i64 0, i64 %tmp_2" [loop_pipeline.c:101]
ST_2 : Operation 21 [2/2] (2.32ns)   --->   "%A_load = load i5* %A_addr, align 1" [loop_pipeline.c:101]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_2 : Operation 22 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j_mid2, 1" [loop_pipeline.c:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 8.70ns
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @LOOP_I_LOOP_J_str)"
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i5 %tmp_mid2_v to i10" [loop_pipeline.c:100]
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str1) nounwind" [loop_pipeline.c:100]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str1) nounwind" [loop_pipeline.c:100]
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [loop_pipeline.c:101]
ST_3 : Operation 29 [1/2] (2.32ns)   --->   "%A_load = load i5* %A_addr, align 1" [loop_pipeline.c:101]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i5 %A_load to i10" [loop_pipeline.c:101]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%acc_load_1 = load i20* @acc, align 4" [loop_pipeline.c:101]
ST_3 : Operation 32 [1/1] (3.36ns)   --->   "%tmp_4 = mul i10 %tmp_3_cast, %tmp_mid2_cast" [loop_pipeline.c:101]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i10 %tmp_4 to i20" [loop_pipeline.c:101]
ST_3 : Operation 34 [1/1] (3.02ns)   --->   "%tmp_5 = add i20 %tmp_4_cast, %acc_load_1" [loop_pipeline.c:101]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "store i20 %tmp_5, i20* @acc, align 4" [loop_pipeline.c:101]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str1, i32 %tmp_6) nounwind" [loop_pipeline.c:102]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1"

 <State 4> : 0.00ns
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%acc_load = load i20* @acc, align 4" [loop_pipeline.c:105]
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "ret i20 %acc_load" [loop_pipeline.c:105]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 25ns, clock uncertainty: 3.13ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [8]  (1.77 ns)

 <State 2>: 5.06ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', loop_pipeline.c:100) [10]  (0 ns)
	'icmp' operation ('exitcond4', loop_pipeline.c:100) [17]  (1.36 ns)
	'select' operation ('j_mid2', loop_pipeline.c:100) [18]  (1.37 ns)
	'getelementptr' operation ('A_addr', loop_pipeline.c:101) [26]  (0 ns)
	'load' operation ('A_load', loop_pipeline.c:101) on array 'A' [27]  (2.32 ns)

 <State 3>: 8.7ns
The critical path consists of the following:
	'load' operation ('A_load', loop_pipeline.c:101) on array 'A' [27]  (2.32 ns)
	'mul' operation ('tmp_4', loop_pipeline.c:101) [30]  (3.36 ns)
	'add' operation ('tmp_5', loop_pipeline.c:101) [32]  (3.02 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
