--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 6.489 ns
From           : IN[1]
To             : REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[1]
From Clock     : --
To Clock       : CLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 53.215 ns
From           : lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[0]
To             : P1_0
From Clock     : CLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 31.432 ns
From           : IN[0]
To             : P1_0
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 15.011 ns
From           : IN[5]
To             : REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[5]
From Clock     : --
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Setup: 'CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 19.91 MHz ( period = 50.236 ns )
From           : lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]
To             : lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_fdg1:auto_generated|altsyncram_qpb2:altsyncram1|ram_block3a7~porta_datain_reg5
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 109.48 MHz ( period = 9.134 ns )
From           : sld_hub:sld_hub_inst|irsr_reg[5]
To             : sld_hub:sld_hub_inst|tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'P1_1'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 275.03 MHz ( period = 3.636 ns )
From           : dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_9rh:auto_generated|safe_q[1]
To             : dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_9rh:auto_generated|safe_q[4]
From Clock     : P1_1
To Clock       : P1_1
Failed Paths   : 0

Type           : Clock Hold: 'CLK'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[5]
To             : REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[5]
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 2354

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 2354

--------------------------------------------------------------------------------------

