Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: profir.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "profir.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "profir"
Output Format                      : NGC
Target Device                      : xc7a200t-1-ffg1156

---- Source Options
Top Module Name                    : profir
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : No
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/ISE_shared/PSD_FIR_bank/impl/statefir.v" into library work
Parsing module <statefir>.
Analyzing Verilog file "/home/ise/ISE_shared/PSD_FIR_bank/impl/filterbank.v" into library work
Parsing module <profir>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/ise/ISE_shared/PSD_FIR_bank/impl/filterbank.v" Line 58: Port coeffaddress is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/ISE_shared/PSD_FIR_bank/impl/filterbank.v" Line 67: Port coeffaddress is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/ISE_shared/PSD_FIR_bank/impl/filterbank.v" Line 76: Port coeffaddress is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/ISE_shared/PSD_FIR_bank/impl/filterbank.v" Line 85: Port coeffaddress is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/ISE_shared/PSD_FIR_bank/impl/filterbank.v" Line 94: Port coeffaddress is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/ISE_shared/PSD_FIR_bank/impl/filterbank.v" Line 103: Port coeffaddress is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/ISE_shared/PSD_FIR_bank/impl/filterbank.v" Line 112: Port coeffaddress is not connected to this instance

Elaborating module <profir>.

Elaborating module <statefir>.
WARNING:HDLCompiler:413 - "/home/ise/ISE_shared/PSD_FIR_bank/impl/statefir.v" Line 117: Result of 8-bit expression is truncated to fit in 7-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <profir>.
    Related source file is "/home/ise/ISE_shared/PSD_FIR_bank/impl/filterbank.v".
INFO:Xst:3210 - "/home/ise/ISE_shared/PSD_FIR_bank/impl/filterbank.v" line 58: Output port <coeffaddress> of the instance <fir1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/ISE_shared/PSD_FIR_bank/impl/filterbank.v" line 67: Output port <coeffaddress> of the instance <fir2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/ISE_shared/PSD_FIR_bank/impl/filterbank.v" line 76: Output port <coeffaddress> of the instance <fir3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/ISE_shared/PSD_FIR_bank/impl/filterbank.v" line 85: Output port <coeffaddress> of the instance <fir4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/ISE_shared/PSD_FIR_bank/impl/filterbank.v" line 94: Output port <coeffaddress> of the instance <fir5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/ISE_shared/PSD_FIR_bank/impl/filterbank.v" line 103: Output port <coeffaddress> of the instance <fir6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/ISE_shared/PSD_FIR_bank/impl/filterbank.v" line 112: Output port <coeffaddress> of the instance <fir7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <profir> synthesized.

Synthesizing Unit <statefir>.
    Related source file is "/home/ise/ISE_shared/PSD_FIR_bank/impl/statefir.v".
        INIT = 3'b000
        START = 3'b001
        SET1 = 3'b100
        SET2 = 3'b110
        RUN = 3'b010
        LOAD = 3'b011
        STOP = 3'b101
    Found 3-bit register for signal <state>.
    Found 16-bit register for signal <sampleA>.
    Found 16-bit register for signal <sampleB>.
    Found 34-bit register for signal <aux_calcA>.
    Found 34-bit register for signal <aux_calcB>.
    Found 7-bit register for signal <countAddress>.
    Found 16-bit register for signal <output_buffer>.
    Found 42-bit register for signal <calc_output>.
    Found 2048-bit register for signal <n0043[2047:0]>.
    Found 3-bit register for signal <nextState>.
    Found 8-bit adder for signal <n0052> created at line 41.
    Found 42-bit adder for signal <n0080> created at line 112.
    Found 42-bit adder for signal <calc_output[41]_aux_calcB[33]_add_17_OUT> created at line 112.
    Found 7-bit adder for signal <countAddress[6]_GND_2_o_add_20_OUT> created at line 117.
    Found 16x18-bit multiplier for signal <sampleA[15]_coeff[17]_MuLt_14_OUT> created at line 106.
    Found 16x18-bit multiplier for signal <sampleB[15]_coeff[35]_MuLt_15_OUT> created at line 107.
    Found 16-bit 128-to-1 multiplexer for signal <muxOutA> created at line 40.
    Found 16-bit 128-to-1 multiplexer for signal <muxOutB> created at line 41.
    Found 7-bit comparator lessequal for signal <n0007> created at line 58
    Summary:
	inferred   2 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred 2219 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <statefir> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 16
 18x16-bit multiplier                                  : 16
# Adders/Subtractors                                   : 32
 42-bit adder                                          : 16
 7-bit adder                                           : 8
 8-bit adder                                           : 8
# Registers                                            : 80
 16-bit register                                       : 24
 2048-bit register                                     : 8
 3-bit register                                        : 16
 34-bit register                                       : 16
 42-bit register                                       : 8
 7-bit register                                        : 8
# Comparators                                          : 8
 7-bit comparator lessequal                            : 8
# Multiplexers                                         : 112
 16-bit 128-to-1 multiplexer                           : 16
 16-bit 2-to-1 multiplexer                             : 8
 3-bit 2-to-1 multiplexer                              : 56
 42-bit 2-to-1 multiplexer                             : 8
 7-bit 2-to-1 multiplexer                              : 24

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <statefir>.
	Multiplier <Mmult_sampleB[15]_coeff[35]_MuLt_15_OUT> in block <statefir> and adder/subtractor <Madd_calc_output[41]_aux_calcB[33]_add_17_OUT> in block <statefir> are combined into a MAC<Maddsub_sampleB[15]_coeff[35]_MuLt_15_OUT>.
	The following registers are also absorbed by the MAC: <aux_calcB> in block <statefir>.
	Multiplier <Mmult_sampleA[15]_coeff[17]_MuLt_14_OUT> in block <statefir> and adder/subtractor <Madd_n0080> in block <statefir> are combined into a MAC<Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT>.
	The following registers are also absorbed by the MAC: <aux_calcA> in block <statefir>.
Unit <statefir> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 16
 18x16-to-42-bit MAC                                   : 16
# Adders/Subtractors                                   : 16
 7-bit adder                                           : 16
# Registers                                            : 17208
 Flip-Flops                                            : 17208
# Comparators                                          : 8
 7-bit comparator lessequal                            : 8
# Multiplexers                                         : 352
 1-bit 128-to-1 multiplexer                            : 256
 16-bit 2-to-1 multiplexer                             : 8
 3-bit 2-to-1 multiplexer                              : 56
 42-bit 2-to-1 multiplexer                             : 8
 7-bit 2-to-1 multiplexer                              : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <profir> ...

Optimizing unit <statefir> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block profir, actual ratio is 23.
FlipFlop fir0/countAddress_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fir0/countAddress_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fir0/countAddress_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fir0/countAddress_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fir0/countAddress_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fir0/countAddress_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16750
 Flip-Flops                                            : 16750

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : profir.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 22410
#      GND                         : 1
#      LUT2                        : 368
#      LUT3                        : 16544
#      LUT4                        : 40
#      LUT5                        : 40
#      LUT6                        : 5416
#      VCC                         : 1
# FlipFlops/Latches                : 16750
#      FD                          : 24
#      FDE                         : 16702
#      FDE_1                       : 24
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 440
#      IBUF                        : 306
#      OBUF                        : 134
# DSPs                             : 16
#      DSP48E1                     : 16

Device utilization summary:
---------------------------

Selected Device : 7a200tffg1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:           16616  out of  269200     6%  
 Number of Slice LUTs:                22408  out of  134600    16%  
    Number used as Logic:             22408  out of  134600    16%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  22408
   Number with an unused Flip Flop:    5792  out of  22408    25%  
   Number with an unused LUT:             0  out of  22408     0%  
   Number of fully used LUT-FF pairs: 16616  out of  22408    74%  
   Number of unique control sets:        41

IO Utilization: 
 Number of IOs:                         441
 Number of bonded IOBs:                 441  out of    500    88%  
    IOB Flip Flops/Latches:             134

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                     16  out of    740     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 16766 |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.498ns (Maximum Frequency: 181.882MHz)
   Minimum input arrival time before clock: 2.960ns
   Maximum output required time after clock: 0.877ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 5.498ns (frequency: 181.882MHz)
  Total number of paths / destination ports: 126316 / 34252
-------------------------------------------------------------------------
Delay:               2.749ns (Levels of Logic = 2)
  Source:            fir7/nextState_1 (FF)
  Destination:       fir7/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT (DSP)
  Source Clock:      clock falling
  Destination Clock: clock rising

  Data Path: fir7/nextState_1 to fir7/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           28   0.484   0.688  fir7/nextState_1 (fir7/nextState_1)
     LUT2:I0->O           45   0.124   0.691  fir7/Mmux_nextState[2]_GND_2_o_mux_13_OUT21 (fir7/nextState[2]_GND_2_o_mux_13_OUT<1>)
     LUT2:I0->O            2   0.124   0.405  fir7/Mmux__n01341241 (fir7/_n0146<26>)
     DSP48E1:C16               0.233          fir7/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
    ----------------------------------------
    Total                      2.749ns (0.965ns logic, 1.784ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 49998 / 34108
-------------------------------------------------------------------------
Offset:              2.960ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       fir7/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT (DSP)
  Destination Clock: clock rising

  Data Path: reset to fir7/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          16624   0.001   1.382  reset_IBUF (reset_IBUF)
     LUT2:I1->O           45   0.124   0.691  fir7/Mmux_nextState[2]_GND_2_o_mux_13_OUT21 (fir7/nextState[2]_GND_2_o_mux_13_OUT<1>)
     LUT2:I0->O            2   0.124   0.405  fir7/Mmux__n01341241 (fir7/_n0146<26>)
     DSP48E1:C16               0.233          fir7/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
    ----------------------------------------
    Total                      2.960ns (0.482ns logic, 2.478ns route)
                                       (16.3% logic, 83.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 134 / 134
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            fir0/countAddress_5_1 (FF)
  Destination:       coeffaddress<5> (PAD)
  Source Clock:      clock rising

  Data Path: fir0/countAddress_5_1 to coeffaddress<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.478   0.399  fir0/countAddress_5_1 (fir0/countAddress_5_1)
     OBUF:I->O                 0.000          coeffaddress_5_OBUF (coeffaddress<5>)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    5.146|    7.267|    2.544|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 58.00 secs
Total CPU time to Xst completion: 55.83 secs
 
--> 


Total memory usage is 729988 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    7 (   0 filtered)

