## This is a most popular repository list for Verilog sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 1935 | 855 | 33 | 9 months ago | [e200_opensource](https://github.com/SI-RISCV/e200_opensource)/1 | Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2 |
| 1878 | 509 | 36 | 15 days ago | [picorv32](https://github.com/YosysHQ/picorv32)/2 | PicoRV32 - A Size-Optimized RISC-V CPU |
| 1463 | 476 | 20 | 18 days ago | [wujian100_open](https://github.com/T-head-Semi/wujian100_open)/3 | IC design and development should be fasterÔºåsimpler and more reliable |
| 1302 | 198 | 13 | 2 days ago | [darkriscv](https://github.com/darklife/darkriscv)/4 | opensouce RISC-V cpu core implemented in Verilog from scratch in one night! |
| 1220 | 461 | 191 | 3 years ago | [hw](https://github.com/nvdla/hw)/5 | RTL, Cmodel, and testbench for NVDLA |
| 972 | 337 | 53 | 17 days ago | [verilog-ethernet](https://github.com/alexforencich/verilog-ethernet)/6 | Verilog Ethernet components for FPGA implementation |
| 949 | 69 | 2 | 2 months ago | [amiga2000-gfxcard](https://github.com/mntmn/amiga2000-gfxcard)/7 | MNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog |
| 897 | 1161 | 22 | 14 days ago | [hdl](https://github.com/analogdevicesinc/hdl)/8 | HDL libraries and projects |
| 783 | 92 | 1 | 3 months ago | [zipcpu](https://github.com/ZipCPU/zipcpu)/9 | A small, light weight, RISC CPU soft core |
| 752 | 181 | 46 | 8 days ago | [corundum](https://github.com/corundum/corundum)/10 | Open source, high performance, FPGA-based NIC |
| 722 | 190 | 10 | 4 years ago | [miaow](https://github.com/VerticalResearchGroup/miaow)/11 | An open source GPU based off of the AMD Southern Islands ISA. |
| 712 | 233 | 30 | a month ago | [oh](https://github.com/aolofsson/oh)/12 | Verilog library for ASIC and FPGA designers |
| 646 | 331 | 8 | 3 years ago | [ODriveHardware](https://github.com/madcowswe/ODriveHardware)/13 | High performance motor control |
| 633 | 102 | 17 | 5 days ago | [serv](https://github.com/olofk/serv)/14 | SERV - The SErial RISC-V CPU |
| 625 | 528 | 43 | a month ago | [uhd](https://github.com/EttusResearch/uhd)/15 | The USRP‚Ñ¢ Hardware Driver Repository |
| 536 | 161 | 4 | 1 year, 9 months ago | [open-fpga-verilog-tutorial](https://github.com/Obijuan/open-fpga-verilog-tutorial)/16 | Learn how to design digital systems and synthesize them into an FPGA using only opensource tools |
| 523 | 190 | 17 | 21 days ago | [verilog-axi](https://github.com/alexforencich/verilog-axi)/17 | Verilog AXI components for FPGA implementation |
| 517 | 85 | 16 | 7 days ago | [vortex](https://github.com/vortexgpgpu/vortex)/18 | None |
| 497 | 181 | 55 | 6 days ago | [OpenLane](https://github.com/The-OpenROAD-Project/OpenLane)/19 | OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization. |
| 490 | 110 | 7 | a month ago | [openc910](https://github.com/T-head-Semi/openc910)/20 | OpenXuantie - OpenC910 Core |
| 474 | 83 | 4 | 2 years ago | [LeFlow](https://github.com/danielholanda/LeFlow)/21 | Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks |
| 473 | 71 | 37 | 21 hours ago | [microwatt](https://github.com/antonblanchard/microwatt)/22 | A tiny Open POWER ISA softcore written in VHDL 2008 |
| 466 | 94 | 30 | 4 days ago | [apio](https://github.com/FPGAwars/apio)/23 | :seedling: Open source ecosystem for open FPGA boards |
| 465 | 155 | 69 | an hour ago | [OpenROAD](https://github.com/The-OpenROAD-Project/OpenROAD)/24 | OpenROAD's unified application implementing an RTL-to-GDS Flow |
| 460 | 96 | 50 | 5 months ago | [sd2snes](https://github.com/mrehkopf/sd2snes)/25 | SD card based multi-purpose cartridge for the SNES |
| 454 | 171 | 1 | 4 years ago | [mips-cpu](https://github.com/jmahler/mips-cpu)/26 | MIPS CPU implemented in Verilog |
| 441 | 104 | 5 | 4 months ago | [riscv](https://github.com/ultraembedded/riscv)/27 | RISC-V CPU Core (RV32IM) |
| 429 | 127 | 0 | 24 days ago | [basic_verilog](https://github.com/pConst/basic_verilog)/28 | Must-have verilog systemverilog modules |
| 416 | 201 | 39 | 5 years ago | [riffa](https://github.com/KastnerRG/riffa)/29 | The RIFFA development repository |
| 387 | 129 | 11 | 21 days ago | [verilog-pcie](https://github.com/alexforencich/verilog-pcie)/30 | Verilog PCI express components |
| 385 | 81 | 19 | a month ago | [riscv-formal](https://github.com/SymbioticEDA/riscv-formal)/31 | RISC-V Formal Verification Framework |
| 363 | 128 | 30 | 7 days ago | [mor1kx](https://github.com/openrisc/mor1kx)/32 | mor1kx - an OpenRISC 1000 processor IP core |
| 360 | 167 | 1 | 6 years ago | [FPGA-Imaging-Library](https://github.com/dtysky/FPGA-Imaging-Library)/33 | An open source library for image processing on FPGA. |
| 353 | 121 | 0 | 3 years ago | [verilog](https://github.com/seldridge/verilog)/34 | Repository for basic (and not so basic) Verilog blocks with high re-use potential |
| 343 | 141 | 3 | 6 months ago | [cores](https://github.com/ultraembedded/cores)/35 | Various HDL (Verilog) IP Cores |
| 341 | 74 | 1 | 5 months ago | [step_into_mips](https://github.com/lvyufeng/step_into_mips)/36 | ‰∏ÄÊ≠•‰∏ÄÊ≠•ÂÜôMIPS CPU |
| 340 | 28 | 69 | 10 months ago | [ucr-eecs168-lab](https://github.com/sheldonucr/ucr-eecs168-lab)/37 | The lab schedules for EECS168 at UC Riverside |
| 339 | 17 | 4 | a month ago | [graphics-gremlin](https://github.com/schlae/graphics-gremlin)/38 | Open source retro ISA video card |
| 337 | 48 | 9 | a month ago | [VerilogBoy](https://github.com/zephray/VerilogBoy)/39 | A Pi emulating a GameBoy sounds cheap. What about an FPGA? |
| 334 | 70 | 9 | 4 months ago | [biriscv](https://github.com/ultraembedded/biriscv)/40 | 32-bit Superscalar RISC-V CPU |
| 320 | 120 | 0 | a month ago | [openwifi-hw](https://github.com/open-sdr/openwifi-hw)/41 | FPGA (chip) design of openwifi (IEEE 802.11) |
| 308 | 114 | 5 | 7 months ago | [e203_hbirdv2](https://github.com/riscv-mcu/e203_hbirdv2)/42 | The Ultra-Low Power RISC-V Core |
| 296 | 102 | 7 | 2 years ago | [icezum](https://github.com/FPGAwars/icezum)/43 | :star2: IceZUM Alhambra: an Arduino-like Open FPGA electronic board |
| 293 | 138 | 14 | 10 years ago | [netfpga](https://github.com/NetFPGA/netfpga)/44 | NetFPGA 1G infrastructure and gateware |
| 275 | 104 | 32 | 5 months ago | [OpenTimer](https://github.com/OpenTimer/OpenTimer)/45 | A High-performance Timing Analysis Tool for VLSI Systems |
| 273 | 118 | 18 | 3 years ago | [convolution_network_on_FPGA](https://github.com/hunterlew/convolution_network_on_FPGA)/46 | CNN acceleration on virtex-7 FPGA with verilog HDL |
| 267 | 122 | 8 | 8 years ago | [FPGA-Litecoin-Miner](https://github.com/kramble/FPGA-Litecoin-Miner)/47 | A litecoin scrypt miner implemented with FPGA on-chip memory.  |
| 262 | 104 | 12 | a month ago | [fpu](https://github.com/dawsonjon/fpu)/48 | synthesiseable ieee 754 floating point library in verilog  |
| 261 | 41 | 7 | a day ago | [Flute](https://github.com/bluespec/Flute)/49 | RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance |
| 261 | 60 | 11 | 5 days ago | [litepcie](https://github.com/enjoy-digital/litepcie)/50 | Small footprint and configurable PCIe core |
| 258 | 51 | 1 | a month ago | [wb2axip](https://github.com/ZipCPU/wb2axip)/51 | Bus bridges and other odds and ends |
| 257 | 37 | 8 | 6 months ago | [Project-Zipline](https://github.com/opencomputeproject/Project-Zipline)/52 | Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm. |
| 248 | 35 | 21 | 2 years ago | [spispy](https://github.com/osresearch/spispy)/53 | An open source SPI flash emulator and monitor |
| 246 | 71 | 1 | 1 year, 2 months ago | [verilog-6502](https://github.com/Arlet/verilog-6502)/54 | A Verilog HDL model of the MOS 6502 CPU |
| 237 | 61 | 2 | 3 years ago | [zet](https://github.com/marmolejo/zet)/55 | Open source implementation of a x86 processor |
| 231 | 54 | 152 | 8 days ago | [basejump_stl](https://github.com/bespoke-silicon-group/basejump_stl)/56 | BaseJump STL: A Standard Template Library for SystemVerilog |
| 227 | 41 | 14 | 4 months ago | [Piccolo](https://github.com/bluespec/Piccolo)/57 | RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT) |
| 226 | 96 | 4 | 6 months ago | [verilog-i2c](https://github.com/alexforencich/verilog-i2c)/58 | Verilog I2C interface for FPGA implementation |
| 225 | 90 | 0 | 2 months ago | [Verilog-Practice](https://github.com/xiaop1/Verilog-Practice)/59 | HDLBits website practices & solutions |
| 220 | 78 | 3 | 3 years ago | [CNN-FPGA](https://github.com/QShen3/CNN-FPGA)/60 | ‰ΩøÁî®VerilogÂÆûÁé∞ÁöÑCNNÊ®°ÂùóÔºåÂèØ‰ª•Êñπ‰æøÁöÑÂú®FPGAÈ°πÁõÆ‰∏≠‰ΩøÁî® |
| 214 | 82 | 7 | 1 year, 16 days ago | [verilog-uart](https://github.com/alexforencich/verilog-uart)/61 | Verilog UART |
| 214 | 58 | 22 | 9 years ago | [fpga_nes](https://github.com/brianbennett/fpga_nes)/62 | FPGA-based Nintendo Entertainment System Emulator |
| 213 | 46 | 1 | 4 years ago | [ridecore](https://github.com/ridecore/ridecore)/63 | RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL. |
| 212 | 77 | 1 | 2 years ago | [AccDNN](https://github.com/IBM/AccDNN)/64 | A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration. |
| 206 | 75 | 16 | 5 days ago | [Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA](https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA)/65 | Verilog Generator of Neural Net Digit Detector for FPGA |
| 202 | 59 | 10 | a month ago | [icesugar](https://github.com/wuxx/icesugar)/66 | iCESugar FPGA Board (base on iCE40UP5k) |
| 195 | 182 | 0 | a month ago | [fpga](https://github.com/EttusResearch/fpga)/67 | The USRP‚Ñ¢ Hardware Driver FPGA Repository |
| 194 | 71 | 1 | 4 years ago | [sdram-controller](https://github.com/stffrdhrn/sdram-controller)/68 | Verilog SDRAM memory controller  |
| 190 | 70 | 2 | 4 months ago | [sha256](https://github.com/secworks/sha256)/69 | Hardware implementation of the SHA-256 cryptographic hash function |
| 189 | 35 | 1 | 17 days ago | [ice40-playground](https://github.com/smunaut/ice40-playground)/70 | Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker) |
| 189 | 71 | 3 | 2 months ago | [SCALE-MAMBA](https://github.com/KULeuven-COSIC/SCALE-MAMBA)/71 | Repository for the SCALE-MAMBA MPC system |
| 187 | 42 | 3 | 6 months ago | [fpga_readings](https://github.com/lastweek/fpga_readings)/72 | Recipe for FPGA cooking |
| 184 | 25 | 4 | 10 days ago | [apicula](https://github.com/YosysHQ/apicula)/73 | Project Apicula üêù: bitstream documentation for Gowin FPGAs |
| 182 | 30 | 7 | 3 years ago | [TinyFPGA-B-Series](https://github.com/tinyfpga/TinyFPGA-B-Series)/74 | Open source design files for the TinyFPGA B-Series boards.   |
| 180 | 24 | 7 | 7 months ago | [twitchcore](https://github.com/geohot/twitchcore)/75 | It's a core. Made on Twitch. |
| 177 | 86 | 0 | 20 days ago | [aes](https://github.com/secworks/aes)/76 | Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys. |
| 175 | 99 | 6 | 1 year, 10 days ago | [openofdm](https://github.com/jhshi/openofdm)/77 | Sythesizable, modular Verilog implementation of 802.11 OFDM decoder. |
| 171 | 9 | 1 | 3 years ago | [fpga-chip8](https://github.com/pwmarcz/fpga-chip8)/78 | CHIP-8 console on FPGA |
| 168 | 49 | 83 | 28 days ago | [symbiflow-examples](https://github.com/SymbiFlow/symbiflow-examples)/79 | Example designs showing different ways to use SymbiFlow toolchains. |
| 168 | 21 | 0 | 7 years ago | [ez8](https://github.com/zhemao/ez8)/80 | The Easy 8-bit Processor |
| 166 | 46 | 4 | 1 year, 3 months ago | [nandland](https://github.com/nandland/nandland)/81 | All code found on nandland is here.  underconstruction.gif |
| 163 | 10 | 0 | 2 years ago | [fpg1](https://github.com/hrvach/fpg1)/82 | FPGA implementation of DEC PDP-1 computer (1959) in Verilog, with CRT, Teletype and Console. |
| 162 | 36 | 4 | 2 years ago | [raven-picorv32](https://github.com/efabless/raven-picorv32)/83 | Silicon-validated SoC implementation of the PicoSoc/PicoRV32 |
| 161 | 28 | 0 | 3 years ago | [SimpleVOut](https://github.com/cliffordwolf/SimpleVOut)/84 | A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals |
| 154 | 39 | 0 | 11 months ago | [wbuart32](https://github.com/ZipCPU/wbuart32)/85 | A simple, basic, formally verified UART controller |
| 154 | 54 | 5 | 2 years ago | [Tang_E203_Mini](https://github.com/Lichee-Pi/Tang_E203_Mini)/86 | LicheeTang ËúÇÈ∏üE203 Core |
| 151 | 32 | 6 | 2 years ago | [DisplayPort_Verilog](https://github.com/hamsternz/DisplayPort_Verilog)/87 | A Verilog implementation of DisplayPort protocol for FPGAs |
| 148 | 37 | 16 | 3 months ago | [Cores-SweRVolf](https://github.com/chipsalliance/Cores-SweRVolf)/88 | FuseSoC-based SoC for SweRV EH1 |
| 145 | 31 | 4 | 2 years ago | [FPGA-peripherals](https://github.com/FPGAwars/FPGA-peripherals)/89 | :seedling: :snowflake: Collection of open-source peripherals in Verilog |
| 143 | 47 | 25 | 2 years ago | [open-register-design-tool](https://github.com/Juniper/open-register-design-tool)/90 | Tool to generate register RTL, models, and docs using SystemRDL or JSpec input |
| 143 | 36 | 3 | a month ago | [openc906](https://github.com/T-head-Semi/openc906)/91 | OpenXuantie - OpenC906 Core |
| 140 | 89 | 4 | 8 years ago | [uvm_axi](https://github.com/funningboy/uvm_axi)/92 | uvm AXI BFM(bus functional model) |
| 138 | 55 | 1 | 1 year, 4 months ago | [schoolMIPS](https://github.com/MIPSfpga/schoolMIPS)/93 | CPU microarchitecture, step by step |
| 137 | 72 | 3 | 4 years ago | [FPGA_Based_CNN](https://github.com/mtmd/FPGA_Based_CNN)/94 | FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform. |
| 134 | 42 | 0 | 3 years ago | [Single_instruction_cycle_OpenMIPS](https://github.com/zach0zhang/Single_instruction_cycle_OpenMIPS)/95 | ÈÄöËøáÂ≠¶‰π†„ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„ÄãÔºåÂ∞Ü‰π¶‰∏≠ÂÆûÁé∞ÁöÑÂÖºÂÆπMIPS32Êåá‰ª§ÈõÜÊû∂ÊûÑÁöÑÂ§ÑÁêÜÂô®‚Äî‚ÄîOpenMIPSÔºà‰∫îÁ∫ßÊµÅÊ∞¥Á∫øÁªìÊûÑÔºâÔºåÁÆÄÂåñÊàêÂçïÊåá‰ª§Âë®ÊúüÂÆûÁé∞ÁöÑÂ§ÑÁêÜÂô® |
| 133 | 40 | 0 | 7 years ago | [milkymist](https://github.com/m-labs/milkymist)/96 | SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU |
| 132 | 38 | 0 | a day ago | [livehd](https://github.com/masc-ucsc/livehd)/97 | Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation |
| 131 | 46 | 4 | 8 years ago | [fpganes](https://github.com/strigeus/fpganes)/98 | NES in Verilog |
| 131 | 49 | 0 | 1 year, 9 months ago | [RePlAce](https://github.com/The-OpenROAD-Project/RePlAce)/99 | RePlAce global placement tool |
| 129 | 126 | 24 | 2 months ago | [caravel_mpw-one](https://github.com/efabless/caravel_mpw-one)/100 | Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space. |
| 127 | 13 | 0 | Unknown | [vm80a](https://github.com/1801BM1/vm80a)/101 | i8080 precise replica in Verilog, based on reverse engineering of real die |
| 124 | 25 | 0 | Unknown | [archexp](https://github.com/zhanghai/archexp)/102 | ÊµôÊ±üÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ãÂÆûÈ™å |
| 123 | 17 | 4 | 6 months ago | [DreamcastHDMI](https://github.com/chriz2600/DreamcastHDMI)/103 | Dreamcast HDMI |
| 123 | 34 | 1 | 1 year, 4 months ago | [iceGDROM](https://github.com/zeldin/iceGDROM)/104 | An FPGA based GDROM emulator for the Sega Dreamcast |
| 122 | 23 | 3 | Unknown | [a2o](https://github.com/openpower-cores/a2o)/105 | None |
| 122 | 38 | 41 | Unknown | [ao486_MiSTer](https://github.com/MiSTer-devel/ao486_MiSTer)/106 | ao486 port for MiSTer |
| 122 | 52 | 59 | a day ago | [fomu-workshop](https://github.com/im-tomu/fomu-workshop)/107 | Support files for participating in a Fomu workshop |
| 122 | 23 | 1 | 2 years ago | [usbcorev](https://github.com/avakar/usbcorev)/108 | A full-speed device-side USB peripheral core written in Verilog. |
| 121 | 9 | 1 | 7 months ago | [fedar-f1-rv64im](https://github.com/eminfedar/fedar-f1-rv64im)/109 | 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog. |
| 121 | 78 | 14 | 3 years ago | [orpsoc-cores](https://github.com/openrisc/orpsoc-cores)/110 | Core description files for FuseSoC |
| 116 | 78 | 5 | 4 years ago | [Hardware-CNN](https://github.com/alan4186/Hardware-CNN)/111 | A convolutional neural network implemented in hardware (verilog) |
| 116 | 17 | 7 | Unknown | [usb3_pipe](https://github.com/enjoy-digital/usb3_pipe)/112 | USB3 PIPE interface for Xilinx 7-Series / Lattice ECP5 |
| 116 | 16 | 3 | Unknown | [n64rgb](https://github.com/borti4938/n64rgb)/113 | Everything around N64 and RGB |
| 114 | 34 | 73 | 5 hours ago | [bsg_manycore](https://github.com/bespoke-silicon-group/bsg_manycore)/114 | Tile based architecture designed for computing efficiency, scalability and generality |
| 113 | 9 | 2 | 5 months ago | [icestation-32](https://github.com/dan-rodrigues/icestation-32)/115 | Compact FPGA game console |
| 112 | 16 | 1 | Unknown | [lpc_sniffer_tpm](https://github.com/denandz/lpc_sniffer_tpm)/116 | A low pin count sniffer for ICEStick - targeting TPM chips |
| 111 | 31 | 0 | 3 years ago | [mriscv](https://github.com/onchipuis/mriscv)/117 | A 32-bit Microcontroller featuring a RISC-V core |
| 110 | 66 | 1 | 6 years ago | [or1200](https://github.com/openrisc/or1200)/118 | OpenRISC 1200 implementation |
| 110 | 16 | 2 | 3 days ago | [cpu11](https://github.com/1801BM1/cpu11)/119 | Revengineered ancient PDP-11 CPUs, originals and clones |
| 107 | 47 | 1 | 9 years ago | [fft-dit-fpga](https://github.com/benreynwar/fft-dit-fpga)/120 | Verilog module for calculation of FFT. |
| 107 | 20 | 1 | 1 year, 10 months ago | [display_controller](https://github.com/projf/display_controller)/121 | FPGA display controller with support for VGA, DVI, and HDMI. |
| 106 | 17 | 3 | 1 year, 14 days ago | [panologic-g2](https://github.com/tomverbeure/panologic-g2)/122 | Pano Logic G2 Reverse Engineering Project |
| 106 | 27 | 0 | 2 years ago | [mips32-cpu](https://github.com/Trinkle23897/mips32-cpu)/123 | Â•ãÊàò‰∏ÄÂ≠¶ÊúüÔºåÈÄ†Âè∞ËÆ°ÁÆóÊú∫ÔºàÁºñËØëÂá∫ÁöÑbitÊñá‰ª∂Âú®release‰∏≠ÔºåÂèØ‰ª•Áõ¥Êé•È£üÁî®Ôºâ |
| 105 | 83 | 0 | 3 years ago | [FPGA-CNN](https://github.com/dem123456789/FPGA-CNN)/124 | FPGA implementation of Cellular Neural Network (CNN) |
| 104 | 17 | 1 | Unknown | [oldland-cpu](https://github.com/jamieiles/oldland-cpu)/125 | Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools |
| 104 | 25 | 7 | Unknown | [tinyfpga_bx_usbserial](https://github.com/davidthings/tinyfpga_bx_usbserial)/126 | USB Serial on the TinyFPGA BX |
| 103 | 30 | 2 | 3 months ago | [icebreaker-verilog-examples](https://github.com/icebreaker-fpga/icebreaker-verilog-examples)/127 | This repository contains small example designs that can be used with the open source icestorm flow. |
| 103 | 39 | 9 | 2 years ago | [Tang_FPGA_Examples](https://github.com/Lichee-Pi/Tang_FPGA_Examples)/128 | LicheeTang FPGA Examples |
| 102 | 8 | 0 | 1 year, 5 months ago | [vgasim](https://github.com/ZipCPU/vgasim)/129 | A Video display simulator |
| 102 | 20 | 2 | 9 months ago | [ice40_ultraplus_examples](https://github.com/damdoy/ice40_ultraplus_examples)/130 | Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation |
| 101 | 3 | 0 | 4 months ago | [RaspberryPiAtomicNixieClock](https://github.com/will127534/RaspberryPiAtomicNixieClock)/131 | None |
| 100 | 10 | 1 | 1 year, 8 months ago | [antikernel](https://github.com/azonenberg/antikernel)/132 | The Antikernel operating system project |
| 98 | 45 | 5 | 10 months ago | [vsdflow](https://github.com/kunalg123/vsdflow)/133 | VSDFLOW  is  an  automated  solution  to  programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW  is  completely  build  using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Opentimer). The output of the flow is GDSII layout and performance & area metrics of your design. VSDFLOW also provide hooks at all stages for users working at different levels of design flow. It is tested for 30k instance count design like ARM Cortex-M0, and can be further tested for multi-million instance count using hierarchical or glue logic. |
| 98 | 12 | 58 | 3 years ago | [spatial-lang](https://github.com/stanford-ppl/spatial-lang)/134 | Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language" |
| 97 | 52 | 43 | Unknown | [Genesis_MiSTer](https://github.com/MiSTer-devel/Genesis_MiSTer)/135 | Sega Genesis for MiSTer |
| 97 | 20 | 4 | 6 years ago | [NeoGeoHDMI](https://github.com/charcole/NeoGeoHDMI)/136 | Verilog project that takes the digital video and audio from a Neo Geo MVS before going through the DACs and outputs the signals over HDMI |
| 95 | 22 | 4 | 4 months ago | [Toooba](https://github.com/bluespec/Toooba)/137 | RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT |
| 95 | 40 | 0 | a day ago | [ivtest](https://github.com/steveicarus/ivtest)/138 | Regression test suite for Icarus Verilog. (OBSOLETE) |
| 95 | 31 | 1 | Unknown | [kamikaze](https://github.com/rgwan/kamikaze)/139 | Light-weight RISC-V RV32IMC microcontroller core. |
| 95 | 29 | 0 | Unknown | [NaiveMIPS-HDL](https://github.com/z4yx/NaiveMIPS-HDL)/140 | Na√Øve MIPS32 SoC implementation |
| 95 | 30 | 2 | 1 year, 5 months ago | [apple-one](https://github.com/alangarf/apple-one)/141 | An attempt at a small Verilog implementation of the original Apple 1 on an FPGA |
| 94 | 18 | 0 | Unknown | [Colorlight-FPGA-Projects](https://github.com/wuxx/Colorlight-FPGA-Projects)/142 | current focus on Colorlight i5 series module |
| 93 | 35 | 8 | Unknown | [mipsfpga-plus](https://github.com/MIPSfpga/mipsfpga-plus)/143 | MIPSfpga+ allows loading programs via UART and has a switchable clock |
| 93 | 10 | 2 | a month ago | [jt12](https://github.com/jotego/jt12)/144 | FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10) |
| 92 | 30 | 3 | Unknown | [h265-encoder-rtl](https://github.com/openasic-org/h265-encoder-rtl)/145 | None |
| 92 | 11 | 0 | 5 years ago | [PonyLink](https://github.com/cliffordwolf/PonyLink)/146 | A single-wire bi-directional chip-to-chip interface for FPGAs |
| 92 | 21 | 1 | 4 years ago | [RISC-V-CPU](https://github.com/Evensgn/RISC-V-CPU)/147 | RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL. |
| 91 | 23 | 2 | Unknown | [MobileNet-in-FPGA](https://github.com/ZFTurbo/MobileNet-in-FPGA)/148 | Generator of verilog description for FPGA MobileNet implementation |
| 91 | 58 | 4 | Unknown | [DSLogic-hdl](https://github.com/DreamSourceLab/DSLogic-hdl)/149 | An open source FPGA design for DSLogic |
| 90 | 30 | 1 | Unknown | [Xilinx-Serial-Miner](https://github.com/teknohog/Xilinx-Serial-Miner)/150 | Bitcoin miner for Xilinx FPGAs |
| 90 | 16 | 2 | 4 months ago | [ZYNQ-NVDLA](https://github.com/LeiWang1999/ZYNQ-NVDLA)/151 | NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA. |
| 89 | 29 | 0 | 7 years ago | [cpu](https://github.com/ejrh/cpu)/152 | A very primitive but hopefully self-educational CPU in Verilog |
| 89 | 8 | 2 | 7 months ago | [vt52-fpga](https://github.com/AndresNavarro82/vt52-fpga)/153 | None |
| 89 | 31 | 49 | 10 days ago | [Minimig-AGA_MiSTer](https://github.com/MiSTer-devel/Minimig-AGA_MiSTer)/154 | None |
| 89 | 29 | 5 | 2 days ago | [corescore](https://github.com/olofk/corescore)/155 | CoreScore |
| 89 | 11 | 1 | 3 years ago | [iCE40](https://github.com/mcmayer/iCE40)/156 | Lattice iCE40 FPGA experiments - Work in progress |
| 89 | 51 | 30 | Unknown | [NeoGeo_MiSTer](https://github.com/MiSTer-devel/NeoGeo_MiSTer)/157 | NeoGeo for MiSTer |
| 88 | 10 | 0 | Unknown | [NeoGeoFPGA-sim](https://github.com/neogeodev/NeoGeoFPGA-sim)/158 | Simulation only cartridge NeoGeo hardware definition |
| 87 | 10 | 0 | 6 years ago | [cpus-caddr](https://github.com/lisper/cpus-caddr)/159 | FPGA based MIT CADR lisp machine - rewritten in modern verilog - boots and runs |
| 87 | 23 | 0 | Unknown | [openarty](https://github.com/ZipCPU/openarty)/160 | An Open Source configuration of the Arty platform |
| 87 | 22 | 7 | Unknown | [ice40_examples](https://github.com/nesl/ice40_examples)/161 | Public examples of ICE40 HX8K examples using Icestorm |
| 85 | 39 | 1 | 2 months ago | [cdbus_ip](https://github.com/dukelec/cdbus_ip)/162 | CDBUS Protocol and the IP Core for FPGA users |
| 85 | 8 | 1 | Unknown | [Homotopy](https://github.com/andrejbauer/Homotopy)/163 | Homotopy theory in Coq. |
| 85 | 22 | 1 | a month ago | [aib-phy-hardware](https://github.com/chipsalliance/aib-phy-hardware)/164 | Advanced Interface Bus (AIB) die-to-die hardware open source |
| 85 | 19 | 2 | Unknown | [MIPS-pipeline-processor](https://github.com/mhyousefi/MIPS-pipeline-processor)/165 | A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding |
| 84 | 11 | 3 | 1 year, 2 months ago | [core_jpeg](https://github.com/ultraembedded/core_jpeg)/166 | High throughput JPEG decoder in Verilog for FPGA |
| 84 | 13 | 0 | 1 year, 10 months ago | [agc_simulation](https://github.com/virtualagc/agc_simulation)/167 | Verilog simulation files for a replica of the Apollo Guidance Computer |
| 84 | 22 | 1 | 3 months ago | [dspfilters](https://github.com/ZipCPU/dspfilters)/168 | A collection of demonstration digital filters |
| 83 | 12 | 3 | Unknown | [fpgaboy](https://github.com/trun/fpgaboy)/169 | Implementation Nintendo's GameBoy console on an FPGA |
| 83 | 26 | 0 | Unknown | [lm32](https://github.com/m-labs/lm32)/170 | LatticeMico32 soft processor |
| 83 | 34 | 1 | 3 months ago | [core_ddr3_controller](https://github.com/ultraembedded/core_ddr3_controller)/171 | A DDR3 memory controller in Verilog for various FPGAs |
| 81 | 31 | 1 | Unknown | [clacc](https://github.com/taoyilee/clacc)/172 | Deep Learning Accelerator (Convolution Neural Networks) |
| 81 | 28 | 1 | Unknown | [SoftMC](https://github.com/CMU-SAFARI/SoftMC)/173 | SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies" <https://people.inf.ethz.ch/omutlu/pub/softMC_hpca17.pdf> |
| 81 | 39 | 0 | Unknown | [uart](https://github.com/jamieiles/uart)/174 | Verilog UART |
| 81 | 38 | 0 | 9 months ago | [async_fifo](https://github.com/dpretet/async_fifo)/175 | A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog |
| 80 | 10 | 7 | Unknown | [VGChips](https://github.com/furrtek/VGChips)/176 | Video Game custom chips reverse-engineered from silicon |
| 80 | 22 | 15 | Unknown | [c65gs](https://github.com/gardners/c65gs)/177 | FPGA-based C64 Accelerator / C65 like computer |
| 80 | 22 | 5 | Unknown | [Reindeer](https://github.com/PulseRain/Reindeer)/178 | PulseRain Reindeer - RISCV RV32I[M] Soft CPU |
| 79 | 20 | 0 | Unknown | [ZAP](https://github.com/krevanth/ZAP)/179 | ZAP is a pipelined ARMv5T ISA compatible processor with cache and MMU. |
| 79 | 54 | 2 | 5 months ago | [LimeSDR-USB_GW](https://github.com/myriadrf/LimeSDR-USB_GW)/180 | Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board |
| 79 | 27 | 2 | Unknown | [Haasoscope](https://github.com/drandyhaas/Haasoscope)/181 | Docs, design, firmware, and software for the Haasoscope |
| 78 | 45 | 3 | Unknown | [Icarus](https://github.com/ngzhang/Icarus)/182 | DUAL Spartan6 Development Platform |
| 77 | 32 | 4 | Unknown | [libsystemctlm-soc](https://github.com/Xilinx/libsystemctlm-soc)/183 | SystemC/TLM-2.0 Co-simulation framework |
| 77 | 62 | 1 | Unknown | [Practical-UVM-Step-By-Step](https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step)/184 | This is the main repository for all the examples for the book Practical UVM |
| 77 | 3 | 0 | Unknown | [riskow](https://github.com/racerxdl/riskow)/185 | Learning how to make a RISC-V  |
| 77 | 27 | 0 | Unknown | [DetectHumanFaces](https://github.com/WalkerLau/DetectHumanFaces)/186 | Real time face detection based on Arm Cortex-M3 DesignStart and FPGA |
| 77 | 24 | 1 | Unknown | [SM3_core](https://github.com/ljgibbslf/SM3_core)/187 | None |
| 77 | 55 | 6 | Unknown | [Convolutional-Neural-Network](https://github.com/AniketBadhan/Convolutional-Neural-Network)/188 | Implementation of CNN using Verilog |
| 76 | 33 | 9 | Unknown | [c5soc_opencl](https://github.com/thinkoco/c5soc_opencl)/189 | DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel and so on. |
| 75 | 29 | 0 | Unknown | [PASC](https://github.com/jbush001/PASC)/190 | Parallel Array of Simple Cores. Multicore processor. |
| 74 | 10 | 8 | 9 months ago | [xcrypto](https://github.com/scarv/xcrypto)/191 | XCrypto: a cryptographic ISE for RISC-V |
| 73 | 32 | 1 | Unknown | [verilog-lfsr](https://github.com/alexforencich/verilog-lfsr)/192 | Fully parametrizable combinatorial parallel LFSR/CRC module |
| 72 | 10 | 8 | Unknown | [jt_gng](https://github.com/jotego/jt_gng)/193 | CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, Exed Exes, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter, Vulgus and The Speed Rumbler. |
| 72 | 52 | 0 | Unknown | [AMBA_AXI_AHB_APB](https://github.com/adki/AMBA_AXI_AHB_APB)/194 | AMBA bus lecture material |
| 72 | 31 | 1 | Unknown | [opene906](https://github.com/T-head-Semi/opene906)/195 | OpenXuantie - OpenE906 Core |
| 71 | 33 | 1 | Unknown | [zynq-axis](https://github.com/bmartini/zynq-axis)/196 | Hardware, Linux Driver and Library for the Zynq AXI DMA interface  |
| 71 | 32 | 0 | Unknown | [cdpga](https://github.com/dukelec/cdpga)/197 | FPGA core boards / evaluation boards based on CDCTL hardware |
| 70 | 36 | 19 | Unknown | [Gameboy_MiSTer](https://github.com/MiSTer-devel/Gameboy_MiSTer)/198 | Gameboy for MiSTer |
| 70 | 28 | 3 | Unknown | [VidorFPGA](https://github.com/vidor-libraries/VidorFPGA)/199 | repository for Vidor FPGA IP blocks and projects |
| 70 | 14 | 0 | Unknown | [toygpu](https://github.com/matt-kimball/toygpu)/200 | A simple GPU on a TinyFPGA BX |
| 70 | 27 | 0 | Unknown | [mnist_fpga](https://github.com/papcjy/mnist_fpga)/201 | using xilinx xc6slx45 to implement mnist net |
| 69 | 9 | 4 | Unknown | [icesugar-pro](https://github.com/wuxx/icesugar-pro)/202 | iCESugar series FPGA dev board |
| 67 | 11 | 0 | Unknown | [mc6809](https://github.com/cavnex/mc6809)/203 | Cycle-Accurate MC6809/E implementation, Verilog |
| 66 | 33 | 3 | Unknown | [SD-card-controller](https://github.com/mczerski/SD-card-controller)/204 | WISHBONE SD Card Controller IP Core |
| 66 | 11 | 5 | 1 year, 3 months ago | [amiga_replacement_project](https://github.com/nonarkitten/amiga_replacement_project)/205 | This is an attempt to make clean Verilog sources for each chip on the Amiga. |
| 66 | 15 | 0 | Unknown | [riscv](https://github.com/ataradov/riscv)/206 | Verilog implementation of a RISC-V core |
| 66 | 25 | 2 | Unknown | [daisho](https://github.com/enjoy-digital/daisho)/207 | Test of the USB3 IP Core from Daisho on a Xilinx device |
| 65 | 15 | 3 | Unknown | [ao68000](https://github.com/alfikpl/ao68000)/208 | The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor. |
| 65 | 9 | 0 | Unknown | [FPGA-TX](https://github.com/dawsonjon/FPGA-TX)/209 | FPGA based transmitter |
| 64 | 8 | 15 | Unknown | [hrm-cpu](https://github.com/adumont/hrm-cpu)/210 | Human Resource Machine - CPU Design #HRM |
| 64 | 4 | 1 | Unknown | [xenowing](https://github.com/xenowing/xenowing)/211 | "What comes next? Super Mario 128? Actually, that's what I want to do." |
| 63 | 31 | 2 | Unknown | [cnn_hardware_acclerator_for_fpga](https://github.com/sumanth-kalluri/cnn_hardware_acclerator_for_fpga)/212 | This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs |
| 63 | 22 | 0 | Unknown | [verilog_fixed_point_math_library](https://github.com/freecores/verilog_fixed_point_math_library)/213 | Fixed Point Math Library for Verilog |
| 63 | 9 | 4 | Unknown | [ice-chips-verilog](https://github.com/TimRudy/ice-chips-verilog)/214 | IceChips is a library of all common discrete logic devices in Verilog |
| 63 | 15 | 0 | Unknown | [hyperram](https://github.com/blackmesalabs/hyperram)/215 | Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC |
| 63 | 13 | 0 | Unknown | [MARLANN](https://github.com/SymbioticEDA/MARLANN)/216 | Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks |
| 63 | 9 | 0 | Unknown | [rt](https://github.com/tomverbeure/rt)/217 | A Full Hardware Real-Time Ray-Tracer |
| 62 | 10 | 2 | Unknown | [Riscy-SoC](https://github.com/AleksandarKostovic/Riscy-SoC)/218 | Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog |
| 62 | 29 | 0 | Unknown | [R8051](https://github.com/risclite/R8051)/219 |  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core. |
| 62 | 25 | 0 | Unknown | [Verilog-caches](https://github.com/airin711/Verilog-caches)/220 | Various caches written in Verilog-HDL |
| 62 | 32 | 8 | Unknown | [nysa-sata](https://github.com/CospanDesign/nysa-sata)/221 | None |
| 62 | 53 | 29 | Unknown | [OpenROAD-flow-scripts](https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts)/222 | None |
| 61 | 43 | 0 | Unknown | [IPCORE](https://github.com/aquaxis/IPCORE)/223 | None |
| 61 | 6 | 2 | Unknown | [ay-3-8910_reverse_engineered](https://github.com/lvd2/ay-3-8910_reverse_engineered)/224 | The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register dump files into .flac soundtrack. |
| 61 | 16 | 0 | Unknown | [BUAA_CO](https://github.com/aptx1231/BUAA_CO)/225 | 2017Á∫ßÂåóËà™ËÆ°ÁÆóÊú∫Â≠¶Èô¢ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæÁ®ãËÆæËÆ°(MIPS CPU) |
| 60 | 28 | 1 | Unknown | [opene902](https://github.com/T-head-Semi/opene902)/226 | OpenXuantie - OpenE902 Core |
| 60 | 13 | 1 | Unknown | [sdspi](https://github.com/ZipCPU/sdspi)/227 | SD-Card controller, using a SPI interface that is (optionally) shared |
| 60 | 6 | 0 | Unknown | [vdatp](https://github.com/danfoisy/vdatp)/228 | Volumetric Display using an Acoustically Trapped Particle |
| 59 | 62 | 6 | Unknown | [iob-soc](https://github.com/IObundle/iob-soc)/229 | RISC-V System on Chip Template Based on the picorv32 Processor |
| 58 | 14 | 0 | Unknown | [screen-pong](https://github.com/juanmard/screen-pong)/230 | Pong game in a FPGA. |
| 58 | 8 | 2 | Unknown | [GottaGoFastRAM](https://github.com/LIV2/GottaGoFastRAM)/231 | 8MB Autoconfig FastRAM for Amiga 500/1000/2000/CDTV |
| 57 | 12 | 2 | Unknown | [up5k](https://github.com/osresearch/up5k)/232 | Upduino v2 with the ice40 up5k FPGA demos |
| 57 | 16 | 0 | Unknown | [hardenedlinux_profiles](https://github.com/hardenedlinux/hardenedlinux_profiles)/233 | It contains hardenedlinux community documentation. |
| 56 | 23 | 3 | Unknown | [HDL-Bits-Solutions](https://github.com/viduraakalanka/HDL-Bits-Solutions)/234 | This is a repository containing solutions to the problem statements given in HDL Bits website. |
| 56 | 9 | 1 | Unknown | [lpc_sniffer](https://github.com/lynxis/lpc_sniffer)/235 | a low pin count sniffer for icestick |
| 56 | 23 | 0 | Unknown | [32-Verilog-Mini-Projects](https://github.com/sudhamshu091/32-Verilog-Mini-Projects)/236 | Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 754 Addition Subtraction, Floating Point IEEE 754 Division, Floating Point IEEE 754 Multiplication, Fraction Multiplier, High Radix Multiplier, I2C and SPI Protocols, LFSR and CFSR, Logarithm Implementation, Mealy and Moore State Machine Implementation of Sequence Detector, Modified Booth Algorithm, Pipelined Multiplier, Restoring and Non Restoring Division, Sequential Multiplier, Shift and Add Binary Multiplier, Traffic Light Controller, Universal_Shift_Register, BCD Adder, Dual Address RAM and Dual Address ROM |
| 56 | 20 | 2 | Unknown | [Verilog-Projects](https://github.com/nxbyte/Verilog-Projects)/237 | This repository contains source code for past labs and projects involving FPGA and Verilog based designs |
| 56 | 21 | 0 | Unknown | [NPU_on_FPGA](https://github.com/cxdzyq1110/NPU_on_FPGA)/238 | Âú®FPGA‰∏äÈù¢ÂÆûÁé∞‰∏Ä‰∏™NPUËÆ°ÁÆóÂçïÂÖÉ„ÄÇËÉΩÂ§üÊâßË°åÁü©ÈòµËøêÁÆóÔºàADD/ADDi/ADDs/MULT/MULTi/DOTÁ≠âÔºâ„ÄÅÂõæÂÉèÂ§ÑÁêÜËøêÁÆóÔºàCONV/POOLÁ≠âÔºâ„ÄÅÈùûÁ∫øÊÄßÊò†Â∞ÑÔºàRELU/TANH/SIGMÁ≠âÔºâ„ÄÇ |
| 56 | 13 | 0 | Unknown | [OpenAmiga500FastRamExpansion](https://github.com/SukkoPera/OpenAmiga500FastRamExpansion)/239 | 4/8 MB Fast RAM Expansion for the Commodore Amiga 500 |
| 55 | 24 | 0 | Unknown | [timetoexplore](https://github.com/WillGreen/timetoexplore)/240 | Source code to accompany https://timetoexplore.net |
| 55 | 14 | 0 | Unknown | [fpga-md5-cracker](https://github.com/John-Leitch/fpga-md5-cracker)/241 | A 64-stage pipelined MD5 implementation written in verliog.  Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second. |
| 55 | 13 | 0 | Unknown | [icebreaker-workshop](https://github.com/icebreaker-fpga/icebreaker-workshop)/242 | iCEBreaker Workshop |
| 55 | 31 | 2 | Unknown | [verilog-cam](https://github.com/alexforencich/verilog-cam)/243 | Verilog Content Addressable Memory Module |
| 55 | 9 | 1 | Unknown | [panologic](https://github.com/tomverbeure/panologic)/244 | PanoLogic Zero Client G1 reverse engineering info |
| 54 | 5 | 0 | Unknown | [wbscope](https://github.com/ZipCPU/wbscope)/245 | A wishbone controlled scope for FPGA's |
| 54 | 5 | 1 | Unknown | [flickerfixer](https://github.com/niklasekstrom/flickerfixer)/246 | An open source flicker fixer for Amiga 500/2000 |
| 54 | 24 | 1 | Unknown | [TOE](https://github.com/hpb-project/TOE)/247 | TCP Offload Engine  |
| 54 | 19 | 3 | Unknown | [ORGFXSoC](https://github.com/maidenone/ORGFXSoC)/248 | An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU) |
| 54 | 30 | 37 | Unknown | [minimig-mist](https://github.com/rkrajnc/minimig-mist)/249 | Minimig for the MiST board |
| 53 | 31 | 3 | Unknown | [digital-servo](https://github.com/nist-ionstorage/digital-servo)/250 | NIST digital servo: an FPGA based fast digital feedback controller |
| 53 | 0 | 0 | Unknown | [MIPS-Microsystems](https://github.com/SilenceX12138/MIPS-Microsystems)/251 | A computer system containing CPU, OS and Compiler under MIPS architecture. |
| 53 | 20 | 13 | Unknown | [alpha-release](https://github.com/The-OpenROAD-Project/alpha-release)/252 | Builds, flow and designs for the alpha release |
| 53 | 20 | 0 | Unknown | [MIPS](https://github.com/valar1234/MIPS)/253 | A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache. |
| 53 | 23 | 1 | Unknown | [neuralNetwork](https://github.com/vipinkmenon/neuralNetwork)/254 | None |
| 52 | 28 | 1 | Unknown | [h.265_encoder](https://github.com/Bearzeng/h.265_encoder)/255 | None |
| 52 | 21 | 1 | Unknown | [opencpi](https://github.com/opencpi/opencpi)/256 | Open Component Portability Infrastructure |
| 52 | 18 | 1 | Unknown | [aib-phy-hardware](https://github.com/intel/aib-phy-hardware)/257 | None |
| 52 | 9 | 0 | Unknown | [Fuxi](https://github.com/MaxXSoft/Fuxi)/258 | Fuxi (‰ºèÁæ≤) is a 32-bit pipelined RISC-V processor written in Chisel3. |
| 52 | 2 | 0 | Unknown | [soc](https://github.com/combinatorylogic/soc)/259 | An experimental System-on-Chip with a custom compiler toolchain. |
| 52 | 13 | 0 | Unknown | [challenges-2020](https://github.com/pwn2winctf/challenges-2020)/260 | Pwn2Win 2020 Challenges |
| 52 | 14 | 0 | Unknown | [VexRiscvSoftcoreContest2018](https://github.com/SpinalHDL/VexRiscvSoftcoreContest2018)/261 | None |
| 52 | 9 | 0 | Unknown | [FABulous](https://github.com/FPGA-Research-Manchester/FABulous)/262 | Fabric generator and CAD tools |
| 51 | 7 | 0 | Unknown | [up5k_basic](https://github.com/emeb/up5k_basic)/263 | A small 6502 system with MS BASIC in ROM |
| 51 | 15 | 8 | 5 months ago | [SOFA](https://github.com/lnis-uofu/SOFA)/264 | SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA |
| 51 | 18 | 0 | Unknown | [caribou](https://github.com/fpgasystems/caribou)/265 | Caribou: Distributed Smart Storage built with FPGAs |
| 51 | 12 | 0 | Unknown | [XilinxUnisimLibrary](https://github.com/Xilinx/XilinxUnisimLibrary)/266 | None |
| 51 | 18 | 1 | Unknown | [benchmarks](https://github.com/lsils/benchmarks)/267 | EPFL logic synthesis benchmarks |
| 51 | 18 | 0 | Unknown | [dpll](https://github.com/ZipCPU/dpll)/268 | A collection of phase locked loop (PLL) related projects |
| 51 | 4 | 1 | Unknown | [gameboy-fpga-cartridge](https://github.com/ghidraninja/gameboy-fpga-cartridge)/269 | None |
| 50 | 40 | 1 | Unknown | [ethernet_10ge_mac_SV_UVM_tb](https://github.com/andres-mancera/ethernet_10ge_mac_SV_UVM_tb)/270 | SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core |
| 50 | 18 | 1 | Unknown | [Multiplier16X16](https://github.com/wuzeyou/Multiplier16X16)/271 | Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder |
| 50 | 7 | 13 | Unknown | [Neogeo_MiSTer_old](https://github.com/furrtek/Neogeo_MiSTer_old)/272 | SNK NeoGeo core for the MiSTer platform |
| 50 | 16 | 3 | Unknown | [basic-ecp5-pcb](https://github.com/mattvenn/basic-ecp5-pcb)/273 | Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs |
| 50 | 20 | 1 | Unknown | [ARM7](https://github.com/chsasank/ARM7)/274 | Implemetation of pipelined ARM7TDMI processor in Verilog |
| 50 | 17 | 14 | Unknown | [LSOracle](https://github.com/lnis-uofu/LSOracle)/275 | IDEA project source files  |
| 50 | 34 | 1 | Unknown | [mips32r1_xum](https://github.com/grantae/mips32r1_xum)/276 | A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old University of Utah XUM archive) |
| 50 | 6 | 47 | Unknown | [rigel](https://github.com/jameshegarty/rigel)/277 | Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra. |
| 50 | 19 | 0 | Unknown | [drec-fpga-intro](https://github.com/viktor-prutyanov/drec-fpga-intro)/278 | Materials for "Introduction to FPGA and Verilog" at MIPT DREC |
| 49 | 3 | 0 | Unknown | [fpga_pio](https://github.com/lawrie/fpga_pio)/279 | An attempt to recreate the RP2040 PIO in an FPGA |
| 49 | 14 | 0 | Unknown | [yarvi](https://github.com/tommythorn/yarvi)/280 | Yet Another RISC-V Implementation |
| 48 | 27 | 26 | Unknown | [MegaCD_MiSTer](https://github.com/MiSTer-devel/MegaCD_MiSTer)/281 | Mega CD for MiSTer |
| 48 | 20 | 0 | Unknown | [ethmac](https://github.com/freecores/ethmac)/282 | Ethernet MAC 10/100 Mbps |
| 48 | 21 | 1 | Unknown | [8051](https://github.com/freecores/8051)/283 | 8051 core |
| 48 | 16 | 2 | Unknown | [sha3](https://github.com/ucb-bar/sha3)/284 | None |
| 48 | 3 | 1 | Unknown | [21FX](https://github.com/defparam/21FX)/285 | A bootloader for the SNES console |
| 48 | 11 | 1 | Unknown | [verilog-65C02](https://github.com/Arlet/verilog-65C02)/286 | 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface |
| 48 | 10 | 0 | Unknown | [UltraMIPS_NSCSCC](https://github.com/SocialistDalao/UltraMIPS_NSCSCC)/287 | UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral. |
| 48 | 8 | 0 | Unknown | [iCE40linux](https://github.com/smunaut/iCE40linux)/288 | Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker |
| 48 | 14 | 0 | Unknown | [sds7102](https://github.com/wingel/sds7102)/289 | A port of Linux to the OWON SDS7102 scope |
| 47 | 37 | 8 | Unknown | [spi-slave](https://github.com/nandland/spi-slave)/290 | SPI Slave for FPGA in Verilog and VHDL |
| 47 | 11 | 1 | Unknown | [Speech256](https://github.com/trcwm/Speech256)/291 | An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10. |
| 47 | 16 | 2 | Unknown | [chiphack](https://github.com/embecosm/chiphack)/292 | Repository and Wiki for Chip Hack events. |
| 47 | 0 | 0 | 6 months ago | [DigSysDes_EGo1](https://github.com/xlxlqqq/DigSysDes_EGo1)/293 | Some code made for digital system design lessons and homework. |
| 47 | 7 | 1 | 1 year, 5 months ago | [iua](https://github.com/smunaut/iua)/294 | ice40 USB Analyzer |
| 47 | 9 | 1 | 3 years ago | [BAR-Tender](https://github.com/defparam/BAR-Tender)/295 | An FPGA I/O Device which services physical memory reads/writes via UMDF2 driver |
| 47 | 18 | 2 | 3 years ago | [ARM-LEGv8](https://github.com/nxbyte/ARM-LEGv8)/296 | Verilog Implementation of an ARM LEGv8 CPU |
| 46 | 10 | 0 | 4 years ago | [mips-cpu](https://github.com/sxtyzhangzk/mips-cpu)/297 | A MIPS CPU implemented in Verilog |
| 46 | 18 | 56 | 5 months ago | [tapasco](https://github.com/esa-tu-darmstadt/tapasco)/298 | The Task Parallel System Composer (TaPaSCo) |
| 46 | 27 | 2 | 7 years ago | [beagle](https://github.com/bikerglen/beagle)/299 | BeagleBone HW, SW, & FPGA Development |
| 46 | 3 | 0 | 3 years ago | [collection-iPxs](https://github.com/sergicuen/collection-iPxs)/300 | Icestudio Pixel Stream collection |
| 46 | 16 | 0 | 4 years ago | [ECE1373_2016_hft_on_fpga](https://github.com/mustafabbas/ECE1373_2016_hft_on_fpga)/301 | High Frequency Trading using Vivado HLS |
| 45 | 34 | 0 | 6 years ago | [mojo-base-project](https://github.com/embmicro/mojo-base-project)/302 | This is the base project for the Mojo. It should be used as the starting point for all projects. |
| 45 | 38 | 1 | 2 years ago | [AlteraDE2Labs_Verilog](https://github.com/BenBergman/AlteraDE2Labs_Verilog)/303 | My solutions to Alteras example labs |
| 45 | 19 | 3 | 5 years ago | [FPU](https://github.com/danshanley/FPU)/304 | IEEE 754 floating point unit in Verilog |
| 45 | 13 | 1 | 1 year, 8 months ago | [fpga-sdft](https://github.com/mattvenn/fpga-sdft)/305 | sliding DFT for FPGA, targetting Lattice ICE40 1k |
| 45 | 6 | 1 | 2 years ago | [engine-V](https://github.com/micro-FPGA/engine-V)/306 | SoftCPU/SoC engine-V |
| 45 | 12 | 0 | 1 year, 5 months ago | [first-fpga-pcb](https://github.com/mattvenn/first-fpga-pcb)/307 | FPGA dev board based on Lattice iCE40 8k |
| 45 | 28 | 1 | 3 years ago | [GNSS_Firehose](https://github.com/pmonta/GNSS_Firehose)/308 | Wideband front-end digitizer for GPS, GLONASS, Galileo, BeiDou |
| 45 | 32 | 3 | 4 years ago | [prog_fpgas](https://github.com/simonmonk/prog_fpgas)/309 | The repository for the Verilog code examples and ISE projects that accompany the book Programming FPGAs: Getting Started with Verilog. |
| 45 | 33 | 4 | 6 years ago | [bch_verilog](https://github.com/russdill/bch_verilog)/310 | Verilog based BCH encoder/decoder |
| 44 | 6 | 0 | 5 years ago | [MAM65C02-Processor-Core](https://github.com/MorrisMA/MAM65C02-Processor-Core)/311 | Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001) |
| 44 | 17 | 3 | 10 months ago | [verilog-math](https://github.com/dawsonjon/verilog-math)/312 | Mathematical Functions in Verilog |
| 44 | 25 | 2 | 8 years ago | [Atalanta](https://github.com/hsluoyz/Atalanta)/313 | Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University. |
| 44 | 5 | 2 | 5 years ago | [Frix](https://github.com/archlabo/Frix)/314 | IBM PC Compatible SoC for a commercially available FPGA board |
| 43 | 15 | 1 | 3 years ago | [FPGA-Accelerator-for-AES-LeNet-VGG16](https://github.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16)/315 | FPGA/AES/LeNet/VGG16 |
| 43 | 17 | 4 | 1 year, 8 months ago | [i3c-slave-design](https://github.com/NXP/i3c-slave-design)/316 | MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices. |
| 43 | 8 | 0 | 2 years ago | [fpga-odysseus](https://github.com/ulx3s/fpga-odysseus)/317 |  FPGA Odysseus with ULX3S |
| 43 | 19 | 0 | 2 years ago | [8-bits-RISC-CPU-Verilog](https://github.com/liuqidev/8-bits-RISC-CPU-Verilog)/318 | Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. Âü∫‰∫éÊúâÈôêÁä∂ÊÄÅÊú∫ÁöÑ8‰ΩçRISCÔºàÁ≤æÁÆÄÊåá‰ª§ÈõÜÔºâCPUÔºà‰∏≠Â§ÆÂ§ÑÁêÜÂô®ÔºâÁÆÄÂçïÁªìÊûÑÂíåVerilogÂÆûÁé∞„ÄÇ |
| 43 | 17 | 0 | 1 year, 8 months ago | [max1000-tutorial](https://github.com/vpecanins/max1000-tutorial)/319 | Tutorial and example projects for the Arrow MAX1000 FPGA board |
| 43 | 17 | 0 | 1 year, 10 months ago | [SIGMA](https://github.com/georgia-tech-synergy-lab/SIGMA)/320 | RTL implementation of Flex-DPE. |
| 43 | 29 | 3 | 8 years ago | [cordic](https://github.com/cebarnes/cordic)/321 | An implementation of the CORDIC algorithm in Verilog. |
| 42 | 9 | 0 | 2 years ago | [ctf](https://github.com/q3k/ctf)/322 | Stuff from CTF contests |
| 42 | 13 | 0 | 3 years ago | [DIY_OpenMIPS](https://github.com/GundamBox/DIY_OpenMIPS)/323 | ÂØ¶‰Ωú„ÄäËá™Â∑±ÂãïÊâãÂØ´CPU„ÄãÊõ∏‰∏äÁöÑÁ®ãÂºèÁ¢º |
| 42 | 6 | 0 | 1 year, 5 months ago | [core_dvi_framebuffer](https://github.com/ultraembedded/core_dvi_framebuffer)/324 | Minimal DVI / HDMI Framebuffer |
| 42 | 9 | 0 | 1 year, 6 months ago | [moxie-cores](https://github.com/atgreen/moxie-cores)/325 | Moxie-compatible core repository |
| 42 | 7 | 0 | 2 months ago | [vroom](https://github.com/MoonbaseOtago/vroom)/326 | VRoom! RISC-V CPU |
| 42 | 41 | 1 | a month ago | [oc-accel](https://github.com/OpenCAPI/oc-accel)/327 | OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology |
| 42 | 12 | 0 | 1 year, 3 months ago | [trng](https://github.com/secworks/trng)/328 | True Random Number Generator core implemented in Verilog. |
| 41 | 13 | 0 | 3 years ago | [HyperBUS](https://github.com/gtjennings1/HyperBUS)/329 | A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs |
| 41 | 8 | 2 | 3 years ago | [cnnhwpe](https://github.com/chenhaoc/cnnhwpe)/330 | None |
| 41 | 14 | 0 | 3 years ago | [BeagleWire](https://github.com/pmezydlo/BeagleWire)/331 | This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017 |
| 41 | 26 | 0 | 9 years ago | [DDR2_Controller](https://github.com/adibis/DDR2_Controller)/332 | DDR2 memory controller written in Verilog |
| 41 | 12 | 1 | 1 year, 9 months ago | [MIPS-Processor](https://github.com/neelkshah/MIPS-Processor)/333 | 5-stage pipelined 32-bit MIPS microprocessor in Verilog |
| 41 | 9 | 4 | 3 months ago | [OpenCGRA](https://github.com/pnnl/OpenCGRA)/334 | OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs. |
| 40 | 3 | 0 | 1 year, 4 months ago | [sdram-controller](https://github.com/hdl-util/sdram-controller)/335 | Generic FPGA SDRAM controller, originally made for AS4C4M16SA |
| 40 | 9 | 2 | 5 years ago | [ACC](https://github.com/Obijuan/ACC)/336 | Apollo CPU Core in Verilog. For learning and having fun with open FPGA |
| 40 | 5 | 0 | 2 years ago | [tiny_usb_examples](https://github.com/lawrie/tiny_usb_examples)/337 | Using the TinyFPGA BX USB code in user designs |
| 40 | 15 | 44 | a month ago | [zx-evo](https://github.com/tslabs/zx-evo)/338 | TS-Configuration for ZX Spectrum clone named ZX-Evolution |
| 40 | 7 | 0 | 4 years ago | [Computer-Architecture-Task-2](https://github.com/lmxyy/Computer-Architecture-Task-2)/339 | Riscv32 CPU Project |
| 40 | 15 | 0 | 4 years ago | [robot-arm-v01](https://github.com/bikerglen/robot-arm-v01)/340 | None |
| 40 | 13 | 2 | 2 months ago | [EDN8-PRO](https://github.com/krikzz/EDN8-PRO)/341 | EverDrive N8 PRO dev sources |
| 39 | 6 | 0 | 1 year, 8 months ago | [MIPS48PipelineCPU](https://github.com/ljlin/MIPS48PipelineCPU)/342 | 5 stage pipelined MIPS-32 processor |
| 39 | 11 | 3 | 9 months ago | [iceZ0mb1e](https://github.com/abnoname/iceZ0mb1e)/343 | FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC |
| 39 | 14 | 1 | 2 years ago | [Open_RegModel](https://github.com/zhajio1988/Open_RegModel)/344 | :hatched_chick:Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL. |
| 38 | 8 | 4 | 1 year, 4 months ago | [OpenSERDES](https://github.com/SparcLab/OpenSERDES)/345 | Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology. |
| 38 | 6 | 5 | 1 year, 19 days ago | [74xx-liberty](https://github.com/Ravenslofty/74xx-liberty)/346 | None |
| 38 | 0 | 0 | 3 years ago | [comparchitecture](https://github.com/vladostan/comparchitecture)/347 | Verilog and MIPS simple programs |
| 38 | 10 | 1 | 6 years ago | [oc_jpegencode](https://github.com/chiggs/oc_jpegencode)/348 | Fork of OpenCores jpegencode with Cocotb testbench |
| 38 | 19 | 5 | 2 years ago | [ODIN](https://github.com/ChFrenkel/ODIN)/349 | ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation. |
| 38 | 29 | 1 | 6 days ago | [oscpu-framework](https://github.com/OSCPU/oscpu-framework)/350 | A Verilator-based demo. |
| 38 | 23 | 1 | 3 years ago | [OV7670-Verilog](https://github.com/westonb/OV7670-Verilog)/351 | Verilog modules required to get the OV7670 camera working |
| 37 | 12 | 0 | 6 years ago | [yosys-bigsim](https://github.com/YosysHQ/yosys-bigsim)/352 | A collection of big designs to run post-synthesis simulations with yosys |
| 37 | 22 | 1 | 4 years ago | [fpga_design](https://github.com/jiaowushuang/fpga_design)/353 | ËøôÊòØÊàëÊâÄÂºÄÂèëÁöÑ‰∏§‰∏™È°πÁõÆÔºåÂåÖÊã¨ov5640-ddr3-usb2.0È´òÈÄüÂõæÂÉèÈááÈõÜÁ≥ªÁªü‰ª•ÂèäNOIP1SN1300A-ddr3-sdhcÈ´òÈÄüÂú∞Ë°®ÂõæÂÉèÈááÈõÜÂèäÂ≠òÂÇ®Á≥ªÁªü |
| 37 | 15 | 0 | 6 years ago | [stx_cookbook](https://github.com/thomasrussellmurphy/stx_cookbook)/354 | Altera Advanced Synthesis Cookbook 11.0 |
| 37 | 14 | 2 | 11 years ago | [round_robin_arbiter](https://github.com/freecores/round_robin_arbiter)/355 | round robin arbiter |
| 37 | 21 | 0 | 4 months ago | [thinpad_top](https://github.com/thu-cs-lab/thinpad_top)/356 | Project template for Artix-7 based Thinpad board |
| 37 | 2 | 1 | 10 months ago | [spokefpga](https://github.com/davidthings/spokefpga)/357 | FPGA Tools and Library |
| 37 | 5 | 1 | 2 months ago | [vga-clock](https://github.com/mattvenn/vga-clock)/358 | Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle. |
| 37 | 19 | 1 | 5 years ago | [nfmac10g](https://github.com/forconesi/nfmac10g)/359 | Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC |
| 37 | 23 | 7 | 13 days ago | [Template_MiSTer](https://github.com/MiSTer-devel/Template_MiSTer)/360 | Template with latest framework for MiSTer |
| 37 | 4 | 0 | 3 years ago | [RISC-processor](https://github.com/suyashmahar/RISC-processor)/361 | Simple single cycle RISC processor written in Verilog  |
| 37 | 20 | 0 | 3 years ago | [huaweicloud-fpga](https://github.com/huaweicloud/huaweicloud-fpga)/362 | The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server. |
| 36 | 2 | 0 | 3 years ago | [vga_to_ascii](https://github.com/zephray/vga_to_ascii)/363 | Realtime VGA to ASCII Art converter |
| 36 | 12 | 0 | 4 months ago | [Solutions-to-HDLbits-Verilog-sets](https://github.com/jerrylioon/Solutions-to-HDLbits-Verilog-sets)/364 | Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).  |
| 36 | 7 | 0 | 10 days ago | [SiDi-FPGA](https://github.com/ManuFerHi/SiDi-FPGA)/365 | SiDi FPGA for retro systems. |
| 36 | 10 | 6 | 1 year, 1 month ago | [icestick-lpc-tpm-sniffer](https://github.com/SySS-Research/icestick-lpc-tpm-sniffer)/366 | FPGA-based LPC bus sniffing tool for Lattice iCEstick Evaluation Kit |
| 36 | 3 | 3 | 1 year, 8 months ago | [observer](https://github.com/olofk/observer)/367 | None |
| 36 | 5 | 1 | 4 months ago | [A500_ACCEL_RAM_IDE-Rev-2](https://github.com/PR77/A500_ACCEL_RAM_IDE-Rev-2)/368 | Improved design attempt for Amiga 500 in socket 68000 Accelerator, FastRAM and IDE Interface  |
| 36 | 21 | 0 | 4 years ago | [H264](https://github.com/aiminickwong/H264)/369 | H264ËßÜÈ¢ëËß£Á†ÅverilogÂÆûÁé∞ |
| 36 | 2 | 0 | 2 months ago | [GbHdmi](https://github.com/Martoni/GbHdmi)/370 | HDMI interface for GameBoy DMG |
| 36 | 12 | 0 | 1 year, 8 months ago | [LUTNet](https://github.com/awai54st/LUTNet)/371 | None |
| 36 | 8 | 0 | 9 years ago | [dcpu16](https://github.com/sybreon/dcpu16)/372 | Pipelined DCPU-16 Verilog Implementation |
| 35 | 13 | 1 | 9 years ago | [vSPI](https://github.com/mjlyons/vSPI)/373 | Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah USB/SPI adapter |
| 35 | 9 | 0 | 2 years ago | [tiny-tpu](https://github.com/cameronshinn/tiny-tpu)/374 | Small-scale Tensor Processing Unit built on an FPGA |
| 35 | 13 | 2 | 1 year, 10 months ago | [freepdk-45nm](https://github.com/mflowgen/freepdk-45nm)/375 | ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen |
| 35 | 19 | 3 | 4 years ago | [Processor-UVM-Verification](https://github.com/gupta409/Processor-UVM-Verification)/376 | System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment |
| 35 | 4 | 7 | 5 months ago | [snark-barker-mca](https://github.com/schlae/snark-barker-mca)/377 | A Sound Blaster compatible sound card for Micro Channel bus computers |
| 35 | 17 | 0 | 2 years ago | [de10nano_vgaHdmi_chip](https://github.com/nhasbun/de10nano_vgaHdmi_chip)/378 | Test for video output using the ADV7513 chip on a de10 nano board |
| 35 | 8 | 39 | a month ago | [mantle](https://github.com/phanrahan/mantle)/379 | mantle library |
| 35 | 15 | 23 | a month ago | [DFFRAM](https://github.com/Cloud-V/DFFRAM)/380 | Standard Cell Library based Memory Compiler using DFF cells |
| 35 | 16 | 1 | 6 years ago | [minimig-de1](https://github.com/rkrajnc/minimig-de1)/381 | Minimig for the DE1 board |
| 35 | 3 | 1 | 2 years ago | [icebreaker-candy](https://github.com/kbob/icebreaker-candy)/382 | Eye candy from an iCEBreaker FPGA and a 64√ó64 LED panel |
| 34 | 4 | 1 | 1 year, 2 months ago | [zbasic](https://github.com/ZipCPU/zbasic)/383 | A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems |
| 34 | 2 | 0 | 6 years ago | [HaSKI](https://github.com/wyager/HaSKI)/384 | CŒªash/Haskell FPGA-based SKI calculus evaluator |
| 34 | 10 | 0 | 7 years ago | [vj-uart](https://github.com/binary-logic/vj-uart)/385 | Virtual JTAG UART for Altera Devices |
| 34 | 12 | 0 | 2 years ago | [spi_mem_programmer](https://github.com/sergachev/spi_mem_programmer)/386 | Small (Q)SPI flash memory programmer in Verilog |
| 34 | 4 | 0 | 11 months ago | [sdr](https://github.com/ZipCPU/sdr)/387 | A basic Soft(Gate)ware Defined Radio architecture |
| 34 | 6 | 1 | a day ago | [VirtualTap](https://github.com/furrtek/VirtualTap)/388 | Mod kit for the Virtual Boy to make it output VGA or RGB video |
| 34 | 3 | 0 | 7 years ago | [gb](https://github.com/geky/gb)/389 | The Original Nintendo Gameboy in Verilog |
| 34 | 14 | 0 | 7 months ago | [sha1](https://github.com/secworks/sha1)/390 | Verilog implementation of the SHA-1 cryptgraphic hash function |
| 34 | 11 | 0 | 7 months ago | [MangoMIPS32](https://github.com/RickyTino/MangoMIPS32)/391 | A softcore microprocessor of MIPS32 architecture. |
| 33 | 17 | 0 | 7 years ago | [verilog-utils](https://github.com/shuckc/verilog-utils)/392 | native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches |
| 33 | 24 | 6 | 10 months ago | [Menu_MiSTer](https://github.com/MiSTer-devel/Menu_MiSTer)/393 | None |
| 33 | 13 | 2 | 3 years ago | [Basic-SIMD-Processor-Verilog-Tutorial](https://github.com/zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial)/394 | Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the functions. The instruction code, including the opcode, will be 18-bit. |
| 33 | 22 | 2 | 1 year, 3 months ago | [ARM9-compatible-soft-CPU-core](https://github.com/risclite/ARM9-compatible-soft-CPU-core)/395 | This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz.  It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file.  This IP core is very compact. It is one .v file and has only less 1800 lines. |
| 33 | 3 | 0 | 22 days ago | [introduction-to-fpga](https://github.com/ShawnHymel/introduction-to-fpga)/396 | None |
| 33 | 6 | 0 | 4 years ago | [wiki](https://github.com/tmatsuya/wiki)/397 | None |
| 33 | 13 | 0 | 8 years ago | [fpganes](https://github.com/jpwright/fpganes)/398 | FPGA-based AI for Super Mario Bros. Designed for an Altera DE2 |
| 33 | 13 | 1 | 11 months ago | [qspiflash](https://github.com/ZipCPU/qspiflash)/399 | A set of Wishbone Controlled SPI Flash Controllers |
| 33 | 9 | 0 | 2 years ago | [core_audio](https://github.com/ultraembedded/core_audio)/400 | Audio controller (I2S, SPDIF, DAC) |
| 33 | 17 | 0 | 2 years ago | [RISC-V-32I](https://github.com/Lyncien/RISC-V-32I)/401 | ‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ãÂÆûÈ™åÔºöRISC-V 32I ÊµÅÊ∞¥Á∫ø CPUÔºåÂÆûÁé∞37Êù°Êåá‰ª§ÔºåËΩ¨ÂèëÔºåÂÜíÈô©Ê£ÄÊµãÔºåCacheÔºåÂàÜÊîØÈ¢ÑÊµãÂô® |
| 33 | 12 | 3 | a day ago | [jtframe](https://github.com/jotego/jtframe)/402 | Common framework for MiST(er), SiDi, ZX-UNO/DOS and Unamiga core development. With special focus on arcade cores. |
| 33 | 143 | 11 | a month ago | [caravel_user_project](https://github.com/efabless/caravel_user_project)/403 | https://caravel-user-project.readthedocs.io |
| 32 | 15 | 0 | 4 years ago | [eddr3](https://github.com/Elphel/eddr3)/404 | mirror of https://git.elphel.com/Elphel/eddr3 |
| 32 | 17 | 1 | 1 year, 2 months ago | [ARM_Cortex-M3](https://github.com/Qirun/ARM_Cortex-M3)/405 | ËØ•È°πÁõÆ‰æùÊçÆÂÖ®ÂõΩÂ§ßÂ≠¶ÁîüÈõÜÊàêÁîµË∑ØÂàõÊñ∞Âàõ‰∏öÂ§ßËµõ‚ÄúARMÊùØ‚ÄùËµõÈ¢òË¶ÅÊ±ÇÔºåÂú®FPGA‰∏äÊê≠Âª∫Cortex-M3ËΩØÊ†∏„ÄÅÂõæÂÉèÂçèÂ§ÑÁêÜÂô®ÔºåÂπ∂ÈÄöËøáOV5640ÊëÑÂÉèÂ§¥ÈááÈõÜËΩ¶ÁâåÂõæÂÉèÔºåÂÆûÁé∞ÂØπËΩ¶ÁâåÁöÑËØÜÂà´‰∏éÁªìÊûúÊòæÁ§∫„ÄÇÈ°πÁõÆÂü∫‰∫éAltera DE1 FPGAÊê≠ËΩΩCortex-M3ËΩØÊ†∏Ôºå‰æùÊçÆAHB-LiteÊÄªÁ∫øÂçèËÆÆÔºåÂ∞ÜLCD1602„ÄÅRAM„ÄÅÂõæÂÉèÂçèÂ§ÑÁêÜÂô®Á≠âÂ§ñËÆæÊåÇËΩΩËá≥Cortex-M3„ÄÇËßÜÈ¢ëÈááÈõÜÁ´ØÔºåËÆæËÆ°ÂÜôFiFoÊ®°Âùó„ÄÅSDRAMÂ≠òÂÇ®‰∏éËæìÂá∫„ÄÅËØªFiFoÊ®°Âùó„ÄÅÁÅ∞Â∫¶Â§ÑÁêÜÊ®°Âùó„ÄÅ‰∫åÂÄºÂåñ„ÄÅVGAÊòæÁ§∫Á≠âÊ®°Âùó„ÄÇÊúÄÁªàÂ∞Ü400‰ΩçÂÆΩÁöÑÁªìÊûúÊï∞ÊçÆÔºàÂØπÂ∫î20Âº†ËΩ¶ÁâåÔºâÂ≠òÂÇ®Âú®RAM‰∏≠ÔºåËæìÂá∫Ëá≥AHBÊÄªÁ∫øÔºåÁî±Cortex-M3Ë∞ÉÁî®Âπ∂ÊòæÁ§∫ËØÜÂà´ÁªìÊûú„ÄÇ |
| 32 | 29 | 0 | 5 months ago | [risc-v-core](https://github.com/shivanishah269/risc-v-core)/406 | This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve Hoover |
| 32 | 34 | 0 | 7 years ago | [FPGA_image_processing](https://github.com/suntodai/FPGA_image_processing)/407 | Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image |
| 32 | 11 | 0 | 2 years ago | [csirx](https://github.com/stevenbell/csirx)/408 | Open-source CSI-2 receiver for Xilinx UltraScale parts  |
| 32 | 19 | 0 | 10 years ago | [verilog-sha256](https://github.com/rnz/verilog-sha256)/409 | Implementation of the SHA256 Algorithm in Verilog |
| 32 | 3 | 6 | 10 months ago | [QuokkaEvaluation](https://github.com/EvgenyMuryshkin/QuokkaEvaluation)/410 | Example projects for Quokka FPGA toolkit |
| 32 | 7 | 2 | 3 years ago | [iCEstick-UART-Demo](https://github.com/cyrozap/iCEstick-UART-Demo)/411 | This is a simple UART echo test for the iCEstick Evaluation Kit |
| 32 | 6 | 0 | 1 year, 11 months ago | [icestick-glitcher](https://github.com/SySS-Research/icestick-glitcher)/412 | Simple voltage glitcher implementation for the Lattice iCEstick Evaluation Kit |
| 32 | 24 | 0 | 3 years ago | [Examples-in-book-write-your-own-cpu](https://github.com/Z-Y00/Examples-in-book-write-your-own-cpu)/413 | „ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„Äã‰∏Ä‰π¶ÈôÑÂ∏¶ÁöÑÊñá‰ª∂   |
| 32 | 15 | 2 | 4 years ago | [CNN_VGG19_verilog](https://github.com/romulus0914/CNN_VGG19_verilog)/414 | Convolution Neural Network of vgg19 model in verilog |
| 31 | 22 | 0 | 5 years ago | [fast](https://github.com/FAST-Switch/fast)/415 | FAST |
| 31 | 9 | 0 | 1 year, 5 months ago | [RDF-2019](https://github.com/ieee-ceda-datc/RDF-2019)/416 | DATC RDF |
| 31 | 14 | 2 | 7 months ago | [xfcp](https://github.com/alexforencich/xfcp)/417 | Extensible FPGA control platform |
| 31 | 1 | 1 | 21 days ago | [cxxrtl_eval](https://github.com/tomverbeure/cxxrtl_eval)/418 | Experiments with Yosys cxxrtl backend |
| 31 | 18 | 0 | 10 years ago | [dma_axi](https://github.com/freecores/dma_axi)/419 | AXI DMA 32 / 64 bits |
| 31 | 5 | 0 | 3 years ago | [OpenFPGA](https://github.com/haojunliu/OpenFPGA)/420 | OpenFPGA |
| 31 | 13 | 1 | 3 years ago | [openmsp430](https://github.com/olgirard/openmsp430)/421 | The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog. |
| 31 | 2 | 3 | 5 days ago | [SF500](https://github.com/jbilander/SF500)/422 | Spitfire 500, A low-end 14 MHz Accelerator with IDE and 4/8 MB fast RAM for the Amiga 500. |
| 31 | 6 | 2 | 1 year, 11 months ago | [datc_robust_design_flow](https://github.com/jinwookjungs/datc_robust_design_flow)/423 | DATC Robust Design Flow. |
| 31 | 16 | 0 | 2 years ago | [TPU-Tensor-Processing-Unit](https://github.com/leo47007/TPU-Tensor-Processing-Unit)/424 | IC implementation of TPU |
| 31 | 14 | 0 | 5 years ago | [FPGA_Ultrasound](https://github.com/waynezv/FPGA_Ultrasound)/425 |  CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system. |
| 31 | 19 | 1 | 3 years ago | [GnuRadar](https://github.com/rseal/GnuRadar)/426 | Open-source software defined radar based on the USRP 1 hardware. |
| 31 | 8 | 0 | 1 year, 7 months ago | [picorv32_Xilinx](https://github.com/cjhonlyone/picorv32_Xilinx)/427 | A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz  |
| 31 | 2 | 12 | 15 days ago | [circuitgraph](https://github.com/circuitgraph/circuitgraph)/428 | Tools for working with circuits as graphs in python |
| 31 | 11 | 0 | 1 year, 8 months ago | [HW-Syn-Lab](https://github.com/tongplw/HW-Syn-Lab)/429 | ‚öôHardware Synthesis Laboratory Using Verilog |
| 30 | 2 | 0 | 3 years ago | [riscv-megaproject](https://github.com/rongcuid/riscv-megaproject)/430 | A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earlier ones |
| 30 | 15 | 5 | 3 days ago | [iob-cache](https://github.com/IObundle/iob-cache)/431 | Verilog configurable cache |
| 30 | 17 | 0 | 1 year, 1 month ago | [vsdmixedsignalflow](https://github.com/praharshapm/vsdmixedsignalflow)/432 | This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also discusses the steps to modify the current IP layouts inorder to ensure its acceptance by the EDA tools. |
| 30 | 3 | 0 | 4 years ago | [s6soc](https://github.com/ZipCPU/s6soc)/433 | CMod-S6 SoC |
| 30 | 5 | 0 | 7 months ago | [difuzz-rtl](https://github.com/compsec-snu/difuzz-rtl)/434 | None |
| 30 | 9 | 2 | 2 years ago | [Posit-HDL-Arithmetic](https://github.com/manish-kj/Posit-HDL-Arithmetic)/435 | Universal number Posit HDL Arithmetic Architecture generator |
| 30 | 23 | 0 | 1 year, 1 month ago | [vsdstdcelldesign](https://github.com/nickson-jose/vsdstdcelldesign)/436 | This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedures on how to create a custom LEF file and plugging it into an openlane flow. |
| 30 | 15 | 1 | 2 years ago | [riscv_soc](https://github.com/ultraembedded/riscv_soc)/437 | Basic RISC-V Test SoC |
| 30 | 19 | 0 | 10 years ago | [tdc-core](https://github.com/m-labs/tdc-core)/438 | A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs |
| 30 | 19 | 1 | 5 years ago | [Propeller_1_Design](https://github.com/parallaxinc/Propeller_1_Design)/439 | Propeller 1 design and example files to be run on FPGA boards. |
| 30 | 24 | 0 | 6 years ago | [AES-FPGA](https://github.com/mematrix/AES-FPGA)/440 | AESÂä†ÂØÜËß£ÂØÜÁÆóÊ≥ïÁöÑVerilogÂÆûÁé∞ |
| 30 | 7 | 0 | 2 months ago | [jt49](https://github.com/jotego/jt49)/441 | Verilog clone of YM2149 |
| 30 | 33 | 0 | 2 months ago | [jtag_vpi](https://github.com/fjullien/jtag_vpi)/442 | TCP/IP controlled VPI JTAG Interface. |
| 30 | 19 | 2 | 3 months ago | [NandFlashController](https://github.com/cjhonlyone/NandFlashController)/443 | AXI Interface Nand Flash Controller (Sync mode) |
| 30 | 2 | 0 | 2 years ago | [cisco-hwic-3g-cdma](https://github.com/tomverbeure/cisco-hwic-3g-cdma)/444 | Reverse Engineering of the Cisco HWIC-3G-CDMA PCB |
| 30 | 3 | 0 | 7 years ago | [CPU32](https://github.com/kazunori279/CPU32)/445 | Tiny MIPS for Terasic DE0 |
| 29 | 8 | 0 | 7 years ago | [aoOCS](https://github.com/alfikpl/aoOCS)/446 | The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. aoOCS is not related in any way with Minimig - it is a new and independent Amiga OCS implementation.  |
| 29 | 15 | 0 | 4 years ago | [HitchHike](https://github.com/pengyuzhang/HitchHike)/447 | None |
| 29 | 9 | 0 | 8 years ago | [lsasim](https://github.com/dwelch67/lsasim)/448 | Educational load/store instruction set architecture processor simulator |
| 29 | 15 | 4 | 6 months ago | [Parser-Verilog](https://github.com/OpenTimer/Parser-Verilog)/449 | A Standalone Structural Verilog Parser |
| 29 | 12 | 0 | 1 year, 4 months ago | [Booth_Multipliers](https://github.com/MorrisMA/Booth_Multipliers)/450 | Parameterized Booth Multiplier in Verilog 2001 |
| 29 | 16 | 0 | 11 years ago | [jpegencode](https://github.com/freecores/jpegencode)/451 | JPEG Encoder Verilog |
| 29 | 8 | 0 | 8 years ago | [LVDS-7-to-1-Serializer](https://github.com/racerxdl/LVDS-7-to-1-Serializer)/452 | An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens. |
| 29 | 19 | 0 | 2 years ago | [x393](https://github.com/Elphel/x393)/453 | mirror of https://git.elphel.com/Elphel/x393 |
| 29 | 16 | 0 | 5 years ago | [ee260_lab](https://github.com/sheldonucr/ee260_lab)/454 | EE 260 Winter 2017: Advanced VLSI Design |
| 29 | 3 | 1 | 5 years ago | [RISCV_Piccolo_v1](https://github.com/rsnikhil/RISCV_Piccolo_v1)/455 | Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore). |
| 29 | 11 | 0 | 4 years ago | [book-examples](https://github.com/embmicro/book-examples)/456 | None |
| 29 | 16 | 0 | 11 years ago | [sparc64soc](https://github.com/freecores/sparc64soc)/457 | OpenSPARC-based SoC |
| 29 | 22 | 0 | 13 years ago | [xge_mac](https://github.com/freecores/xge_mac)/458 | Ethernet 10GE MAC |
| 29 | 24 | 0 | 8 years ago | [opensketch](https://github.com/harvard-cns/opensketch)/459 | simulation and netfpga code |
| 29 | 7 | 2 | 15 days ago | [Bluster](https://github.com/LIV2/Bluster)/460 | CPLD Replacement for A2000 Buster |
| 29 | 10 | 0 | 2 years ago | [verilog-mini-demo](https://github.com/ic7x24/verilog-mini-demo)/461 | VerilogÊûÅÁÆÄÊïôÁ®ã |
| 28 | 20 | 3 | 4 years ago | [Hardware-Implementation-of-AES-Verilog](https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog)/462 | Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog |
| 28 | 18 | 0 | 19 days ago | [schoolWorks](https://github.com/Darkborderman/schoolWorks)/463 | Repository of NCKU class slides,exams, and homeworks |
| 28 | 27 | 2 | 2 years ago | [block-nvdla-sifive](https://github.com/sifive/block-nvdla-sifive)/464 | None |
| 28 | 17 | 1 | 1 year, 7 months ago | [fifo](https://github.com/olofk/fifo)/465 | Generic FIFO implementation with optional FWFT |
| 28 | 12 | 0 | 5 years ago | [SVM-Gaussian-Classification-FPGA](https://github.com/arpanvyas/SVM-Gaussian-Classification-FPGA)/466 | SVM Gaussian Classifier of 30x30 greyscale image on Verilog |
| 28 | 5 | 3 | 2 years ago | [v-regex](https://github.com/shellbear/v-regex)/467 |  A simple regex library for V |
| 28 | 9 | 0 | 11 years ago | [osdvu](https://github.com/cyrozap/osdvu)/468 | None |
| 28 | 6 | 0 | 1 year, 7 months ago | [HDMI-to-FPGA-to-APA102-Pixels](https://github.com/hydronics2/HDMI-to-FPGA-to-APA102-Pixels)/469 | Final Project written in Lucid (verilog) for the Mojo FPGA development board. Reads pixels from HDMI and sends pixel data to 22,000 APA102 LEDs over SPI. |
| 28 | 17 | 20 | 5 years ago | [RetroCade_Synth](https://github.com/GadgetFactory/RetroCade_Synth)/470 | RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface.  |
| 28 | 5 | 0 | 6 months ago | [openlogicbit](https://github.com/ultraembedded/openlogicbit)/471 | Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers. |
| 28 | 9 | 0 | 2 years ago | [PACoGen](https://github.com/manish-kj/PACoGen)/472 | PACoGen: Posit Arithmetic Core Generator |
| 28 | 5 | 0 | 2 years ago | [snes_dejitter](https://github.com/marqs85/snes_dejitter)/473 | NES/SNES 240p de-jitter mod |
| 28 | 9 | 0 | 2 years ago | [Open-FPGA](https://github.com/NingHeChuan/Open-FPGA)/474 | Devotes to open source FPGA |
| 27 | 4 | 1 | a month ago | [SQRL_quickstart](https://github.com/SMB784/SQRL_quickstart)/475 | Basic loadout for SQRL Acorn CLE 215/215+ board.  Blinks all LEDs, outputs square waves on all 12 GPIO outputs |
| 27 | 21 | 0 | 2 years ago | [Ethernet-design-verilog](https://github.com/maxs-well/Ethernet-design-verilog)/476 | Gigabit Ethernet UDP communication driver |
| 27 | 5 | 1 | 3 years ago | [Lichee-Tang](https://github.com/piotr-go/Lichee-Tang)/477 | Lichee Tang FPGA board examples |
| 27 | 7 | 1 | 7 months ago | [cpc_ram_expansion](https://github.com/revaldinho/cpc_ram_expansion)/478 | A series of Amstrad CPC PCBs including a backplane, ROM and 512K and 1MByte RAM expansions. |
| 27 | 2 | 5 | 15 days ago | [zerosoc](https://github.com/siliconcompiler/zerosoc)/479 | Demo SoC for SiliconCompiler. |
| 27 | 13 | 1 | 2 months ago | [uart](https://github.com/ben-marshall/uart)/480 | A simple implementation of a UART modem in Verilog. |
| 27 | 14 | 1 | 10 months ago | [Icarus_Verilog](https://github.com/SinghCoder/Icarus_Verilog)/481 | This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum |
| 27 | 8 | 1 | 1 year, 10 months ago | [SDR-Micron](https://github.com/Dfinitski/SDR-Micron)/482 | SDR Micron USB receiver |
| 27 | 19 | 1 | 9 months ago | [computer-organization-lab](https://github.com/Jed-Z/computer-organization-lab)/483 | ‰∏≠Â±±Â§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÂÆûÈ™å (2018 Áßã)ÔºöÁî® Verilog ËÆæËÆ°Âπ∂ÂÆûÁé∞ÁöÑÁÆÄÊòìÂçïÂë®ÊúüÂíåÂ§öÂë®Êúü CPU |
| 27 | 8 | 0 | 3 years ago | [Spartan-Mini-NES](https://github.com/jonthomasson/Spartan-Mini-NES)/484 | An FPGA based handheld NES system built around the Spartan 6 and the Spartan Mini development board. |
| 27 | 3 | 0 | 1 year, 5 months ago | [nintendo-switch-i2s-to-spdif](https://github.com/puhitaku/nintendo-switch-i2s-to-spdif)/485 | I2S to S/PDIF conversion on SiPeed Tang Nano (GOWIN GW1N-LV1) which aims to convert Nintendo Switch's internal I2S signal. |
| 27 | 5 | 0 | 6 months ago | [core_uriscv](https://github.com/ultraembedded/core_uriscv)/486 | Another tiny RISC-V implementation |
| 27 | 27 | 2 | 2 months ago | [VexRiscv-verilog](https://github.com/m-labs/VexRiscv-verilog)/487 | Using VexRiscv without installing Scala |
| 27 | 15 | 0 | 8 months ago | [Video-and-Image-Processing-Design-Using-FPGAs](https://github.com/cuongtvee/Video-and-Image-Processing-Design-Using-FPGAs)/488 | Video and Image Processing |
| 27 | 3 | 0 | 1 year, 1 month ago | [PCI2Nano-PCB](https://github.com/defparam/PCI2Nano-PCB)/489 | An FPGA/PCI Device Reference Platform |
| 27 | 10 | 3 | 2 months ago | [Nitro-Parts-lib-Xilinx](https://github.com/dirjud/Nitro-Parts-lib-Xilinx)/490 | This is mainly a simulation library of xilinx primitives that are verilator compatible. |
| 27 | 15 | 0 | 8 years ago | [MIPS-Processor-in-Verilog](https://github.com/Caskman/MIPS-Processor-in-Verilog)/491 | Processor repo |
| 27 | 6 | 0 | 1 year, 7 months ago | [iverilog-tutorial](https://github.com/albertxie/iverilog-tutorial)/492 | Quickstart guide on Icarus Verilog. |
| 27 | 17 | 0 | 3 years ago | [Open-CryptoNight-ASIC](https://github.com/altASIC/Open-CryptoNight-ASIC)/493 | Open source hardware implementation of classic CryptoNight |
| 27 | 10 | 0 | 2 years ago | [Uranus](https://github.com/ustb-owl/Uranus)/494 | Uranus MIPS processor by MaxXing & USTB NSCSCC team |
| 27 | 16 | 0 | 8 years ago | [rfid-verilog](https://github.com/wisp/rfid-verilog)/495 | RFID tag and tester in Verilog |
| 27 | 5 | 0 | 10 months ago | [CPU_start_from_0](https://github.com/luyufan498/CPU_start_from_0)/496 | ‰ªéÈõ∂ÂºÄÂßãËÆæËÆ°‰∏Ä‰∏™CPU   (Verilog) |
| 26 | 6 | 1 | 7 months ago | [HPS2FPGAmapping](https://github.com/robseb/HPS2FPGAmapping)/497 |  SoCFPGA: Mapping HPS Peripherals, like I¬≤C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V) |
| 26 | 5 | 0 | a month ago | [Computer-Organization-BUAA-2020](https://github.com/rfhits/Computer-Organization-BUAA-2020)/498 | ÂåóËà™6Á≥ªCOËØæ BUAA CO |
| 26 | 9 | 1 | 9 months ago | [riscv-soc-cores](https://github.com/open-design/riscv-soc-cores)/499 | None |
| 26 | 10 | 2 | a month ago | [ThymesisFlow](https://github.com/OpenCAPI/ThymesisFlow)/500 | Memory Disaggregation on POWER9 with OpenCAPI 3.0 M1 & C1 |
| 26 | 5 | 0 | a month ago | [wbi2c](https://github.com/ZipCPU/wbi2c)/501 | Wishbone controlled I2C controllers |
| 26 | 8 | 0 | 4 months ago | [myslides](https://github.com/Obijuan/myslides)/502 | Collection of my presentations |
| 26 | 4 | 0 | 1 year, 9 months ago | [CNNAF-CNN-Accelerator](https://github.com/eda-lab/CNNAF-CNN-Accelerator)/503 | CNN-Accelerator based on FPGA developed by verilog HDL.  |
| 26 | 2 | 4 | 2 years ago | [quark](https://github.com/drom/quark)/504 | Stack CPU :construction: Work In Progress :construction: |
| 26 | 33 | 0 | 4 years ago | [sata3_host_controller](https://github.com/CoreyChen922/sata3_host_controller)/505 | It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface. |
| 26 | 5 | 0 | a day ago | [xschem_sky130](https://github.com/StefanSchippers/xschem_sky130)/506 | XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.  |
| 26 | 14 | 1 | 1 year, 17 days ago | [FAST9-Accelerator](https://github.com/ISKU/FAST9-Accelerator)/507 | FAST-9 Accelerator for Corner Detection |
| 26 | 3 | 3 | 2 years ago | [time-sleuth](https://github.com/chriz2600/time-sleuth)/508 | Time Sleuth - Open Source Lag Tester |
| 26 | 9 | 4 | 9 months ago | [MacPlus_MiSTer](https://github.com/MiSTer-devel/MacPlus_MiSTer)/509 | Macintosh Plus for MiSTer |
| 26 | 15 | 0 | 5 months ago | [CNN-On-FPGA](https://github.com/MasLiang/CNN-On-FPGA)/510 | FPGA |
| 26 | 12 | 0 | 11 months ago | [fpga-ml-accelerator](https://github.com/thedatabusdotio/fpga-ml-accelerator)/511 | This repository hosts the code for an FPGA based accelerator for convolutional neural networks  |
| 25 | 6 | 0 | 7 months ago | [fftdemo](https://github.com/ZipCPU/fftdemo)/512 | A demonstration showing how several components can be compsed to build a simulated spectrogram |
| 25 | 11 | 0 | 9 years ago | [Pong](https://github.com/bogini/Pong)/513 | Pong game on an FPGA in Verilog. |
| 25 | 2 | 0 | 5 years ago | [literate-broccoli](https://github.com/ueliem/literate-broccoli)/514 | An open source FPGA architecture |
| 25 | 17 | 0 | 7 years ago | [yafpgatetris](https://github.com/johan92/yafpgatetris)/515 | Yet Another Tetris on FPGA Implementation |
| 25 | 14 | 0 | 4 years ago | [usb2_dev](https://github.com/www-asics-ws/usb2_dev)/516 | USB 2.0 Device IP Core |
| 25 | 6 | 0 | 2 years ago | [hackaday_supercon_2019_logic_noise_FPGA_workshop](https://github.com/hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop)/517 | Hackaday Supercon 2019 Logic Noise Badge Workshop |
| 25 | 10 | 0 | 7 months ago | [Fixed-Floating-Point-Adder-Multiplier](https://github.com/suoglu/Fixed-Floating-Point-Adder-Multiplier)/518 | 16-bit Adder Multiplier hardware on Digilent Basys 3 |
| 25 | 1 | 6 | 16 days ago | [rj32](https://github.com/rj45/rj32)/519 | A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA. |
| 25 | 13 | 0 | 3 years ago | [workshops](https://github.com/FPGAwars/workshops)/520 | :snowflake: :star2: Workshops with Icestudio and the IceZUM Alhambra board |
| 25 | 0 | 3 | 2 years ago | [HDL-deflate](https://github.com/tomtor/HDL-deflate)/521 | FPGA implementation of deflate (de)compress RFC 1950/1951 |
| 25 | 1 | 0 | 1 year, 14 days ago | [Hardware_Design](https://github.com/barryZZJ/Hardware_Design)/522 | None |
| 25 | 2 | 0 | 1 year, 7 months ago | [EDSAC](https://github.com/hrvach/EDSAC)/523 | FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope |
| 25 | 13 | 0 | 5 years ago | [peridot](https://github.com/osafune/peridot)/524 | 'PERIDOT' - Simple & Compact FPGA board |
| 25 | 5 | 1 | 7 years ago | [Y86-CPU](https://github.com/Archstacker/Y86-CPU)/525 | A pipeline CPU in Verilog for the Y86 instruction set. |
| 25 | 8 | 1 | 3 days ago | [jelly](https://github.com/ryuz/jelly)/526 | Original FPGA platform |
| 25 | 13 | 1 | 7 years ago | [ddk-fpga](https://github.com/ddk/ddk-fpga)/527 | FPGA HDL Sources. |
| 25 | 12 | 0 | 8 months ago | [chacha](https://github.com/secworks/chacha)/528 | Verilog 2001 implementation of the ChaCha stream cipher. |
| 25 | 9 | 2 | 7 months ago | [mipi-demo](https://github.com/hdl-util/mipi-demo)/529 | MIPI CSI-2 + MIPI CCS Demo |
| 24 | 8 | 0 | 3 months ago | [steel-core](https://github.com/rafaelcalcada/steel-core)/530 | Steel is a RISC-V processor core that implements the RV32I and Zicsr instruction sets of the RISC-V specifications. |
| 24 | 16 | 0 | 6 months ago | [sha512](https://github.com/secworks/sha512)/531 | Verilog implementation of the SHA-512 hash function. |
| 24 | 10 | 1 | 5 years ago | [ocpi](https://github.com/ShepardSiegel/ocpi)/532 | Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo! |
| 24 | 2 | 0 | 1 year, 8 months ago | [Colorlight-5A-75B](https://github.com/kholia/Colorlight-5A-75B)/533 | Notes for Colorlight-5A-75B. |
| 24 | 9 | 0 | 3 years ago | [LeNet_RTL](https://github.com/yztong/LeNet_RTL)/534 | An LeNet RTL implement onto FPGA |
| 24 | 5 | 0 | 6 months ago | [no2bootloader](https://github.com/no2fpga/no2bootloader)/535 | USB DFU bootloader gateware / firmware for FPGAs |
| 24 | 5 | 0 | 3 years ago | [bapi-rv32i](https://github.com/rgwan/bapi-rv32i)/536 | A extremely size-optimized RV32I soft processor for FPGA. |
| 24 | 9 | 0 | 6 months ago | [fpga-bpf](https://github.com/UofT-HPRC/fpga-bpf)/537 | A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark |
| 24 | 6 | 0 | 6 months ago | [Vision-FPGA-SoM](https://github.com/tinyvision-ai-inc/Vision-FPGA-SoM)/538 | tinyVision.ai Vision & Sensor FPGA System on Module |
| 24 | 22 | 1 | 2 years ago | [LimeSDR-PCIe_GW](https://github.com/myriadrf/LimeSDR-PCIe_GW)/539 | Altera Cyclone IV FPGA project for the PCIe LimeSDR board  |
| 24 | 22 | 7 | 7 years ago | [MM](https://github.com/Canaan-Creative/MM)/540 | Miner Manager |
| 24 | 8 | 1 | 7 years ago | [ws2812-verilog](https://github.com/dhrosa/ws2812-verilog)/541 | This is a Verilog module to interface with WS2812-based LED strips. |
| 24 | 4 | 1 | 2 years ago | [RISC-V-CPU](https://github.com/jasonlin316/RISC-V-CPU)/542 | A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology. |
| 24 | 7 | 0 | 1 year, 9 months ago | [Computer-Experiment-on-the-principle-of-computer-composition](https://github.com/hjs557523/Computer-Experiment-on-the-principle-of-computer-composition)/543 | Êù≠ÁîµËÆ°ÁÆóÊú∫Â≠¶Èô¢-„ÄäËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜ„Äã‰∏äÊú∫ÂÆûÈ™å‰ª£Á†ÅÂ∑•Á®ãÊñá‰ª∂ |
| 24 | 20 | 1 | 6 months ago | [apio-examples](https://github.com/FPGAwars/apio-examples)/544 | :seedling: Apio examples |
| 24 | 7 | 0 | 1 year, 1 month ago | [Image-Classification-using-CNN-on-FPGA](https://github.com/padhi499/Image-Classification-using-CNN-on-FPGA)/545 | Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN. |
| 24 | 18 | 0 | 1 year, 4 days ago | [DSX_KCXG](https://github.com/25th-engineer/DSX_KCXG)/546 | ‰∏™‰∫∫ËµÑÊñôÔºåÂêàËÇ•Â∑•‰∏öÂ§ßÂ≠¶ÂÆ£ÂüéÊ†°Âå∫2019Âπ¥-2020Âπ¥Á¨¨‰∫åÂ≠¶ÊúüÔºàÂ§ß‰∏â‰∏ãÂ≠¶ÊúüÔºâÔºå‰∏éÁâ©ËÅîÁΩëÂ∑•Á®ã‰∏ì‰∏öÁöÑËØæÁ®ãÊúâÂÖ≥ËµÑÊñôÔºåÂê´ËØæ‰ª∂„ÄÅÂÆûÈ™åÊä•Âëä„ÄÅËØæËÆæÊä•ÂëäÁ≠â |
| 24 | 9 | 1 | 5 years ago | [mipscpu](https://github.com/patc15/mipscpu)/547 | Fully pipelined MIPS CPU in Verilog/SystemVerilog with advanced branch prediction, register renaming, and value prediction |
| 24 | 6 | 0 | 11 months ago | [interpolation](https://github.com/ZipCPU/interpolation)/548 | Digital Interpolation Techniques Applied to Digital Signal Processing |
| 24 | 13 | 0 | 5 years ago | [ethernet_10ge_mac_SV_tb](https://github.com/andres-mancera/ethernet_10ge_mac_SV_tb)/549 | SystemVerilog testbench for an Ethernet 10GE MAC core |
| 24 | 7 | 1 | 6 months ago | [VGA1306](https://github.com/uXeBoy/VGA1306)/550 | VGA1306 (VGA-out for DIY Arduboys implemented on an FPGA!) |
| 24 | 14 | 0 | 1 year, 8 months ago | [verilog-arbiter](https://github.com/bmartini/verilog-arbiter)/551 | A look ahead, round-robing parametrized arbiter written in Verilog. |
| 24 | 10 | 0 | 6 years ago | [CPU](https://github.com/ruanshihai/CPU)/552 | VerilogÂÆûÁé∞ÁöÑÁÆÄÂçï‰∫îÁ∫ßÊµÅÊ∞¥Á∫øCPUÔºåÂºÄÂèëÂπ≥Âè∞ÔºöNexys3 |
| 24 | 14 | 1 | 7 years ago | [8051](https://github.com/lajanugen/8051)/553 | FPGA implementation of the 8051 Microcontroller (Verilog) |
| 24 | 3 | 3 | 2 days ago | [MiSTery](https://github.com/gyurco/MiSTery)/554 | Atari ST/STe core for MiST |
| 23 | 13 | 2 | 15 years ago | [can](https://github.com/freecores/can)/555 | CAN Protocol Controller |
| 23 | 10 | 0 | 1 year, 10 months ago | [DSP-RTL-Lib](https://github.com/ahmedshahein/DSP-RTL-Lib)/556 | RTL Verilog library for various DSP modules |
| 23 | 16 | 1 | 8 years ago | [turbo8051](https://github.com/freecores/turbo8051)/557 | turbo 8051 |
| 23 | 0 | 1 | 3 years ago | [mera400f](https://github.com/jakubfi/mera400f)/558 | MERA-400 in an FPGA |
| 23 | 10 | 12 | 1 year, 6 months ago | [nanorv32](https://github.com/rbarzic/nanorv32)/559 | A small 32-bit implementation of the RISC-V architecture |
| 23 | 4 | 0 | a month ago | [enxor-logic-analyzer](https://github.com/lekgolo167/enxor-logic-analyzer)/560 | FPGA Logic Analyzer and GUI |
| 23 | 2 | 0 | 1 year, 6 months ago | [EI332](https://github.com/zengkaipeng/EI332)/561 | SJTU EI332 CPUÂÆåÊï¥ÂÆûÈ™å‰ª£Á†ÅÂèäÊä•Âëä |
| 23 | 22 | 0 | 4 years ago | [SIMD-architecture](https://github.com/MatrixAINetwork/SIMD-architecture)/562 | Overall multi-core SIMD microarchitecture |
| 23 | 7 | 1 | 7 years ago | [azpr_cpu](https://github.com/zhangly/azpr_cpu)/563 | Áî®Altera FPGAËäØÁâáËá™Âà∂CPU |
| 23 | 13 | 0 | 3 years ago | [trainwreck](https://github.com/aswaterman/trainwreck)/564 | Original RISC-V 1.0 implementation.  Not supported. |
| 23 | 17 | 1 | 6 years ago | [Nitro-Parts-lib-SPI](https://github.com/dirjud/Nitro-Parts-lib-SPI)/565 | Verilog SPI master and slave |
| 23 | 7 | 0 | 9 years ago | [aemb](https://github.com/aeste/aemb)/566 | Multi-threaded 32-bit embedded core family. |
| 23 | 8 | 0 | 1 year, 2 months ago | [INSIDER-System](https://github.com/zainryan/INSIDER-System)/567 | An FPGA-based full-stack in-storage computing system.  |
| 23 | 18 | 3 | 4 years ago | [Cosmos-OpenSSD](https://github.com/Cosmos-OpenSSD/Cosmos-OpenSSD)/568 | None |
| 23 | 3 | 0 | 1 year, 4 days ago | [PCI2Nano-RTL](https://github.com/defparam/PCI2Nano-RTL)/569 | An open source FPGA PCI core & 8250-Compatible PCI UART core |
| 23 | 1 | 1 | 4 months ago | [no2muacm](https://github.com/no2fpga/no2muacm)/570 | Drop In USB CDC ACM core for iCE40 FPGA |
| 23 | 5 | 0 | 5 months ago | [FPGA_Book_Experiments](https://github.com/AngeloJacobo/FPGA_Book_Experiments)/571 | My completed projects from "FPGA Prototyping by Verilog Examples"  book by Pong P. Chu |
| 23 | 14 | 0 | 6 months ago | [OpenTSN2.0](https://github.com/fast-codesign/OpenTSN2.0)/572 | an opensource project to enable TSN research, including distributed and centralized version. |
| 23 | 16 | 1 | 3 years ago | [nysa-verilog](https://github.com/CospanDesign/nysa-verilog)/573 | Verilog Repository for GIT |
| 23 | 11 | 2 | 2 years ago | [buffets](https://github.com/cwfletcher/buffets)/574 | Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration. |
| 23 | 6 | 0 | 1 year, 2 months ago | [litex_vexriscv_smp](https://github.com/enjoy-digital/litex_vexriscv_smp)/575 | Test with LiteX and VexRiscv SMP |
| 23 | 7 | 0 | 5 years ago | [Yoshis-Nightmare](https://github.com/jconenna/Yoshis-Nightmare)/576 | FPGA Based Platformer Video Game |
| 23 | 9 | 0 | 3 years ago | [Convolution-using-systolic-arrays](https://github.com/ac-optimus/Convolution-using-systolic-arrays)/577 | None |
| 23 | 19 | 3 | 6 years ago | [CAN-Bus-Controller](https://github.com/Tommydag/CAN-Bus-Controller)/578 | An CAN bus Controller implemented in Verilog |
| 23 | 13 | 0 | 5 years ago | [4-way-set-associative-cache-verilog](https://github.com/rajshadow/4-way-set-associative-cache-verilog)/579 | Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy |
| 23 | 20 | 0 | 7 years ago | [Open-Source-Network-on-Chip-Router-RTL](https://github.com/anan-cn/Open-Source-Network-on-Chip-Router-RTL)/580 | None |
| 22 | 12 | 0 | 1 year, 2 months ago | [verilog-osx](https://github.com/kehribar/verilog-osx)/581 | Barerbones OSX based Verilog simulation toolchain. |
| 22 | 9 | 1 | 4 years ago | [arty-glitcher](https://github.com/toothlessco/arty-glitcher)/582 | FPGA-based glitcher for the Digilent Arty FPGA development board. |
| 22 | 7 | 0 | 8 years ago | [riscv-invicta](https://github.com/qmn/riscv-invicta)/583 | A simple RISC-V core, described with Verilog |
| 22 | 16 | 0 | 10 years ago | [dma_ahb](https://github.com/freecores/dma_ahb)/584 | AHB DMA 32 / 64 bits |
| 22 | 16 | 0 | 5 years ago | [FFT_Verilog](https://github.com/DexWen/FFT_Verilog)/585 | FFT implement by verilog_ÊµãËØïÈ™åËØÅÂ∑≤ÈÄöËøá |
| 22 | 3 | 0 | 2 years ago | [thunderclap-fpga-arria10](https://github.com/thunderclap-io/thunderclap-fpga-arria10)/586 | Thunderclap hardware for Intel Arria 10 FPGA |
| 22 | 22 | 4 | 5 months ago | [ZX-Spectrum_MISTer](https://github.com/MiSTer-devel/ZX-Spectrum_MISTer)/587 | None |
| 22 | 4 | 0 | 2 years ago | [fpga-examples](https://github.com/sehugg/fpga-examples)/588 | FPGA examples for 8bitworkshop.com |
| 22 | 3 | 0 | 1 year, 4 months ago | [serv_soc](https://github.com/DaveBerkeley/serv_soc)/589 | SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash. |
| 22 | 5 | 1 | 3 years ago | [Verilog-VGA-game](https://github.com/Wujh1995/Verilog-VGA-game)/590 | A simple game written in Verilog HDL language and display on the VGA screen. |
| 22 | 5 | 0 | 3 years ago | [redpid](https://github.com/quartiq/redpid)/591 | migen + misoc + redpitaya = digital servo |
| 22 | 7 | 0 | 8 months ago | [core_usb_cdc](https://github.com/ultraembedded/core_usb_cdc)/592 | Basic USB-CDC device core (Verilog) |
| 22 | 13 | 0 | 4 years ago | [polyphase_filter_prj](https://github.com/HeLiangHIT/polyphase_filter_prj)/593 | ÂìàÂ∑•Â§ßËΩØ‰ª∂Êó†Á∫øÁîµËØæËÆæÔºöÂ§öÁõ∏Êª§Ê≥¢Âô®ÁöÑÂéüÁêÜ„ÄÅÂÆûÁé∞ÂèäÂÖ∂Â∫îÁî®Ôºå‰ªéÈááÊ†∑ÁéáÂèòÊç¢„ÄÅÂ§öÁõ∏Êª§Ê≥¢Âô®ÁªìÊûÑÂà∞‰ø°ÈÅìÂåñÊî∂ÂèëÊú∫Â∫îÁî®ÈÉΩÊúâmatlab‰ªãÁªçÂíåFPGA‰ªøÁúüÁªìÊûúÔºåÂê´Á≠îËæ©PPT„ÄÅÂ≠¶‰π†Á¨îËÆ∞Âíå‰∏™‰∫∫ÊÄªÁªì„ÄÇ |
| 22 | 4 | 0 | an hour ago | [Hazard3](https://github.com/Wren6991/Hazard3)/594 | 3-stage RV32IMACZb* processor with debug |
| 22 | 6 | 0 | 3 years ago | [MIPS-Verilog](https://github.com/silverfoxy/MIPS-Verilog)/595 | MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board. |
| 22 | 9 | 0 | 10 years ago | [tinycpu](https://github.com/fallen/tinycpu)/596 | Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes. |
| 22 | 11 | 2 | 2 years ago | [Zeus](https://github.com/isuckatdrifting/Zeus)/597 | NVDLA small config implementation on Zynq ZCU104 (evaluation) |
| 22 | 14 | 0 | 1 year, 8 months ago | [x393_sata](https://github.com/Elphel/x393_sata)/598 | mirror of https://git.elphel.com/Elphel/x393_sata |
| 22 | 7 | 0 | 11 months ago | [srgh-matrix-trinity](https://github.com/kooscode/srgh-matrix-trinity)/599 | XBOX 360 advanced glitching - Reverse Engineered using a logic analyzer. |
| 22 | 21 | 0 | 8 years ago | [RSA4096](https://github.com/fatestudio/RSA4096)/600 | 4096bit RSA project, with verilog code, python test code, etc |
| 22 | 8 | 0 | 25 days ago | [usb-de2-fpga](https://github.com/mzakharo/usb-de2-fpga)/601 | Hardware interface for USB controller on DE2 FPGA Platform |
| 22 | 16 | 1 | 4 years ago | [Design-and-Verification-of-LDPC-Decoder](https://github.com/biren15/Design-and-Verification-of-LDPC-Decoder)/602 | - Designed the LDPC decoder in the Matlab using the min-sum approach.  - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H matrix.  - Verified the functionality of the Verilog implementation by self-checking test-bench in Verilog to compare the results with Matlab. |
| 22 | 4 | 0 | 7 months ago | [notary](https://github.com/anishathalye/notary)/603 | Notary: A Device for Secure Transaction Approval üìü |
| 22 | 12 | 0 | 9 months ago | [evoapproxlib](https://github.com/ehw-fit/evoapproxlib)/604 | Library of approximate arithmetic circuits |
| 21 | 4 | 0 | 10 years ago | [pdfparser](https://github.com/andreasdotorg/pdfparser)/605 | None |
| 21 | 9 | 2 | 2 months ago | [tonic](https://github.com/minmit/tonic)/606 | A Programmable Hardware Architecture for Network Transport Logic |
| 21 | 4 | 2 | 3 years ago | [recon](https://github.com/jefflieu/recon)/607 | The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware configurations and Arduino-style software APIs. |
| 21 | 8 | 0 | 5 years ago | [Make-FPGA](https://github.com/tritechpw/Make-FPGA)/608 | Repository of Verilog code for Make:FPGA book Chapters 2 & 3. |
| 21 | 7 | 0 | 4 years ago | [Verilog_Calculator_Matrix_Multiplication](https://github.com/pontazaricardo/Verilog_Calculator_Matrix_Multiplication)/609 | This is a simple project that shows how to multiply two 3x3 matrixes in Verilog. |
| 21 | 14 | 0 | 3 years ago | [face_detect_open](https://github.com/lulinchen/face_detect_open)/610 | A Voila-Jones face detector hardware implementation |
| 21 | 21 | 25 | 4 days ago | [yosys-symbiflow-plugins](https://github.com/SymbiFlow/yosys-symbiflow-plugins)/611 | Plugins for Yosys developed as part of the SymbiFlow project. |
| 21 | 9 | 0 | 2 years ago | [fpga-gpu](https://github.com/charliehorse55/fpga-gpu)/612 | A basic GPU for altera FPGAs |
| 21 | 11 | 1 | 7 years ago | [neural-hardware](https://github.com/shaneleonard/neural-hardware)/613 | Verilog library for implementing neural networks. |
| 21 | 2 | 0 | 2 years ago | [gameduino-fpga-mods](https://github.com/toivoh/gameduino-fpga-mods)/614 | Mods of the FPGA code from @jamesbowman's Gameduino file repository |
| 21 | 4 | 0 | 1 year, 1 month ago | [Async-Karin](https://github.com/Mario-Hero/Async-Karin)/615 | Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-IV board. |
| 21 | 7 | 0 | 6 years ago | [CoCo3FPGA](https://github.com/richard42/CoCo3FPGA)/616 | FPGA implementation of the TRS-80 Color Computer 3 in Verilog, by Gary Becker et al. |
| 21 | 11 | 0 | 1 year, 8 months ago | [DA_PUF_Library](https://github.com/scluconn/DA_PUF_Library)/617 | Defense/Attack PUF Library (DA PUF Library) |
| 21 | 15 | 0 | 1 year, 1 month ago | [verilog-starter-tutorials](https://github.com/ashishrana160796/verilog-starter-tutorials)/618 | Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts. |
| 21 | 5 | 0 | 2 months ago | [wb_intercon](https://github.com/olofk/wb_intercon)/619 | Wishbone interconnect utilities |
| 21 | 3 | 0 | 1 year, 5 months ago | [de10-nano-riscv](https://github.com/thinkoco/de10-nano-riscv)/620 | A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano |
| 21 | 19 | 2 | 1 year, 3 months ago | [blake2](https://github.com/secworks/blake2)/621 | Hardware implementation of the blake2 hash function |
| 21 | 12 | 1 | a month ago | [FPGAandCNN](https://github.com/suisuisi/FPGAandCNN)/622 | Âü∫‰∫éFPGAÁöÑÊï∞Â≠óËØÜÂà´-ÂÆûÊó∂ËßÜÈ¢ëÂ§ÑÁêÜÁöÑÂÆöÁÇπÂç∑ÁßØÁ•ûÁªèÁΩëÁªúÂÆûÁé∞ |
| 21 | 16 | 2 | 4 years ago | [up5k-demos](https://github.com/daveshah1/up5k-demos)/623 | ice40 UltraPlus demos |
| 21 | 4 | 0 | 3 years ago | [USB](https://github.com/pbing/USB)/624 | FPGA USB 1.1 Low-Speed Implementation |
| 21 | 7 | 3 | 1 year, 9 months ago | [UPduino-v2.1](https://github.com/tinyvision-ai-inc/UPduino-v2.1)/625 | UPduino |
| 21 | 9 | 0 | 4 years ago | [Centaur](https://github.com/fpgasystems/Centaur)/626 | Centaur, a framework for hybrid CPU-FPGA databases |
| 21 | 13 | 1 | 2 years ago | [matrix-creator-fpga](https://github.com/matrix-io/matrix-creator-fpga)/627 | Reference HDL code for the MATRIX Creator's Spartan 6 FPGA |
| 21 | 4 | 0 | 1 year, 27 days ago | [caravel_fpga250](https://github.com/ucb-cs250/caravel_fpga250)/628 | FPGA250 aboard the eFabless Caravel |
| 21 | 7 | 1 | 1 year, 2 months ago | [OpenPhySyn](https://github.com/scale-lab/OpenPhySyn)/629 | EDA physical synthesis optimization kit |
| 21 | 6 | 0 | 2 years ago | [arm_vhdl](https://github.com/sergeykhbr/arm_vhdl)/630 | Portable FPGA project based on the ARM DesignStart bundle with ARM Cortex-M3 processor |
| 21 | 3 | 1 | 3 years ago | [fpga-virtual-graf](https://github.com/mattvenn/fpga-virtual-graf)/631 | None |
| 21 | 12 | 1 | 3 years ago | [FPGA-SM3-HASH](https://github.com/raymondrc/FPGA-SM3-HASH)/632 | Description of Chinese SM3 Hash algorithm with Verilog HDL |
| 21 | 2 | 0 | 11 months ago | [MIPS54SP-Lifesaver](https://github.com/4x10msv/MIPS54SP-Lifesaver)/633 | None |
| 20 | 7 | 1 | 1 year, 8 months ago | [core_soc](https://github.com/ultraembedded/core_soc)/634 | Basic Peripheral SoC (SPI, GPIO, Timer, UART) |
| 20 | 4 | 1 | a month ago | [StereoCensus](https://github.com/slongfield/StereoCensus)/635 | Verilog Implementation of the Census Transform Stereo Vision algorithm |
| 20 | 10 | 2 | 1 year, 4 months ago | [KWS-SoC](https://github.com/IA-C-Lab-Fudan/KWS-SoC)/636 | This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform. |
| 20 | 11 | 0 | 9 years ago | [ovs-hw](https://github.com/sora/ovs-hw)/637 | An open source hardware engine for Open vSwitch on FPGA |
| 20 | 0 | 0 | 2 months ago | [verilog-coding-standard](https://github.com/thu-cs-lab/verilog-coding-standard)/638 | Recommended coding standard of Verilog and SystemVerilog. |
| 20 | 12 | 0 | 2 years ago | [AD9361_TX_MSK](https://github.com/Grootzz/AD9361_TX_MSK)/639 | A project demonstrate how to config ad9361 to TX mode and how to transmit MSK |
| 20 | 1 | 0 | a month ago | [ucisc](https://github.com/grokthis/ucisc)/640 | None |
| 20 | 16 | 0 | 8 days ago | [FreeAHB](https://github.com/krevanth/FreeAHB)/641 | AHB Master |
| 20 | 7 | 1 | 11 hours ago | [CPU](https://github.com/qing-2/CPU)/642 | None |
| 20 | 2 | 0 | 2 years ago | [enigmaFPGA](https://github.com/mmicko/enigmaFPGA)/643 | Enigma in FPGA |
| 20 | 7 | 1 | 8 years ago | [fpgaminer-vanitygen](https://github.com/fpgaminer/fpgaminer-vanitygen)/644 | Open Source Bitcoin Vanity Address Generation on FPGAs |
| 20 | 13 | 0 | 3 years ago | [NoC-Verilog](https://github.com/bakhshalipour/NoC-Verilog)/645 | A verilog implementation for Network-on-Chip |
| 20 | 5 | 1 | 3 years ago | [anlogic-picorv32](https://github.com/AnlogicInfo/anlogic-picorv32)/646 | Optimized picorv32 core for anlogic FPGA |
| 20 | 10 | 0 | 9 months ago | [DDLM](https://github.com/RomeoMe5/DDLM)/647 | –ò—Å—Ö–æ–¥–Ω—ã–µ –∫–æ–¥—ã –∫ –≥–ª–∞–≤–∞–º –∫–Ω–∏–≥–∏ "–¶–∏—Ñ—Ä–æ–≤–æ–π —Å–∏–Ω—Ç–µ–∑: –ø—Ä–∞–∫—Ç–∏—á–µ—Å–∫–∏–π –∫—É—Ä—Å" (–ø–æ–¥ —Ä–µ–¥. –ê.–Æ. –†–æ–º–∞–Ω–æ–≤–∞ –∏ –Æ.–í. –ü–∞–Ω—á—É–ª–∞) |
| 20 | 6 | 0 | 2 years ago | [tinyfpga_examples](https://github.com/lawrie/tinyfpga_examples)/648 | Verilog example programs for TinyFPGA |
| 20 | 20 | 1 | 2 years ago | [FPGA_CryptoNight_V7](https://github.com/lulinchen/FPGA_CryptoNight_V7)/649 | FPGA CryptoNight V7 Minner |
| 20 | 10 | 0 | 5 years ago | [Verilog-Single-Cycle-Processor](https://github.com/hxing9974/Verilog-Single-Cycle-Processor)/650 | Verilog |
| 20 | 1 | 0 | 2 years ago | [BusPirateUltraHDL](https://github.com/DangerousPrototypes/BusPirateUltraHDL)/651 | Verilog for the Bus Pirate Ultra FPGA |
| 20 | 2 | 1 | 6 years ago | [icestick-vga-test](https://github.com/SubProto/icestick-vga-test)/652 | Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools |
| 20 | 9 | 3 | 2 years ago | [s7_mini_fpga](https://github.com/blackmesalabs/s7_mini_fpga)/653 | Example designs for the Spartan7 "S7 Mini" FPGA board |
| 20 | 16 | 10 | 1 year, 7 months ago | [UHD-Fairwaves](https://github.com/fairwaves/UHD-Fairwaves)/654 | Fairwaves version of the UHD drivers, tweaked to support Fairwaves UmTRX.  |
| 20 | 0 | 0 | 1 year, 8 months ago | [Life_MiSTer](https://github.com/hrvach/Life_MiSTer)/655 | Conway's Game of Life in FPGA |
| 20 | 5 | 0 | 1 year, 8 months ago | [bitcoin_mining](https://github.com/kmod/bitcoin_mining)/656 | Simple test fpga bitcoin miner |
| 20 | 8 | 0 | 10 years ago | [video_stream_scaler](https://github.com/freecores/video_stream_scaler)/657 | Video Stream Scaler |
| 20 | 13 | 1 | 1 year, 8 months ago | [Pepino](https://github.com/Saanlima/Pepino)/658 | None |
| 20 | 1 | 0 | 3 years ago | [UART2NAND](https://github.com/hedgeberg/UART2NAND)/659 | Interface for exposing raw NAND i/o over UART to enable pc-side modification. |
| 20 | 10 | 0 | 5 years ago | [2-way-Set-Associative-Cache-Controller](https://github.com/prasadp4009/2-way-Set-Associative-Cache-Controller)/660 | Synthesizable and Parameterized Cache Controller in Verilog |
| 20 | 6 | 0 | 2 years ago | [Digital_Front_End_Verilog](https://github.com/NingHeChuan/Digital_Front_End_Verilog)/661 | None |
| 20 | 13 | 0 | 3 months ago | [FPGA_NTP_SERVER](https://github.com/Netnod/FPGA_NTP_SERVER)/662 | A FPGA implementation of the NTP and NTS protocols |
| 20 | 6 | 0 | 9 months ago | [Pet2001_Nexys3](https://github.com/skibo/Pet2001_Nexys3)/663 | A Commodore PET in an FPGA. |
| 20 | 15 | 1 | 2 years ago | [gemac](https://github.com/aquaxis/gemac)/664 | Gigabit MAC + UDP/TCP/IP offload Engine |
| 20 | 2 | 0 | 5 years ago | [RiverRaidFPGA](https://github.com/ef-end-y/RiverRaidFPGA)/665 | River Raid game on FPGA |
| 20 | 5 | 0 | 1 year, 6 months ago | [USTC-ComputerArchitecture-2020S](https://github.com/yuxguo/USTC-ComputerArchitecture-2020S)/666 | Code for "Computer Architecture" in 2020 Spring. |
| 19 | 6 | 1 | 3 years ago | [UPDuino-OV7670-Camera](https://github.com/gtjennings1/UPDuino-OV7670-Camera)/667 | Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module |
| 19 | 5 | 1 | 9 months ago | [k1801](https://github.com/1801BM1/k1801)/668 | 1801 series ULA reverse engineering |
| 19 | 5 | 4 | 3 years ago | [fLaCPGA](https://github.com/xavieran/fLaCPGA)/669 | Implementation of fLaC encoder/decoder for FPGA |
| 19 | 9 | 0 | 2 years ago | [fpga_image_processing](https://github.com/damdoy/fpga_image_processing)/670 | IP operations in verilog (simulation and implementation on ice40) |
| 19 | 1 | 0 | 4 years ago | [VerilogCommon](https://github.com/hedgeberg/VerilogCommon)/671 | A repo of basic Verilog/SystemVerilog modules useful in other circuits.  |
| 19 | 2 | 1 | a month ago | [jtopl](https://github.com/jotego/jtopl)/672 | Verilog module compatible with Yamaha OPL chips |
| 19 | 9 | 0 | 3 years ago | [JPEG-Decoder](https://github.com/jdocampom/JPEG-Decoder)/673 | Verilog Code for a JPEG Decoder |
| 19 | 10 | 0 | 1 year, 8 months ago | [00_Image_Rotate](https://github.com/WayneGong/00_Image_Rotate)/674 | ËßÜÈ¢ëÊóãËΩ¨Ôºà2019FPGAÂ§ßËµõÔºâ |
| 19 | 4 | 0 | 5 years ago | [MesaBusProtocol](https://github.com/blackmesalabs/MesaBusProtocol)/675 | Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces |
| 19 | 2 | 0 | 3 years ago | [verifla](https://github.com/wd5gnr/verifla)/676 | Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm |
| 19 | 1 | 0 | 6 months ago | [SmolDVI](https://github.com/Wren6991/SmolDVI)/677 | Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs |
| 19 | 3 | 0 | 6 months ago | [up5k_osc](https://github.com/emeb/up5k_osc)/678 | None |
| 19 | 2 | 0 | 19 days ago | [dbgbus](https://github.com/ZipCPU/dbgbus)/679 | A collection of debugging busses developed and presented at zipcpu.com |
| 19 | 1 | 0 | 4 years ago | [8bit-computer](https://github.com/lightcode/8bit-computer)/680 | Simple 8-bit computer build in Verilog |
| 19 | 1 | 0 | 1 year, 21 days ago | [ics-adpcm](https://github.com/dan-rodrigues/ics-adpcm)/681 | Programmable multichannel ADPCM decoder for FPGA |
| 19 | 4 | 2 | 1 year, 1 month ago | [SoC_Automation](https://github.com/habibagamal/SoC_Automation)/682 | SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports AMBA AHB and APB.  |
| 19 | 0 | 1 | a month ago | [LunaPnR](https://github.com/asicsforthemasses/LunaPnR)/683 | LunaPnR is a place and router for integrated circuits |
| 19 | 4 | 0 | 1 year, 5 months ago | [RISC-V](https://github.com/VenciFreeman/RISC-V)/684 | A simple RISC-V CPU written in Verilog. |
| 19 | 3 | 2 | 24 days ago | [OpenIRV](https://github.com/OVGN/OpenIRV)/685 | Open-source thermal camera project |
| 19 | 2 | 0 | 5 years ago | [QuickSilverNEO](https://github.com/HeavyPixels/QuickSilverNEO)/686 | None |
| 19 | 0 | 0 | 1 year, 6 months ago | [ulx3s_examples](https://github.com/lawrie/ulx3s_examples)/687 | Example Verilog code for Ulx3s |
| 19 | 8 | 1 | 2 months ago | [nica](https://github.com/acsl-technion/nica)/688 | An infrastructure for inline acceleration of network applications |
| 19 | 2 | 0 | 6 years ago | [BCOpenMIPS](https://github.com/binderclip/BCOpenMIPS)/689 | Ë∑üÁùÄ„ÄäËá™Â∑±Âä®ÊâãÂÜô CPU„Äã‰π¶‰∏äÂÜôÁöÑ OpenMIPS CPU„ÄÇ |
| 19 | 5 | 0 | 4 months ago | [mpsoc_example](https://github.com/aignacio/mpsoc_example)/690 | None |
| 19 | 15 | 1 | 3 years ago | [c64-dodgypla](https://github.com/desaster/c64-dodgypla)/691 | Commodore 64 PLA replacement |
| 19 | 4 | 0 | 1 year, 3 months ago | [3DORGB](https://github.com/citrus3000psi/3DORGB)/692 | RGB Project for most 3DO consoles. |
| 19 | 3 | 0 | 4 years ago | [OpenMIPS](https://github.com/muzilinxi90/OpenMIPS)/693 | OpenMIPS‚Äî‚Äî„ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„ÄãÂ§ÑÁêÜÂô®ÈÉ®ÂàÜ |
| 19 | 5 | 31 | 5 months ago | [TART](https://github.com/tmolteno/TART)/694 | Transient Array Radio Telescope |
| 19 | 4 | 7 | 5 years ago | [vector06cc](https://github.com/svofski/vector06cc)/695 | –í–µ–∫—Ç–æ—Ä-06—Ü –≤ –ü–õ–ò–° / Vector-06c in FPGA |
| 19 | 11 | 0 | 3 months ago | [Chisel-FFT-generator](https://github.com/IA-C-Lab-Fudan/Chisel-FFT-generator)/696 | FFT generator  using Chisel |
| 18 | 4 | 0 | 9 years ago | [verilog-vga-controller](https://github.com/mstump/verilog-vga-controller)/697 | A very simple VGA controller written in verilog |
| 18 | 4 | 0 | 3 months ago | [fpga](https://github.com/sam210723/fpga)/698 | Collection of projects for various FPGA development boards |
| 18 | 8 | 1 | 2 years ago | [ComputerArchitectureLab](https://github.com/Summer-Summer/ComputerArchitectureLab)/699 | This repository is used to release the Labs of Computer Architecture Course from USTC |
| 18 | 5 | 1 | 1 year, 11 months ago | [max2-audio-dac](https://github.com/dilshan/max2-audio-dac)/700 | 24-bit Stereo Audio DAC for Raspberry Pi |
| 18 | 2 | 0 | 4 years ago | [PitchShifter](https://github.com/jmt329/PitchShifter)/701 | Change the pitch of your voice in real-time! |
| 18 | 1 | 0 | 8 months ago | [biggateboy](https://github.com/racerxdl/biggateboy)/702 | WIP Big FPGA Gameboy |
| 18 | 10 | 8 | 4 years ago | [pars](https://github.com/subutai-attic/pars)/703 | None |
| 18 | 8 | 1 | 1 year, 8 months ago | [Low-Cost-and-Programmable-CRC](https://github.com/FPGA-Networking/Low-Cost-and-Programmable-CRC)/704 | Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA" |
| 18 | 9 | 3 | 11 months ago | [MemTest_MiSTer](https://github.com/MiSTer-devel/MemTest_MiSTer)/705 | None |
| 18 | 5 | 9 | 9 years ago | [hdl_devel](https://github.com/casper-astro/hdl_devel)/706 | A new CASPER toolflow based on an HDL primitives library |
| 18 | 8 | 0 | 11 months ago | [qemu-hdl-cosim](https://github.com/RSPwFPGAs/qemu-hdl-cosim)/707 | VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs |
| 18 | 10 | 0 | 6 years ago | [Hardware_circular_buffer_controller](https://github.com/wtiandong/Hardware_circular_buffer_controller)/708 | This is a circular buffer controller used in FPGA. |
| 18 | 6 | 6 | 7 months ago | [shapool-core](https://github.com/jkiv/shapool-core)/709 | FPGA core for SHA256d mining targeting Lattice iCE40 devices. |
| 18 | 5 | 1 | 1 year, 3 months ago | [polyphony](https://github.com/Kenji-Ishimaru/polyphony)/710 | 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware. |
| 18 | 5 | 0 | 2 years ago | [RePLIA](https://github.com/WarwickEPR/RePLIA)/711 | FPGA Based lock in amplifier |
| 18 | 8 | 0 | 8 months ago | [ps-fpga](https://github.com/PS-FPGA/ps-fpga)/712 | The PS-FPGA project (top level) |
| 18 | 0 | 0 | 4 years ago | [sdaccel_chisel_integration](https://github.com/necst/sdaccel_chisel_integration)/713 | Chisel Project for Integrating RTL code into SDAccel |
| 18 | 0 | 0 | 2 years ago | [risc-v](https://github.com/Cra2yPierr0t/risc-v)/714 | RISC-V„ÅÆCPU‰Ωú„Å£„Åü |
| 18 | 1 | 0 | 2 years ago | [spi_tb](https://github.com/cr1901/spi_tb)/715 | CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys |
| 18 | 6 | 0 | 3 years ago | [OV7670_NEXYS4_Verilog](https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog)/716 | This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog |
| 18 | 8 | 0 | 1 year, 7 months ago | [usb2sniffer](https://github.com/ultraembedded/usb2sniffer)/717 | USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware) |
| 18 | 25 | 1 | 6 days ago | [XilinxCEDStore](https://github.com/Xilinx/XilinxCEDStore)/718 | This store contains Configurable Example Designs. |
| 18 | 15 | 1 | 9 years ago | [MIPS-in-Verilog](https://github.com/alok-upadhyay/MIPS-in-Verilog)/719 | An implementation of MIPS single cycle datapath in Verilog.  |
| 18 | 2 | 2 | 1 year, 2 months ago | [raiden](https://github.com/IBM/raiden)/720 | Raiden project |
| 18 | 3 | 5 | 1 year, 6 months ago | [MiSTer-Arcade-SEGASYS1](https://github.com/MrX-8B/MiSTer-Arcade-SEGASYS1)/721 | FPGA implementation of SEGA SYSTEM 1 arcade board |
| 18 | 3 | 1 | 1 year, 3 months ago | [INT_FP_MAC](https://github.com/erihsu/INT_FP_MAC)/722 | INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed. |
| 18 | 15 | 0 | 2 years ago | [digital_lab](https://github.com/KorotkiyEugene/digital_lab)/723 | Laboratory works for digital electronics course in Kyiv Polytechnic Institute, Department of Design of Electronic Digital Equipment, Electronics faculty |
| 18 | 10 | 0 | 1 year, 1 month ago | [Reindeer_Step](https://github.com/PulseRain/Reindeer_Step)/724 | Reindeer Soft CPU for Step CYC10 FPGA board |
| 18 | 10 | 0 | 3 years ago | [SHA256Hasher](https://github.com/Goshik92/SHA256Hasher)/725 | SHA-256 IP core for ZedBoard (Zynq SoC) |
| 18 | 6 | 0 | 3 years ago | [tinyfpga-bx-game-soc](https://github.com/gundy/tinyfpga-bx-game-soc)/726 | A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games |
| 18 | 3 | 0 | 5 years ago | [verilog_tutorials_BB](https://github.com/peepo/verilog_tutorials_BB)/727 | verilog tutorials for iCE40HX8K Breakout Board |
| 18 | 2 | 0 | 2 months ago | [ws2812-core](https://github.com/mattvenn/ws2812-core)/728 | verilog core for ws2812 leds |
| 18 | 5 | 0 | 1 year, 1 month ago | [NeoChips](https://github.com/neogeodev/NeoChips)/729 | Replacement "chips" for NeoGeo systems |
| 17 | 1 | 0 | 4 years ago | [fpga-sram](https://github.com/mattvenn/fpga-sram)/730 | mystorm sram test |
| 17 | 0 | 1 | 1 year, 5 months ago | [TurboMaster](https://github.com/go4retro/TurboMaster)/731 | Reverse Engineering of the Schnedler Systems 4MHz TurboMaster accelerator cartridge for the Commodore 64 |
| 17 | 4 | 0 | 18 days ago | [jt89](https://github.com/jotego/jt89)/732 | sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility |
| 17 | 10 | 0 | 2 years ago | [verilog-doc](https://github.com/Explainaur/verilog-doc)/733 | All About HDL |
| 17 | 3 | 0 | 8 months ago | [SpGEMM](https://github.com/sfu-arch/SpGEMM)/734 | None |
| 17 | 4 | 1 | 4 years ago | [handwriting-recognition-using-neural-networks-on-FPGA-final-year-project](https://github.com/ironstein0/handwriting-recognition-using-neural-networks-on-FPGA-final-year-project)/735 | None |
| 17 | 5 | 1 | 5 years ago | [mips](https://github.com/HaleLu/mips)/736 | MipsÂ§ÑÁêÜÂô®‰ªøÁúüËÆæËÆ° |
| 17 | 12 | 8 | 4 months ago | [Archie_MiSTer](https://github.com/MiSTer-devel/Archie_MiSTer)/737 | Acorn Archimedes for MiSTer |
| 17 | 4 | 1 | a month ago | [rodinia](https://github.com/pablomarx/rodinia)/738 | AGM bitstream utilities and decoded files from Supra |
| 17 | 0 | 1 | 8 months ago | [Deep-DarkFantasy](https://github.com/b1f6c1c4/Deep-DarkFantasy)/739 | Global Dark Mode for ALL apps on ANY platforms. |
| 17 | 7 | 0 | 5 years ago | [PCIE_AXI_BRIDGE](https://github.com/SanjayRai/PCIE_AXI_BRIDGE)/740 | Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices |
| 17 | 4 | 1 | 8 months ago | [subservient](https://github.com/olofk/subservient)/741 | Small SERV-based SoC primarily for OpenMPW tapeout |
| 17 | 7 | 1 | 4 years ago | [iir-bandstop-filter](https://github.com/amoudgl/iir-bandstop-filter)/742 | Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic |
| 17 | 5 | 0 | 11 years ago | [opengg](https://github.com/lzw545/opengg)/743 | OpenGL-like graphics pipeline on a Xilinx FPGA |
| 17 | 7 | 5 | 5 years ago | [polaris](https://github.com/KestrelComputer/polaris)/744 | RISC-V RV64IS-compatible processor for the Kestrel-3 |
| 17 | 9 | 0 | 3 years ago | [pciebench-netfpga](https://github.com/pcie-bench/pciebench-netfpga)/745 |  pcie-bench code for NetFPGA/VCU709 cards  |
| 17 | 12 | 1 | 3 years ago | [Viterbi-Decoder-in-Verilog](https://github.com/jfoshea/Viterbi-Decoder-in-Verilog)/746 | An efficient implementation of the Viterbi decoding algorithm in Verilog |
| 17 | 5 | 0 | 6 years ago | [orgexp](https://github.com/zhanghai/orgexp)/747 | Computer Organization Experiment, Shi Qingsong, Zhejiang University. |
| 17 | 4 | 2 | 6 years ago | [icestickPWM](https://github.com/wd5gnr/icestickPWM)/748 | Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo) |
| 17 | 4 | 0 | 3 years ago | [Flappy-Bird](https://github.com/BlusLiu/Flappy-Bird)/749 | FPGA program :VGA-GAME |
| 17 | 14 | 0 | 7 years ago | [logi-pong-chu-examples](https://github.com/fpga-logi/logi-pong-chu-examples)/750 | example code for the logi-boards from pong chu HDL book |
| 17 | 10 | 0 | 3 years ago | [FFTVisualizer](https://github.com/Goshik92/FFTVisualizer)/751 | This project demonstrates DSP capabilities of Terasic DE2-115 |
| 17 | 3 | 0 | 1 year, 5 months ago | [CNN-Accelerator-Implementation-based-on-Eyerissv2](https://github.com/arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2)/752 | None |
| 17 | 1 | 1 | 7 months ago | [xyloni](https://github.com/Efinix-Inc/xyloni)/753 | This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board. |
| 17 | 6 | 0 | 6 years ago | [nes_mappers](https://github.com/ClusterM/nes_mappers)/754 | NES mappers |
| 17 | 12 | 1 | 6 years ago | [AHB_Bus_Matrix](https://github.com/Lianghao-Yuan/AHB_Bus_Matrix)/755 | None |
| 17 | 2 | 5 | 1 year, 11 months ago | [fluent10g](https://github.com/aoeldemann/fluent10g)/756 | Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet |
| 17 | 10 | 0 | 8 months ago | [vivado-ip-cores](https://github.com/CospanDesign/vivado-ip-cores)/757 | IP Cores that can be used within Vivado |
| 17 | 6 | 0 | 4 years ago | [computer-systems-ucas](https://github.com/sailordiary/computer-systems-ucas)/758 | ‰∏≠ÂõΩÁßëÂ≠¶Èô¢Â§ßÂ≠¶ ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜFPGAÂÆûÈ™åËØæÁ®ã - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session |
| 17 | 6 | 0 | 4 years ago | [Autonomous-Drone-Design](https://github.com/ISKU/Autonomous-Drone-Design)/759 | Design real-time image processing, object recognition and PID control for Autonomous Drone. |
| 17 | 12 | 0 | 3 years ago | [32-bit-MIPS-Processor](https://github.com/sevvalmehder/32-bit-MIPS-Processor)/760 | A 32-bit MIPS processor used Altera Quartus II with Verilog. |
| 17 | 16 | 0 | 3 years ago | [FPGA_SM4](https://github.com/raymondrc/FPGA_SM4)/761 | FPGA implementation of Chinese SM4 encryption algorithm. |
| 17 | 6 | 0 | 8 years ago | [FPGA_Stereo_Depth_Map](https://github.com/jamesrivas/FPGA_Stereo_Depth_Map)/762 | None |
| 17 | 13 | 1 | 5 years ago | [lisnoc](https://github.com/TUM-LIS/lisnoc)/763 | LIS Network-on-Chip Implementation |
| 17 | 1 | 0 | 3 months ago | [Verilaptor](https://github.com/kudelskisecurity/Verilaptor)/764 | None |
| 17 | 4 | 0 | 9 years ago | [amber_samples](https://github.com/dwelch67/amber_samples)/765 | None |
| 17 | 10 | 0 | 3 years ago | [posture_recognition_CNN](https://github.com/cxdzyq1110/posture_recognition_CNN)/766 | To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different responses to all kinds of human's postures. But the process is very difficult as well, because usually it is very slow and power-consuming, and requires a very large memory space. Here we focus on real-time posture recognition, and try to make the machine "know" what posture we make. The posture recognition system is consisted of DE10-Nano SoC FPGA Kit, a camera, and an HDMI monitor. SoC FPGA captures video streams from the camera, recognizes human postures with a CNN model, and finally shows the original video and classification result (standing, walking, waving, etc.) via HDMI interface. |
| 17 | 6 | 0 | 3 years ago | [Nexys-4-DDR-Ethernet-Mac](https://github.com/chasep255/Nexys-4-DDR-Ethernet-Mac)/767 | Ethernet MAC for the Digilent Nexys 4 DDR FPGA. |
| 17 | 5 | 0 | 2 months ago | [SortingNetwork](https://github.com/john9636/SortingNetwork)/768 | Implement a bitonic sorting network on FPGA |
| 17 | 6 | 2 | 10 months ago | [Simulator_CPU](https://github.com/ayzk/Simulator_CPU)/769 | Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog |
| 17 | 9 | 0 | 1 year, 7 months ago | [Azure-SDR](https://github.com/Elrori/Azure-SDR)/770 | SW SDR |
| 17 | 3 | 0 | 8 months ago | [arrowzip](https://github.com/ZipCPU/arrowzip)/771 | A ZipCPU based demonstration of the MAX1000 FPGA board |
| 17 | 3 | 0 | 5 years ago | [Hardware-Accelerated-SNN](https://github.com/arpanvyas/Hardware-Accelerated-SNN)/772 | Architecture for Spiking Neural Network |
| 16 | 12 | 0 | 2 years ago | [matrix-voice-fpga](https://github.com/matrix-io/matrix-voice-fpga)/773 | HDL code for the MATRIX Voice's Spartan 6 FPGA http://voice.matrix.one |
| 16 | 9 | 0 | 2 years ago | [CyNAPSEv11](https://github.com/saunak1994/CyNAPSEv11)/774 | The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL |
| 16 | 3 | 0 | 3 years ago | [cpld-6502](https://github.com/Arlet/cpld-6502)/775 | 6502 CPU in 4 small CPLDs |
| 16 | 4 | 0 | 1 year, 10 months ago | [Jaguar_MiSTer_new](https://github.com/ElectronAsh/Jaguar_MiSTer_new)/776 | None |
| 17 | 10 | 0 | 2 months ago | [zuma-fpga](https://github.com/adbrant/zuma-fpga)/777 | Fine Grain FPGA Overlay Architecture and Tools |
| 16 | 13 | 0 | 11 months ago | [FPGA_DevKit_HX1006A](https://github.com/eda-lab/FPGA_DevKit_HX1006A)/778 | None |
| 16 | 2 | 0 | 7 years ago | [parallel-processor-design](https://github.com/sdasgup3/parallel-processor-design)/779 | Super scalar Processor design  |
| 16 | 14 | 1 | 8 years ago | [ASIC](https://github.com/vlsi1217/ASIC)/780 | EE 287 2012 Fall |
| 16 | 2 | 0 | 8 months ago | [NoobsCpu-8bit](https://github.com/supratimdas/NoobsCpu-8bit)/781 | A simple 8bit CPU. |
| 16 | 5 | 0 | 6 years ago | [cpus-pdp8](https://github.com/lisper/cpus-pdp8)/782 | FPGA based PDP-8/i clone in verilog.  Includes several TSS/8 sources and utiltities to build from source |
| 16 | 9 | 0 | 13 years ago | [verilog_cordic_core](https://github.com/freecores/verilog_cordic_core)/783 | configurable cordic core in verilog |
| 16 | 5 | 2 | 7 years ago | [Modular-Exponentiation](https://github.com/lajanugen/Modular-Exponentiation)/784 | Verilog Implementation of modular exponentiation using Montgomery multiplication |
| 16 | 2 | 1 | 2 years ago | [Conways-Game-of-Life-with-Vlang](https://github.com/fuyutarow/Conways-Game-of-Life-with-Vlang)/785 |  Conway's life game in V |
| 16 | 5 | 0 | 5 years ago | [icestick](https://github.com/wd5gnr/icestick)/786 | Simple demo for Lattice iCEstick board as seen on Hackaday |
| 16 | 2 | 0 | 6 years ago | [WitnessProtection](https://github.com/feiranchen/WitnessProtection)/787 | in FPGA |
| 16 | 22 | 1 | 3 years ago | [moneroasic](https://github.com/stremovsky/moneroasic)/788 | Cryptonight Monero Verilog code for ASIC |
| 16 | 9 | 0 | 4 years ago | [TinyFPGA-SoC](https://github.com/tinyfpga/TinyFPGA-SoC)/789 | Opensource building blocks for TinyFPGA microcontrollers and retro computers. |
| 16 | 7 | 0 | 9 years ago | [mcs-4](https://github.com/freecores/mcs-4)/790 | 4004 CPU and MCS-4 family chips |
| 16 | 5 | 4 | 20 days ago | [VossII](https://github.com/TeamVoss/VossII)/791 | The source code to the Voss II Hardware Verification Suite |
| 16 | 3 | 2 | 4 days ago | [gateware](https://github.com/betrusted-io/gateware)/792 | IP submodules, formatted for easier CI integration |
| 16 | 13 | 0 | 5 years ago | [Asynchronous-FIFO](https://github.com/JonathanJing/Asynchronous-FIFO)/793 | Asynchronous fifo in verilog |
| 16 | 7 | 0 | 2 years ago | [XCryptCore](https://github.com/crypt-xie/XCryptCore)/794 | Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.) |
| 16 | 1 | 0 | 11 days ago | [usb_cdc](https://github.com/ulixxe/usb_cdc)/795 | Full Speed USB interface for FPGA and ASIC designs |
| 16 | 0 | 0 | 2 years ago | [wbfmtx](https://github.com/ZipCPU/wbfmtx)/796 | A wishbone controlled FM transmitter hack |
| 16 | 11 | 0 | 2 years ago | [Verilog-FIR](https://github.com/Grootzz/Verilog-FIR)/797 | FIR implemention with Verilog |
| 16 | 17 | 1 | 11 years ago | [dvb_s2_ldpc_decoder](https://github.com/freecores/dvb_s2_ldpc_decoder)/798 | DVB-S2 LDPC Decoder |
| 16 | 6 | 0 | 5 years ago | [riffa2](https://github.com/promach/riffa2)/799 | Full duplex version of https://github.com/KastnerRG/riffa/issues/30 |
| 16 | 12 | 14 | a month ago | [sancus-core](https://github.com/sancus-tee/sancus-core)/800 | Minimal OpenMSP430 hardware extensions for isolation and attestation |
| 16 | 7 | 0 | 2 months ago | [MIDI-Stepper-Synth-V2](https://github.com/jzkmath/MIDI-Stepper-Synth-V2)/801 | Virginia Tech AMP Lab Version of the MIDI Stepper Synth. Uses FPGA and 32 Stepper Motors. |
| 16 | 14 | 1 | 4 years ago | [fpga-nn](https://github.com/roboticslab-uc3m/fpga-nn)/802 | NN on FPGA |
| 16 | 9 | 0 | 17 years ago | [jtag](https://github.com/freecores/jtag)/803 | JTAG Test Access Port (TAP) |
| 16 | 15 | 0 | 2 years ago | [gameduino](https://github.com/Godzil/gameduino)/804 | My own version of the @JamesBowman's Gameduino file repository |
| 16 | 10 | 0 | 5 years ago | [heterosim](https://github.com/RCSL-HKUST/heterosim)/805 | HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design space exploration is enabled by a wide range of system configurations. A complete simulation flow with compiler support is provided so that a full system simulation can be performed with various performance metrics returned. |
| 16 | 5 | 0 | 2 years ago | [HDLBits_Practice_verilog](https://github.com/M-HHH/HDLBits_Practice_verilog)/806 | This is a practice of verilog coding  |
| 16 | 13 | 1 | 3 years ago | [FPGA_rtime_HDR_video](https://github.com/sh-vlad/FPGA_rtime_HDR_video)/807 | We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.  |
| 16 | 6 | 1 | 2 years ago | [ZBC---The-Zero-Board-Computer](https://github.com/donnaware/ZBC---The-Zero-Board-Computer)/808 | Based heavily on zet.aluzina.org and Terasic DE0 |
| 16 | 4 | 0 | 7 years ago | [magukara](https://github.com/Murailab-arch/magukara)/809 | FPGA-based open-source network tester |
| 16 | 5 | 1 | a month ago | [saxonsoc-ulx3s-bin](https://github.com/lawrie/saxonsoc-ulx3s-bin)/810 | The binaries for SaxonSoc Linux and other configurations |
| 16 | 3 | 1 | 2 years ago | [TMR](https://github.com/ThalesGroup/TMR)/811 | Triple Modular Redundancy  |
| 16 | 6 | 0 | 6 months ago | [core_dbg_bridge](https://github.com/ultraembedded/core_dbg_bridge)/812 | UART -> AXI Bridge |
| 16 | 2 | 0 | 1 year, 6 months ago | [mips-cpu](https://github.com/skyzh/mips-cpu)/813 | üíª A 5-stage pipeline MIPS CPU implementation in Verilog. |
| 16 | 3 | 0 | 10 months ago | [hello-verilog](https://github.com/milochen0418/hello-verilog)/814 | Hello Verilog by Mac + VSCode  |
| 16 | 0 | 0 | 3 years ago | [gameboy-sound-chip](https://github.com/aselker/gameboy-sound-chip)/815 | None |
| 16 | 5 | 0 | 3 years ago | [DSITx](https://github.com/MightyDevices/DSITx)/816 | FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display |
| 16 | 1 | 0 | 17 days ago | [ARMLEG](https://github.com/ronitrex/ARMLEG)/817 | Multi-cycle pipelined ARM-LEGv8 CPU with Forwarding and Hazard Detection. |
| 16 | 5 | 0 | 10 years ago | [openmsp430](https://github.com/dlitz/openmsp430)/818 | openMSP430 CPU core (from OpenCores) |
| 16 | 10 | 0 | 4 years ago | [Curso-Electronica-Digital-para-makers-con-FPGAs-Libres](https://github.com/Obijuan/Curso-Electronica-Digital-para-makers-con-FPGAs-Libres)/819 | Curso de 35h sobre el dise√±o de sistemas digitales usando FPGAs libres, orientado para makers |
| 16 | 4 | 0 | 1 year, 8 months ago | [riscv_sbc](https://github.com/ultraembedded/riscv_sbc)/820 | A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board. |
| 16 | 12 | 0 | 3 years ago | [riscvv](https://github.com/panweitao/riscvv)/821 | an open source uvm verification platform for e200 (riscv) |
| 16 | 10 | 0 | 2 years ago | [Verilog-Adders](https://github.com/mongrelgem/Verilog-Adders)/822 | Implementing Different Adder Structures in Verilog |
| 15 | 1 | 0 | 10 years ago | [Oberwolfach-explorations](https://github.com/peterlefanulumsdaine/Oberwolfach-explorations)/823 | collaboration on work in progress |
| 15 | 13 | 0 | 8 months ago | [fpga-sdk-prj](https://github.com/syntacore/fpga-sdk-prj)/824 | FPGA-based SDK projects for SCRx cores |
| 15 | 0 | 0 | 2 years ago | [FPGAGameBoy](https://github.com/Chockichoc/FPGAGameBoy)/825 | an implementation of the GameBoy in Verilog |
| 15 | 2 | 1 | 3 years ago | [mikrobus-upduino](https://github.com/mmicko/mikrobus-upduino)/826 | Dual MikroBUS board for Upduino 2 FPGA |
| 15 | 4 | 0 | 4 months ago | [public](https://github.com/VeriGOOD-ML/public)/827 | None |
| 15 | 12 | 0 | 5 years ago | [Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM](https://github.com/AmeerAbdelhadi/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM)/828 | Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM) |
| 15 | 22 | 2 | 3 years ago | [FPGA-Keccak-Miner](https://github.com/0x2fed/FPGA-Keccak-Miner)/829 | None |
| 15 | 1 | 1 | 3 months ago | [risc8](https://github.com/osresearch/risc8)/830 | Mostly AVR compatible FPGA soft-core |
| 15 | 1 | 0 | 3 days ago | [Home-Brew-Computer](https://github.com/gpthimble/Home-Brew-Computer)/831 | SystemOT, yet another home brew cpu. |
| 15 | 9 | 0 | 1 year, 5 months ago | [8bit_MicroComputer_Verilog](https://github.com/TheSUPERCD/8bit_MicroComputer_Verilog)/832 | This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a breadboard, it has the functionalities of his computer and modelled using Verilog HDL. This was developed for the Mini Project in Digital Systems course in my 3rd semester at IIT Palakkad. |
| 15 | 10 | 0 | 4 years ago | [axi-ddr3](https://github.com/kdurant/axi-ddr3)/833 | Â≠¶‰π†AXIÊé•Âè£Ôºå‰ª•Âèäxilinx DDR3 IP‰ΩøÁî® |
| 15 | 1 | 0 | 3 years ago | [UPduino-Mecrisp-Ice-15kB](https://github.com/igor-m/UPduino-Mecrisp-Ice-15kB)/834 | Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library. |
| 15 | 3 | 0 | 10 months ago | [bitmips2019](https://github.com/Silverster98/bitmips2019)/835 | None |
| 15 | 0 | 0 | 3 years ago | [iPxs-Text](https://github.com/juanmard/iPxs-Text)/836 | Text for a iPxs-Collection. |
| 15 | 3 | 1 | 5 years ago | [Menu_MIST](https://github.com/sorgelig/Menu_MIST)/837 | Dummy FPGA core to display menu at startup |
| 15 | 4 | 1 | 5 years ago | [dyract](https://github.com/warclab/dyract)/838 | DyRACT Open Source Repository |
| 15 | 2 | 0 | 2 years ago | [fpga_1943](https://github.com/fredrequin/fpga_1943)/839 | Verilog re-implementation of the famous CAPCOM arcade game |
| 15 | 14 | 0 | 3 years ago | [single-cycle-CPU](https://github.com/Liu-YT/single-cycle-CPU)/840 | ÂçïÂë®ÊúüCPUËÆæËÆ°‰∏éÂÆûÁé∞ |
| 15 | 3 | 0 | 2 months ago | [rotfpga](https://github.com/htfab/rotfpga)/841 | A reconfigurable logic circuit made of identical rotatable tiles. |
| 15 | 2 | 0 | 3 years ago | [pinky8bitcpu](https://github.com/ikotler/pinky8bitcpu)/842 | Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3 |
| 15 | 4 | 0 | 6 years ago | [Computer-Architecture](https://github.com/nblintao/Computer-Architecture)/843 | A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache. |
| 15 | 13 | 0 | 2 years ago | [Pmod-I2S2](https://github.com/Digilent/Pmod-I2S2)/844 | None |
| 15 | 3 | 0 | 6 years ago | [FPGA](https://github.com/JeremyJiWZ/FPGA)/845 | computer hardware system including ps2/vga with tank war game in verilog and mips |
| 15 | 4 | 1 | 4 years ago | [fpga-wpa-psk-bruteforcer](https://github.com/davidgfnet/fpga-wpa-psk-bruteforcer)/846 | WPA-PSK cracking for FPGA devices |
| 15 | 11 | 0 | a month ago | [Atari7800_MiSTer](https://github.com/Kitrinx/Atari7800_MiSTer)/847 | Atari 7800 for MiSTer |
| 15 | 9 | 4 | 11 months ago | [Arcade-GnG_MiSTer](https://github.com/MiSTer-devel/Arcade-GnG_MiSTer)/848 | Arcade Ghosts'n Goblins for MiSTer |
| 15 | 11 | 1 | a month ago | [Radix-2-FFT](https://github.com/vinamarora8/Radix-2-FFT)/849 | Verilog code for a circuit implementation of Radix-2 FFT |
| 15 | 6 | 0 | 10 months ago | [DVP_to_UDP](https://github.com/KoroB14/DVP_to_UDP)/850 | Uncompressed video uver UDP using 1000BASE-T Ethernet on Cyclone IV FPGA |
| 15 | 3 | 0 | 4 months ago | [xiaohaizi_cpu](https://github.com/fatheroflink/xiaohaizi_cpu)/851 | None |
| 15 | 10 | 0 | 2 years ago | [verilog-divider](https://github.com/risclite/verilog-divider)/852 | a super-simple pipelined verilog divider. flexible to define stages |
| 15 | 6 | 4 | 2 years ago | [yosys-bench](https://github.com/YosysHQ/yosys-bench)/853 | Benchmarks for Yosys development |
| 15 | 8 | 0 | 3 years ago | [Computer-Organization-and-Architecture-LAB](https://github.com/vedic-partap/Computer-Organization-and-Architecture-LAB)/854 | Solution to COA LAB Assgn, IIT Kharagpur |
| 15 | 1 | 0 | 21 days ago | [BubbleDrive8](https://github.com/ika-musume/BubbleDrive8)/855 | Konami Bubble System Bubble Memory Cartridge FBM-#101 Emulator |
| 15 | 4 | 0 | 8 months ago | [icozip](https://github.com/ZipCPU/icozip)/856 | A ZipCPU demonstration port for the icoboard |
| 15 | 2 | 0 | 1 year, 9 months ago | [Nu6509](https://github.com/go4retro/Nu6509)/857 | Emulate a 6509 with a 6502 |
| 15 | 1 | 0 | 8 days ago | [verilog](https://github.com/HarmonInstruments/verilog)/858 | None |
| 15 | 2 | 0 | 7 months ago | [CortexM0_SoC_Task](https://github.com/flyjancy/CortexM0_SoC_Task)/859 | Step by step tutorial for building CortexM0 SoC |
| 15 | 1 | 0 | 1 year, 1 month ago | [legv8](https://github.com/phillbush/legv8)/860 | LEGv8 CPU implementation and some tools like a LEGv8 assembler |
| 15 | 6 | 1 | 5 years ago | [dnn-sim](https://github.com/tayler-hetherington/dnn-sim)/861 | None |
| 15 | 8 | 7 | 6 years ago | [pifo-hardware](https://github.com/programmable-scheduling/pifo-hardware)/862 | None |
| 15 | 13 | 0 | 2 years ago | [Zynq-7000-DPU-TRD](https://github.com/sumilao/Zynq-7000-DPU-TRD)/863 | Zynq-7000 DPU TRD |
| 15 | 3 | 1 | 7 years ago | [descrypt-ztex-bruteforcer](https://github.com/Gifts/descrypt-ztex-bruteforcer)/864 | descrypt-ztex-bruteforcer |
| 15 | 1 | 0 | 4 years ago | [iCEstick-hacks](https://github.com/r4d10n/iCEstick-hacks)/865 | iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter |
| 15 | 6 | 0 | 5 years ago | [gng](https://github.com/liuguangxi/gng)/866 | Gaussian noise generator Verilog IP core |
| 15 | 3 | 2 | 2 years ago | [SNKVerilog](https://github.com/neogeodev/SNKVerilog)/867 | Verilog definitions of custom SNK chips, for repairs and preservation. |
| 15 | 13 | 6 | 4 months ago | [rp_lock-in_pid](https://github.com/marceluda/rp_lock-in_pid)/868 | Lock-in and PID application for RedPitaya enviroment |
| 15 | 2 | 0 | 1 year, 11 months ago | [color3](https://github.com/tomverbeure/color3)/869 | Information about eeColor Color3 HDMI FPGA board |
| 15 | 3 | 1 | 11 months ago | [UltiMem64](https://github.com/go4retro/UltiMem64)/870 | Commodore 64 Internal RAM Expansion with integrated MMU |
| 15 | 10 | 1 | 7 years ago | [i2s](https://github.com/skristiansson/i2s)/871 | i2s core, with support for both transmit and receive |
| 15 | 4 | 0 | 2 years ago | [yoloRISC](https://github.com/gsomlo/yoloRISC)/872 | A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga |
| 15 | 13 | 0 | 2 years ago | [Interface-Protocol-in-Verilog](https://github.com/halftop/Interface-Protocol-in-Verilog)/873 | Interface Protocol in Verilog |
| 15 | 11 | 0 | 5 years ago | [AXI_BFM](https://github.com/ptracton/AXI_BFM)/874 | AXI4 BFM in Verilog |
| 15 | 0 | 0 | 4 years ago | [RISCV-CPU](https://github.com/kzoacn/RISCV-CPU)/875 | SJTU Computer Architecture(1) Hw |
| 15 | 2 | 1 | 7 months ago | [tee-hardware](https://github.com/uec-hanken/tee-hardware)/876 | TEE hardware - based on the chipyard repository - hardware to accelerate TEE |
| 15 | 9 | 0 | 3 years ago | [RISC-Processor](https://github.com/jbush001/RISC-Processor)/877 | 32-bit RISC processor |
| 15 | 10 | 0 | 6 years ago | [NetFPGA-10G-UPB-OpenFlow](https://github.com/pc2/NetFPGA-10G-UPB-OpenFlow)/878 | An OpenFlow implementation for the NetFPGA-10G card |
| 15 | 4 | 1 | 2 years ago | [net2axis](https://github.com/lucasbrasilino/net2axis)/879 | Verilog network module. Models network traffic from pcap to AXI-Stream |
| 15 | 2 | 0 | 2 years ago | [ice40_8bitworkshop](https://github.com/n24bass/ice40_8bitworkshop)/880 |  "Designing Video Game Hardware in Verilog" in  iCE40HX8K Breakout Board. |
| 15 | 2 | 0 | 6 months ago | [CNN-Accelerator-VLSI](https://github.com/lirui-shanghaitech/CNN-Accelerator-VLSI)/881 | Convolutional accelerator kernel, target ASIC & FPGA |
| 15 | 3 | 0 | 5 years ago | [fpga-synth](https://github.com/UA3MQJ/fpga-synth)/882 | FPGA based modular synth. |
| 15 | 10 | 0 | 1 year, 3 months ago | [sha3](https://github.com/secworks/sha3)/883 | FIPS 202 compliant SHA-3 core in Verilog |
| 15 | 22 | 0 | 7 months ago | [CE202-LC-Lab-Manual](https://github.com/aut-ce/CE202-LC-Lab-Manual)/884 | Manual and Template Sources of Logic Circuit Laboratory  (Verilog Templates) |
| 15 | 6 | 0 | 2 years ago | [up5k_vga](https://github.com/emeb/up5k_vga)/885 | A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA |
| 15 | 5 | 0 | 6 years ago | [fpga-spartan6](https://github.com/ucb-bar/fpga-spartan6)/886 | Support for zScale on Spartan6 FPGAs |
| 15 | 3 | 0 | 10 months ago | [riscv-core](https://github.com/ombhilare999/riscv-core)/887 | A customized RISCV core made using verilog |
| 15 | 8 | 0 | 2 years ago | [Delta-sigma-ADC-verilog](https://github.com/Elrori/Delta-sigma-ADC-verilog)/888 | Delta-sigma ADC,PDM audio FPGA Implementation |
| 15 | 9 | 0 | 3 years ago | [fpga-tutorial](https://github.com/pwmarcz/fpga-tutorial)/889 | FPGA tutorial |
| 14 | 11 | 0 | 3 years ago | [wb_sdram_ctrl](https://github.com/skristiansson/wb_sdram_ctrl)/890 | SDRAM controller with multiple wishbone slave ports |
| 14 | 2 | 1 | 2 years ago | [galaksija](https://github.com/emard/galaksija)/891 | Galaksija computer for FPGA |
| 14 | 5 | 0 | 8 years ago | [80211scrambler](https://github.com/travisgoodspeed/80211scrambler)/892 | Tools for working with the 802.11B scrambler when writing Packet-in-Packet exploits. |
| 14 | 4 | 0 | 11 months ago | [caravel_amsat_txrx_ic](https://github.com/yrrapt/caravel_amsat_txrx_ic)/893 | None |
| 14 | 4 | 0 | 5 years ago | [ASIC-FPGA-tetris](https://github.com/tinylic/ASIC-FPGA-tetris)/894 | a FPGA implementation for tetris game. |
| 14 | 3 | 0 | 2 years ago | [systolic-array-matrix-multiplier](https://github.com/wzc810049078/systolic-array-matrix-multiplier)/895 | A systolic array matrix multiplier  |
| 14 | 10 | 0 | 7 years ago | [uart](https://github.com/stffrdhrn/uart)/896 | Verilog uart receiver and transmitter modules for De0 Nano |
| 14 | 10 | 2 | 4 years ago | [HLS_Legup](https://github.com/wincle626/HLS_Legup)/897 | None |
| 14 | 9 | 0 | 5 years ago | [ring_network-based-multicore-](https://github.com/zhaishaomin/ring_network-based-multicore-)/898 | Â§öÊ†∏Â§ÑÁêÜÂô® ;ring network , four core, shared space memory ,directory-based cache coherency |
| 14 | 3 | 0 | 3 years ago | [Ada-PicoRV32-example](https://github.com/Fabien-Chouteau/Ada-PicoRV32-example)/899 | Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA |
| 14 | 3 | 1 | 3 months ago | [chad](https://github.com/bradleyeckert/chad)/900 | A self-hosting Forth for J1-style CPUs |
| 14 | 4 | 1 | 1 year, 11 months ago | [noop-lo](https://github.com/nju-mips/noop-lo)/901 | A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18. |
| 14 | 8 | 0 | 6 years ago | [verilog-tetris](https://github.com/rfotino/verilog-tetris)/902 | A Verilog implementation of the popular video game Tetris. |
| 14 | 3 | 2 | 5 years ago | [hardcaml-riscv](https://github.com/ujamjar/hardcaml-riscv)/903 | RISC-V instruction set CPUs in HardCaml |
| 14 | 13 | 1 | 2 years ago | [OpenHPSDR-Firmware](https://github.com/TAPR/OpenHPSDR-Firmware)/904 | This is the verilog code for the various FPGA in the OpenHPSDR Radios |
| 14 | 9 | 1 | 9 years ago | [mips_16](https://github.com/freecores/mips_16)/905 | Educational 16-bit MIPS Processor |
| 14 | 3 | 1 | 3 years ago | [Arty-A7-35-XADC](https://github.com/Digilent/Arty-A7-35-XADC)/906 | None |
| 14 | 5 | 7 | 4 years ago | [liquid-router](https://github.com/subutai-attic/liquid-router)/907 | The Subutai‚Ñ¢ Router open hardware project sources. |
| 14 | 2 | 1 | 1 year, 8 months ago | [core_usb_fs_phy](https://github.com/ultraembedded/core_usb_fs_phy)/908 | USB Full Speed PHY |
| 14 | 13 | 1 | 3 years ago | [digital-design-lab-manual](https://github.com/MIPSfpga/digital-design-lab-manual)/909 | Digital Design Labs |
| 14 | 11 | 1 | 5 years ago | [BD3_FPGA](https://github.com/whc2uestc/BD3_FPGA)/910 | Êñ∞‰∏Ä‰ª£ÂåóÊñóÂç´ÊòüÂØºËà™ÁõëÊµãÊé•Êî∂Êú∫ÁöÑFPGAÂÆûÁé∞ |
| 14 | 2 | 0 | 9 months ago | [sub-25-ns-nasdaq-itch-fpga-parser](https://github.com/mbattyani/sub-25-ns-nasdaq-itch-fpga-parser)/911 | None |
| 14 | 2 | 0 | a month ago | [SampleCPU](https://github.com/fluctlight001/SampleCPU)/912 | None |
| 14 | 7 | 1 | 5 years ago | [dvi_lvds](https://github.com/julbouln/dvi_lvds)/913 | DVI to LVDS Verilog converter |
| 14 | 2 | 1 | 11 years ago | [soc-lm32](https://github.com/jbornschein/soc-lm32)/914 | Open source/hardware SoC plattform based on the lattice mico 32 softcore |
| 14 | 6 | 2 | 5 years ago | [idea](https://github.com/warclab/idea)/915 | iDEA FPGA Soft Processor |
| 14 | 2 | 0 | 4 years ago | [NeuralHDL](https://github.com/andywag/NeuralHDL)/916 | None |
| 14 | 1 | 0 | 7 years ago | [v.vga.font8x16](https://github.com/MParygin/v.vga.font8x16)/917 | Verilog VGA font generator 8 by 16 pixels |
| 14 | 7 | 0 | 1 year, 10 months ago | [verilog](https://github.com/dslu7733/verilog)/918 | None |
| 14 | 4 | 0 | 6 years ago | [ECG-feature-extraction-using-DWT](https://github.com/dwaipayanBiswas/ECG-feature-extraction-using-DWT)/919 | Haar wavelet based Discrete wavelet transform for ECG feature extraction in Verilog |
| 14 | 228 | 0 | 5 years ago | [ece4750-tut4-verilog](https://github.com/cornell-ece4750/ece4750-tut4-verilog)/920 | ECE 4750 Tutorial 4: Verilog Hardware Description Language |
| 14 | 8 | 0 | 5 months ago | [M65C02A](https://github.com/MorrisMA/M65C02A)/921 | Enhanced 6502/65C02 Microprogrammed FPGA Processor Core (Verilog-2001) |
| 14 | 4 | 0 | 2 years ago | [cdsAsync](https://github.com/ucdrstdenis/cdsAsync)/922 | cdsAsync: An Asynchronous VLSI Toolset & Schematic Library  |
| 14 | 8 | 0 | 1 year, 4 months ago | [USB3_MIPI_CSI2_RX_V2_Crosslink_NX](https://github.com/circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX)/923 | MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX with Hard MIPI PHY. Gbps UVC Video Stream Over USB 3.0 with Cypress FX3, Currently WIP |
| 14 | 7 | 0 | 3 years ago | [vp_awsfpga](https://github.com/nvdla/vp_awsfpga)/924 | Virtual Platform for AWS FPGA support |
| 14 | 4 | 0 | 3 years ago | [crap-o-scope](https://github.com/mattvenn/crap-o-scope)/925 | crap-o-scope scope implementation for icestick |
| 14 | 1 | 0 | 2 years ago | [RISCV-CPU](https://github.com/wu-qing-157/RISCV-CPU)/926 | A Homework for Computer Architecture at SJTU |
| 14 | 9 | 1 | 7 years ago | [apbi2c](https://github.com/freecores/apbi2c)/927 | APB to I2C |
| 14 | 5 | 0 | 5 months ago | [OPDB](https://github.com/PrincetonUniversity/OPDB)/928 | OpenPiton Design Benchmark |
| 14 | 6 | 2 | 6 years ago | [Pano-Logic-Zero-Client-G2-FPGA-Demo](https://github.com/cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo)/929 | Constraints file and Verilog demo code for the Pano Logic Zero Client G2 |
| 14 | 10 | 2 | 1 year, 2 months ago | [elec50010-2020-verilog-lab](https://github.com/m8pple/elec50010-2020-verilog-lab)/930 | Verilog lab material for ELEC50010 class |
| 14 | 3 | 6 | 2 years ago | [loam](https://github.com/phanrahan/loam)/931 | Loam system models |
| 14 | 5 | 0 | 9 months ago | [RiftCore](https://github.com/whutddk/RiftCore)/932 | RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System |
| 14 | 10 | 0 | 4 years ago | [FPGA-Mnist](https://github.com/Johnny-Zou/FPGA-Mnist)/933 | Hand written number classification done in hardware (De1-SoC board) using neural networks |
| 14 | 1 | 0 | 8 months ago | [arty-videocap](https://github.com/ikanoano/arty-videocap)/934 | Repeat and capture the video signal with Digilent Arty-A7 and a video extender board. |
| 14 | 2 | 2 | 2 years ago | [upduino](https://github.com/tomverbeure/upduino)/935 | None |
| 14 | 5 | 0 | 6 years ago | [Matrix-Multiplication](https://github.com/vrishbhan/Matrix-Multiplication)/936 | Design for 4 x 4 Matrix Multiplication using Verilog |
| 14 | 12 | 1 | 6 years ago | [i2c-master](https://github.com/joelagnel/i2c-master)/937 | An i2c master controller implemented in Verilog |
| 14 | 2 | 1 | 7 years ago | [ethpipe](https://github.com/sora/ethpipe)/938 | EtherPIPE: an Ethernet character device for packet processing |
| 14 | 3 | 1 | 9 years ago | [uart_dpi](https://github.com/rdiez/uart_dpi)/939 | DPI module for UART-based console interaction with Verilator simulations |
| 14 | 2 | 1 | 8 years ago | [DSP48E1-FP](https://github.com/fbrosser/DSP48E1-FP)/940 | Project aimed at implementing floating point operators using the DSP48E1 slice. |
| 14 | 5 | 7 | 4 years ago | [ahb_lite_sdram](https://github.com/zhelnio/ahb_lite_sdram)/941 | SDRAM controller for MIPSfpga+ system |
| 13 | 2 | 0 | 4 years ago | [ipxactexamplelib](https://github.com/kactus2/ipxactexamplelib)/942 | Contains examples to start with Kactus2. |
| 13 | 13 | 4 | 4 years ago | [DE1-SoC-Sound](https://github.com/bsteinsbo/DE1-SoC-Sound)/943 | None |
| 13 | 4 | 0 | 7 years ago | [ShootingGame-FPGA](https://github.com/Lyukx/ShootingGame-FPGA)/944 | Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard. |
| 13 | 0 | 0 | 3 years ago | [fpga_tv](https://github.com/mcleod-ideafix/fpga_tv)/945 | Some crazy experiments about using a FPGA to transmit a TV signal old-style |
| 13 | 5 | 0 | 2 years ago | [FPGA_SYNC_ASYNC_FIFO](https://github.com/DeamonYang/FPGA_SYNC_ASYNC_FIFO)/946 | FPGA ÂêåÊ≠•FIFO‰∏éÂºÇÊ≠•FIFO |
| 13 | 3 | 0 | 1 year, 10 months ago | [UART](https://github.com/twomonkeyclub/UART)/947 | ARM‰∏≠ÈÄöËøáAPBÊÄªÁ∫øËøûÊé•ÁöÑUARTÊ®°Âùó |
| 13 | 6 | 0 | 2 years ago | [3x3_matrix_Systolic_Array_multiplier](https://github.com/zhangzek/3x3_matrix_Systolic_Array_multiplier)/948 | 3√ó3ËÑâÂä®ÈòµÂàó‰πòÊ≥ïÂô® |
| 13 | 3 | 0 | 18 days ago | [libfpga](https://github.com/Wren6991/libfpga)/949 | Reusable Verilog 2005 components for FPGA designs |
| 13 | 6 | 0 | 4 years ago | [Rocket-Chip](https://github.com/riscveval/Rocket-Chip)/950 | None |
| 13 | 3 | 1 | 5 months ago | [ecp5_jtag](https://github.com/tomverbeure/ecp5_jtag)/951 | Use ECP5 JTAG port to interact with user design |
| 13 | 6 | 0 | 6 years ago | [mips32r1_core](https://github.com/grantae/mips32r1_core)/952 | A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. |
| 13 | 11 | 0 | 9 years ago | [4way-cache](https://github.com/xdesigns/4way-cache)/953 | Verilog cache implementation of 4-way FIFO 16k Cache |
| 13 | 4 | 0 | 3 years ago | [xulalx25soc](https://github.com/ZipCPU/xulalx25soc)/954 | A System on a Chip Implementation for the XuLA2-LX25 board |
| 13 | 7 | 0 | 6 years ago | [2D-Binary-Content-Addressable-Memory-BCAM](https://github.com/AmeerAbdelhadi/2D-Binary-Content-Addressable-Memory-BCAM)/955 | Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM) |
| 13 | 7 | 1 | a month ago | [OpenHBMC](https://github.com/OVGN/OpenHBMC)/956 | Open-source high performance AXI4-based HyperRAM memory controller |
| 13 | 4 | 0 | 22 days ago | [Cookabarra](https://github.com/shawn110285/Cookabarra)/957 | a training-target implementation of rv32im, designed to be simple and easy to understand |
| 13 | 5 | 0 | 2 years ago | [openzcore](https://github.com/lokisz/openzcore)/958 | powerpc processor prototype and an example of semiconductor startup biz plan |
| 13 | 2 | 0 | 2 years ago | [CNN-Based-FPGA](https://github.com/fanbinqi/CNN-Based-FPGA)/959 | CNN implementation based FPGA |
| 13 | 1 | 3 | 4 years ago | [oram](https://github.com/ascend-secure-processor/oram)/960 | Hardware implementation of ORAM |
| 13 | 4 | 0 | 10 months ago | [ssith-aws-fpga](https://github.com/acceleratedtech/ssith-aws-fpga)/961 | Host software for running SSITH processors on AWS F1 FPGAs |
| 13 | 3 | 0 | 4 years ago | [FPGAMAG18](https://github.com/aquaxis/FPGAMAG18)/962 | FPGA Magazine No.18 - RISC-V |
| 13 | 3 | 0 | 4 years ago | [bextdep](https://github.com/cliffordwolf/bextdep)/963 | Reference Hardware Implementations of Bit Extract/Deposit Instructions |
| 13 | 6 | 0 | 3 years ago | [BareBonesCortexM0](https://github.com/siorpaes/BareBonesCortexM0)/964 | Extremely basic CortexM0 SoC based on ARM DesignStart Eval |
| 13 | 1 | 0 | 8 years ago | [milkymist-mmu](https://github.com/fallen/milkymist-mmu)/965 | Milkymist MMU project |
| 13 | 7 | 0 | 10 months ago | [64-bit-Universal-Floating-Point-ISA-Compute-Engine](https://github.com/jerry-D/64-bit-Universal-Floating-Point-ISA-Compute-Engine)/966 | RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine |
| 13 | 10 | 0 | 4 years ago | [bbcpu](https://github.com/google/bbcpu)/967 | None |
| 13 | 3 | 1 | 1 year, 6 months ago | [core_usb_uart](https://github.com/ultraembedded/core_usb_uart)/968 | USB serial device (CDC-ACM) |
| 13 | 3 | 0 | 11 months ago | [Nexys-4-DDR-Keyboard](https://github.com/Digilent/Nexys-4-DDR-Keyboard)/969 | None |
| 13 | 6 | 0 | 2 years ago | [aq_mipi_csi2rx_ultrascaleplus](https://github.com/aquaxis/aq_mipi_csi2rx_ultrascaleplus)/970 | None |
| 13 | 5 | 0 | 3 months ago | [mdu](https://github.com/zeeshanrafique23/mdu)/971 | M-extension for RISC-V cores. |
| 13 | 1 | 0 | 6 years ago | [VerilogCogs](https://github.com/Cognoscan/VerilogCogs)/972 | Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun. |
| 13 | 14 | 4 | 5 years ago | [test_jpeg](https://github.com/cfelton/test_jpeg)/973 | This is a myhdl test environment for the open-cores jpeg_encoder. |
| 13 | 0 | 0 | 4 years ago | [fpga_csgo](https://github.com/SmartHypercube/fpga_csgo)/974 | Counter Strike: Global Offensive FPGA Version (LOL) |
| 13 | 3 | 1 | 1 year, 9 months ago | [tv80](https://github.com/hutch31/tv80)/975 | TV80 Z80-compatible microprocessor |
| 13 | 6 | 0 | 1 year, 7 months ago | [aes](https://github.com/ahegazy/aes)/976 | Advanced encryption standard implementation in verilog. |
| 13 | 8 | 0 | 7 months ago | [eFPGA---RTL-to-GDS-with-SKY130](https://github.com/FPGA-Research-Manchester/eFPGA---RTL-to-GDS-with-SKY130)/977 | This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk |
| 13 | 1 | 0 | a day ago | [tree-core-cpu](https://github.com/microdynamics-cpu/tree-core-cpu)/978 | A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain( chisel, mill, verilator, NEMU, AM and difftest framework). And the last three items are from the NJU-ProjectN. |
| 13 | 5 | 0 | 7 months ago | [core_usb_bridge](https://github.com/ultraembedded/core_usb_bridge)/979 | USB -> AXI Debug Bridge |
| 13 | 9 | 0 | 7 years ago | [Verilog-I2C-Slave](https://github.com/AdriaanSwan/Verilog-I2C-Slave)/980 | Verilog I2C Slave |
| 13 | 4 | 0 | 6 years ago | [radio-86rk-wxeda](https://github.com/andykarpov/radio-86rk-wxeda)/981 | Port of the original radio-86rk_SDRAM Altera DE1 code to the WXEDA board |
| 13 | 4 | 0 | 10 years ago | [oc-i2c](https://github.com/trondd/oc-i2c)/982 | I2C controller core from Opencores.org |
| 13 | 9 | 0 | 4 years ago | [HDC-Language-Recognition](https://github.com/abbas-rahimi/HDC-Language-Recognition)/983 | Hyperdimensional computing for language recognition: Matlab and RTL implementations  |
| 13 | 0 | 0 | 1 year, 6 months ago | [fomu-vga](https://github.com/mntmn/fomu-vga)/984 | None |
| 13 | 0 | 0 | 1 year, 10 months ago | [zevios](https://github.com/icf3/zevios)/985 | original 8bit CPU of ICF3-Z |
| 13 | 4 | 0 | 3 years ago | [RSAonVerilog](https://github.com/HeerAmbavi/RSAonVerilog)/986 | Implementation of RSA algorithm on FPGA using Verilog |
| 13 | 8 | 6 | 10 months ago | [Amstrad_MiSTer](https://github.com/MiSTer-devel/Amstrad_MiSTer)/987 | Amstrad CPC 6128 for MiSTer |
| 13 | 4 | 2 | 3 years ago | [TDC](https://github.com/RuiMachado39/TDC)/988 | Verilog implementation of a tapped delay line TDC |
| 13 | 8 | 0 | 5 years ago | [ice40-stm32-sdram](https://github.com/knielsen/ice40-stm32-sdram)/989 | Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA |
| 13 | 13 | 0 | 3 years ago | [PulseRain_FP51_MCU](https://github.com/PulseRain/PulseRain_FP51_MCU)/990 | PulseRain FP51 MCU, with peripherals |
| 13 | 10 | 2 | 4 years ago | [Verilog-Snippets](https://github.com/deepvyas/Verilog-Snippets)/991 | Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani |
| 13 | 5 | 2 | 17 days ago | [jtdd](https://github.com/jotego/jtdd)/992 | Double Dragon FPGA core |
| 13 | 4 | 0 | 3 years ago | [MIPS-Architecture-CPU-design](https://github.com/KurohaneNioko/MIPS-Architecture-CPU-design)/993 | BUAA SCSE - Computer Organization - Pipeline CPU design |
| 13 | 3 | 1 | 3 months ago | [mc6502](https://github.com/toyoshim/mc6502)/994 | Cycle accurate MC6502 compatible processor in Verilog. |
| 13 | 2 | 0 | 7 years ago | [next186_soc_pc](https://github.com/tmatsuya/next186_soc_pc)/995 | Next186 SoC PC |
| 13 | 1 | 0 | 2 months ago | [FPGA_RealTime_and_Static_Sobel_Edge_Detection](https://github.com/AngeloJacobo/FPGA_RealTime_and_Static_Sobel_Edge_Detection)/996 | Pipelined implementation of  Sobel Edge Detection on OV7670 camera and on still images |
| 13 | 0 | 1 | 5 months ago | [plaid-bib-cpld](https://github.com/schlae/plaid-bib-cpld)/997 | A replica of the Ad Lib MCA sound card, now with a CPLD instead of the bus interface chip |
| 13 | 10 | 0 | 4 years ago | [nitro-parts-lib-mipi](https://github.com/BrooksEE/nitro-parts-lib-mipi)/998 | RTL for mipi serialize and deserialize |
| 13 | 8 | 0 | 1 year, 9 months ago | [DRUM](https://github.com/scale-lab/DRUM)/999 | The Verilog source code for DRUM approximate multiplier.  |
| 13 | 2 | 0 | 2 years ago | [100DayFPGA](https://github.com/abhishek-kakkar/100DayFPGA)/1000 | Scratchpad repository for the 100-day FPGA challenge |