# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: 
RegisterNumber:  
*/
## RTL realization

## Output:
## RTL
1)For F1
![de_e2-o1](https://github.com/Thirukaalathessvarar-S/Experiment--02-Implementation-of-combinational-logic-/assets/121166390/3bf4ab7e-970e-4c62-b4ab-fc9e5922f0bc)
2)For F2
![def2(exp2)02](https://github.com/Thirukaalathessvarar-S/Experiment--02-Implementation-of-combinational-logic-/assets/121166390/b05c5bfd-58c2-4dc3-ba5a-aa3aa7236554)

## Timing Diagram
1)For F1
![def1(exp2)time (1)](https://github.com/Thirukaalathessvarar-S/Experiment--02-Implementation-of-combinational-logic-/assets/121166390/04c9d8c6-ca13-4531-9d3f-ba77feb7d96a)
2)For F2
![def2(exp2)time (1)2](https://github.com/Thirukaalathessvarar-S/Experiment--02-Implementation-of-combinational-logic-/assets/121166390/480fafdd-b287-40e0-a62f-a8884484be2c)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
