clk_12Mhz_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../dsed_audio.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_sim_netlist.vhdl,incdir="../../../../dsed_audio.srcs/sources_1/ip/clk_12Mhz"
glbl.v,Verilog,xil_defaultlib,glbl.v
