$date
	Sat Sep  3 15:50:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2ii_tb $end
$var wire 1 ! F $end
$var reg 1 " x $end
$var reg 1 # y $end
$var reg 1 $ z $end
$scope module Q2ii $end
$var wire 1 ! F $end
$var wire 1 % XZ $end
$var wire 1 & Y $end
$var wire 1 ' Z $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 $ z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
1&
1%
0$
0#
0"
0!
$end
#20
0'
1$
#40
1!
1'
0&
0$
1#
#60
0'
1$
#80
0%
1!
1'
1&
0$
0#
1"
#100
0!
1%
0'
1$
#120
0%
1!
1'
0&
0$
1#
#140
1%
0'
1$
#160
