#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Mar 15 10:39:23 2022
# Process ID: 14416
# Current directory: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18324 C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_PRO_OP_PIPE\T3_PRO_OP_PIPE.xpr
# Log file: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/vivado.log
# Journal file: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.xpr
update_compile_order -fileset sources_1
launch_runs impl_3 -to_step write_bitstream -jobs 2
wait_on_run impl_3
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_factor2 [current_project]
update_ip_catalog
create_ip -name eucHW -vendor xilinx.com -library hls -version 1.0 -module_name eucHW_0 -dir C:/Users/juan_/Documents/FPGA/IP
generate_target {instantiation_template} [get_files c:/Users/juan_/Documents/FPGA/IP/eucHW_0_2/eucHW_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/juan_/Documents/FPGA/IP/eucHW_0_2/eucHW_0.xci]
generate_target all [get_files  c:/Users/juan_/Documents/FPGA/IP/eucHW_0_2/eucHW_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/juan_/Documents/FPGA/IP/eucHW_0_2/eucHW_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/juan_/Documents/FPGA/IP/eucHW_0_2/eucHW_0.xci] -directory C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.ip_user_files -ipstatic_source_dir C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.cache/compile_simlib/modelsim} {questa=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.cache/compile_simlib/questa} {riviera=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.cache/compile_simlib/riviera} {activehdl=C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/ip/eucHW1/eucHW1.xci] -no_script -reset -force -quiet
remove_files  C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/ip/eucHW1/eucHW1.xci
export_ip_user_files -of_objects  [get_files C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/ip/eucHW_1/eucHW_1.xci] -no_script -reset -force -quiet
remove_files  C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/ip/eucHW_1/eucHW_1.xci
reset_run retiming_op
launch_runs impl_3 -to_step write_bitstream -jobs 2
wait_on_run impl_3
open_run impl_3
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
