Analysis & Synthesis report for fir
Tue Nov 27 12:30:55 2018
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for src_signal:src_signal_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated
 15. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated
 16. Parameter Settings for User Entity Instance: clk_manage:clk_manage_inst
 17. Parameter Settings for User Entity Instance: src_signal:src_signal_inst|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: lagrange_fir:lagrange_fir_inst
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 21. Parameter Settings for Inferred Entity Instance: lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2
 22. Parameter Settings for Inferred Entity Instance: lagrange_fir:lagrange_fir_inst|lpm_mult:Mult3
 23. Parameter Settings for Inferred Entity Instance: lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4
 24. Parameter Settings for Inferred Entity Instance: lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5
 25. Parameter Settings for Inferred Entity Instance: lagrange_fir:lagrange_fir_inst|lpm_mult:Mult1
 26. Parameter Settings for Inferred Entity Instance: lagrange_fir:lagrange_fir_inst|lpm_mult:Mult0
 27. altsyncram Parameter Settings by Entity Instance
 28. lpm_mult Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "lagrange_fir:lagrange_fir_inst"
 30. Port Connectivity Checks: "int_delay:int_delay_inst"
 31. Port Connectivity Checks: "clk_manage:clk_manage_inst"
 32. SignalTap II Logic Analyzer Settings
 33. Elapsed Time Per Partition
 34. Connections to In-System Debugging Instance "auto_signaltap_0"
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 27 12:30:55 2018          ;
; Quartus II 64-Bit Version          ; 11.0 Build 208 07/03/2011 SP 1 SJ Full Version ;
; Revision Name                      ; fir                                            ;
; Top-level Entity Name              ; fir                                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 1,622                                          ;
;     Total combinational functions  ; 1,132                                          ;
;     Dedicated logic registers      ; 936                                            ;
; Total registers                    ; 936                                            ;
; Total pins                         ; 34                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 139,264                                        ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; fir                ; fir                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+-------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                ;
+-------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+
; lagrange_fir.v                                  ; yes             ; User Verilog HDL File                  ; C:/Users/LCG/Desktop/fir/lagrange_fir.v                                     ;
; fir.v                                           ; yes             ; User Verilog HDL File                  ; C:/Users/LCG/Desktop/fir/fir.v                                              ;
; int_delay.v                                     ; yes             ; User Verilog HDL File                  ; C:/Users/LCG/Desktop/fir/int_delay.v                                        ;
; clk_manage.v                                    ; yes             ; User Verilog HDL File                  ; C:/Users/LCG/Desktop/fir/clk_manage.v                                       ;
; src_signal.v                                    ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/LCG/Desktop/fir/src_signal.v                                       ;
; altsyncram.tdf                                  ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf               ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;
; lpm_mux.inc                                     ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;
; lpm_decode.inc                                  ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc               ;
; aglobal110.inc                                  ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc               ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;
; altrom.inc                                      ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/altrom.inc                   ;
; altram.inc                                      ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/altram.inc                   ;
; altdpram.inc                                    ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc                 ;
; db/altsyncram_km91.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/altsyncram_km91.tdf                             ;
; src_signal.mif                                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/LCG/Desktop/fir/src_signal.mif                                     ;
; sld_signaltap.vhd                               ; yes             ; Encrypted Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd                             ; yes             ; Encrypted Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; lpm_shiftreg.tdf                                ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;
; lpm_constant.inc                                ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/lpm_constant.inc             ;
; dffeea.inc                                      ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/dffeea.inc                   ;
; sld_mbpmg.vhd                                   ; yes             ; Encrypted Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd                    ; yes             ; Encrypted Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd                          ; yes             ; Encrypted Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; db/altsyncram_4124.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/altsyncram_4124.tdf                             ;
; altdpram.tdf                                    ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/altdpram.tdf                 ;
; memmodes.inc                                    ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/others/maxplus2/memmodes.inc               ;
; a_hdffe.inc                                     ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/a_hdffe.inc                  ;
; alt_le_rden_reg.inc                             ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;
; altsyncram.inc                                  ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.inc               ;
; lpm_mux.tdf                                     ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; muxlut.inc                                      ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/muxlut.inc                   ;
; bypassff.inc                                    ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/bypassff.inc                 ;
; altshift.inc                                    ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/altshift.inc                 ;
; db/mux_tsc.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/mux_tsc.tdf                                     ;
; lpm_decode.tdf                                  ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; declut.inc                                      ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/declut.inc                   ;
; lpm_compare.inc                                 ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/lpm_compare.inc              ;
; db/decode_dvf.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/decode_dvf.tdf                                  ;
; lpm_counter.tdf                                 ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;
; lpm_add_sub.inc                                 ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;
; cmpconst.inc                                    ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/cmpconst.inc                 ;
; lpm_counter.inc                                 ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.inc              ;
; alt_counter_stratix.inc                         ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;
; db/cntr_ggi.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/cntr_ggi.tdf                                    ;
; db/cmpr_sgc.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/cmpr_sgc.tdf                                    ;
; db/cntr_m9j.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/cntr_m9j.tdf                                    ;
; db/cntr_hgi.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/cntr_hgi.tdf                                    ;
; db/cmpr_rgc.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/cmpr_rgc.tdf                                    ;
; db/cntr_23j.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/cntr_23j.tdf                                    ;
; db/cmpr_ngc.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/cmpr_ngc.tdf                                    ;
; sld_rom_sr.vhd                                  ; yes             ; Encrypted Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_hub.vhd                                     ; yes             ; Encrypted Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; lpm_mult.tdf                                    ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.tdf                 ;
; multcore.inc                                    ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/multcore.inc                 ;
; multcore.tdf                                    ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/multcore.tdf                 ;
; csa_add.inc                                     ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/csa_add.inc                  ;
; mpar_add.inc                                    ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/mpar_add.inc                 ;
; muleabz.inc                                     ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/muleabz.inc                  ;
; mul_lfrg.inc                                    ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/mul_lfrg.inc                 ;
; mul_boothc.inc                                  ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/mul_boothc.inc               ;
; alt_ded_mult.inc                                ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/alt_ded_mult.inc             ;
; alt_ded_mult_y.inc                              ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc           ;
; dffpipe.inc                                     ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/dffpipe.inc                  ;
; mpar_add.tdf                                    ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf                 ;
; lpm_add_sub.tdf                                 ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.tdf              ;
; addcore.inc                                     ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/addcore.inc                  ;
; look_add.inc                                    ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/look_add.inc                 ;
; alt_stratix_add_sub.inc                         ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc      ;
; db/add_sub_fkh.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/add_sub_fkh.tdf                                 ;
; db/add_sub_l9h.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/add_sub_l9h.tdf                                 ;
; db/add_sub_jkh.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/add_sub_jkh.tdf                                 ;
; altshift.tdf                                    ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/altshift.tdf                 ;
; db/add_sub_ckh.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/add_sub_ckh.tdf                                 ;
; db/add_sub_i9h.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/add_sub_i9h.tdf                                 ;
; db/add_sub_gkh.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/add_sub_gkh.tdf                                 ;
; db/add_sub_2jh.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/add_sub_2jh.tdf                                 ;
; db/add_sub_88h.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/add_sub_88h.tdf                                 ;
; db/add_sub_dkh.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/add_sub_dkh.tdf                                 ;
; C:/Users/LCG/Desktop/fir/db/altsyncram_cu14.tdf ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/altsyncram_cu14.tdf                             ;
; C:/Users/LCG/Desktop/fir/db/mux_ssc.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/mux_ssc.tdf                                     ;
; C:/Users/LCG/Desktop/fir/db/cntr_i6j.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/cntr_i6j.tdf                                    ;
; C:/Users/LCG/Desktop/fir/db/cntr_egi.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/cntr_egi.tdf                                    ;
; C:/Users/LCG/Desktop/fir/db/cmpr_qgc.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/LCG/Desktop/fir/db/cmpr_qgc.tdf                                    ;
+-------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,622     ;
;                                             ;           ;
; Total combinational functions               ; 1132      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 364       ;
;     -- 3 input functions                    ; 442       ;
;     -- <=2 input functions                  ; 326       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 755       ;
;     -- arithmetic mode                      ; 377       ;
;                                             ;           ;
; Total registers                             ; 936       ;
;     -- Dedicated logic registers            ; 936       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 34        ;
; Total memory bits                           ; 139264    ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 459       ;
; Total fan-out                               ; 7199      ;
; Average fan-out                             ; 3.28      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fir                                                                                                 ; 1132 (9)          ; 936 (8)      ; 139264      ; 0            ; 0       ; 0         ; 34   ; 0            ; |fir                                                                                                                                                                                                                                                                                               ;              ;
;    |clk_manage:clk_manage_inst|                                                                      ; 10 (10)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|clk_manage:clk_manage_inst                                                                                                                                                                                                                                                                    ;              ;
;    |int_delay:int_delay_inst|                                                                        ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|int_delay:int_delay_inst                                                                                                                                                                                                                                                                      ;              ;
;    |lagrange_fir:lagrange_fir_inst|                                                                  ; 597 (201)         ; 112 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst                                                                                                                                                                                                                                                                ;              ;
;       |lpm_mult:Mult0|                                                                               ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                 ;              ;
;          |multcore:mult_core|                                                                        ; 44 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                              ;              ;
;             |mpar_add:padder|                                                                        ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                              ;              ;
;                |lpm_add_sub:adder[0]|                                                                ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                         ;              ;
;                   |add_sub_88h:auto_generated|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_88h:auto_generated                                                                                                                                                              ;              ;
;                |lpm_add_sub:adder[1]|                                                                ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                         ;              ;
;                   |add_sub_2jh:auto_generated|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_2jh:auto_generated                                                                                                                                                              ;              ;
;                |mpar_add:sub_par_add|                                                                ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                         ;              ;
;                   |lpm_add_sub:adder[0]|                                                             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                    ;              ;
;                      |add_sub_dkh:auto_generated|                                                    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_dkh:auto_generated                                                                                                                                         ;              ;
;       |lpm_mult:Mult1|                                                                               ; 76 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult1                                                                                                                                                                                                                                                 ;              ;
;          |multcore:mult_core|                                                                        ; 76 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                              ;              ;
;             |mpar_add:padder|                                                                        ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                              ;              ;
;                |lpm_add_sub:adder[0]|                                                                ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                         ;              ;
;                   |add_sub_i9h:auto_generated|                                                       ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated                                                                                                                                                              ;              ;
;                |lpm_add_sub:adder[1]|                                                                ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                         ;              ;
;                   |add_sub_ckh:auto_generated|                                                       ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated                                                                                                                                                              ;              ;
;                |mpar_add:sub_par_add|                                                                ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                         ;              ;
;                   |lpm_add_sub:adder[0]|                                                             ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                    ;              ;
;                      |add_sub_gkh:auto_generated|                                                    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_gkh:auto_generated                                                                                                                                         ;              ;
;       |lpm_mult:Mult2|                                                                               ; 78 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2                                                                                                                                                                                                                                                 ;              ;
;          |multcore:mult_core|                                                                        ; 78 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                              ;              ;
;             |mpar_add:padder|                                                                        ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                              ;              ;
;                |lpm_add_sub:adder[0]|                                                                ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                         ;              ;
;                   |add_sub_l9h:auto_generated|                                                       ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_l9h:auto_generated                                                                                                                                                              ;              ;
;                |lpm_add_sub:adder[1]|                                                                ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                         ;              ;
;                   |add_sub_fkh:auto_generated|                                                       ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated                                                                                                                                                              ;              ;
;                |mpar_add:sub_par_add|                                                                ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                         ;              ;
;                   |lpm_add_sub:adder[0]|                                                             ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                    ;              ;
;                      |add_sub_jkh:auto_generated|                                                    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jkh:auto_generated                                                                                                                                         ;              ;
;       |lpm_mult:Mult3|                                                                               ; 78 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult3                                                                                                                                                                                                                                                 ;              ;
;          |multcore:mult_core|                                                                        ; 78 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                                                              ;              ;
;             |mpar_add:padder|                                                                        ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                              ;              ;
;                |lpm_add_sub:adder[0]|                                                                ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                         ;              ;
;                   |add_sub_l9h:auto_generated|                                                       ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_l9h:auto_generated                                                                                                                                                              ;              ;
;                |lpm_add_sub:adder[1]|                                                                ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                         ;              ;
;                   |add_sub_fkh:auto_generated|                                                       ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated                                                                                                                                                              ;              ;
;                |mpar_add:sub_par_add|                                                                ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                         ;              ;
;                   |lpm_add_sub:adder[0]|                                                             ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                    ;              ;
;                      |add_sub_jkh:auto_generated|                                                    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jkh:auto_generated                                                                                                                                         ;              ;
;       |lpm_mult:Mult4|                                                                               ; 76 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4                                                                                                                                                                                                                                                 ;              ;
;          |multcore:mult_core|                                                                        ; 76 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4|multcore:mult_core                                                                                                                                                                                                                              ;              ;
;             |mpar_add:padder|                                                                        ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                              ;              ;
;                |lpm_add_sub:adder[0]|                                                                ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                         ;              ;
;                   |add_sub_i9h:auto_generated|                                                       ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated                                                                                                                                                              ;              ;
;                |lpm_add_sub:adder[1]|                                                                ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                         ;              ;
;                   |add_sub_ckh:auto_generated|                                                       ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated                                                                                                                                                              ;              ;
;                |mpar_add:sub_par_add|                                                                ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                         ;              ;
;                   |lpm_add_sub:adder[0]|                                                             ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                    ;              ;
;                      |add_sub_gkh:auto_generated|                                                    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_gkh:auto_generated                                                                                                                                         ;              ;
;       |lpm_mult:Mult5|                                                                               ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5                                                                                                                                                                                                                                                 ;              ;
;          |multcore:mult_core|                                                                        ; 44 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                                                                              ;              ;
;             |mpar_add:padder|                                                                        ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                              ;              ;
;                |lpm_add_sub:adder[0]|                                                                ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                         ;              ;
;                   |add_sub_88h:auto_generated|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_88h:auto_generated                                                                                                                                                              ;              ;
;                |lpm_add_sub:adder[1]|                                                                ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                         ;              ;
;                   |add_sub_2jh:auto_generated|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_2jh:auto_generated                                                                                                                                                              ;              ;
;                |mpar_add:sub_par_add|                                                                ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                         ;              ;
;                   |lpm_add_sub:adder[0]|                                                             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                    ;              ;
;                      |add_sub_dkh:auto_generated|                                                    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_dkh:auto_generated                                                                                                                                         ;              ;
;    |sld_hub:auto_hub|                                                                                ; 105 (67)          ; 73 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_hub:auto_hub                                                                                                                                                                                                                                                                              ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                      ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                    ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 379 (1)           ; 704 (0)      ; 135168      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 378 (18)          ; 704 (234)    ; 135168      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ;              ;
;             |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                |mux_tsc:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                        ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 135168      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;             |altsyncram_4124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 135168      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated                                                                                                                                           ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 94 (94)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;          |sld_ela_control:ela_control|                                                               ; 79 (1)            ; 181 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 66 (0)            ; 165 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 99 (99)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 66 (0)            ; 66 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 12 (12)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 124 (11)          ; 107 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                |cntr_ggi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ggi:auto_generated                                                       ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                |cntr_m9j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                |cntr_hgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated                                                                      ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 33 (33)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
;    |src_signal:src_signal_inst|                                                                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|src_signal:src_signal_inst                                                                                                                                                                                                                                                                    ;              ;
;       |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|src_signal:src_signal_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                    ;              ;
;          |altsyncram_km91:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir|src_signal:src_signal_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated                                                                                                                                                                                                     ;              ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 33           ; 4096         ; 33           ; 135168 ; None           ;
; src_signal:src_signal_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|ALTSYNCRAM                                                           ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096   ; src_signal.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------+---------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------+---------------------------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |fir|src_signal:src_signal_inst ; C:/Users/LCG/Desktop/fir/src_signal.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------+---------------------------------------+


+-------------------------------------------------------------------+
; Registers Removed During Synthesis                                ;
+----------------------------------------------+--------------------+
; Register name                                ; Reason for Removal ;
+----------------------------------------------+--------------------+
; int_delay:int_delay_inst|src_signal_5[0..15] ; Lost fanout        ;
; int_delay:int_delay_inst|src_signal_4[0..15] ; Lost fanout        ;
; int_delay:int_delay_inst|src_signal_3[0..15] ; Lost fanout        ;
; int_delay:int_delay_inst|src_signal_2[0..15] ; Lost fanout        ;
; int_delay:int_delay_inst|src_signal_1[0..15] ; Lost fanout        ;
; Total Number of Removed Registers = 80       ;                    ;
+----------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 936   ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 25    ;
; Number of registers using Asynchronous Clear ; 330   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 355   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|tdo                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 14                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                    ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------+----------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |fir|clk_manage:clk_manage_inst|clk_int_delay ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for src_signal:src_signal_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4124:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_manage:clk_manage_inst ;
+--------------------+-------+--------------------------------------------+
; Parameter Name     ; Value ; Type                                       ;
+--------------------+-------+--------------------------------------------+
; count_int_delay    ; 10    ; Signed Integer                             ;
; count_testsignal   ; 10    ; Signed Integer                             ;
; count_dataout      ; 10    ; Signed Integer                             ;
; count_fir_lagrange ; 10    ; Signed Integer                             ;
; max_count          ; 10    ; Signed Integer                             ;
+--------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: src_signal:src_signal_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; src_signal.mif       ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_km91      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lagrange_fir:lagrange_fir_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N_h            ; 6     ; Signed Integer                                     ;
; h0             ; 12    ; Signed Integer                                     ;
; h1             ; -98   ; Signed Integer                                     ;
; h2             ; 586   ; Signed Integer                                     ;
; h3             ; 586   ; Signed Integer                                     ;
; h4             ; -98   ; Signed Integer                                     ;
; h5             ; 12    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                  ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                         ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                     ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 33                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 33                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                            ; Signed Integer ;
; sld_node_crc_hiword                             ; 14530                                                                                                                         ; Untyped        ;
; sld_node_crc_loword                             ; 26946                                                                                                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                             ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                          ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                          ; String         ;
; sld_state_bits                                  ; 11                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                             ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 125                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone IV E                     ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 16           ; Untyped                        ;
; LPM_WIDTHB                                     ; 11           ; Untyped                        ;
; LPM_WIDTHP                                     ; 27           ; Untyped                        ;
; LPM_WIDTHR                                     ; 27           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lagrange_fir:lagrange_fir_inst|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 16           ; Untyped                        ;
; LPM_WIDTHB                                     ; 11           ; Untyped                        ;
; LPM_WIDTHP                                     ; 27           ; Untyped                        ;
; LPM_WIDTHR                                     ; 27           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 16           ; Untyped                        ;
; LPM_WIDTHB                                     ; 8            ; Untyped                        ;
; LPM_WIDTHP                                     ; 24           ; Untyped                        ;
; LPM_WIDTHR                                     ; 24           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 16           ; Untyped                        ;
; LPM_WIDTHB                                     ; 5            ; Untyped                        ;
; LPM_WIDTHP                                     ; 21           ; Untyped                        ;
; LPM_WIDTHR                                     ; 21           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lagrange_fir:lagrange_fir_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 16           ; Untyped                        ;
; LPM_WIDTHB                                     ; 8            ; Untyped                        ;
; LPM_WIDTHP                                     ; 24           ; Untyped                        ;
; LPM_WIDTHR                                     ; 24           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lagrange_fir:lagrange_fir_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 16           ; Untyped                        ;
; LPM_WIDTHB                                     ; 5            ; Untyped                        ;
; LPM_WIDTHP                                     ; 21           ; Untyped                        ;
; LPM_WIDTHR                                     ; 21           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 1                                                          ;
; Entity Instance                           ; src_signal:src_signal_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 256                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                     ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                        ;
+---------------------------------------+-----------------------------------------------+
; Name                                  ; Value                                         ;
+---------------------------------------+-----------------------------------------------+
; Number of entity instances            ; 6                                             ;
; Entity Instance                       ; lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 16                                            ;
;     -- LPM_WIDTHB                     ; 11                                            ;
;     -- LPM_WIDTHP                     ; 27                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                           ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
; Entity Instance                       ; lagrange_fir:lagrange_fir_inst|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 16                                            ;
;     -- LPM_WIDTHB                     ; 11                                            ;
;     -- LPM_WIDTHP                     ; 27                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                           ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
; Entity Instance                       ; lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 16                                            ;
;     -- LPM_WIDTHB                     ; 8                                             ;
;     -- LPM_WIDTHP                     ; 24                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                           ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
; Entity Instance                       ; lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 16                                            ;
;     -- LPM_WIDTHB                     ; 5                                             ;
;     -- LPM_WIDTHP                     ; 21                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                           ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
; Entity Instance                       ; lagrange_fir:lagrange_fir_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                            ;
;     -- LPM_WIDTHB                     ; 8                                             ;
;     -- LPM_WIDTHP                     ; 24                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                           ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
; Entity Instance                       ; lagrange_fir:lagrange_fir_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                            ;
;     -- LPM_WIDTHB                     ; 5                                             ;
;     -- LPM_WIDTHP                     ; 21                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                           ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
+---------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lagrange_fir:lagrange_fir_inst"                                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; delay_signal_long ; Output ; Warning  ; Output or bidir port (46 bits) is wider than the port expression (1 bits) it drives; bit(s) "delay_signal_long[45..1]" have no fanouts ;
; delay_signal_long ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "int_delay:int_delay_inst" ;
+----------+-------+----------+------------------------+
; Port     ; Type  ; Severity ; Details                ;
+----------+-------+----------+------------------------+
; delay[2] ; Input ; Info     ; Stuck at GND           ;
; delay[1] ; Input ; Info     ; Stuck at VCC           ;
; delay[0] ; Input ; Info     ; Stuck at GND           ;
+----------+-------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_manage:clk_manage_inst"                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; CLK_data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 33                  ; 33               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                         ;
+----------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                    ; Details ;
+----------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------+---------+
; clk                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                                  ; N/A     ;
; fir_delay_signal[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[10] ; N/A     ;
; fir_delay_signal[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[10] ; N/A     ;
; fir_delay_signal[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[20] ; N/A     ;
; fir_delay_signal[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[20] ; N/A     ;
; fir_delay_signal[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[21] ; N/A     ;
; fir_delay_signal[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[21] ; N/A     ;
; fir_delay_signal[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[22] ; N/A     ;
; fir_delay_signal[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[22] ; N/A     ;
; fir_delay_signal[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[23] ; N/A     ;
; fir_delay_signal[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[23] ; N/A     ;
; fir_delay_signal[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[24] ; N/A     ;
; fir_delay_signal[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[24] ; N/A     ;
; fir_delay_signal[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[25] ; N/A     ;
; fir_delay_signal[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[25] ; N/A     ;
; fir_delay_signal[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[11] ; N/A     ;
; fir_delay_signal[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[11] ; N/A     ;
; fir_delay_signal[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[12] ; N/A     ;
; fir_delay_signal[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[12] ; N/A     ;
; fir_delay_signal[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[13] ; N/A     ;
; fir_delay_signal[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[13] ; N/A     ;
; fir_delay_signal[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[14] ; N/A     ;
; fir_delay_signal[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[14] ; N/A     ;
; fir_delay_signal[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[15] ; N/A     ;
; fir_delay_signal[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[15] ; N/A     ;
; fir_delay_signal[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[16] ; N/A     ;
; fir_delay_signal[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[16] ; N/A     ;
; fir_delay_signal[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[17] ; N/A     ;
; fir_delay_signal[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[17] ; N/A     ;
; fir_delay_signal[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[18] ; N/A     ;
; fir_delay_signal[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[18] ; N/A     ;
; fir_delay_signal[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[19] ; N/A     ;
; fir_delay_signal[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lagrange_fir:lagrange_fir_inst|delay_signal_temp[19] ; N/A     ;
; int_delay_signal[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[0]         ; N/A     ;
; int_delay_signal[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[0]         ; N/A     ;
; int_delay_signal[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[10]        ; N/A     ;
; int_delay_signal[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[10]        ; N/A     ;
; int_delay_signal[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[11]        ; N/A     ;
; int_delay_signal[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[11]        ; N/A     ;
; int_delay_signal[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[12]        ; N/A     ;
; int_delay_signal[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[12]        ; N/A     ;
; int_delay_signal[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[13]        ; N/A     ;
; int_delay_signal[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[13]        ; N/A     ;
; int_delay_signal[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[14]        ; N/A     ;
; int_delay_signal[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[14]        ; N/A     ;
; int_delay_signal[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[15]        ; N/A     ;
; int_delay_signal[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[15]        ; N/A     ;
; int_delay_signal[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[1]         ; N/A     ;
; int_delay_signal[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[1]         ; N/A     ;
; int_delay_signal[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[2]         ; N/A     ;
; int_delay_signal[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[2]         ; N/A     ;
; int_delay_signal[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[3]         ; N/A     ;
; int_delay_signal[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[3]         ; N/A     ;
; int_delay_signal[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[4]         ; N/A     ;
; int_delay_signal[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[4]         ; N/A     ;
; int_delay_signal[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[5]         ; N/A     ;
; int_delay_signal[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[5]         ; N/A     ;
; int_delay_signal[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[6]         ; N/A     ;
; int_delay_signal[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[6]         ; N/A     ;
; int_delay_signal[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[7]         ; N/A     ;
; int_delay_signal[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[7]         ; N/A     ;
; int_delay_signal[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[8]         ; N/A     ;
; int_delay_signal[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[8]         ; N/A     ;
; int_delay_signal[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[9]         ; N/A     ;
; int_delay_signal[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; int_delay:int_delay_inst|delay_signal_reg[9]         ; N/A     ;
; reset                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; reset                                                ; N/A     ;
; reset                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; reset                                                ; N/A     ;
+----------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Nov 27 12:30:43 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fir -c fir
Warning: Tcl Script File ../src_signal.qip not found
    Info: set_global_assignment -name QIP_FILE ../src_signal.qip
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file lagrange_fir.v
    Info: Found entity 1: lagrange_fir
Info: Found 1 design units, including 1 entities, in source file fir.v
    Info: Found entity 1: fir
Info: Found 1 design units, including 1 entities, in source file int_delay.v
    Info: Found entity 1: int_delay
Info: Found 1 design units, including 1 entities, in source file clk_manage.v
    Info: Found entity 1: clk_manage
Warning (10236): Verilog HDL Implicit Net warning at fir.v(14): created implicit net for "clk_int_delay"
Warning (10236): Verilog HDL Implicit Net warning at fir.v(15): created implicit net for "clk_testsignal"
Warning (10236): Verilog HDL Implicit Net warning at fir.v(16): created implicit net for "clk_data_out"
Warning (10236): Verilog HDL Implicit Net warning at fir.v(17): created implicit net for "clk_fir_lagrange"
Warning (10236): Verilog HDL Implicit Net warning at fir.v(52): created implicit net for "delay_signal_long"
Info: Elaborating entity "fir" for the top level hierarchy
Info: Elaborating entity "clk_manage" for hierarchy "clk_manage:clk_manage_inst"
Warning: Using design file src_signal.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: src_signal
Info: Elaborating entity "src_signal" for hierarchy "src_signal:src_signal_inst"
Info: Elaborating entity "altsyncram" for hierarchy "src_signal:src_signal_inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "src_signal:src_signal_inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "src_signal:src_signal_inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "src_signal.mif"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_km91.tdf
    Info: Found entity 1: altsyncram_km91
Info: Elaborating entity "altsyncram_km91" for hierarchy "src_signal:src_signal_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated"
Info: Elaborating entity "int_delay" for hierarchy "int_delay:int_delay_inst"
Info: Elaborating entity "lagrange_fir" for hierarchy "lagrange_fir:lagrange_fir_inst"
Warning (10230): Verilog HDL assignment warning at lagrange_fir.v(28): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at lagrange_fir.v(29): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at lagrange_fir.v(30): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at lagrange_fir.v(31): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at lagrange_fir.v(32): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at lagrange_fir.v(33): truncated value with size 32 to match size of target (11)
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4124.tdf
    Info: Found entity 1: altsyncram_4124
Info: Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info: Found entity 1: mux_tsc
Info: Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info: Found entity 1: decode_dvf
Info: Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info: Found entity 1: cntr_ggi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info: Found entity 1: cmpr_sgc
Info: Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info: Found entity 1: cntr_m9j
Info: Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info: Found entity 1: cntr_hgi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info: Found entity 1: cmpr_rgc
Info: Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info: Found entity 1: cntr_23j
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info: Found entity 1: cmpr_ngc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info: Inferred 6 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "lagrange_fir:lagrange_fir_inst|Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "lagrange_fir:lagrange_fir_inst|Mult3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "lagrange_fir:lagrange_fir_inst|Mult4"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "lagrange_fir:lagrange_fir_inst|Mult5"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "lagrange_fir:lagrange_fir_inst|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "lagrange_fir:lagrange_fir_inst|Mult0"
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2"
Info: Instantiated megafunction "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "16"
    Info: Parameter "LPM_WIDTHB" = "11"
    Info: Parameter "LPM_WIDTHP" = "27"
    Info: Parameter "LPM_WIDTHR" = "27"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf
    Info: Found entity 1: add_sub_fkh
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_l9h.tdf
    Info: Found entity 1: add_sub_l9h
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_jkh.tdf
    Info: Found entity 1: add_sub_jkh
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4"
Info: Instantiated megafunction "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "16"
    Info: Parameter "LPM_WIDTHB" = "8"
    Info: Parameter "LPM_WIDTHP" = "24"
    Info: Parameter "LPM_WIDTHR" = "24"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4"
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4"
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf
    Info: Found entity 1: add_sub_ckh
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf
    Info: Found entity 1: add_sub_i9h
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4"
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf
    Info: Found entity 1: add_sub_gkh
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult4"
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5"
Info: Instantiated megafunction "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "16"
    Info: Parameter "LPM_WIDTHB" = "5"
    Info: Parameter "LPM_WIDTHP" = "21"
    Info: Parameter "LPM_WIDTHR" = "21"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5|multcore:mult_core", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5"
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5"
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_2jh.tdf
    Info: Found entity 1: add_sub_2jh
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_88h.tdf
    Info: Found entity 1: add_sub_88h
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5"
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf
    Info: Found entity 1: add_sub_dkh
Info: Elaborated megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5|altshift:external_latency_ffs", which is child of megafunction instantiation "lagrange_fir:lagrange_fir_inst|lpm_mult:Mult5"
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Timing-Driven Synthesis is running on partition "Top"
Info: 80 registers lost all their fanouts during netlist optimizations. The first 80 are displayed below.
    Info: Register "int_delay:int_delay_inst|src_signal_5[0]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_5[1]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_5[2]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_5[3]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_5[4]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_5[5]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_5[6]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_5[7]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_5[8]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_5[9]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_5[10]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_5[11]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_5[12]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_5[13]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_5[14]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_5[15]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_4[0]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_4[1]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_4[2]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_4[3]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_4[4]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_4[5]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_4[6]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_4[7]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_4[8]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_4[9]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_4[10]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_4[11]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_4[12]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_4[13]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_4[14]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_4[15]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_3[0]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_3[1]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_3[2]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_3[3]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_3[4]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_3[5]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_3[6]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_3[7]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_3[8]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_3[9]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_3[10]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_3[11]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_3[12]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_3[13]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_3[14]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_3[15]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_2[0]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_2[1]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_2[2]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_2[3]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_2[4]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_2[5]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_2[6]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_2[7]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_2[8]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_2[9]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_2[10]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_2[11]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_2[12]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_2[13]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_2[14]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_2[15]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_1[0]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_1[14]" lost all its fanouts during netlist optimizations.
    Info: Register "int_delay:int_delay_inst|src_signal_1[15]" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/LCG/Desktop/fir/fir.map.smsg
Info: Succesfully connected in-system debug instance "auto_signaltap_0" to all 67 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 1744 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 33 output pins
    Info: Implemented 1656 logic cells
    Info: Implemented 49 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 454 megabytes
    Info: Processing ended: Tue Nov 27 12:30:55 2018
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/LCG/Desktop/fir/fir.map.smsg.


