{"&cites=9712801218355401565&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design":[{"title":"Computer architecture: a quantitative approach","url":"https://books.google.com/books?hl=en&lr=&id=gQ-fSqbLfFoC&oi=fnd&pg=PP1&ots=mYArSN_4vp&sig=G8qObQdWBWBLR5dhPNZeA_9si6A","authors":["JL Hennessy","JL Hennessy DA Patterson"],"year":2011,"numCitations":15849,"pdf":"https://cds.cern.ch/record/1250241/files/0123704901_TOC.pdf","citationUrl":"http://scholar.google.com/scholar?cites=1612723352684465362&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:0gy8PViLYRYJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1612723352684465362&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"books.google.com","p":1,"exp":1596362155213},{"title":"The landscape of parallel computing research: A view from berkeley","url":"http://www.academia.edu/download/42506777/Parallel-Berkeley06.pdf","authors":["K Asanovic","K Asanovic R Bodik","K Asanovic R Bodik BC Catanzaro","K Asanovic R Bodik BC Catanzaro JJ Gebis…"],"year":2006,"numCitations":2648,"pdf":"http://www.academia.edu/download/42506777/Parallel-Berkeley06.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15446826255925976162&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:Yhylk6MmXtYJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15446826255925976162&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"academia.edu"},{"title":"A network on chip architecture and design methodology","url":"https://ieeexplore.ieee.org/abstract/document/1016885/","authors":["S Kumar","S Kumar A Jantsch","S Kumar A Jantsch JP Soininen…"],"year":2002,"numCitations":1616,"pdf":"http://www.academia.edu/download/49942898/A_Network_on_Chip_Architecture_and_Desig20161028-5488-htvhl8.pdf","citationUrl":"http://scholar.google.com/scholar?cites=3065188286008466465&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:IRw5jYG8iSoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3065188286008466465&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"A survey of research and practices of network-on-chip","url":"https://dl.acm.org/doi/abs/10.1145/1132952.1132953","authors":["T Bjerregaard","T Bjerregaard S Mahadevan"],"year":2006,"numCitations":1426,"pdf":"http://www.egr.unlv.edu/~meiyang/ecg702/proj/A%20Survey%20of%20Research%20and%20Practices%20of%20Network-on-Chip.pdf","citationUrl":"http://scholar.google.com/scholar?cites=765763802979694569&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:6fd0Ih-KoAoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=765763802979694569&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"dl.acm.org"},{"title":"Performance evaluation and design trade-offs for network-on-chip interconnect architectures","url":"https://ieeexplore.ieee.org/abstract/document/1453503/","authors":["PP Pande","PP Pande C Grecu","PP Pande C Grecu M Jones…"],"year":2005,"numCitations":1019,"citationUrl":"http://scholar.google.com/scholar?cites=4525134365618265078&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:9tuW97qBzD4J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4525134365618265078&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"Networks on chip","url":"https://link.springer.com/content/pdf/10.1007/b105353.pdf","authors":["A Jantsch","A Jantsch H Tenhunen"],"year":2003,"numCitations":964,"pdf":"https://jantsch.se/AxelJantsch/presentations/2003/Darmstadt.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12852180151968585417&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:ydZpI8EdXLIJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12852180151968585417&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"Springer"},{"title":"Orion: a power-performance simulator for interconnection networks","url":"https://ieeexplore.ieee.org/abstract/document/1176258/","authors":["HS Wang","HS Wang X Zhu","HS Wang X Zhu LS Peh","HS Wang X Zhu LS Peh S Malik"],"year":2002,"numCitations":922,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.543.9189&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=191124232625789579&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:ixqhGXoCpwIJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=191124232625789579&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration","url":"https://ieeexplore.ieee.org/abstract/document/5090700/","authors":["AB Kahng","AB Kahng B Li","AB Kahng B Li LS Peh…"],"year":2009,"numCitations":904,"pdf":"https://dspace.mit.edu/bitstream/handle/1721.1/60547/Peh_ORION%202.0.pdf?sequence=1&isAllowed=y","citationUrl":"http://scholar.google.com/scholar?cites=13432918967794416029&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:nTn-a6FQa7oJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13432918967794416029&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"Photonic networks-on-chip for future generations of chip multiprocessors","url":"https://ieeexplore.ieee.org/abstract/document/4509424/","authors":["A Shacham","A Shacham K Bergman…"],"year":2008,"numCitations":894,"citationUrl":"http://scholar.google.com/scholar?cites=6906229158965907430&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:5o-bTdTa118J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6906229158965907430&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"An 80-tile sub-100-w teraflops processor in 65-nm cmos","url":"https://ieeexplore.ieee.org/abstract/document/4443212/","authors":["SR Vangal","SR Vangal J Howard","SR Vangal J Howard G Ruhl","SR Vangal J Howard G Ruhl S Dighe…"],"year":2008,"numCitations":802,"pdf":"http://www.academia.edu/download/48711357/An_80-tile_sub-100-W_TeraFLOPS_processor20160909-22895-1r4xw6l.pdf","citationUrl":"http://scholar.google.com/scholar?cites=976099392311804927&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:_0M4yDnNiw0J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=976099392311804927&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"}]}