

================================================================
== Vitis HLS Report for 'dataflow_in_loop_Row_Loop'
================================================================
* Date:           Fri Nov 28 18:38:47 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      571|      571|  5.710 us|  5.710 us|  269|  269|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |                    |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |      Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |entry_proc_U0       |entry_proc       |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |Read_Loop_proc_U0   |Read_Loop_proc   |      268|      268|  2.680 us|  2.680 us|  268|  268|       no|
        |Col_Loop_proc_U0    |Col_Loop_proc    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        |Write_Loop_proc_U0  |Write_Loop_proc  |      267|      267|  2.670 us|  2.670 us|  267|  267|       no|
        +--------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      120|    -|
|FIFO                 |        -|     -|       10|       61|    -|
|Instance             |        -|     -|      313|     1698|    -|
|Memory               |        0|     -|      192|      216|    0|
|Multiplexer          |        -|     -|        -|      243|    -|
|Register             |        -|     -|       27|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      542|     2338|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+-----+-----+-----+
    |      Instance      |      Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------+-----------------+---------+----+-----+-----+-----+
    |Col_Loop_proc_U0    |Col_Loop_proc    |        0|   0|   17|  658|    0|
    |Read_Loop_proc_U0   |Read_Loop_proc   |        0|   0|  194|  592|    0|
    |Write_Loop_proc_U0  |Write_Loop_proc  |        0|   0|  100|  428|    0|
    |entry_proc_U0       |entry_proc       |        0|   0|    2|   20|    0|
    +--------------------+-----------------+---------+----+-----+-----+-----+
    |Total               |                 |        0|   0|  313| 1698|    0|
    +--------------------+-----------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------+---------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |             Memory            |                                Module                               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------+---------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |image_diff_posterize_rowA_0_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowB_0_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowA_1_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowB_1_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowA_2_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowB_2_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowA_3_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowB_3_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowA_4_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowB_4_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowA_5_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowB_5_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowA_6_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowB_6_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowA_7_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowB_7_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowC_0_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowC_1_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowC_2_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowC_3_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowC_4_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowC_5_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowC_6_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowC_7_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    +-------------------------------+---------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                          |                                                                     |        0|192| 216|    0|   768|  192|    24|         6144|
    +-------------------------------+---------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-------+---------+---+----+-----+------+-----+---------+
    |  Name | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------+---------+---+----+-----+------+-----+---------+
    |C_c_U  |        0|  5|   0|    -|     4|   64|      256|
    |tmp_U  |        0|  5|   0|    -|     3|    8|       24|
    +-------+---------+---+----+-----+------+-----+---------+
    |Total  |        0| 10|   0|    0|     7|   72|      280|
    +-------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |                   Variable Name                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |Col_Loop_proc_U0_ap_continue                       |       and|   0|  0|   2|           1|           1|
    |Col_Loop_proc_U0_ap_start                          |       and|   0|  0|   2|           1|           1|
    |Read_Loop_proc_U0_ap_continue                      |       and|   0|  0|   2|           1|           1|
    |Read_Loop_proc_U0_ap_start                         |       and|   0|  0|   2|           1|           1|
    |Write_Loop_proc_U0_ap_start                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowA_0        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowA_1        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowA_2        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowA_3        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowA_4        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowA_5        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowA_6        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowA_7        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowB_0        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowB_1        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowB_2        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowB_3        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowB_4        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowB_5        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowB_6        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowB_7        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowC_0        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowC_1        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowC_2        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowC_3        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowC_4        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowC_5        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowC_6        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowC_7        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp                                |       and|   0|  0|   2|           1|           1|
    |ap_idle                                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                      |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_Read_Loop_proc_U0_ap_ready                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowA_0  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowA_1  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowA_2  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowA_3  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowA_4  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowA_5  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowA_6  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowA_7  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowB_0  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowB_1  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowB_2  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowB_3  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowB_4  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowB_5  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowB_6  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowB_7  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowC_0  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowC_1  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowC_2  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowC_3  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowC_4  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowC_5  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowC_6  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowC_7  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                     |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                              |          |   0|  0| 120|          60|          60|
    +---------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                         | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Read_Loop_proc_U0_ap_ready                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp                          |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                     |   9|          2|    1|          2|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                  | 243|         54|   27|         54|
    +-------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+---+----+-----+-----------+
    |                          Name                         | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Read_Loop_proc_U0_ap_ready                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp                          |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                     |  1|   0|    1|          0|
    +-------------------------------------------------------+---+----+-----+-----------+
    |Total                                                  | 27|   0|   27|          0|
    +-------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------+-----+-----+------------+---------------------------+--------------+
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|    8|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|    8|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|   11|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                      gmem0|       pointer|
|i                     |   in|    9|     ap_none|                          i|        scalar|
|i_ap_vld              |   in|    1|     ap_none|                          i|        scalar|
|A                     |   in|   64|     ap_none|                          A|        scalar|
|A_ap_vld              |   in|    1|     ap_none|                          A|        scalar|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|    8|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|    8|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|   11|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                      gmem1|       pointer|
|B                     |   in|   64|     ap_none|                          B|        scalar|
|B_ap_vld              |   in|    1|     ap_none|                          B|        scalar|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|    8|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|    8|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|   11|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                      gmem2|       pointer|
|C                     |   in|   64|     ap_none|                          C|        scalar|
|C_ap_vld              |   in|    1|     ap_none|                          C|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_Row_Loop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_Row_Loop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_Row_Loop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_Row_Loop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_Row_Loop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_Row_Loop|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_Row_Loop|  return value|
+----------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.57>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C"   --->   Operation 7 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 8 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A"   --->   Operation 9 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %i"   --->   Operation 10 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = trunc i9 %i_read"   --->   Operation 11 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%C_c = alloca i64 1"   --->   Operation 12 'alloca' 'C_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (1.41ns)   --->   "%call_ln0 = call void @entry_proc, i64 %C_read, i64 %C_c"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [2/2] (2.57ns)   --->   "%tmp = call i8 @Read_Loop_proc, i8 %gmem0, i8 %empty, i64 %A_read, i8 %gmem1, i64 %B_read, i8 %image_diff_posterize_rowA_0, i8 %image_diff_posterize_rowB_0, i8 %image_diff_posterize_rowA_1, i8 %image_diff_posterize_rowB_1, i8 %image_diff_posterize_rowA_2, i8 %image_diff_posterize_rowB_2, i8 %image_diff_posterize_rowA_3, i8 %image_diff_posterize_rowB_3, i8 %image_diff_posterize_rowA_4, i8 %image_diff_posterize_rowB_4, i8 %image_diff_posterize_rowA_5, i8 %image_diff_posterize_rowB_5, i8 %image_diff_posterize_rowA_6, i8 %image_diff_posterize_rowB_6, i8 %image_diff_posterize_rowA_7, i8 %image_diff_posterize_rowB_7"   --->   Operation 14 'call' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%tmp = call i8 @Read_Loop_proc, i8 %gmem0, i8 %empty, i64 %A_read, i8 %gmem1, i64 %B_read, i8 %image_diff_posterize_rowA_0, i8 %image_diff_posterize_rowB_0, i8 %image_diff_posterize_rowA_1, i8 %image_diff_posterize_rowB_1, i8 %image_diff_posterize_rowA_2, i8 %image_diff_posterize_rowB_2, i8 %image_diff_posterize_rowA_3, i8 %image_diff_posterize_rowB_3, i8 %image_diff_posterize_rowA_4, i8 %image_diff_posterize_rowB_4, i8 %image_diff_posterize_rowA_5, i8 %image_diff_posterize_rowB_5, i8 %image_diff_posterize_rowA_6, i8 %image_diff_posterize_rowB_6, i8 %image_diff_posterize_rowA_7, i8 %image_diff_posterize_rowB_7"   --->   Operation 15 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Col_Loop_proc, i8 %image_diff_posterize_rowA_0, i8 %image_diff_posterize_rowA_1, i8 %image_diff_posterize_rowA_2, i8 %image_diff_posterize_rowA_3, i8 %image_diff_posterize_rowA_4, i8 %image_diff_posterize_rowA_5, i8 %image_diff_posterize_rowA_6, i8 %image_diff_posterize_rowA_7, i8 %image_diff_posterize_rowB_0, i8 %image_diff_posterize_rowB_1, i8 %image_diff_posterize_rowB_2, i8 %image_diff_posterize_rowB_3, i8 %image_diff_posterize_rowB_4, i8 %image_diff_posterize_rowB_5, i8 %image_diff_posterize_rowB_6, i8 %image_diff_posterize_rowB_7, i8 %image_diff_posterize_rowC_0, i8 %image_diff_posterize_rowC_1, i8 %image_diff_posterize_rowC_2, i8 %image_diff_posterize_rowC_3, i8 %image_diff_posterize_rowC_4, i8 %image_diff_posterize_rowC_5, i8 %image_diff_posterize_rowC_6, i8 %image_diff_posterize_rowC_7"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Col_Loop_proc, i8 %image_diff_posterize_rowA_0, i8 %image_diff_posterize_rowA_1, i8 %image_diff_posterize_rowA_2, i8 %image_diff_posterize_rowA_3, i8 %image_diff_posterize_rowA_4, i8 %image_diff_posterize_rowA_5, i8 %image_diff_posterize_rowA_6, i8 %image_diff_posterize_rowA_7, i8 %image_diff_posterize_rowB_0, i8 %image_diff_posterize_rowB_1, i8 %image_diff_posterize_rowB_2, i8 %image_diff_posterize_rowB_3, i8 %image_diff_posterize_rowB_4, i8 %image_diff_posterize_rowB_5, i8 %image_diff_posterize_rowB_6, i8 %image_diff_posterize_rowB_7, i8 %image_diff_posterize_rowC_0, i8 %image_diff_posterize_rowC_1, i8 %image_diff_posterize_rowC_2, i8 %image_diff_posterize_rowC_3, i8 %image_diff_posterize_rowC_4, i8 %image_diff_posterize_rowC_5, i8 %image_diff_posterize_rowC_6, i8 %image_diff_posterize_rowC_7"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.57>
ST_5 : Operation 18 [2/2] (2.57ns)   --->   "%call_ln0 = call void @Write_Loop_proc, i8 %gmem2, i8 %tmp, i64 %C_c, i8 %image_diff_posterize_rowC_0, i8 %image_diff_posterize_rowC_1, i8 %image_diff_posterize_rowC_2, i8 %image_diff_posterize_rowC_3, i8 %image_diff_posterize_rowC_4, i8 %image_diff_posterize_rowC_5, i8 %image_diff_posterize_rowC_6, i8 %image_diff_posterize_rowC_7"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 2.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @C_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %C_c, i64 %C_c"   --->   Operation 19 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_1, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_14, void @empty_1, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln44 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [image_diff_posterize.c:44]   --->   Operation 24 'specdataflowpipeline' 'specdataflowpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Write_Loop_proc, i8 %gmem2, i8 %tmp, i64 %C_c, i8 %image_diff_posterize_rowC_0, i8 %image_diff_posterize_rowC_1, i8 %image_diff_posterize_rowC_2, i8 %image_diff_posterize_rowC_3, i8 %image_diff_posterize_rowC_4, i8 %image_diff_posterize_rowC_5, i8 %image_diff_posterize_rowC_6, i8 %image_diff_posterize_rowC_7"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_diff_posterize_rowA_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
C_read                    (read                ) [ 0000000]
B_read                    (read                ) [ 0010000]
A_read                    (read                ) [ 0010000]
i_read                    (read                ) [ 0000000]
empty                     (trunc               ) [ 0010000]
C_c                       (alloca              ) [ 0111111]
call_ln0                  (call                ) [ 0000000]
tmp                       (call                ) [ 0001111]
call_ln0                  (call                ) [ 0000000]
empty_25                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specdataflowpipeline_ln44 (specdataflowpipeline) [ 0000000]
call_ln0                  (call                ) [ 0000000]
ret_ln0                   (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="image_diff_posterize_rowA_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="image_diff_posterize_rowB_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="image_diff_posterize_rowA_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="image_diff_posterize_rowB_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="image_diff_posterize_rowA_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="image_diff_posterize_rowB_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="image_diff_posterize_rowA_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="image_diff_posterize_rowB_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="image_diff_posterize_rowA_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="image_diff_posterize_rowB_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="image_diff_posterize_rowA_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="image_diff_posterize_rowB_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="image_diff_posterize_rowA_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="image_diff_posterize_rowB_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="image_diff_posterize_rowA_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="image_diff_posterize_rowB_7">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="image_diff_posterize_rowC_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="image_diff_posterize_rowC_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="image_diff_posterize_rowC_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="image_diff_posterize_rowC_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="image_diff_posterize_rowC_4">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="image_diff_posterize_rowC_5">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="image_diff_posterize_rowC_6">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="image_diff_posterize_rowC_7">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Read_Loop_proc"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_proc"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Write_Loop_proc"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_c_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="C_c_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_c/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="C_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="B_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="A_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="9" slack="0"/>
<pin id="137" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="call_ln0_entry_proc_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="0" index="2" bw="64" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_Read_Loop_proc_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="0" index="3" bw="64" slack="0"/>
<pin id="152" dir="0" index="4" bw="8" slack="0"/>
<pin id="153" dir="0" index="5" bw="64" slack="0"/>
<pin id="154" dir="0" index="6" bw="8" slack="0"/>
<pin id="155" dir="0" index="7" bw="8" slack="0"/>
<pin id="156" dir="0" index="8" bw="8" slack="0"/>
<pin id="157" dir="0" index="9" bw="8" slack="0"/>
<pin id="158" dir="0" index="10" bw="8" slack="0"/>
<pin id="159" dir="0" index="11" bw="8" slack="0"/>
<pin id="160" dir="0" index="12" bw="8" slack="0"/>
<pin id="161" dir="0" index="13" bw="8" slack="0"/>
<pin id="162" dir="0" index="14" bw="8" slack="0"/>
<pin id="163" dir="0" index="15" bw="8" slack="0"/>
<pin id="164" dir="0" index="16" bw="8" slack="0"/>
<pin id="165" dir="0" index="17" bw="8" slack="0"/>
<pin id="166" dir="0" index="18" bw="8" slack="0"/>
<pin id="167" dir="0" index="19" bw="8" slack="0"/>
<pin id="168" dir="0" index="20" bw="8" slack="0"/>
<pin id="169" dir="0" index="21" bw="8" slack="0"/>
<pin id="170" dir="1" index="22" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_Col_Loop_proc_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="0" index="3" bw="8" slack="0"/>
<pin id="197" dir="0" index="4" bw="8" slack="0"/>
<pin id="198" dir="0" index="5" bw="8" slack="0"/>
<pin id="199" dir="0" index="6" bw="8" slack="0"/>
<pin id="200" dir="0" index="7" bw="8" slack="0"/>
<pin id="201" dir="0" index="8" bw="8" slack="0"/>
<pin id="202" dir="0" index="9" bw="8" slack="0"/>
<pin id="203" dir="0" index="10" bw="8" slack="0"/>
<pin id="204" dir="0" index="11" bw="8" slack="0"/>
<pin id="205" dir="0" index="12" bw="8" slack="0"/>
<pin id="206" dir="0" index="13" bw="8" slack="0"/>
<pin id="207" dir="0" index="14" bw="8" slack="0"/>
<pin id="208" dir="0" index="15" bw="8" slack="0"/>
<pin id="209" dir="0" index="16" bw="8" slack="0"/>
<pin id="210" dir="0" index="17" bw="8" slack="0"/>
<pin id="211" dir="0" index="18" bw="8" slack="0"/>
<pin id="212" dir="0" index="19" bw="8" slack="0"/>
<pin id="213" dir="0" index="20" bw="8" slack="0"/>
<pin id="214" dir="0" index="21" bw="8" slack="0"/>
<pin id="215" dir="0" index="22" bw="8" slack="0"/>
<pin id="216" dir="0" index="23" bw="8" slack="0"/>
<pin id="217" dir="0" index="24" bw="8" slack="0"/>
<pin id="218" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_Write_Loop_proc_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="0" index="2" bw="8" slack="3"/>
<pin id="248" dir="0" index="3" bw="64" slack="4"/>
<pin id="249" dir="0" index="4" bw="8" slack="0"/>
<pin id="250" dir="0" index="5" bw="8" slack="0"/>
<pin id="251" dir="0" index="6" bw="8" slack="0"/>
<pin id="252" dir="0" index="7" bw="8" slack="0"/>
<pin id="253" dir="0" index="8" bw="8" slack="0"/>
<pin id="254" dir="0" index="9" bw="8" slack="0"/>
<pin id="255" dir="0" index="10" bw="8" slack="0"/>
<pin id="256" dir="0" index="11" bw="8" slack="0"/>
<pin id="257" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="empty_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="9" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="273" class="1005" name="B_read_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="1"/>
<pin id="275" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="278" class="1005" name="A_read_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="1"/>
<pin id="280" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="283" class="1005" name="empty_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="1"/>
<pin id="285" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="288" class="1005" name="C_c_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="C_c "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="3"/>
<pin id="296" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="66" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="62" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="62" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="62" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="64" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="68" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="116" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="171"><net_src comp="70" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="173"><net_src comp="128" pin="2"/><net_sink comp="147" pin=3"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="147" pin=4"/></net>

<net id="175"><net_src comp="122" pin="2"/><net_sink comp="147" pin=5"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="147" pin=6"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="147" pin=7"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="147" pin=8"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="147" pin=9"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="147" pin=10"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="147" pin=11"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="147" pin=12"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="147" pin=13"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="147" pin=14"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="147" pin=15"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="147" pin=16"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="147" pin=17"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="147" pin=18"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="147" pin=19"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="147" pin=20"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="147" pin=21"/></net>

<net id="219"><net_src comp="72" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="192" pin=4"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="192" pin=5"/></net>

<net id="225"><net_src comp="34" pin="0"/><net_sink comp="192" pin=6"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="192" pin=7"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="192" pin=8"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="192" pin=9"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="192" pin=10"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="192" pin=11"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="192" pin=12"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="192" pin=13"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="192" pin=14"/></net>

<net id="234"><net_src comp="40" pin="0"/><net_sink comp="192" pin=15"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="192" pin=16"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="192" pin=17"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="192" pin=18"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="192" pin=19"/></net>

<net id="239"><net_src comp="52" pin="0"/><net_sink comp="192" pin=20"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="192" pin=21"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="192" pin=22"/></net>

<net id="242"><net_src comp="58" pin="0"/><net_sink comp="192" pin=23"/></net>

<net id="243"><net_src comp="60" pin="0"/><net_sink comp="192" pin=24"/></net>

<net id="258"><net_src comp="74" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="259"><net_src comp="10" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="260"><net_src comp="46" pin="0"/><net_sink comp="244" pin=4"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="244" pin=5"/></net>

<net id="262"><net_src comp="50" pin="0"/><net_sink comp="244" pin=6"/></net>

<net id="263"><net_src comp="52" pin="0"/><net_sink comp="244" pin=7"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="244" pin=8"/></net>

<net id="265"><net_src comp="56" pin="0"/><net_sink comp="244" pin=9"/></net>

<net id="266"><net_src comp="58" pin="0"/><net_sink comp="244" pin=10"/></net>

<net id="267"><net_src comp="60" pin="0"/><net_sink comp="244" pin=11"/></net>

<net id="271"><net_src comp="134" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="276"><net_src comp="122" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="147" pin=5"/></net>

<net id="281"><net_src comp="128" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="147" pin=3"/></net>

<net id="286"><net_src comp="268" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="291"><net_src comp="112" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="244" pin=3"/></net>

<net id="297"><net_src comp="147" pin="22"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="244" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: gmem1 | {}
	Port: gmem2 | {5 6 }
	Port: image_diff_posterize_rowA_0 | {1 2 }
	Port: image_diff_posterize_rowB_0 | {1 2 }
	Port: image_diff_posterize_rowA_1 | {1 2 }
	Port: image_diff_posterize_rowB_1 | {1 2 }
	Port: image_diff_posterize_rowA_2 | {1 2 }
	Port: image_diff_posterize_rowB_2 | {1 2 }
	Port: image_diff_posterize_rowA_3 | {1 2 }
	Port: image_diff_posterize_rowB_3 | {1 2 }
	Port: image_diff_posterize_rowA_4 | {1 2 }
	Port: image_diff_posterize_rowB_4 | {1 2 }
	Port: image_diff_posterize_rowA_5 | {1 2 }
	Port: image_diff_posterize_rowB_5 | {1 2 }
	Port: image_diff_posterize_rowA_6 | {1 2 }
	Port: image_diff_posterize_rowB_6 | {1 2 }
	Port: image_diff_posterize_rowA_7 | {1 2 }
	Port: image_diff_posterize_rowB_7 | {1 2 }
	Port: image_diff_posterize_rowC_0 | {3 4 }
	Port: image_diff_posterize_rowC_1 | {3 4 }
	Port: image_diff_posterize_rowC_2 | {3 4 }
	Port: image_diff_posterize_rowC_3 | {3 4 }
	Port: image_diff_posterize_rowC_4 | {3 4 }
	Port: image_diff_posterize_rowC_5 | {3 4 }
	Port: image_diff_posterize_rowC_6 | {3 4 }
	Port: image_diff_posterize_rowC_7 | {3 4 }
 - Input state : 
	Port: dataflow_in_loop_Row_Loop : gmem0 | {1 2 }
	Port: dataflow_in_loop_Row_Loop : i | {1 }
	Port: dataflow_in_loop_Row_Loop : A | {1 }
	Port: dataflow_in_loop_Row_Loop : gmem1 | {1 2 }
	Port: dataflow_in_loop_Row_Loop : B | {1 }
	Port: dataflow_in_loop_Row_Loop : gmem2 | {}
	Port: dataflow_in_loop_Row_Loop : C | {1 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowA_0 | {3 4 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowB_0 | {3 4 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowA_1 | {3 4 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowB_1 | {3 4 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowA_2 | {3 4 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowB_2 | {3 4 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowA_3 | {3 4 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowB_3 | {3 4 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowA_4 | {3 4 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowB_4 | {3 4 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowA_5 | {3 4 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowB_5 | {3 4 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowA_6 | {3 4 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowB_6 | {3 4 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowA_7 | {3 4 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowB_7 | {3 4 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowC_0 | {5 6 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowC_1 | {5 6 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowC_2 | {5 6 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowC_3 | {5 6 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowC_4 | {5 6 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowC_5 | {5 6 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowC_6 | {5 6 }
	Port: dataflow_in_loop_Row_Loop : image_diff_posterize_rowC_7 | {5 6 }
  - Chain level:
	State 1
		call_ln0 : 1
		tmp : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | call_ln0_entry_proc_fu_140 |    0    |    0    |    0    |
|   call   |  grp_Read_Loop_proc_fu_147 |  0.774  |   202   |   187   |
|          |  grp_Col_Loop_proc_fu_192  |  6.192  |   153   |   744   |
|          | grp_Write_Loop_proc_fu_244 |   3.87  |   141   |   222   |
|----------|----------------------------|---------|---------|---------|
|          |     C_read_read_fu_116     |    0    |    0    |    0    |
|   read   |     B_read_read_fu_122     |    0    |    0    |    0    |
|          |     A_read_read_fu_128     |    0    |    0    |    0    |
|          |     i_read_read_fu_134     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |        empty_fu_268        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |  10.836 |   496   |   1153  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|A_read_reg_278|   64   |
|B_read_reg_273|   64   |
|  C_c_reg_288 |   64   |
| empty_reg_283|    8   |
|  tmp_reg_294 |    8   |
+--------------+--------+
|     Total    |   208  |
+--------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_Read_Loop_proc_fu_147 |  p2  |   2  |   8  |   16   ||    9    |
| grp_Read_Loop_proc_fu_147 |  p3  |   2  |  64  |   128  ||    9    |
| grp_Read_Loop_proc_fu_147 |  p5  |   2  |  64  |   128  ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   272  ||  1.161  ||    27   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   10   |   496  |  1153  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   208  |    -   |
+-----------+--------+--------+--------+
|   Total   |   11   |   704  |  1180  |
+-----------+--------+--------+--------+
