my_pll,/,Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/my_pll.v
pattern_gen,/,Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/pattern_gen.v
top,/,Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/single_capture.v
