<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/efc_lib.v.html" target="file-frame">third_party/tests/utd-sv/efc_lib.v</a>
defines: 
time_elapsed: 0.608s
ram usage: 38024 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp02xqi961/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/efc_lib.v.html" target="file-frame">third_party/tests/utd-sv/efc_lib.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-28" target="file-frame">third_party/tests/utd-sv/efc_lib.v:28</a>: No timescale set for &#34;bw_efc_latch&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-28" target="file-frame">third_party/tests/utd-sv/efc_lib.v:28</a>: Compile module &#34;work@bw_efc_latch&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-28" target="file-frame">third_party/tests/utd-sv/efc_lib.v:28</a>: Implicit port type (wire) for &#34;q&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-28" target="file-frame">third_party/tests/utd-sv/efc_lib.v:28</a>: Top level module &#34;work@bw_efc_latch&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>: Cannot find a module definition for &#34;work@bw_efc_latch::bw_u1_scanlg_2x&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp02xqi961/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bw_efc_latch
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp02xqi961/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp02xqi961/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bw_efc_latch)
 |vpiName:work@bw_efc_latch
 |uhdmallPackages:
 \_package: builtin, parent:work@bw_efc_latch
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@bw_efc_latch, file:<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html" target="file-frame">third_party/tests/utd-sv/efc_lib.v</a>, line:28, parent:work@bw_efc_latch
   |vpiDefName:work@bw_efc_latch
   |vpiFullName:work@bw_efc_latch
   |vpiPort:
   \_port: (d), line:28
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:28
         |vpiName:d
         |vpiFullName:work@bw_efc_latch.d
   |vpiPort:
   \_port: (c), line:28
     |vpiName:c
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (c), line:28
         |vpiName:c
         |vpiFullName:work@bw_efc_latch.c
   |vpiPort:
   \_port: (q), line:28
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:28
         |vpiName:q
         |vpiFullName:work@bw_efc_latch.q
   |vpiNet:
   \_logic_net: (d), line:28
   |vpiNet:
   \_logic_net: (c), line:28
   |vpiNet:
   \_logic_net: (q), line:28
   |vpiParamAssign:
   \_param_assign: , line:31
     |vpiRhs:
     \_constant: , line:31
       |vpiConstType:7
       |vpiDecompile:1
       |vpiSize:32
       |INT:1
     |vpiLhs:
     \_parameter: (SIZE), line:31
       |vpiName:SIZE
   |vpiParameter:
   \_parameter: (SIZE), line:31
 |uhdmtopModules:
 \_module: work@bw_efc_latch (work@bw_efc_latch), file:<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html" target="file-frame">third_party/tests/utd-sv/efc_lib.v</a>, line:28
   |vpiDefName:work@bw_efc_latch
   |vpiName:work@bw_efc_latch
   |vpiPort:
   \_port: (d), line:28, parent:work@bw_efc_latch
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:28, parent:work@bw_efc_latch
         |vpiName:d
         |vpiFullName:work@bw_efc_latch.d
         |vpiRange:
         \_range: , line:33
           |vpiLeftRange:
           \_constant: , line:33
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiRightRange:
           \_constant: , line:33
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (c), line:28, parent:work@bw_efc_latch
     |vpiName:c
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (c), line:28, parent:work@bw_efc_latch
         |vpiName:c
         |vpiFullName:work@bw_efc_latch.c
   |vpiPort:
   \_port: (q), line:28, parent:work@bw_efc_latch
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:28, parent:work@bw_efc_latch
         |vpiName:q
         |vpiFullName:work@bw_efc_latch.q
         |vpiRange:
         \_range: , line:36
           |vpiLeftRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiRightRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiModule:
   \_module: work@bw_efc_latch::bw_u1_scanlg_2x (u_lat0), file:<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html" target="file-frame">third_party/tests/utd-sv/efc_lib.v</a>, line:48, parent:work@bw_efc_latch
     |vpiDefName:work@bw_efc_latch::bw_u1_scanlg_2x
     |vpiName:u_lat0
     |vpiFullName:work@bw_efc_latch.u_lat0
     |vpiPort:
     \_port: (so), parent:u_lat0
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (q), line:49
         |vpiName:q
         |vpiActual:
         \_logic_net: (q), line:28, parent:work@bw_efc_latch
     |vpiPort:
     \_port: (ck), parent:u_lat0
       |vpiName:ck
       |vpiHighConn:
       \_ref_obj: (c), line:50
         |vpiName:c
         |vpiActual:
         \_logic_net: (c), line:28, parent:work@bw_efc_latch
     |vpiPort:
     \_port: (sd), parent:u_lat0
       |vpiName:sd
       |vpiHighConn:
       \_ref_obj: (d), line:51
         |vpiName:d
         |vpiActual:
         \_logic_net: (d), line:28, parent:work@bw_efc_latch
     |vpiPort:
     \_port: (se), parent:u_lat0
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:52
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
     |vpiInstance:
     \_module: work@bw_efc_latch (work@bw_efc_latch), file:<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html" target="file-frame">third_party/tests/utd-sv/efc_lib.v</a>, line:28
   |vpiNet:
   \_logic_net: (d), line:28, parent:work@bw_efc_latch
   |vpiNet:
   \_logic_net: (c), line:28, parent:work@bw_efc_latch
   |vpiNet:
   \_logic_net: (q), line:28, parent:work@bw_efc_latch
   |vpiParameter:
   \_parameter: (SIZE), line:31
     |vpiName:SIZE
     |INT:1
Object: \work_bw_efc_latch of type 3000
Object: \work_bw_efc_latch of type 32
Object: \d of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \c of type 44
Object: \q of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \u_lat0 of type 32
Object: \so of type 44
Object: \ck of type 44
Object: \sd of type 44
Object: \se of type 44
Object: \SIZE of type 41
Object: \d of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \c of type 36
Object: \q of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_bw_efc_latch of type 32
Object: \d of type 44
Object: \c of type 44
Object: \q of type 44
Object: \SIZE of type 41
Object:  of type 40
Object: \SIZE of type 41
Object:  of type 7
Object: \d of type 36
Object: \c of type 36
Object: \q of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_bw_efc_latch::bw_u1_scanlg_2x&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2476810] str=&#39;\work_bw_efc_latch::bw_u1_scanlg_2x&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2476930] str=&#39;\so&#39; port=4
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2476a50] str=&#39;\ck&#39; port=5
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2476b70] str=&#39;\sd&#39; port=6
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2476c90] str=&#39;\se&#39; port=7
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2476810] str=&#39;\work_bw_efc_latch::bw_u1_scanlg_2x&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2476930] str=&#39;\so&#39; basic_prep port=4 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2476a50] str=&#39;\ck&#39; basic_prep port=5 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2476b70] str=&#39;\sd&#39; basic_prep port=6 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2476c90] str=&#39;\se&#39; basic_prep port=7 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_bw_efc_latch&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2474ff0] str=&#39;\work_bw_efc_latch&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-28" target="file-frame">third_party/tests/utd-sv/efc_lib.v:28</a>.0-28.0&gt; [0x2475290] str=&#39;\d&#39; input port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-33" target="file-frame">third_party/tests/utd-sv/efc_lib.v:33</a>.0-33.0&gt; [0x2475580]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-33" target="file-frame">third_party/tests/utd-sv/efc_lib.v:33</a>.0-33.0&gt; [0x2475aa0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-33" target="file-frame">third_party/tests/utd-sv/efc_lib.v:33</a>.0-33.0&gt; [0x2475cf0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-28" target="file-frame">third_party/tests/utd-sv/efc_lib.v:28</a>.0-28.0&gt; [0x2475ea0] str=&#39;\c&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-28" target="file-frame">third_party/tests/utd-sv/efc_lib.v:28</a>.0-28.0&gt; [0x2476010] str=&#39;\q&#39; output reg port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-36" target="file-frame">third_party/tests/utd-sv/efc_lib.v:36</a>.0-36.0&gt; [0x2476170]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-36" target="file-frame">third_party/tests/utd-sv/efc_lib.v:36</a>.0-36.0&gt; [0x24764b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-36" target="file-frame">third_party/tests/utd-sv/efc_lib.v:36</a>.0-36.0&gt; [0x2476660] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>.0-48.0&gt; [0x2476320] str=&#39;\u_lat0&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2476df0] str=&#39;\work_bw_efc_latch::bw_u1_scanlg_2x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>.0-48.0&gt; [0x2476f10] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>.0-48.0&gt; [0x2477030] str=&#39;\q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>.0-48.0&gt; [0x24771f0] str=&#39;\ck&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>.0-48.0&gt; [0x2477310] str=&#39;\c&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>.0-48.0&gt; [0x24774f0] str=&#39;\sd&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>.0-48.0&gt; [0x2477610] str=&#39;\d&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>.0-48.0&gt; [0x2477810] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>.0-48.0&gt; [0x2477930]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-31" target="file-frame">third_party/tests/utd-sv/efc_lib.v:31</a>.0-31.0&gt; [0x2477e90] str=&#39;\SIZE&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-31" target="file-frame">third_party/tests/utd-sv/efc_lib.v:31</a>.0-31.0&gt; [0x2477ba0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2474ff0] str=&#39;\work_bw_efc_latch&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-28" target="file-frame">third_party/tests/utd-sv/efc_lib.v:28</a>.0-28.0&gt; [0x2475290] str=&#39;\d&#39; input basic_prep port=1 range=[0:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-33" target="file-frame">third_party/tests/utd-sv/efc_lib.v:33</a>.0-33.0&gt; [0x2475580] basic_prep range=[0:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-33" target="file-frame">third_party/tests/utd-sv/efc_lib.v:33</a>.0-33.0&gt; [0x2475aa0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-33" target="file-frame">third_party/tests/utd-sv/efc_lib.v:33</a>.0-33.0&gt; [0x2475cf0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-28" target="file-frame">third_party/tests/utd-sv/efc_lib.v:28</a>.0-28.0&gt; [0x2475ea0] str=&#39;\c&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-28" target="file-frame">third_party/tests/utd-sv/efc_lib.v:28</a>.0-28.0&gt; [0x2476010] str=&#39;\q&#39; output reg basic_prep port=3 range=[0:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-36" target="file-frame">third_party/tests/utd-sv/efc_lib.v:36</a>.0-36.0&gt; [0x2476170] basic_prep range=[0:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-36" target="file-frame">third_party/tests/utd-sv/efc_lib.v:36</a>.0-36.0&gt; [0x24764b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-36" target="file-frame">third_party/tests/utd-sv/efc_lib.v:36</a>.0-36.0&gt; [0x2476660] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>.0-48.0&gt; [0x2476320] str=&#39;\u_lat0&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2476df0] str=&#39;\work_bw_efc_latch::bw_u1_scanlg_2x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>.0-48.0&gt; [0x2476f10] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>.0-48.0&gt; [0x2477030 -&gt; 0x2476010] str=&#39;\q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>.0-48.0&gt; [0x24771f0] str=&#39;\ck&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>.0-48.0&gt; [0x2477310 -&gt; 0x2475ea0] str=&#39;\c&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>.0-48.0&gt; [0x24774f0] str=&#39;\sd&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>.0-48.0&gt; [0x2477610 -&gt; 0x2475290] str=&#39;\d&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>.0-48.0&gt; [0x2477810] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>.0-48.0&gt; [0x2477930 -&gt; 0x248eae0] basic_prep
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-31" target="file-frame">third_party/tests/utd-sv/efc_lib.v:31</a>.0-31.0&gt; [0x2477e90] str=&#39;\SIZE&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-31" target="file-frame">third_party/tests/utd-sv/efc_lib.v:31</a>.0-31.0&gt; [0x2477ba0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-0" target="file-frame">third_party/tests/utd-sv/efc_lib.v:0</a>.0-0.0&gt; [0x248eae0] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/efc_lib.v.html#l-48" target="file-frame">third_party/tests/utd-sv/efc_lib.v:48</a>: Warning: Identifier `&#39; is implicitly declared.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_bw_efc_latch::bw_u1_scanlg_2x&#39; referenced in module `work_bw_efc_latch&#39; in cell `u_lat0&#39; does not have a port named &#39;se&#39;.

</pre>
</body>