Starting Single Run, Sweeps and Corners...

Current time: Wed Oct  1 14:15:52 2025 
Best design point: 1
Design specs: 
	potentiostat_final:top_level_sch_w_Verilog:1	corner	Nominal - 
Design parameters: 

Interactive.183
Number of points completed: 1
Number of simulation errors: 0
Interactive.183 completed. 
Current time: Wed Oct  1 14:17:17 2025 
