Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Thu Jan  7 15:55:10 2021
| Host         : LAPTOP-J5R9FCMI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (208)
5. checking no_input_delay (3)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ss/beta_clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (208)
--------------------------------------------------
 There are 208 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.917        0.000                      0                  534        0.163        0.000                      0                  534        4.500        0.000                       0                   311  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.917        0.000                      0                  534        0.163        0.000                      0                  534        4.500        0.000                       0                   311  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 1.844ns (30.509%)  route 4.200ns (69.491%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.560     5.081    fdc/hpReduceTime/CLK
    SLICE_X55Y31         FDRE                                         r  fdc/hpReduceTime/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  fdc/hpReduceTime/count_reg[1]/Q
                         net (fo=3, routed)           1.016     6.516    fdc/hpReduceTime/count[1]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.299     6.815 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.619     7.435    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.149     7.584 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.549     8.133    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.355     8.488 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.280     8.767    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.891 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           1.240    10.131    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X50Y37         LUT3 (Prop_lut3_I0_O)        0.150    10.281 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3/O
                         net (fo=5, routed)           0.496    10.777    fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.348    11.125 r  fdc/hpReduceTime/p2_pokemon_cur_hp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.125    fdc/hpReduceTime_n_6
    SLICE_X51Y36         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.447    14.788    fdc/CLK
    SLICE_X51Y36         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X51Y36         FDRE (Setup_fdre_C_D)        0.029    15.042    fdc/p2_pokemon_cur_hp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 1.844ns (30.524%)  route 4.197ns (69.476%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.560     5.081    fdc/hpReduceTime/CLK
    SLICE_X55Y31         FDRE                                         r  fdc/hpReduceTime/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  fdc/hpReduceTime/count_reg[1]/Q
                         net (fo=3, routed)           1.016     6.516    fdc/hpReduceTime/count[1]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.299     6.815 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.619     7.435    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.149     7.584 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.549     8.133    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.355     8.488 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.280     8.767    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.891 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           1.240    10.131    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X50Y37         LUT3 (Prop_lut3_I0_O)        0.150    10.281 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3/O
                         net (fo=5, routed)           0.493    10.774    fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I1_O)        0.348    11.122 r  fdc/hpReduceTime/p2_pokemon_cur_hp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.122    fdc/hpReduceTime_n_5
    SLICE_X51Y36         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.447    14.788    fdc/CLK
    SLICE_X51Y36         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[2]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X51Y36         FDRE (Setup_fdre_C_D)        0.031    15.044    fdc/p2_pokemon_cur_hp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 1.844ns (30.703%)  route 4.162ns (69.297%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.560     5.081    fdc/hpReduceTime/CLK
    SLICE_X55Y31         FDRE                                         r  fdc/hpReduceTime/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  fdc/hpReduceTime/count_reg[1]/Q
                         net (fo=3, routed)           1.016     6.516    fdc/hpReduceTime/count[1]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.299     6.815 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.619     7.435    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.149     7.584 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.549     8.133    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.355     8.488 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.280     8.767    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.891 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           1.240    10.131    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X50Y37         LUT3 (Prop_lut3_I0_O)        0.150    10.281 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3/O
                         net (fo=5, routed)           0.458    10.739    fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.348    11.087 r  fdc/hpReduceTime/p2_pokemon_cur_hp[3]_i_1/O
                         net (fo=1, routed)           0.000    11.087    fdc/hpReduceTime_n_4
    SLICE_X51Y37         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.448    14.789    fdc/CLK
    SLICE_X51Y37         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X51Y37         FDRE (Setup_fdre_C_D)        0.031    15.045    fdc/p2_pokemon_cur_hp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -11.087    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 1.844ns (30.656%)  route 4.171ns (69.344%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.560     5.081    fdc/hpReduceTime/CLK
    SLICE_X55Y31         FDRE                                         r  fdc/hpReduceTime/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  fdc/hpReduceTime/count_reg[1]/Q
                         net (fo=3, routed)           1.016     6.516    fdc/hpReduceTime/count[1]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.299     6.815 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.619     7.435    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.149     7.584 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.549     8.133    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.355     8.488 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.280     8.767    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.891 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           1.240    10.131    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X50Y37         LUT3 (Prop_lut3_I0_O)        0.150    10.281 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3/O
                         net (fo=5, routed)           0.467    10.748    fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.348    11.096 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_1/O
                         net (fo=1, routed)           0.000    11.096    fdc/hpReduceTime_n_3
    SLICE_X50Y36         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.447    14.788    fdc/CLK
    SLICE_X50Y36         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[4]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X50Y36         FDRE (Setup_fdre_C_D)        0.077    15.090    fdc/p2_pokemon_cur_hp_reg[4]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 1.844ns (31.026%)  route 4.099ns (68.974%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.560     5.081    fdc/hpReduceTime/CLK
    SLICE_X55Y31         FDRE                                         r  fdc/hpReduceTime/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  fdc/hpReduceTime/count_reg[1]/Q
                         net (fo=3, routed)           1.016     6.516    fdc/hpReduceTime/count[1]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.299     6.815 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.619     7.435    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.149     7.584 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.549     8.133    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.355     8.488 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.280     8.767    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.891 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           1.240    10.131    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X50Y37         LUT3 (Prop_lut3_I0_O)        0.150    10.281 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3/O
                         net (fo=5, routed)           0.396    10.677    fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X51Y37         LUT4 (Prop_lut4_I2_O)        0.348    11.025 r  fdc/hpReduceTime/p2_pokemon_cur_hp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.025    fdc/hpReduceTime_n_7
    SLICE_X51Y37         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.448    14.789    fdc/CLK
    SLICE_X51Y37         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X51Y37         FDRE (Setup_fdre_C_D)        0.029    15.043    fdc/p2_pokemon_cur_hp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 fdc/p2_pokemon_cur_hp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/cur_option_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 1.661ns (28.021%)  route 4.267ns (71.979%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.566     5.087    fdc/CLK
    SLICE_X51Y36         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  fdc/p2_pokemon_cur_hp_reg[1]/Q
                         net (fo=10, routed)          1.037     6.580    fdc/lights_OBUF[6]
    SLICE_X51Y37         LUT4 (Prop_lut4_I0_O)        0.154     6.734 f  fdc/p2_pokemon_cur_hp[4]_i_4/O
                         net (fo=4, routed)           0.369     7.103    fdc/p2_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.327     7.430 f  fdc/FSM_sequential_cur_fight_state[2]_i_8/O
                         net (fo=6, routed)           0.945     8.375    fdc/FSM_sequential_cur_fight_state[2]_i_8_n_0
    SLICE_X51Y39         LUT5 (Prop_lut5_I2_O)        0.150     8.525 r  fdc/FSM_sequential_cur_fight_state[2]_i_3/O
                         net (fo=2, routed)           0.826     9.351    fdc/FSM_sequential_cur_fight_state[2]_i_3_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I1_O)        0.326     9.677 r  fdc/cur_option_state[2]_i_8/O
                         net (fo=1, routed)           0.403    10.081    fdc/state_last/cur_option_state_reg[0]
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.205 r  fdc/state_last/cur_option_state[2]_i_3/O
                         net (fo=3, routed)           0.686    10.891    fdc/state_last/cur_option_state[2]_i_3_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.015 r  fdc/state_last/cur_option_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.015    fdc/state_last_n_4
    SLICE_X44Y38         FDSE                                         r  fdc/cur_option_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.445    14.786    fdc/CLK
    SLICE_X44Y38         FDSE                                         r  fdc/cur_option_state_reg[0]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X44Y38         FDSE (Setup_fdse_C_D)        0.029    15.040    fdc/cur_option_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 fdc/p2_pokemon_cur_hp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/cur_option_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 1.661ns (28.035%)  route 4.264ns (71.965%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.566     5.087    fdc/CLK
    SLICE_X51Y36         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  fdc/p2_pokemon_cur_hp_reg[1]/Q
                         net (fo=10, routed)          1.037     6.580    fdc/lights_OBUF[6]
    SLICE_X51Y37         LUT4 (Prop_lut4_I0_O)        0.154     6.734 r  fdc/p2_pokemon_cur_hp[4]_i_4/O
                         net (fo=4, routed)           0.369     7.103    fdc/p2_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.327     7.430 r  fdc/FSM_sequential_cur_fight_state[2]_i_8/O
                         net (fo=6, routed)           0.945     8.375    fdc/FSM_sequential_cur_fight_state[2]_i_8_n_0
    SLICE_X51Y39         LUT5 (Prop_lut5_I2_O)        0.150     8.525 f  fdc/FSM_sequential_cur_fight_state[2]_i_3/O
                         net (fo=2, routed)           0.826     9.351    fdc/FSM_sequential_cur_fight_state[2]_i_3_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I1_O)        0.326     9.677 f  fdc/cur_option_state[2]_i_8/O
                         net (fo=1, routed)           0.403    10.081    fdc/state_last/cur_option_state_reg[0]
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.205 f  fdc/state_last/cur_option_state[2]_i_3/O
                         net (fo=3, routed)           0.683    10.888    fdc/state_last/cur_option_state[2]_i_3_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I1_O)        0.124    11.012 r  fdc/state_last/cur_option_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.012    fdc/state_last_n_2
    SLICE_X44Y38         FDRE                                         r  fdc/cur_option_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.445    14.786    fdc/CLK
    SLICE_X44Y38         FDRE                                         r  fdc/cur_option_state_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X44Y38         FDRE (Setup_fdre_C_D)        0.031    15.042    fdc/cur_option_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p1_pokemon_cur_hp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 1.824ns (31.118%)  route 4.037ns (68.882%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.560     5.081    fdc/hpReduceTime/CLK
    SLICE_X55Y31         FDRE                                         r  fdc/hpReduceTime/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  fdc/hpReduceTime/count_reg[1]/Q
                         net (fo=3, routed)           1.016     6.516    fdc/hpReduceTime/count[1]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.299     6.815 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.619     7.435    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.149     7.584 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.549     8.133    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.355     8.488 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.280     8.767    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.891 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           1.095     9.986    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X51Y34         LUT3 (Prop_lut3_I0_O)        0.152    10.138 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3/O
                         net (fo=4, routed)           0.479    10.617    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.326    10.943 r  fdc/hpReduceTime/p1_pokemon_cur_hp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.943    fdc/hpReduceTime_n_12
    SLICE_X50Y34         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.446    14.787    fdc/CLK
    SLICE_X50Y34         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[3]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X50Y34         FDRE (Setup_fdre_C_D)        0.081    15.093    fdc/p1_pokemon_cur_hp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p1_pokemon_cur_hp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 1.824ns (31.177%)  route 4.026ns (68.823%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.560     5.081    fdc/hpReduceTime/CLK
    SLICE_X55Y31         FDRE                                         r  fdc/hpReduceTime/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  fdc/hpReduceTime/count_reg[1]/Q
                         net (fo=3, routed)           1.016     6.516    fdc/hpReduceTime/count[1]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.299     6.815 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.619     7.435    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.149     7.584 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.549     8.133    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.355     8.488 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.280     8.767    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.891 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           1.095     9.986    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X51Y34         LUT3 (Prop_lut3_I0_O)        0.152    10.138 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3/O
                         net (fo=4, routed)           0.468    10.606    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I3_O)        0.326    10.932 r  fdc/hpReduceTime/p1_pokemon_cur_hp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.932    fdc/hpReduceTime_n_13
    SLICE_X50Y34         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.446    14.787    fdc/CLK
    SLICE_X50Y34         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[2]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X50Y34         FDRE (Setup_fdre_C_D)        0.077    15.089    fdc/p1_pokemon_cur_hp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.932    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 fdc/p2_pokemon_cur_hp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/cur_option_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 1.661ns (28.716%)  route 4.123ns (71.284%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.566     5.087    fdc/CLK
    SLICE_X51Y36         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  fdc/p2_pokemon_cur_hp_reg[1]/Q
                         net (fo=10, routed)          1.037     6.580    fdc/lights_OBUF[6]
    SLICE_X51Y37         LUT4 (Prop_lut4_I0_O)        0.154     6.734 r  fdc/p2_pokemon_cur_hp[4]_i_4/O
                         net (fo=4, routed)           0.369     7.103    fdc/p2_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.327     7.430 r  fdc/FSM_sequential_cur_fight_state[2]_i_8/O
                         net (fo=6, routed)           0.945     8.375    fdc/FSM_sequential_cur_fight_state[2]_i_8_n_0
    SLICE_X51Y39         LUT5 (Prop_lut5_I2_O)        0.150     8.525 f  fdc/FSM_sequential_cur_fight_state[2]_i_3/O
                         net (fo=2, routed)           0.826     9.351    fdc/FSM_sequential_cur_fight_state[2]_i_3_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I1_O)        0.326     9.677 f  fdc/cur_option_state[2]_i_8/O
                         net (fo=1, routed)           0.403    10.081    fdc/state_last/cur_option_state_reg[0]
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.205 f  fdc/state_last/cur_option_state[2]_i_3/O
                         net (fo=3, routed)           0.543    10.747    fdc/state_last/cur_option_state[2]_i_3_n_0
    SLICE_X46Y38         LUT5 (Prop_lut5_I1_O)        0.124    10.871 r  fdc/state_last/cur_option_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.871    fdc/state_last_n_3
    SLICE_X46Y38         FDRE                                         r  fdc/cur_option_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.445    14.786    fdc/CLK
    SLICE_X46Y38         FDRE                                         r  fdc/cur_option_state_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)        0.077    15.088    fdc/cur_option_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  4.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.563     1.446    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X39Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.110     1.697    key_de/inst/inst/Ps2Interface_i/clk_count[0]
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.742 r  key_de/inst/inst/Ps2Interface_i/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.742    key_de/inst/inst/Ps2Interface_i/clk_count[2]_i_1_n_0
    SLICE_X38Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X38Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X38Y44         FDCE (Hold_fdce_C_D)         0.120     1.579    key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.522%)  route 0.108ns (43.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.563     1.446    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y43         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.108     1.696    key_de/inst/inst/rx_data[0]
    SLICE_X39Y42         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.831     1.958    key_de/inst/inst/clk
    SLICE_X39Y42         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X39Y42         FDCE (Hold_fdce_C_D)         0.070     1.531    key_de/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.563     1.446    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X39Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.114     1.701    key_de/inst/inst/Ps2Interface_i/clk_count[0]
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.746 r  key_de/inst/inst/Ps2Interface_i/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.746    key_de/inst/inst/Ps2Interface_i/clk_count[3]_i_1_n_0
    SLICE_X38Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X38Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X38Y44         FDCE (Hold_fdce_C_D)         0.121     1.580    key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.522%)  route 0.108ns (43.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.563     1.446    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y43         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.108     1.696    key_de/inst/inst/rx_data[2]
    SLICE_X39Y42         FDCE                                         r  key_de/inst/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.831     1.958    key_de/inst/inst/clk
    SLICE_X39Y42         FDCE                                         r  key_de/inst/inst/key_in_reg[2]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X39Y42         FDCE (Hold_fdce_C_D)         0.066     1.527    key_de/inst/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/Q
                         net (fo=3, routed)           0.121     1.707    key_de/inst/inst/Ps2Interface_i/p_0_in[5]
    SLICE_X37Y40         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y40         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X37Y40         FDCE (Hold_fdce_C_D)         0.070     1.531    key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 fdc/p2_pokemon_cur_hp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.797%)  route 0.130ns (41.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.562     1.445    fdc/CLK
    SLICE_X51Y36         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  fdc/p2_pokemon_cur_hp_reg[5]/Q
                         net (fo=10, routed)          0.130     1.716    fdc/hpReduceTime/Q[5]
    SLICE_X50Y36         LUT6 (Prop_lut6_I2_O)        0.045     1.761 r  fdc/hpReduceTime/p2_pokemon_cur_hp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.761    fdc/hpReduceTime_n_1
    SLICE_X50Y36         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.832     1.959    fdc/CLK
    SLICE_X50Y36         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[6]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.121     1.579    fdc/p2_pokemon_cur_hp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.416%)  route 0.103ns (35.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.566     1.449    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y43         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.103     1.693    key_de/inst/inst/Ps2Interface_i/data_count[3]
    SLICE_X48Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.738 r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.738    key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X48Y43         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.836     1.963    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X48Y43         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.501     1.462    
    SLICE_X48Y43         FDPE (Hold_fdpe_C_D)         0.092     1.554    key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 key_de/inst/inst/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.107%)  route 0.129ns (40.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.562     1.445    key_de/inst/inst/clk
    SLICE_X39Y41         FDCE                                         r  key_de/inst/inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/valid_reg/Q
                         net (fo=5, routed)           0.129     1.715    key_de/valid
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.045     1.760 r  key_de/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.760    key_de/state__1[1]
    SLICE_X40Y41         FDCE                                         r  key_de/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.832     1.959    key_de/CLK
    SLICE_X40Y41         FDCE                                         r  key_de/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X40Y41         FDCE (Hold_fdce_C_D)         0.092     1.573    key_de/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.261%)  route 0.118ns (38.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y40         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]/Q
                         net (fo=7, routed)           0.118     1.704    key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]_0[4]
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.749 r  key_de/inst/inst/Ps2Interface_i/valid_i_1/O
                         net (fo=1, routed)           0.000     1.749    key_de/inst/inst/Ps2Interface_i_n_16
    SLICE_X39Y41         FDCE                                         r  key_de/inst/inst/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.831     1.958    key_de/inst/inst/clk
    SLICE_X39Y41         FDCE                                         r  key_de/inst/inst/valid_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X39Y41         FDCE (Hold_fdce_C_D)         0.092     1.553    key_de/inst/inst/valid_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.563     1.446    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X38Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.094     1.704    key_de/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.749 r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.749    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X39Y44         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X39Y44         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X39Y44         FDPE (Hold_fdpe_C_D)         0.092     1.551    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y40   fdc/state_last/count_reg[32]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y40   fdc/state_last/count_reg[33]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y41   fdc/state_last/count_reg[34]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y41   fdc/state_last/count_reg[35]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y41   fdc/state_last/count_reg[36]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y41   fdc/state_last/count_reg[37]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y42   fdc/state_last/count_reg[38]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y42   fdc/state_last/count_reg[39]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y34   fdc/state_last/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   fdc/state_last/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   fdc/state_last/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   fdc/state_last/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   fdc/state_last/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   fdc/state_last/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   fdc/state_last/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   fdc/state_last/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y36   cdc/p1_pokemon_hp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   cdc/p1_pokemon_hp_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   cdc/p1_pokemon_hp_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y40   fdc/state_last/count_reg[32]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y40   fdc/state_last/count_reg[33]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   cdc/FSM_sequential_p1_pokemon_id_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y36   cdc/FSM_sequential_p1_pokemon_id_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y38   cdc/p1_pokemon_hp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y38   cdc/p1_pokemon_hp_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y38   cdc/p1_pokemon_speed_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y37   cdc/p1_pokemon_speed_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y38   cdc/p1_pokemon_speed_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y38   cdc/p1_pokemon_speed_reg[4]/C



