\doxysubsubsubsection{PLLP Clock Divider}
\hypertarget{group__RCC__PLLP__Clock__Divider}{}\label{group__RCC__PLLP__Clock__Divider}\index{PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga16248cbd581f020b8a8d1cf0d9f0864d}{RCC\+\_\+\+PLLP\+\_\+\+DIV2}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+2
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga7c7cf014acdab07b2222cfe1b21cabc4}{RCC\+\_\+\+PLLP\+\_\+\+DIV3}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+3
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga91b2c03c1f205addc5f52a1e740f801a}{RCC\+\_\+\+PLLP\+\_\+\+DIV4}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+4
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga1f7ab1b62c72cd0d1d7989c2c1b82e73}{RCC\+\_\+\+PLLP\+\_\+\+DIV5}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+5
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga5ad6be8ec0a6efaa1c81fbd29017a1fa}{RCC\+\_\+\+PLLP\+\_\+\+DIV6}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+6
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gacf4de485039f5a2a155025144c898d02}{RCC\+\_\+\+PLLP\+\_\+\+DIV7}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+7
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gaab7662734bfff248c5dad97ea5f6736e}{RCC\+\_\+\+PLLP\+\_\+\+DIV8}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+8
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga99cdc906a503e35c29c32658fa79708c}{RCC\+\_\+\+PLLP\+\_\+\+DIV9}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+9
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga90aab8898c7daca7f909ca5d974689dd}{RCC\+\_\+\+PLLP\+\_\+\+DIV10}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+10
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gaf6892b83cde37b7aa465cd4ddef5b043}{RCC\+\_\+\+PLLP\+\_\+\+DIV11}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+11
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga926d6fa6173b090078bba5ae46bc7a27}{RCC\+\_\+\+PLLP\+\_\+\+DIV12}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+12
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gaf6ffa6dee664fd0be1e5c4f00be77ce1}{RCC\+\_\+\+PLLP\+\_\+\+DIV13}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+13
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gafb1e253b333e67481dd25c97167cf3f7}{RCC\+\_\+\+PLLP\+\_\+\+DIV14}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+14
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga5de8081e7835c96aafec4d8b493f97ca}{RCC\+\_\+\+PLLP\+\_\+\+DIV15}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+15
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga1b41ddfd5e6d50b999e5b199deb8c6ae}{RCC\+\_\+\+PLLP\+\_\+\+DIV16}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+16
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga580f94dba5d292f604338d93fcb40602}{RCC\+\_\+\+PLLP\+\_\+\+DIV17}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+17
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gaa5466dc0a902e727bc48463ac1e72635}{RCC\+\_\+\+PLLP\+\_\+\+DIV18}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+18
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga66683704ab77eec8e7ea32827a2b0e42}{RCC\+\_\+\+PLLP\+\_\+\+DIV19}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+19
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga3058d0c4f62909bbe3d0dac0d7ce8dfc}{RCC\+\_\+\+PLLP\+\_\+\+DIV20}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+20
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga82144bf841b1f6cbf02c778d295f9f55}{RCC\+\_\+\+PLLP\+\_\+\+DIV21}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+21
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gaacb6cb6373beb88f675eba5966011ec3}{RCC\+\_\+\+PLLP\+\_\+\+DIV22}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+22
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga238542297a9b3965451de08cec3bcc4f}{RCC\+\_\+\+PLLP\+\_\+\+DIV23}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+23
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gac3d2e9861e06699749eb42f65f20a1f0}{RCC\+\_\+\+PLLP\+\_\+\+DIV24}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+24
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gaf324c1559aff1bf12652888002fe90dc}{RCC\+\_\+\+PLLP\+\_\+\+DIV25}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+25
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gab305de6975e78bcfec1439b9d3d4ccf1}{RCC\+\_\+\+PLLP\+\_\+\+DIV26}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+26
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga7fc86a473ece9f3451ba1b587ab01a04}{RCC\+\_\+\+PLLP\+\_\+\+DIV27}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+27
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga6e376eb74b79d1a484fdd4ffd2385763}{RCC\+\_\+\+PLLP\+\_\+\+DIV28}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+28
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga950d3a4282e73f6551f6ab60dcdfa4ac}{RCC\+\_\+\+PLLP\+\_\+\+DIV29}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+29
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga40e20e2c0b80f1d3f011ac45a7893e6c}{RCC\+\_\+\+PLLP\+\_\+\+DIV30}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+30
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_gade6fdab2a099615cbc8498743134ee9b}{RCC\+\_\+\+PLLP\+\_\+\+DIV31}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+31
\item 
\#define \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider_ga8e8de09c716cd50f2b4f39fe1874d51d}{RCC\+\_\+\+PLLP\+\_\+\+DIV32}}~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+32
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__PLLP__Clock__Divider_ga90aab8898c7daca7f909ca5d974689dd}\label{group__RCC__PLLP__Clock__Divider_ga90aab8898c7daca7f909ca5d974689dd} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV10@{RCC\_PLLP\_DIV10}}
\index{RCC\_PLLP\_DIV10@{RCC\_PLLP\_DIV10}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV10}{RCC\_PLLP\_DIV10}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV10~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+10}

PLLP division factor = 10 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00454}{454}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_gaf6892b83cde37b7aa465cd4ddef5b043}\label{group__RCC__PLLP__Clock__Divider_gaf6892b83cde37b7aa465cd4ddef5b043} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV11@{RCC\_PLLP\_DIV11}}
\index{RCC\_PLLP\_DIV11@{RCC\_PLLP\_DIV11}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV11}{RCC\_PLLP\_DIV11}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV11~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+11}

PLLP division factor = 11 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00455}{455}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga926d6fa6173b090078bba5ae46bc7a27}\label{group__RCC__PLLP__Clock__Divider_ga926d6fa6173b090078bba5ae46bc7a27} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV12@{RCC\_PLLP\_DIV12}}
\index{RCC\_PLLP\_DIV12@{RCC\_PLLP\_DIV12}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV12}{RCC\_PLLP\_DIV12}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV12~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+12}

PLLP division factor = 12 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00456}{456}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_gaf6ffa6dee664fd0be1e5c4f00be77ce1}\label{group__RCC__PLLP__Clock__Divider_gaf6ffa6dee664fd0be1e5c4f00be77ce1} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV13@{RCC\_PLLP\_DIV13}}
\index{RCC\_PLLP\_DIV13@{RCC\_PLLP\_DIV13}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV13}{RCC\_PLLP\_DIV13}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV13~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+13}

PLLP division factor = 13 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00457}{457}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_gafb1e253b333e67481dd25c97167cf3f7}\label{group__RCC__PLLP__Clock__Divider_gafb1e253b333e67481dd25c97167cf3f7} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV14@{RCC\_PLLP\_DIV14}}
\index{RCC\_PLLP\_DIV14@{RCC\_PLLP\_DIV14}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV14}{RCC\_PLLP\_DIV14}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV14~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+14}

PLLP division factor = 14 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00458}{458}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga5de8081e7835c96aafec4d8b493f97ca}\label{group__RCC__PLLP__Clock__Divider_ga5de8081e7835c96aafec4d8b493f97ca} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV15@{RCC\_PLLP\_DIV15}}
\index{RCC\_PLLP\_DIV15@{RCC\_PLLP\_DIV15}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV15}{RCC\_PLLP\_DIV15}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV15~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+15}

PLLP division factor = 15 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00459}{459}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga1b41ddfd5e6d50b999e5b199deb8c6ae}\label{group__RCC__PLLP__Clock__Divider_ga1b41ddfd5e6d50b999e5b199deb8c6ae} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV16@{RCC\_PLLP\_DIV16}}
\index{RCC\_PLLP\_DIV16@{RCC\_PLLP\_DIV16}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV16}{RCC\_PLLP\_DIV16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV16~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+16}

PLLP division factor = 16 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00460}{460}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga580f94dba5d292f604338d93fcb40602}\label{group__RCC__PLLP__Clock__Divider_ga580f94dba5d292f604338d93fcb40602} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV17@{RCC\_PLLP\_DIV17}}
\index{RCC\_PLLP\_DIV17@{RCC\_PLLP\_DIV17}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV17}{RCC\_PLLP\_DIV17}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV17~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+17}

PLLP division factor = 17 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00461}{461}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_gaa5466dc0a902e727bc48463ac1e72635}\label{group__RCC__PLLP__Clock__Divider_gaa5466dc0a902e727bc48463ac1e72635} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV18@{RCC\_PLLP\_DIV18}}
\index{RCC\_PLLP\_DIV18@{RCC\_PLLP\_DIV18}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV18}{RCC\_PLLP\_DIV18}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV18~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+18}

PLLP division factor = 18 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00462}{462}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga66683704ab77eec8e7ea32827a2b0e42}\label{group__RCC__PLLP__Clock__Divider_ga66683704ab77eec8e7ea32827a2b0e42} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV19@{RCC\_PLLP\_DIV19}}
\index{RCC\_PLLP\_DIV19@{RCC\_PLLP\_DIV19}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV19}{RCC\_PLLP\_DIV19}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV19~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+19}

PLLP division factor = 19 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00463}{463}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga16248cbd581f020b8a8d1cf0d9f0864d}\label{group__RCC__PLLP__Clock__Divider_ga16248cbd581f020b8a8d1cf0d9f0864d} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV2@{RCC\_PLLP\_DIV2}}
\index{RCC\_PLLP\_DIV2@{RCC\_PLLP\_DIV2}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV2}{RCC\_PLLP\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV2~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+2}

PLLP division factor = 2 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00446}{446}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga3058d0c4f62909bbe3d0dac0d7ce8dfc}\label{group__RCC__PLLP__Clock__Divider_ga3058d0c4f62909bbe3d0dac0d7ce8dfc} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV20@{RCC\_PLLP\_DIV20}}
\index{RCC\_PLLP\_DIV20@{RCC\_PLLP\_DIV20}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV20}{RCC\_PLLP\_DIV20}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV20~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+20}

PLLP division factor = 20 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00464}{464}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga82144bf841b1f6cbf02c778d295f9f55}\label{group__RCC__PLLP__Clock__Divider_ga82144bf841b1f6cbf02c778d295f9f55} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV21@{RCC\_PLLP\_DIV21}}
\index{RCC\_PLLP\_DIV21@{RCC\_PLLP\_DIV21}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV21}{RCC\_PLLP\_DIV21}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV21~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+21}

PLLP division factor = 21 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00465}{465}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_gaacb6cb6373beb88f675eba5966011ec3}\label{group__RCC__PLLP__Clock__Divider_gaacb6cb6373beb88f675eba5966011ec3} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV22@{RCC\_PLLP\_DIV22}}
\index{RCC\_PLLP\_DIV22@{RCC\_PLLP\_DIV22}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV22}{RCC\_PLLP\_DIV22}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV22~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+22}

PLLP division factor = 22 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00466}{466}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga238542297a9b3965451de08cec3bcc4f}\label{group__RCC__PLLP__Clock__Divider_ga238542297a9b3965451de08cec3bcc4f} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV23@{RCC\_PLLP\_DIV23}}
\index{RCC\_PLLP\_DIV23@{RCC\_PLLP\_DIV23}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV23}{RCC\_PLLP\_DIV23}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV23~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+23}

PLLP division factor = 23 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00467}{467}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_gac3d2e9861e06699749eb42f65f20a1f0}\label{group__RCC__PLLP__Clock__Divider_gac3d2e9861e06699749eb42f65f20a1f0} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV24@{RCC\_PLLP\_DIV24}}
\index{RCC\_PLLP\_DIV24@{RCC\_PLLP\_DIV24}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV24}{RCC\_PLLP\_DIV24}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV24~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+24}

PLLP division factor = 24 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00468}{468}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_gaf324c1559aff1bf12652888002fe90dc}\label{group__RCC__PLLP__Clock__Divider_gaf324c1559aff1bf12652888002fe90dc} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV25@{RCC\_PLLP\_DIV25}}
\index{RCC\_PLLP\_DIV25@{RCC\_PLLP\_DIV25}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV25}{RCC\_PLLP\_DIV25}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV25~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+25}

PLLP division factor = 25 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00469}{469}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_gab305de6975e78bcfec1439b9d3d4ccf1}\label{group__RCC__PLLP__Clock__Divider_gab305de6975e78bcfec1439b9d3d4ccf1} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV26@{RCC\_PLLP\_DIV26}}
\index{RCC\_PLLP\_DIV26@{RCC\_PLLP\_DIV26}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV26}{RCC\_PLLP\_DIV26}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV26~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+26}

PLLP division factor = 26 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00470}{470}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga7fc86a473ece9f3451ba1b587ab01a04}\label{group__RCC__PLLP__Clock__Divider_ga7fc86a473ece9f3451ba1b587ab01a04} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV27@{RCC\_PLLP\_DIV27}}
\index{RCC\_PLLP\_DIV27@{RCC\_PLLP\_DIV27}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV27}{RCC\_PLLP\_DIV27}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV27~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+27}

PLLP division factor = 27 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00471}{471}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga6e376eb74b79d1a484fdd4ffd2385763}\label{group__RCC__PLLP__Clock__Divider_ga6e376eb74b79d1a484fdd4ffd2385763} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV28@{RCC\_PLLP\_DIV28}}
\index{RCC\_PLLP\_DIV28@{RCC\_PLLP\_DIV28}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV28}{RCC\_PLLP\_DIV28}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV28~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+28}

PLLP division factor = 28 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00472}{472}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga950d3a4282e73f6551f6ab60dcdfa4ac}\label{group__RCC__PLLP__Clock__Divider_ga950d3a4282e73f6551f6ab60dcdfa4ac} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV29@{RCC\_PLLP\_DIV29}}
\index{RCC\_PLLP\_DIV29@{RCC\_PLLP\_DIV29}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV29}{RCC\_PLLP\_DIV29}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV29~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+29}

PLLP division factor = 29 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00473}{473}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga7c7cf014acdab07b2222cfe1b21cabc4}\label{group__RCC__PLLP__Clock__Divider_ga7c7cf014acdab07b2222cfe1b21cabc4} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV3@{RCC\_PLLP\_DIV3}}
\index{RCC\_PLLP\_DIV3@{RCC\_PLLP\_DIV3}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV3}{RCC\_PLLP\_DIV3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV3~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+3}

PLLP division factor = 3 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00447}{447}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga40e20e2c0b80f1d3f011ac45a7893e6c}\label{group__RCC__PLLP__Clock__Divider_ga40e20e2c0b80f1d3f011ac45a7893e6c} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV30@{RCC\_PLLP\_DIV30}}
\index{RCC\_PLLP\_DIV30@{RCC\_PLLP\_DIV30}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV30}{RCC\_PLLP\_DIV30}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV30~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+30}

PLLP division factor = 30 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00474}{474}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_gade6fdab2a099615cbc8498743134ee9b}\label{group__RCC__PLLP__Clock__Divider_gade6fdab2a099615cbc8498743134ee9b} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV31@{RCC\_PLLP\_DIV31}}
\index{RCC\_PLLP\_DIV31@{RCC\_PLLP\_DIV31}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV31}{RCC\_PLLP\_DIV31}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV31~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+31}

PLLP division factor = 31 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00475}{475}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga8e8de09c716cd50f2b4f39fe1874d51d}\label{group__RCC__PLLP__Clock__Divider_ga8e8de09c716cd50f2b4f39fe1874d51d} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV32@{RCC\_PLLP\_DIV32}}
\index{RCC\_PLLP\_DIV32@{RCC\_PLLP\_DIV32}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV32}{RCC\_PLLP\_DIV32}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV32~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+32}

PLLP division factor = 32 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00476}{476}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga91b2c03c1f205addc5f52a1e740f801a}\label{group__RCC__PLLP__Clock__Divider_ga91b2c03c1f205addc5f52a1e740f801a} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV4@{RCC\_PLLP\_DIV4}}
\index{RCC\_PLLP\_DIV4@{RCC\_PLLP\_DIV4}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV4}{RCC\_PLLP\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV4~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+4}

PLLP division factor = 4 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00448}{448}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga1f7ab1b62c72cd0d1d7989c2c1b82e73}\label{group__RCC__PLLP__Clock__Divider_ga1f7ab1b62c72cd0d1d7989c2c1b82e73} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV5@{RCC\_PLLP\_DIV5}}
\index{RCC\_PLLP\_DIV5@{RCC\_PLLP\_DIV5}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV5}{RCC\_PLLP\_DIV5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV5~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+5}

PLLP division factor = 5 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00449}{449}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga5ad6be8ec0a6efaa1c81fbd29017a1fa}\label{group__RCC__PLLP__Clock__Divider_ga5ad6be8ec0a6efaa1c81fbd29017a1fa} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV6@{RCC\_PLLP\_DIV6}}
\index{RCC\_PLLP\_DIV6@{RCC\_PLLP\_DIV6}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV6}{RCC\_PLLP\_DIV6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV6~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+6}

PLLP division factor = 6 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00450}{450}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_gacf4de485039f5a2a155025144c898d02}\label{group__RCC__PLLP__Clock__Divider_gacf4de485039f5a2a155025144c898d02} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV7@{RCC\_PLLP\_DIV7}}
\index{RCC\_PLLP\_DIV7@{RCC\_PLLP\_DIV7}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV7}{RCC\_PLLP\_DIV7}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV7~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+7}

PLLP division factor = 7 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00451}{451}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_gaab7662734bfff248c5dad97ea5f6736e}\label{group__RCC__PLLP__Clock__Divider_gaab7662734bfff248c5dad97ea5f6736e} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV8@{RCC\_PLLP\_DIV8}}
\index{RCC\_PLLP\_DIV8@{RCC\_PLLP\_DIV8}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV8}{RCC\_PLLP\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV8~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+8}

PLLP division factor = 8 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00452}{452}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLP__Clock__Divider_ga99cdc906a503e35c29c32658fa79708c}\label{group__RCC__PLLP__Clock__Divider_ga99cdc906a503e35c29c32658fa79708c} 
\index{PLLP Clock Divider@{PLLP Clock Divider}!RCC\_PLLP\_DIV9@{RCC\_PLLP\_DIV9}}
\index{RCC\_PLLP\_DIV9@{RCC\_PLLP\_DIV9}!PLLP Clock Divider@{PLLP Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLP\_DIV9}{RCC\_PLLP\_DIV9}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLP\+\_\+\+DIV9~LL\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+9}

PLLP division factor = 9 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00453}{453}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

