-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Dilate is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_rows_V_empty_n : IN STD_LOGIC;
    p_src_rows_V_read : OUT STD_LOGIC;
    p_src_cols_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_cols_V_empty_n : IN STD_LOGIC;
    p_src_cols_V_read : OUT STD_LOGIC;
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC );
end;


architecture behav of Dilate is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_rows_V_blk_n : STD_LOGIC;
    signal p_src_cols_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_cond_i_i_i_i_reg_1051 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1007 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_i_reg_998 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal or_cond_i_i_i_reg_1087 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_reg_1087_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_16_reg_211 : STD_LOGIC_VECTOR (31 downto 0);
    signal stop_row_reg_949 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal cols_reg_958 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_fu_222_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_reg_963 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_i_fu_228_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_i_reg_968 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_i_fu_234_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_i_reg_973 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg393_i_i_i_fu_240_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg393_i_i_i_reg_979 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond389_i_i_i_fu_246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_V_fu_251_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_993 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_50_i_fu_257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_387_not_i_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_387_not_i_reg_1002 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_417_i_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_417_i_reg_1012 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_417_2_i_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_417_2_i_reg_1016 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_439_i_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_439_i_reg_1020 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_fu_452_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_105_reg_1027 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_106_fu_469_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_106_reg_1032 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_107_fu_486_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_107_reg_1037 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond388_i_i_i_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond388_i_i_i_reg_1042 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op123_read_state4 : BOOLEAN;
    signal ap_predicate_op131_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond388_i_i_i_reg_1042_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_495_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_i_i_i_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_reg_1055 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_1062 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_111_fu_588_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_111_reg_1068 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_4_addr_reg_1075 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_addr_reg_1081 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_cond_i_i_i_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_0_va_64_fu_686_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_64_reg_1091 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_65_fu_704_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_65_reg_1098 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_059_i_3_fu_789_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_059_i_3_reg_1104 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_402_i_fu_581_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_74 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_59_fu_78 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_60_fu_82 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_61_fu_86 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_62_fu_90 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_66_fu_722_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_63_fu_94 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_98 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_617_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_10_fu_102 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_653_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_11_fu_106 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_635_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_268_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_442_i_fu_301_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_99_fu_307_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_444_i_fu_321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_fu_332_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_13_1_i_fu_347_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_101_fu_353_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_444_1_i_fu_367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev13_fu_361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_fu_378_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_13_2_i_fu_393_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_103_fu_399_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_444_2_i_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev14_fu_407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_fu_424_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i423_i_i_i_fu_326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_14_i_fu_340_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_3_i_fu_439_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_19_i_fu_447_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i423_i_i_1_i_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_14_1_i_fu_386_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_3_1_i_fu_456_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_19_1_i_fu_464_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i423_i_i_2_i_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_14_2_i_fu_432_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_3_2_i_fu_473_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_19_2_i_fu_481_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_108_fu_501_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal ImagLoc_x_fu_517_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_109_fu_523_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_i_fu_537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev15_fu_531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_110_fu_548_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_2_fu_556_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fu_563_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_assign_3_fu_571_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp2_fu_511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_606_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_624_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_fu_642_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_fu_675_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_693_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_711_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_463_0_1_i_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_s_fu_747_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_463_0_2_i_fu_755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_1_fu_761_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_463_1_i_fu_769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_2_fu_775_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_463_1_1_i_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_463_1_2_i_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_4_fu_833_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_463_2_i_fu_839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_5_fu_845_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_463_2_1_i_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_6_fu_859_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_463_2_2_i_fu_867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_309 : BOOLEAN;
    signal ap_condition_61 : BOOLEAN;

    component Haaris_Core_mux_3UhA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Filter2D_k_buf_0_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_addr_reg_1062,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_V_dout);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_addr_reg_1075,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_1081,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    Haaris_Core_mux_3UhA_U293 : component Haaris_Core_mux_3UhA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_98,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_111_reg_1068,
        dout => tmp_s_fu_606_p5);

    Haaris_Core_mux_3UhA_U294 : component Haaris_Core_mux_3UhA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_11_fu_106,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_111_reg_1068,
        dout => tmp_62_fu_624_p5);

    Haaris_Core_mux_3UhA_U295 : component Haaris_Core_mux_3UhA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_10_fu_102,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_111_reg_1068,
        dout => tmp_63_fu_642_p5);

    Haaris_Core_mux_3UhA_U296 : component Haaris_Core_mux_3UhA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_617_p3,
        din1 => col_buf_0_val_1_0_fu_635_p3,
        din2 => col_buf_0_val_2_0_fu_653_p3,
        din3 => tmp_105_reg_1027,
        dout => tmp_64_fu_675_p5);

    Haaris_Core_mux_3UhA_U297 : component Haaris_Core_mux_3UhA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_617_p3,
        din1 => col_buf_0_val_1_0_fu_635_p3,
        din2 => col_buf_0_val_2_0_fu_653_p3,
        din3 => tmp_106_reg_1032,
        dout => tmp_65_fu_693_p5);

    Haaris_Core_mux_3UhA_U298 : component Haaris_Core_mux_3UhA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_617_p3,
        din1 => col_buf_0_val_1_0_fu_635_p3,
        din2 => col_buf_0_val_2_0_fu_653_p3,
        din3 => tmp_107_reg_1037,
        dout => tmp_66_fu_711_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((exitcond389_i_i_i_fu_246_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond389_i_i_i_fu_246_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((exitcond389_i_i_i_fu_246_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_16_reg_211_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_i_i_fu_490_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_16_reg_211 <= j_V_fu_495_p2;
            elsif (((exitcond389_i_i_i_fu_246_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_16_reg_211 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                t_V_reg_200 <= i_V_reg_993;
            elsif ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_200 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_i_i_fu_490_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_i_reg_1055 <= brmerge_i_fu_576_p2;
                k_buf_0_val_3_addr_reg_1062 <= tmp_402_i_fu_581_p1(8 - 1 downto 0);
                k_buf_0_val_4_addr_reg_1075 <= tmp_402_i_fu_581_p1(8 - 1 downto 0);
                k_buf_0_val_5_addr_reg_1081 <= tmp_402_i_fu_581_p1(8 - 1 downto 0);
                or_cond_i_i_i_i_reg_1051 <= or_cond_i_i_i_i_fu_542_p2;
                or_cond_i_i_i_reg_1087 <= or_cond_i_i_i_fu_592_p2;
                tmp_111_reg_1068 <= tmp_111_fu_588_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                cols_reg_958 <= p_src_cols_V_dout;
                p_neg393_i_i_i_reg_979 <= p_neg393_i_i_i_fu_240_p2;
                stop_row_reg_949 <= p_src_rows_V_dout;
                tmp_48_i_reg_968 <= tmp_48_i_fu_228_p2;
                tmp_49_i_reg_973 <= tmp_49_i_fu_234_p2;
                tmp_i_reg_963 <= tmp_i_fu_222_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond388_i_i_i_reg_1042 <= exitcond388_i_i_i_fu_490_p2;
                exitcond388_i_i_i_reg_1042_pp0_iter1_reg <= exitcond388_i_i_i_reg_1042;
                or_cond_i_i_i_reg_1087_pp0_iter1_reg <= or_cond_i_i_i_reg_1087;
                src_kernel_win_0_va_64_reg_1091 <= src_kernel_win_0_va_64_fu_686_p3;
                src_kernel_win_0_va_65_reg_1098 <= src_kernel_win_0_va_65_fu_704_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_993 <= i_V_fu_251_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_i_i_fu_246_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_reg_1007 <= icmp_fu_278_p2;
                tmp_105_reg_1027 <= tmp_105_fu_452_p1;
                tmp_106_reg_1032 <= tmp_106_fu_469_p1;
                tmp_107_reg_1037 <= tmp_107_fu_486_p1;
                tmp_387_not_i_reg_1002 <= tmp_387_not_i_fu_262_p2;
                tmp_417_2_i_reg_1016 <= tmp_417_2_i_fu_290_p2;
                tmp_417_i_reg_1012 <= tmp_417_i_fu_284_p2;
                tmp_439_i_reg_1020 <= tmp_439_i_fu_296_p2;
                tmp_50_i_reg_998 <= tmp_50_i_fu_257_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op131_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_0_10_fu_102 <= col_buf_0_val_2_0_fu_653_p3;
                right_border_buf_0_11_fu_106 <= col_buf_0_val_1_0_fu_635_p3;
                right_border_buf_0_s_fu_98 <= col_buf_0_val_0_0_fu_617_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_i_i_reg_1042_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_59_fu_78 <= src_kernel_win_0_va_fu_74;
                src_kernel_win_0_va_fu_74 <= src_kernel_win_0_va_64_reg_1091;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_i_i_reg_1042 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_60_fu_82 <= src_kernel_win_0_va_65_fu_704_p3;
                src_kernel_win_0_va_61_fu_86 <= src_kernel_win_0_va_60_fu_82;
                src_kernel_win_0_va_62_fu_90 <= src_kernel_win_0_va_66_fu_722_p3;
                src_kernel_win_0_va_63_fu_94 <= src_kernel_win_0_va_62_fu_90;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_i_i_reg_1087 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                temp_0_i_i_i_059_i_3_reg_1104 <= temp_0_i_i_i_059_i_3_fu_789_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, exitcond389_i_i_i_fu_246_p2, ap_CS_fsm_state2, exitcond388_i_i_i_fu_490_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond389_i_i_i_fu_246_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((exitcond388_i_i_i_fu_490_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((exitcond388_i_i_i_fu_490_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ImagLoc_x_fu_517_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_16_reg_211));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state6 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_i_i_reg_1087_pp0_iter1_reg, ap_predicate_op123_read_state4, ap_predicate_op131_read_state4)
    begin
                ap_block_pp0_stage0_01001 <= (((or_cond_i_i_i_reg_1087_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op131_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op123_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_i_i_reg_1087_pp0_iter1_reg, ap_predicate_op123_read_state4, ap_predicate_op131_read_state4)
    begin
                ap_block_pp0_stage0_11001 <= (((or_cond_i_i_i_reg_1087_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op131_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op123_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_i_i_reg_1087_pp0_iter1_reg, ap_predicate_op123_read_state4, ap_predicate_op131_read_state4)
    begin
                ap_block_pp0_stage0_subdone <= (((or_cond_i_i_i_reg_1087_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op131_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op123_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, p_src_rows_V_empty_n, p_src_cols_V_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(p_src_data_stream_V_empty_n, ap_predicate_op123_read_state4, ap_predicate_op131_read_state4)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op131_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op123_read_state4 = ap_const_boolean_1)));
    end process;


    ap_block_state5_pp0_stage0_iter2_assign_proc : process(p_dst_data_stream_V_full_n, or_cond_i_i_i_reg_1087_pp0_iter1_reg)
    begin
                ap_block_state5_pp0_stage0_iter2 <= ((or_cond_i_i_i_reg_1087_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_309_assign_proc : process(or_cond_i_i_i_i_reg_1051, icmp_reg_1007, tmp_417_i_reg_1012)
    begin
                ap_condition_309 <= ((icmp_reg_1007 = ap_const_lv1_0) and (tmp_417_i_reg_1012 = ap_const_lv1_1) and (or_cond_i_i_i_i_reg_1051 = ap_const_lv1_1));
    end process;


    ap_condition_61_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_61 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(exitcond388_i_i_i_fu_490_p2)
    begin
        if ((exitcond388_i_i_i_fu_490_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, exitcond389_i_i_i_fu_246_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond389_i_i_i_fu_246_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op123_read_state4_assign_proc : process(or_cond_i_i_i_i_reg_1051, icmp_reg_1007)
    begin
                ap_predicate_op123_read_state4 <= ((icmp_reg_1007 = ap_const_lv1_0) and (or_cond_i_i_i_i_reg_1051 = ap_const_lv1_1));
    end process;


    ap_predicate_op131_read_state4_assign_proc : process(or_cond_i_i_i_i_reg_1051, icmp_reg_1007, tmp_50_i_reg_998)
    begin
                ap_predicate_op131_read_state4 <= ((tmp_50_i_reg_998 = ap_const_lv1_1) and (icmp_reg_1007 = ap_const_lv1_1) and (or_cond_i_i_i_i_reg_1051 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(exitcond389_i_i_i_fu_246_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond389_i_i_i_fu_246_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_i_fu_576_p2 <= (tmp_53_i_fu_537_p2 or tmp_387_not_i_reg_1002);
    col_assign_3_fu_571_p2 <= std_logic_vector(unsigned(tmp_49_i_reg_973) - unsigned(x_fu_563_p3));
    col_buf_0_val_0_0_fu_617_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_i_reg_1055(0) = '1') else 
        tmp_s_fu_606_p5;
    col_buf_0_val_1_0_fu_635_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_i_reg_1055(0) = '1') else 
        tmp_62_fu_624_p5;
    col_buf_0_val_2_0_fu_653_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_i_reg_1055(0) = '1') else 
        tmp_63_fu_642_p5;
    exitcond388_i_i_i_fu_490_p2 <= "1" when (t_V_16_reg_211 = tmp_i_reg_963) else "0";
    exitcond389_i_i_i_fu_246_p2 <= "1" when (t_V_reg_200 = tmp_48_i_reg_968) else "0";
    i_V_fu_251_p2 <= std_logic_vector(unsigned(t_V_reg_200) + unsigned(ap_const_lv32_1));
    icmp2_fu_511_p2 <= "0" when (tmp_108_fu_501_p4 = ap_const_lv31_0) else "1";
    icmp_fu_278_p2 <= "0" when (tmp_fu_268_p4 = ap_const_lv31_0) else "1";
    j_V_fu_495_p2 <= std_logic_vector(unsigned(t_V_16_reg_211) + unsigned(ap_const_lv32_1));
    k_buf_0_val_3_address0 <= tmp_402_i_fu_581_p1(8 - 1 downto 0);

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i_i_i_i_reg_1051, icmp_reg_1007, tmp_417_2_i_reg_1016, ap_predicate_op131_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_1007 = ap_const_lv1_0) and (tmp_417_2_i_reg_1016 = ap_const_lv1_1) and (or_cond_i_i_i_i_reg_1051 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op131_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i_i_i_i_reg_1051, icmp_reg_1007, tmp_417_2_i_reg_1016, ap_predicate_op131_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_1007 = ap_const_lv1_0) and (tmp_417_2_i_reg_1016 = ap_const_lv1_1) and (or_cond_i_i_i_i_reg_1051 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op131_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_402_i_fu_581_p1(8 - 1 downto 0);

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i_i_i_i_reg_1051, icmp_reg_1007, tmp_417_i_reg_1012, ap_predicate_op131_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_1007 = ap_const_lv1_0) and (tmp_417_i_reg_1012 = ap_const_lv1_1) and (or_cond_i_i_i_i_reg_1051 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op131_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_V_dout, ap_predicate_op131_read_state4, k_buf_0_val_3_q0, ap_condition_309, ap_condition_61)
    begin
        if ((ap_const_boolean_1 = ap_condition_61)) then
            if ((ap_predicate_op131_read_state4 = ap_const_boolean_1)) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_309)) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i_i_i_i_reg_1051, icmp_reg_1007, tmp_417_i_reg_1012, ap_predicate_op131_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_1007 = ap_const_lv1_0) and (tmp_417_i_reg_1012 = ap_const_lv1_1) and (or_cond_i_i_i_i_reg_1051 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op131_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_402_i_fu_581_p1(8 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i_i_i_i_reg_1051, icmp_reg_1007, tmp_417_i_reg_1012, ap_predicate_op131_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_1007 = ap_const_lv1_0) and (tmp_417_i_reg_1012 = ap_const_lv1_1) and (or_cond_i_i_i_i_reg_1051 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op131_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_V_dout, ap_predicate_op131_read_state4, k_buf_0_val_4_q0, ap_condition_309, ap_condition_61)
    begin
        if ((ap_const_boolean_1 = ap_condition_61)) then
            if ((ap_predicate_op131_read_state4 = ap_const_boolean_1)) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_309)) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i_i_i_i_reg_1051, icmp_reg_1007, tmp_417_i_reg_1012, ap_predicate_op131_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_1007 = ap_const_lv1_0) and (tmp_417_i_reg_1012 = ap_const_lv1_1) and (or_cond_i_i_i_i_reg_1051 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op131_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    or_cond_i423_i_i_1_i_fu_372_p2 <= (tmp_444_1_i_fu_367_p2 and rev13_fu_361_p2);
    or_cond_i423_i_i_2_i_fu_418_p2 <= (tmp_444_2_i_fu_413_p2 and rev14_fu_407_p2);
    or_cond_i423_i_i_i_fu_326_p2 <= (tmp_444_i_fu_321_p2 and rev_fu_315_p2);
    or_cond_i_i_i_fu_592_p2 <= (icmp_reg_1007 and icmp2_fu_511_p2);
    or_cond_i_i_i_i_fu_542_p2 <= (tmp_53_i_fu_537_p2 and rev15_fu_531_p2);
    p_assign_13_1_i_fu_347_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(t_V_reg_200));
    p_assign_13_2_i_fu_393_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) + signed(t_V_reg_200));
    p_assign_14_1_i_fu_386_p3 <= 
        ap_const_lv32_0 when (tmp_102_fu_378_p3(0) = '1') else 
        p_neg393_i_i_i_reg_979;
    p_assign_14_2_i_fu_432_p3 <= 
        ap_const_lv32_0 when (tmp_104_fu_424_p3(0) = '1') else 
        p_neg393_i_i_i_reg_979;
    p_assign_14_i_fu_340_p3 <= 
        ap_const_lv32_0 when (tmp_100_fu_332_p3(0) = '1') else 
        p_neg393_i_i_i_reg_979;
    p_assign_2_fu_556_p3 <= 
        ap_const_lv32_0 when (tmp_110_fu_548_p3(0) = '1') else 
        tmp_49_i_reg_973;

    p_dst_data_stream_V_blk_n_assign_proc : process(p_dst_data_stream_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, or_cond_i_i_i_reg_1087_pp0_iter1_reg)
    begin
        if (((or_cond_i_i_i_reg_1087_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_V_blk_n <= p_dst_data_stream_V_full_n;
        else 
            p_dst_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_V_din <= 
        src_kernel_win_0_va_64_reg_1091 when (tmp_463_2_2_i_fu_867_p2(0) = '1') else 
        temp_0_i_i_i_059_i_6_fu_859_p3;

    p_dst_data_stream_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i_i_i_reg_1087_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_i_i_reg_1087_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_neg393_i_i_i_fu_240_p2 <= std_logic_vector(unsigned(p_src_rows_V_dout) + unsigned(ap_const_lv32_FFFFFFFF));

    p_src_cols_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_cols_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_cols_V_blk_n <= p_src_cols_V_empty_n;
        else 
            p_src_cols_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_cols_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_cols_V_read <= ap_const_logic_1;
        else 
            p_src_cols_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_V_blk_n_assign_proc : process(p_src_data_stream_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, or_cond_i_i_i_i_reg_1051, icmp_reg_1007, tmp_50_i_reg_998)
    begin
        if ((((tmp_50_i_reg_998 = ap_const_lv1_1) and (icmp_reg_1007 = ap_const_lv1_1) and (or_cond_i_i_i_i_reg_1051 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_reg_1007 = ap_const_lv1_0) and (or_cond_i_i_i_i_reg_1051 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_V_blk_n <= p_src_data_stream_V_empty_n;
        else 
            p_src_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op123_read_state4, ap_predicate_op131_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op131_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op123_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_rows_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_rows_V_blk_n <= p_src_rows_V_empty_n;
        else 
            p_src_rows_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_rows_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_rows_V_read <= ap_const_logic_1;
        else 
            p_src_rows_V_read <= ap_const_logic_0;
        end if; 
    end process;

    rev13_fu_361_p2 <= (tmp_101_fu_353_p3 xor ap_const_lv1_1);
    rev14_fu_407_p2 <= (tmp_103_fu_399_p3 xor ap_const_lv1_1);
    rev15_fu_531_p2 <= (tmp_109_fu_523_p3 xor ap_const_lv1_1);
    rev_fu_315_p2 <= (tmp_99_fu_307_p3 xor ap_const_lv1_1);
    row_assign_19_1_i_fu_464_p2 <= std_logic_vector(unsigned(p_neg393_i_i_i_reg_979) - unsigned(y_3_1_i_fu_456_p3));
    row_assign_19_2_i_fu_481_p2 <= std_logic_vector(unsigned(p_neg393_i_i_i_reg_979) - unsigned(y_3_2_i_fu_473_p3));
    row_assign_19_i_fu_447_p2 <= std_logic_vector(unsigned(p_neg393_i_i_i_reg_979) - unsigned(y_3_i_fu_439_p3));
    src_kernel_win_0_va_64_fu_686_p3 <= 
        tmp_64_fu_675_p5 when (tmp_439_i_reg_1020(0) = '1') else 
        col_buf_0_val_0_0_fu_617_p3;
    src_kernel_win_0_va_65_fu_704_p3 <= 
        tmp_65_fu_693_p5 when (tmp_439_i_reg_1020(0) = '1') else 
        col_buf_0_val_1_0_fu_635_p3;
    src_kernel_win_0_va_66_fu_722_p3 <= 
        tmp_66_fu_711_p5 when (tmp_439_i_reg_1020(0) = '1') else 
        col_buf_0_val_2_0_fu_653_p3;
    temp_0_i_i_i_059_i_1_fu_761_p3 <= 
        src_kernel_win_0_va_66_fu_722_p3 when (tmp_463_0_2_i_fu_755_p2(0) = '1') else 
        temp_0_i_i_i_059_i_s_fu_747_p3;
    temp_0_i_i_i_059_i_2_fu_775_p3 <= 
        src_kernel_win_0_va_61_fu_86 when (tmp_463_1_i_fu_769_p2(0) = '1') else 
        temp_0_i_i_i_059_i_1_fu_761_p3;
    temp_0_i_i_i_059_i_3_fu_789_p3 <= 
        src_kernel_win_0_va_60_fu_82 when (tmp_463_1_1_i_fu_783_p2(0) = '1') else 
        temp_0_i_i_i_059_i_2_fu_775_p3;
    temp_0_i_i_i_059_i_4_fu_833_p3 <= 
        src_kernel_win_0_va_65_reg_1098 when (tmp_463_1_2_i_fu_829_p2(0) = '1') else 
        temp_0_i_i_i_059_i_3_reg_1104;
    temp_0_i_i_i_059_i_5_fu_845_p3 <= 
        src_kernel_win_0_va_59_fu_78 when (tmp_463_2_i_fu_839_p2(0) = '1') else 
        temp_0_i_i_i_059_i_4_fu_833_p3;
    temp_0_i_i_i_059_i_6_fu_859_p3 <= 
        src_kernel_win_0_va_fu_74 when (tmp_463_2_1_i_fu_853_p2(0) = '1') else 
        temp_0_i_i_i_059_i_5_fu_845_p3;
    temp_0_i_i_i_059_i_s_fu_747_p3 <= 
        src_kernel_win_0_va_62_fu_90 when (tmp_463_0_1_i_fu_741_p2(0) = '1') else 
        src_kernel_win_0_va_63_fu_94;
    tmp_100_fu_332_p3 <= tmp_442_i_fu_301_p2(31 downto 31);
    tmp_101_fu_353_p3 <= p_assign_13_1_i_fu_347_p2(31 downto 31);
    tmp_102_fu_378_p3 <= p_assign_13_1_i_fu_347_p2(31 downto 31);
    tmp_103_fu_399_p3 <= p_assign_13_2_i_fu_393_p2(31 downto 31);
    tmp_104_fu_424_p3 <= p_assign_13_2_i_fu_393_p2(31 downto 31);
    tmp_105_fu_452_p1 <= row_assign_19_i_fu_447_p2(2 - 1 downto 0);
    tmp_106_fu_469_p1 <= row_assign_19_1_i_fu_464_p2(2 - 1 downto 0);
    tmp_107_fu_486_p1 <= row_assign_19_2_i_fu_481_p2(2 - 1 downto 0);
    tmp_108_fu_501_p4 <= t_V_16_reg_211(31 downto 1);
    tmp_109_fu_523_p3 <= ImagLoc_x_fu_517_p2(31 downto 31);
    tmp_110_fu_548_p3 <= ImagLoc_x_fu_517_p2(31 downto 31);
    tmp_111_fu_588_p1 <= col_assign_3_fu_571_p2(2 - 1 downto 0);
    tmp_387_not_i_fu_262_p2 <= (tmp_50_i_fu_257_p2 xor ap_const_lv1_1);
    tmp_402_i_fu_581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_fu_563_p3),64));
    tmp_417_2_i_fu_290_p2 <= "1" when (t_V_reg_200 = ap_const_lv32_1) else "0";
    tmp_417_i_fu_284_p2 <= "1" when (t_V_reg_200 = ap_const_lv32_0) else "0";
    tmp_439_i_fu_296_p2 <= "1" when (unsigned(t_V_reg_200) > unsigned(stop_row_reg_949)) else "0";
    tmp_442_i_fu_301_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_reg_200));
    tmp_444_1_i_fu_367_p2 <= "1" when (signed(p_assign_13_1_i_fu_347_p2) < signed(stop_row_reg_949)) else "0";
    tmp_444_2_i_fu_413_p2 <= "1" when (signed(p_assign_13_2_i_fu_393_p2) < signed(stop_row_reg_949)) else "0";
    tmp_444_i_fu_321_p2 <= "1" when (signed(tmp_442_i_fu_301_p2) < signed(stop_row_reg_949)) else "0";
    tmp_463_0_1_i_fu_741_p2 <= "1" when (unsigned(src_kernel_win_0_va_62_fu_90) > unsigned(src_kernel_win_0_va_63_fu_94)) else "0";
    tmp_463_0_2_i_fu_755_p2 <= "1" when (unsigned(src_kernel_win_0_va_66_fu_722_p3) > unsigned(temp_0_i_i_i_059_i_s_fu_747_p3)) else "0";
    tmp_463_1_1_i_fu_783_p2 <= "1" when (unsigned(src_kernel_win_0_va_60_fu_82) > unsigned(temp_0_i_i_i_059_i_2_fu_775_p3)) else "0";
    tmp_463_1_2_i_fu_829_p2 <= "1" when (unsigned(src_kernel_win_0_va_65_reg_1098) > unsigned(temp_0_i_i_i_059_i_3_reg_1104)) else "0";
    tmp_463_1_i_fu_769_p2 <= "1" when (unsigned(src_kernel_win_0_va_61_fu_86) > unsigned(temp_0_i_i_i_059_i_1_fu_761_p3)) else "0";
    tmp_463_2_1_i_fu_853_p2 <= "1" when (unsigned(src_kernel_win_0_va_fu_74) > unsigned(temp_0_i_i_i_059_i_5_fu_845_p3)) else "0";
    tmp_463_2_2_i_fu_867_p2 <= "1" when (unsigned(src_kernel_win_0_va_64_reg_1091) > unsigned(temp_0_i_i_i_059_i_6_fu_859_p3)) else "0";
    tmp_463_2_i_fu_839_p2 <= "1" when (unsigned(src_kernel_win_0_va_59_fu_78) > unsigned(temp_0_i_i_i_059_i_4_fu_833_p3)) else "0";
    tmp_48_i_fu_228_p2 <= std_logic_vector(unsigned(p_src_rows_V_dout) + unsigned(ap_const_lv32_2));
    tmp_49_i_fu_234_p2 <= std_logic_vector(unsigned(p_src_cols_V_dout) + unsigned(ap_const_lv32_FFFFFFFF));
    tmp_50_i_fu_257_p2 <= "1" when (unsigned(t_V_reg_200) < unsigned(stop_row_reg_949)) else "0";
    tmp_53_i_fu_537_p2 <= "1" when (signed(ImagLoc_x_fu_517_p2) < signed(cols_reg_958)) else "0";
    tmp_99_fu_307_p3 <= tmp_442_i_fu_301_p2(31 downto 31);
    tmp_fu_268_p4 <= t_V_reg_200(31 downto 1);
    tmp_i_fu_222_p2 <= std_logic_vector(unsigned(p_src_cols_V_dout) + unsigned(ap_const_lv32_2));
    x_fu_563_p3 <= 
        ImagLoc_x_fu_517_p2 when (or_cond_i_i_i_i_fu_542_p2(0) = '1') else 
        p_assign_2_fu_556_p3;
    y_3_1_i_fu_456_p3 <= 
        p_assign_13_1_i_fu_347_p2 when (or_cond_i423_i_i_1_i_fu_372_p2(0) = '1') else 
        p_assign_14_1_i_fu_386_p3;
    y_3_2_i_fu_473_p3 <= 
        p_assign_13_2_i_fu_393_p2 when (or_cond_i423_i_i_2_i_fu_418_p2(0) = '1') else 
        p_assign_14_2_i_fu_432_p3;
    y_3_i_fu_439_p3 <= 
        tmp_442_i_fu_301_p2 when (or_cond_i423_i_i_i_fu_326_p2(0) = '1') else 
        p_assign_14_i_fu_340_p3;
end behav;
