../Drivers/CMSIS/Include/core_cm33.h:2498:26:__NVIC_GetActive	2
../Drivers/CMSIS/Include/core_cm33.h:2587:22:__NVIC_SetPriority	2
../Drivers/STM32WBAxx_HAL_Driver/Inc/stm32wbaxx_ll_rcc.h:842:26:LL_RCC_HSE_IsReady	2
../Drivers/STM32WBAxx_HAL_Driver/Inc/stm32wbaxx_ll_rcc.h:1761:26:LL_RCC_RADIO_GetSleepTimerClockSource	1
../Drivers/STM32WBAxx_HAL_Driver/Inc/stm32wbaxx_ll_pwr.h:1368:26:LL_PWR_IsActiveFlag_VOS	2
../STM32_WPAN/Target/linklayer_plat.c:61:6:LINKLAYER_PLAT_ClockInit	1
../STM32_WPAN/Target/linklayer_plat.c:82:6:LINKLAYER_PLAT_DelayUs	2
../STM32_WPAN/Target/linklayer_plat.c:97:6:LINKLAYER_PLAT_Assert	1
../STM32_WPAN/Target/linklayer_plat.c:107:6:LINKLAYER_PLAT_WaitHclkRdy	2
../STM32_WPAN/Target/linklayer_plat.c:118:6:LINKLAYER_PLAT_AclkCtrl	3
../STM32_WPAN/Target/linklayer_plat.c:140:6:LINKLAYER_PLAT_GetRNG	3
../STM32_WPAN/Target/linklayer_plat.c:167:6:LINKLAYER_PLAT_SetupRadioIT	1
../STM32_WPAN/Target/linklayer_plat.c:179:6:LINKLAYER_PLAT_SetupSwLowIT	1
../STM32_WPAN/Target/linklayer_plat.c:192:6:LINKLAYER_PLAT_TriggerSwLowIT	4
../STM32_WPAN/Target/linklayer_plat.c:233:6:LINKLAYER_PLAT_EnableIRQ	3
../STM32_WPAN/Target/linklayer_plat.c:249:6:LINKLAYER_PLAT_DisableIRQ	2
../STM32_WPAN/Target/linklayer_plat.c:270:6:LINKLAYER_PLAT_EnableSpecificIRQ	7
../STM32_WPAN/Target/linklayer_plat.c:317:6:LINKLAYER_PLAT_DisableSpecificIRQ	7
../STM32_WPAN/Target/linklayer_plat.c:361:6:LINKLAYER_PLAT_EnableRadioIT	1
../STM32_WPAN/Target/linklayer_plat.c:379:6:LINKLAYER_PLAT_DisableRadioIT	1
../STM32_WPAN/Target/linklayer_plat.c:397:6:LINKLAYER_PLAT_StartRadioEvt	1
../STM32_WPAN/Target/linklayer_plat.c:411:6:LINKLAYER_PLAT_StopRadioEvt	1
../STM32_WPAN/Target/linklayer_plat.c:425:6:LINKLAYER_PLAT_RCOStartClbr	2
../STM32_WPAN/Target/linklayer_plat.c:444:6:LINKLAYER_PLAT_RCOStopClbr	2
../STM32_WPAN/Target/linklayer_plat.c:463:6:LINKLAYER_PLAT_RequestTemperature	1
../STM32_WPAN/Target/linklayer_plat.c:472:6:LINKLAYER_PLAT_EnableOSContextSwitch	1
../STM32_WPAN/Target/linklayer_plat.c:481:6:LINKLAYER_PLAT_DisableOSContextSwitch	1
../STM32_WPAN/Target/linklayer_plat.c:490:6:LINKLAYER_PLAT_SCHLDR_TIMING_UPDATE_NOT	1
