Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Feb 10 11:24:39 2017
| Host         : Shinsekai running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   230 |
| Unused register locations in slices containing registers |   616 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1097 |          356 |
| No           | No                    | Yes                    |              79 |           21 |
| No           | Yes                   | No                     |             701 |          206 |
| Yes          | No                    | No                     |             619 |          184 |
| Yes          | No                    | Yes                    |              14 |            4 |
| Yes          | Yes                   | No                     |            1938 |          485 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+----------------+
|       Clock Signal       |                                               Enable Signal                                              |                                                 Set/Reset Signal                                                | Slice Load Count | Bel Load Count |
+--------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  infra/clocks/clko_ipb   | infra/ipbus/trans/sm/FSM_onehot_state_reg_n_0_[4]                                                        | infra/ipbus/trans/sm/tx_hdr                                                                                     |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[1]_i_1                                        |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[5]_i_1                                        |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[6]_i_1                                        |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[7]_i_1                                        |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/n_0_FF5                                 |                                                                                                                 |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/CE                                      |                                                                                                                 |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/CE                               |                                                                                                                 |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[8]_i_1                                        |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[9]_i_1                                        |                1 |              1 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/status_buffer/next_pkt_id_int0                                                        | infra/ipbus/udp_if/status_buffer/header[29]_i_1_n_0                                                             |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/INT_CRC_MODE                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/O2                                             |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/n_0_FF5                          |                                                                                                                 |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/O9                                                      | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_rx_reset_i/O1                                                         |                1 |              1 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_packet_parser/unreliable_data[5]_i_1_n_0                                           | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[3]_i_1                                        |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_1                                       |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[13]_i_1                                       |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[12]_i_1                                       |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[11]_i_1                                       |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[10]_i_1                                       |                1 |              1 |
|  infra/eth/clk125_out    |                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_rx_reset_i/n_0_async_rst4_reg                                         |                1 |              1 |
|  infra/eth/clk125_out    |                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_reset_i/async_rst4                                                 |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[0]_i_1                                        |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[4]_i_1                                        |                1 |              1 |
|  infra/clocks/clko_ipb   |                                                                                                          | infra/ipbus/trans/iface/wctr                                                                                    |                1 |              1 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/n_0_FF4                                 |                                                                                                                 |                1 |              2 |
|  infra/eth/clk125_out    |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/n_0_MGT_RESET.RESET_INT_PIPE_i_1                |                1 |              2 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/n_0_FF4                          |                                                                                                                 |                1 |              2 |
|  infra/clocks/clko_ipb   |                                                                                                          | infra/ipbus/trans/sm/err_d                                                                                      |                1 |              2 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_packet_parser/pkt_data[13]__4_i_1_n_0                                              | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                1 |              3 |
|  infra/eth/clk125_out    |                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/O2                                             |                1 |              3 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/RARP_block/req_end                                                                    | infra/ipbus/udp_if/RARP_block/req_end[5]_i_1_n_0                                                                |                1 |              4 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_ram_selector/write_i_reg0                                                          | infra/clocks/rsto_125                                                                                           |                1 |              4 |
|  infra/eth/clk125_out    |                                                                                                          | infra/ipbus/udp_if/status/status_request_i_1_n_0                                                                |                1 |              4 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_ram_selector/write_i_reg0                                                          | infra/clocks/rsto_125                                                                                           |                1 |              4 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_ram_selector/send_i_reg0                                                           | infra/clocks/rsto_125                                                                                           |                1 |              4 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_ram_selector/send_i_reg0                                                           | infra/clocks/rsto_125                                                                                           |                1 |              4 |
|  infra/clocks/clko_ipb   | infra/clocks/rctr0                                                                                       |                                                                                                                 |                1 |              4 |
|  infra/eth/clk125_out    |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/SYNCHRONISATION/n_0_FSM_sequential_STATE[3]_i_1 |                2 |              4 |
|  infra/eth/clk125_out    |                                                                                                          | infra/ipbus/udp_if/tx_transactor/p_0_in                                                                         |                2 |              4 |
|  infra/eth/decoupled_clk | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/E[0]                 | infra/clocks/rsto_eth                                                                                           |                2 |              4 |
|  infra/eth/decoupled_clk | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/E[0]                   | infra/clocks/rsto_eth                                                                                           |                2 |              4 |
|  infra/eth/xlnx_opt_     | infra/clocks/rsto_eth_i_1_n_0                                                                            |                                                                                                                 |                1 |              5 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/CRC100_EN                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/CE_REG5_OUT                                                          |                2 |              5 |
|  infra/eth/clk125_out    |                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_reset_i/int_tx_rst_asynch                                          |                1 |              5 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/REG5_OUT                                                             |                2 |              5 |
|  infra/eth/clk125_out    |                                                                                                          | infra/ipbus/udp_if/rx_ram_mux/addra[10]_i_1_n_0                                                                 |                2 |              5 |
|  infra/eth/clk125_out    |                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_rx_reset_i/int_rx_rst_asynch                                          |                1 |              5 |
|  infra/eth/clk125_out    |                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/REG5_OUT                                                             |                2 |              5 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_2_n_0                                               | infra/ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_1_n_0                                                      |                1 |              5 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_packet_parser/reliable_data                                                        | infra/ipbus/udp_if/rx_packet_parser/reliable_data[15]_i_1_n_0                                                   |                1 |              5 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/ARP/set_addr                                                                          |                                                                                                                 |                3 |              5 |
|  infra/eth/clk62_5       |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/SR[0]                                           |                1 |              5 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/CE_REG1_OUT8_out                            | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CE_REG5_OUT                                                          |                1 |              5 |
|  infra/eth/clk125_out    |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/p_0_out                                         |                2 |              5 |
|  infra/eth/clk62_5       |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/SS[0]                                           |                1 |              5 |
|  infra/eth/clk62_5       |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/SYNCHRONISATION/encommaalign                    |                1 |              5 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/counting_reg__0                                                               | infra/ipbus/udp_if/tx_main/counter[4]_i_1_n_0                                                                   |                1 |              5 |
|  infra/eth/clk125_out    |                                                                                                          | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/CPLL_RESET                                  |                1 |              5 |
|  infra/eth/clk125_out    |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/p_1_out                                         |                2 |              5 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/RARP_block/tick                                                                       | infra/ipbus/udp_if/RARP_block/req_end                                                                           |                1 |              6 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/sync_good_rx/SR[0]                                           |                1 |              6 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/payload/payload_len[5]__0_i_1_n_0                                                     | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                1 |              6 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/n_0_counter[5]_i_2              | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/I5[0]                                                                |                1 |              6 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_IFG_COUNT[7]_i_2                                   | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_IFG_COUNT[7]_i_1                                          |                2 |              6 |
|  infra/eth/decoupled_clk |                                                                                                          | infra/eth/phy/U0/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1                                       |                2 |              6 |
|  infra/clocks/clko_ipb   | infra/ipbus/trans/sm/FSM_onehot_state[5]_i_1_n_0                                                         | infra/clocks/rsto_ipb_ctrl                                                                                      |                3 |              6 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                       |                2 |              6 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/ARP/set_addr_buf1                                                                     |                                                                                                                 |                2 |              6 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_packet_parser/pkt_mask[5]_i_1_n_0                                                  | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                2 |              6 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/status_buffer/history[7]_i_1_n_0                                                      |                                                                                                                 |                4 |              7 |
|  infra/eth/decoupled_clk | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_init_wait_count[6]_i_1           | infra/clocks/rsto_eth                                                                                           |                2 |              7 |
|  infra/eth/clk125_out    | infra/stretch/lgen[0].scnt[6]_i_2_n_0                                                                    | infra/stretch/lgen[0].scnt[6]_i_1_n_0                                                                           |                2 |              7 |
|  infra/eth/decoupled_clk | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_init_wait_count[6]_i_1__0        | infra/clocks/rsto_eth                                                                                           |                2 |              7 |
|  infra/eth/decoupled_clk | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_time_cnt[6]_i_2             | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/clear                                       |                2 |              7 |
|  infra/clocks/clko_ipb   | infra/ipbus/trans/iface/FSM_onehot_state[6]_i_1_n_0                                                      | infra/clocks/rsto_ipb_ctrl                                                                                      |                3 |              7 |
|  infra/eth/decoupled_clk | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_time_cnt[6]_i_2__0          | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_time_cnt[6]_i_1__0                 |                2 |              7 |
|  infra/eth/clk125_out    |                                                                                                          | infra/ipbus/udp_if/payload/shift_buf1                                                                           |                3 |              8 |
|  infra/eth/clk125_out    |                                                                                                          | infra/ipbus/udp_if/payload/payload_data_sig[7]_i_1_n_0                                                          |                2 |              8 |
|  infra/eth/clk125_out    |                                                                                                          | infra/ipbus/udp_if/ARP/p_0_in                                                                                   |                2 |              8 |
|  infra/eth/clk125_out    |                                                                                                          | infra/ipbus/udp_if/status/status_we0                                                                            |                3 |              8 |
|  infra/eth/clk125_out    |                                                                                                          | infra/ipbus/udp_if/ping/ping_data[7]_i_1_n_0                                                                    |                2 |              8 |
|  infra/eth/clk125_out    |                                                                                                          | infra/ipbus/udp_if/ping/shift_buf1                                                                              |                2 |              8 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_DATA_REG[2][7]_i_1                                        |                1 |              8 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/Q                                       |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/n_0_FF2                                 |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/n_0_FF3                                 |                                                                                                                 |                2 |              8 |
|  infra/clocks/clko_ipb   | infra/ipbus/trans/sm/ipb_out[ipb_strobe]                                                                 | infra/ipbus/trans/sm/timer0                                                                                     |                3 |              8 |
|  infra/clocks/clko_ipb   | infra/ipbus/trans/sm/words_todo[7]_i_1_n_0                                                               |                                                                                                                 |                4 |              8 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/CRC1/n_0_X36_1I263_i_1__0        |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/payload/payload_len[13]__0_i_1_n_0                                                    | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                2 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/payload/payload_len[15]_i_1_n_0                                                       | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                3 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/payload/payload_len[7]_i_1_n_0                                                        | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                1 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/ping/buf_to_load_int[15]_i_1_n_0                                                      | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                1 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/ping/buf_to_load_int[7]_i_1_n_0                                                       | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                2 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/payload/buf_to_load_int[15]_i_1_n_0                                                   | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                2 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/payload/buf_to_load_int[7]_i_1_n_0                                                    | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                3 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_packet_parser/pkt_data[127]_i_1_n_0                                                | infra/ipbus/udp_if/rx_packet_parser/pkt_data[7]_i_1_n_0                                                         |                1 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_packet_parser/pkt_data[31]__0_i_1_n_0                                              | infra/ipbus/udp_if/rx_packet_parser/pkt_data[7]__1_i_1_n_0                                                      |                1 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_packet_parser/pkt_data1_in[21]                                                     | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                1 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/int_data_int[7]_i_1_n_0                                                       |                                                                                                                 |                4 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/ipbus_hdr_int[15]_i_1_n_0                                                     | infra/clocks/rsto_125                                                                                           |                1 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/ipbus_hdr_int[23]_i_1_n_0                                                     | infra/clocks/rsto_125                                                                                           |                1 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/ipbus_hdr_int[7]_i_1_n_0                                                      | infra/clocks/rsto_125                                                                                           |                1 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/mac_tx_data_int[7]_i_1_n_0                                                    |                                                                                                                 |                1 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/special_int[7]_i_1_n_0                                                        |                                                                                                                 |                4 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/udpram_end_addr_int[7]_i_2_n_0                                                | infra/ipbus/udp_if/tx_main/udpram_end_addr_int[7]_i_1_n_0                                                       |                1 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/ip_len_int[7]                                                                 |                                                                                                                 |                1 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/ip_cksum_int[7]                                                               |                                                                                                                 |                1 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/ip_cksum_int[15]                                                              |                                                                                                                 |                1 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/ip_len_int[15]                                                                |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/pay_len[7]                                                                    |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/udp_len_int[7]                                                                |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/udp_len_int[15]                                                               |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/payload/int_data_int[7]_i_2_n_0                                                       | infra/ipbus/udp_if/payload/int_data_int[7]_i_1_n_0                                                              |                2 |              8 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_mac_tdata0                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_rx_reset_i/O1                                                         |                1 |              8 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/Q                                |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/n_0_FF2                          |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/n_0_FF3                          |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/n_0_tx_data[7]_i_1                          | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_reset_i/O1                                                         |                1 |              8 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/CRC1/n_0_X36_1I263_i_1                  |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/E[0]                                        | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_reset_i/O1                                                         |                1 |              8 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/SR[0]                                              |                2 |              8 |
|  infra/eth/clk125_out    |                                                                                                          | infra/ipbus/udp_if/IPADDR/My_IP_addr[31]_i_1_n_0                                                                |                3 |              9 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/byteswap_int9_out                                                             | infra/clocks/rsto_125                                                                                           |                2 |              9 |
|  infra/eth/clk125_out    |                                                                                                          | infra/ipbus/udp_if/rx_ram_mux/rxram_end_addr[12]_i_1_n_0                                                        |                2 |              9 |
|  infra/clocks/clko_ipb   | infra/ipbus/trans/iface/waddr03_out                                                                      | infra/ipbus/trans/iface/waddr                                                                                   |                3 |              9 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_packet_parser/msk_mask[9]_i_1_n_0                                                  | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                2 |              9 |
|  infra/clocks/clko_ipb   | infra/ipbus/trans/iface/raddr0                                                                           | infra/ipbus/trans/iface/dinit                                                                                   |                3 |              9 |
|  infra/clocks/clko_ipb   | slaves/slave5/ptr                                                                                        | infra/clocks/rsto_ipb                                                                                           |                4 |             10 |
|  infra/eth/decoupled_clk | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_mmcm_lock_count[9]_i_2           | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]              |                3 |             10 |
|  infra/eth/decoupled_clk | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_2__0        | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]              |                3 |             10 |
|  infra/eth/clk125_out    |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/SYNCHRONISATION/SYNC_STATUS_REG0                |                2 |             10 |
|  infra/eth/clk125_out    |                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/O4                                                             |                3 |             11 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_packet_parser/pkt_data[46]__2_i_1_n_0                                              | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                3 |             11 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/payload/addr_int[10]__0_i_1_n_0                                                       |                                                                                                                 |                3 |             11 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/E[0]                                                    | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_rx_reset_i/I13[0]                                                     |                3 |             11 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_byte_sum/clr_sum_buf1                                                              | infra/ipbus/udp_if/tx_byte_sum/hi_byte_int[7]__0_i_1_n_0                                                        |                2 |             11 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_axis_mac_tvalid                                      | infra/ipbus/udp_if/rx_byte_sum/hi_byte_int[7]__0_i_1_n_0                                                        |                2 |             11 |
|  infra/eth/decoupled_clk | infra/eth/phy/U0/transceiver_inst/reset_wtd_timer/n_0_counter_stg2[0]_i_1                                | infra/eth/phy/U0/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1                                       |                3 |             12 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_packet_parser/unreliable_data[29]                                                  | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                3 |             12 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/ping/addr_int[10]_i_1_n_0                                                             |                                                                                                                 |                2 |             12 |
|  infra/eth/decoupled_clk | infra/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg30                                          | infra/eth/phy/U0/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1                                       |                3 |             12 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/payload/addr_int[12]_i_1_n_0                                                          |                                                                                                                 |                2 |             12 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                |                                                                                                                 |                5 |             13 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/ping/end_addr_i[12]_i_2_n_0                                                           | infra/ipbus/udp_if/ping/end_addr_i[12]_i_1_n_0                                                                  |                2 |             13 |
|  infra/clocks/clko_ipb   |                                                                                                          | infra/clocks/rsto_ipb_ctrl                                                                                      |                4 |             13 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/internal_ram_shim/end_address_buf[0][12]_i_1_n_0                                      | infra/clocks/rsto_125                                                                                           |                2 |             13 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/end_addr_int[12]_i_1_n_0                                                      |                                                                                                                 |                5 |             13 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/internal_ram_shim/end_address_buf[1]                                                  | infra/clocks/rsto_125                                                                                           |                2 |             13 |
|  infra/eth/clk125_out    |                                                                                                          | infra/ipbus/udp_if/internal_ram_shim/p_0_in                                                                     |                2 |             13 |
|  infra/eth/clk62_5       | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_2__0      | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_1__0             |                4 |             13 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/rxram_busy_int_i_1_n_0                                                        | infra/clocks/rsto_125                                                                                           |                3 |             14 |
|  infra/eth/clk125_out    |                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_reset_i/O1                                                         |                8 |             14 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/ARP/buf_to_load_int[47]_i_1_n_0                                                       | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                3 |             14 |
|  infra/clocks/clko_ipb   | infra/ipbus/trans/sm/addr                                                                                |                                                                                                                 |                6 |             14 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/FRAME_DECODER/n_0_STATISTICS_LENGTH[13]_i_1                   | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/O4                                                             |                4 |             15 |
|  infra/eth/decoupled_clk |                                                                                                          | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/sync_block_gtrxreset/data_out                                |                5 |             15 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/O2                                             |                5 |             15 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[2]                                                           | infra/clocks/rsto_125                                                                                           |                3 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[3]                                                           | infra/clocks/rsto_125                                                                                           |                4 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[4]                                                           | infra/clocks/rsto_125                                                                                           |                3 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[11]                                                          | infra/clocks/rsto_125                                                                                           |                2 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[10]                                                          | infra/clocks/rsto_125                                                                                           |                3 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[0]                                                           | infra/clocks/rsto_125                                                                                           |                2 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[9]                                                           | infra/clocks/rsto_125                                                                                           |                5 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[15][15]_i_1_n_0                                              | infra/clocks/rsto_125                                                                                           |                3 |             16 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/sync_good_rx/O17                                      | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_reset_i/O1                                                         |                4 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/RARP_block/x[13]_i_1_n_0                                                              | infra/clocks/rsto_125                                                                                           |                4 |             16 |
|  infra/clocks/clko_ipb   | infra/ipbus/trans/iface/wctr[0]_i_1_n_0                                                                  | infra/ipbus/trans/iface/wctr                                                                                    |                4 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[5]                                                           | infra/clocks/rsto_125                                                                                           |                4 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[6]                                                           | infra/clocks/rsto_125                                                                                           |                4 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_packet_parser/reliable_data                                                        | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                4 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/status_buffer/next_pkt_id_int0                                                        | infra/clocks/rsto_125                                                                                           |                5 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/resend/resend_pkt_id_int[15]_i_2_n_0                                                  | infra/ipbus/udp_if/resend/resend_pkt_id_int[15]_i_1_n_0                                                         |                5 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[7]                                                           | infra/clocks/rsto_125                                                                                           |                4 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[8]                                                           | infra/clocks/rsto_125                                                                                           |                4 |             16 |
|  infra/clocks/clko_ipb   | infra/ipbus/trans/iface/rctr01_out                                                                       | infra/ipbus/trans/iface/rctr0                                                                                   |                4 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[13]                                                          | infra/clocks/rsto_125                                                                                           |                3 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[12]                                                          | infra/clocks/rsto_125                                                                                           |                4 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[1]                                                           | infra/clocks/rsto_125                                                                                           |                2 |             16 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[14]                                                          | infra/clocks/rsto_125                                                                                           |                3 |             16 |
|  infra/eth/clk62_5       | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2         | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_1                |                5 |             17 |
|  infra/eth/decoupled_clk |                                                                                                          | infra/clocks/rsto_eth                                                                                           |               11 |             17 |
|  infra/eth/clk125_out    |                                                                                                          | infra/stretch/clkdiv/clear                                                                                      |                5 |             17 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/ARP/buf_to_load_int[47]_i_1_n_0                                                       |                                                                                                                 |                4 |             19 |
|  infra/eth/decoupled_clk | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_time_out_counter[0]_i_1          | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_reset_time_out_reg                      |                5 |             19 |
|  infra/eth/decoupled_clk | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1__0       | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out                              |                5 |             19 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_reset_i/O1                                                         |               11 |             21 |
|  infra/eth/xlnx_opt_     |                                                                                                          |                                                                                                                 |                9 |             21 |
|  infra/eth/clk125_out    | infra/eth/phy/U0/transceiver_inst/n_0_toggle_i_1                                                         | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/SS[0]                                           |                4 |             22 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_packet_parser/pkt_data[46]__1_i_1_n_0                                              |                                                                                                                 |                7 |             22 |
|  infra/eth/decoupled_clk | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_adapt_wait_hw.adapt_count[0]_i_1 | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/recclk_mon_count_reset                      |                6 |             23 |
|  infra/eth/clk125_out    | infra/eth/phy/U0/transceiver_inst/toggle                                                                 | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/SR[0]                                           |                4 |             24 |
|  infra/eth/clk125_out    |                                                                                                          | infra/ipbus/udp_if/RARP_block/counter_int[23]_i_1_n_0                                                           |                7 |             26 |
|  infra/eth/xlnx_opt_     |                                                                                                          | infra/clocks/clkdiv/clear                                                                                       |                7 |             28 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_packet_parser/reliable_data                                                        |                                                                                                                 |                5 |             28 |
|  infra/clocks/clko_ipb   | infra/ipbus/trans/sm/tx_hdr                                                                              |                                                                                                                 |               14 |             29 |
|  infra/eth/clk125_out    |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/SS[0]                                           |                6 |             31 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_axis_mac_tvalid                                      |                                                                                                                 |               10 |             31 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/IPADDR/IP_addr_rx_int[31]_i_2_n_0                                                     | infra/ipbus/udp_if/IPADDR/IP_addr_rx_int[31]_i_1_n_0                                                            |                6 |             32 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_PREAMBLE_PIPE_reg[2]                                      |               10 |             32 |
|  infra/clocks/clko_ipb   | slaves/slave1/reg[0][31]_i_1_n_0                                                                         | infra/clocks/rsto_ipb                                                                                           |               14 |             32 |
|  infra/clocks/clko_ipb   | slaves/slave0/p_0_out                                                                                    | infra/clocks/rsto_ipb                                                                                           |               15 |             32 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/n_0_ENABLE_REG_reg                                            | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/SR[0]                                                          |               11 |             32 |
|  infra/clocks/clko_ipb   | infra/ipbus/trans/iface/hlen0                                                                            |                                                                                                                 |                8 |             32 |
|  infra/clocks/clko_ipb   | infra/ipbus/trans/iface/rxf0                                                                             |                                                                                                                 |               10 |             32 |
|  infra/clocks/clko_ipb   | infra/ipbus/trans/sm/FSM_onehot_state_reg_n_0_[4]                                                        |                                                                                                                 |               11 |             32 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/payload/ipbus_hdr_int0                                                                | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |               14 |             32 |
|  infra/clocks/clko_ipb   | infra/ipbus/trans/sm/rmw_result[31]_i_1_n_0                                                              |                                                                                                                 |               15 |             32 |
|  infra/clocks/clko_ipb   | infra/ipbus/trans/sm/ack                                                                                 |                                                                                                                 |               13 |             32 |
|  infra/eth/clk125_out    |                                                                                                          | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |               24 |             34 |
|  infra/eth/clk125_out    |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/SR[0]                                           |                9 |             35 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_packet_parser/pkt_data[31]__0_i_1_n_0                                              | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                5 |             39 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_packet_parser/pkt_data[31]__0_i_1_n_0                                              |                                                                                                                 |                9 |             40 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_packet_parser/pkt_data[46]__1_i_1_n_0                                              | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                8 |             43 |
|  infra/clocks/clko_ipb   |                                                                                                          |                                                                                                                 |               26 |             46 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_packet_parser/pkt_data[127]_i_1_n_0                                                | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                8 |             46 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/rx_packet_parser/pkt_data[127]_i_1_n_0                                                |                                                                                                                 |               11 |             65 |
|  infra/eth/clk125_out    |                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_rx_reset_i/O1                                                         |               17 |             68 |
|  infra/eth/decoupled_clk |                                                                                                          |                                                                                                                 |               22 |             80 |
|  infra/eth/clk62_5       |                                                                                                          |                                                                                                                 |               19 |             81 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/status_buffer/history[7]_i_1_n_0                                                      | infra/ipbus/udp_if/status_buffer/history[127]_i_1_n_0                                                           |               22 |            105 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/status_buffer/ipbus_in[127]_i_2_n_0                                                   | infra/ipbus/udp_if/status_buffer/ipbus_in[127]_i_1_n_0                                                          |               29 |            128 |
|  infra/eth/clk125_out    | infra/ipbus/udp_if/tx_main/ipbus_out_valid                                                               | infra/clocks/rsto_125                                                                                           |               34 |            128 |
|  infra/eth/clk125_out    |                                                                                                          | infra/clocks/rsto_125                                                                                           |               44 |            149 |
|  infra/eth/clk125_out    |                                                                                                          | infra/ipbus/udp_if/RARP_block/data_buffer0_out[62]                                                              |               27 |            155 |
|  infra/eth/clk125_out    | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_axis_mac_tvalid                                      | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |               31 |            164 |
|  infra/eth/clk125_out    |                                                                                                          |                                                                                                                 |              295 |            922 |
+--------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    26 |
| 2      |                     4 |
| 3      |                     2 |
| 4      |                    11 |
| 5      |                    18 |
| 6      |                    10 |
| 7      |                     7 |
| 8      |                    46 |
| 9      |                     6 |
| 10     |                     4 |
| 11     |                     6 |
| 12     |                     5 |
| 13     |                     8 |
| 14     |                     4 |
| 15     |                     3 |
| 16+    |                    70 |
+--------+-----------------------+


