clk_wiz_1_sim_netlist.v,verilog,xil_defaultlib,../../../../VGA_test.srcs/sources_1/ip/clk_wiz_1_1/clk_wiz_1_sim_netlist.v,incdir="../../../../VGA_test.srcs/sources_1/ip/clk_wiz_1_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
