ble_pack sRAM_pointer_write_0_LC_1_11_0 { sRAM_pointer_write_RNO[0], sRAM_pointer_write[0], sRAM_pointer_write_cry_c[0] }
ble_pack sRAM_pointer_write_1_LC_1_11_1 { sRAM_pointer_write_RNO[1], sRAM_pointer_write[1], sRAM_pointer_write_cry_c[1] }
ble_pack sRAM_pointer_write_2_LC_1_11_2 { sRAM_pointer_write_RNO[2], sRAM_pointer_write[2], sRAM_pointer_write_cry_c[2] }
ble_pack sRAM_pointer_write_3_LC_1_11_3 { sRAM_pointer_write_RNO[3], sRAM_pointer_write[3], sRAM_pointer_write_cry_c[3] }
ble_pack sRAM_pointer_write_4_LC_1_11_4 { sRAM_pointer_write_RNO[4], sRAM_pointer_write[4], sRAM_pointer_write_cry_c[4] }
ble_pack sRAM_pointer_write_5_LC_1_11_5 { sRAM_pointer_write_RNO[5], sRAM_pointer_write[5], sRAM_pointer_write_cry_c[5] }
ble_pack sRAM_pointer_write_6_LC_1_11_6 { sRAM_pointer_write_RNO[6], sRAM_pointer_write[6], sRAM_pointer_write_cry_c[6] }
ble_pack sRAM_pointer_write_7_LC_1_11_7 { sRAM_pointer_write_RNO[7], sRAM_pointer_write[7], sRAM_pointer_write_cry_c[7] }
clb_pack LT_1_11 { sRAM_pointer_write_0_LC_1_11_0, sRAM_pointer_write_1_LC_1_11_1, sRAM_pointer_write_2_LC_1_11_2, sRAM_pointer_write_3_LC_1_11_3, sRAM_pointer_write_4_LC_1_11_4, sRAM_pointer_write_5_LC_1_11_5, sRAM_pointer_write_6_LC_1_11_6, sRAM_pointer_write_7_LC_1_11_7 }
set_location LT_1_11 1 11
ble_pack sRAM_pointer_write_8_LC_1_12_0 { sRAM_pointer_write_RNO[8], sRAM_pointer_write[8], sRAM_pointer_write_cry_c[8] }
ble_pack sRAM_pointer_write_9_LC_1_12_1 { sRAM_pointer_write_RNO[9], sRAM_pointer_write[9], sRAM_pointer_write_cry_c[9] }
ble_pack sRAM_pointer_write_10_LC_1_12_2 { sRAM_pointer_write_RNO[10], sRAM_pointer_write[10], sRAM_pointer_write_cry_c[10] }
ble_pack sRAM_pointer_write_11_LC_1_12_3 { sRAM_pointer_write_RNO[11], sRAM_pointer_write[11], sRAM_pointer_write_cry_c[11] }
ble_pack sRAM_pointer_write_12_LC_1_12_4 { sRAM_pointer_write_RNO[12], sRAM_pointer_write[12], sRAM_pointer_write_cry_c[12] }
ble_pack sRAM_pointer_write_13_LC_1_12_5 { sRAM_pointer_write_RNO[13], sRAM_pointer_write[13], sRAM_pointer_write_cry_c[13] }
ble_pack sRAM_pointer_write_14_LC_1_12_6 { sRAM_pointer_write_RNO[14], sRAM_pointer_write[14], sRAM_pointer_write_cry_c[14] }
ble_pack sRAM_pointer_write_15_LC_1_12_7 { sRAM_pointer_write_RNO[15], sRAM_pointer_write[15], sRAM_pointer_write_cry_c[15] }
clb_pack LT_1_12 { sRAM_pointer_write_8_LC_1_12_0, sRAM_pointer_write_9_LC_1_12_1, sRAM_pointer_write_10_LC_1_12_2, sRAM_pointer_write_11_LC_1_12_3, sRAM_pointer_write_12_LC_1_12_4, sRAM_pointer_write_13_LC_1_12_5, sRAM_pointer_write_14_LC_1_12_6, sRAM_pointer_write_15_LC_1_12_7 }
set_location LT_1_12 1 12
ble_pack sRAM_pointer_write_16_LC_1_13_0 { sRAM_pointer_write_RNO[16], sRAM_pointer_write[16], sRAM_pointer_write_cry_c[16] }
ble_pack sRAM_pointer_write_17_LC_1_13_1 { sRAM_pointer_write_RNO[17], sRAM_pointer_write[17], sRAM_pointer_write_cry_c[17] }
ble_pack sRAM_pointer_write_18_LC_1_13_2 { sRAM_pointer_write_RNO[18], sRAM_pointer_write[18] }
clb_pack LT_1_13 { sRAM_pointer_write_16_LC_1_13_0, sRAM_pointer_write_17_LC_1_13_1, sRAM_pointer_write_18_LC_1_13_2 }
set_location LT_1_13 1 13
ble_pack spi_master_inst.sclk_gen_u0.sclk_count_start_i_RNIPPNJ2_LC_2_6_1 { spi_master_inst.sclk_gen_u0.sclk_count_start_i_RNIPPNJ2 }
ble_pack spi_master_inst.sclk_gen_u0.sclk_count_i_RNIIUTC1_7_LC_2_6_6 { spi_master_inst.sclk_gen_u0.sclk_count_i_RNIIUTC1[7] }
ble_pack spi_master_inst.sclk_gen_u0.sclk_count_i_RNIL2KE2_1_LC_2_6_7 { spi_master_inst.sclk_gen_u0.sclk_count_i_RNIL2KE2[1] }
clb_pack LT_2_6 { spi_master_inst.sclk_gen_u0.sclk_count_start_i_RNIPPNJ2_LC_2_6_1, spi_master_inst.sclk_gen_u0.sclk_count_i_RNIIUTC1_7_LC_2_6_6, spi_master_inst.sclk_gen_u0.sclk_count_i_RNIL2KE2_1_LC_2_6_7 }
set_location LT_2_6 2 6
ble_pack spi_master_inst.sclk_gen_u0.delay_count_i_RNI4D3E3_1_LC_2_8_1 { spi_master_inst.sclk_gen_u0.delay_count_i_RNI4D3E3[1] }
ble_pack spi_master_inst.sclk_gen_u0.spim_clk_state_i_RNI0RFT3_1_LC_2_8_2 { spi_master_inst.sclk_gen_u0.spim_clk_state_i_RNI0RFT3[1] }
ble_pack spi_master_inst.sclk_gen_u0.spim_clk_state_i_1_LC_2_8_5 { spi_master_inst.sclk_gen_u0.spim_clk_state_i_RNO[1], spi_master_inst.sclk_gen_u0.spim_clk_state_i[1] }
ble_pack spi_master_inst.sclk_gen_u0.spim_clk_state_i_RNI1JPL3_1_LC_2_8_6 { spi_master_inst.sclk_gen_u0.spim_clk_state_i_RNI1JPL3[1] }
clb_pack LT_2_8 { spi_master_inst.sclk_gen_u0.delay_count_i_RNI4D3E3_1_LC_2_8_1, spi_master_inst.sclk_gen_u0.spim_clk_state_i_RNI0RFT3_1_LC_2_8_2, spi_master_inst.sclk_gen_u0.spim_clk_state_i_1_LC_2_8_5, spi_master_inst.sclk_gen_u0.spim_clk_state_i_RNI1JPL3_1_LC_2_8_6 }
set_location LT_2_8 2 8
ble_pack spi_master_inst.sclk_gen_u0.delay_count_start_i_LC_2_9_4 { spi_master_inst.sclk_gen_u0.delay_count_start_i_RNO, spi_master_inst.sclk_gen_u0.delay_count_start_i }
ble_pack spi_master_inst.sclk_gen_u0.spim_clk_state_i_3_LC_2_9_6 { spi_master_inst.sclk_gen_u0.spim_clk_state_i_RNO[3], spi_master_inst.sclk_gen_u0.spim_clk_state_i[3] }
ble_pack spi_master_inst.sclk_gen_u0.sclk_count_start_i_LC_2_9_7 { spi_master_inst.sclk_gen_u0.sclk_count_start_i_RNO, spi_master_inst.sclk_gen_u0.sclk_count_start_i }
clb_pack LT_2_9 { spi_master_inst.sclk_gen_u0.delay_count_start_i_LC_2_9_4, spi_master_inst.sclk_gen_u0.spim_clk_state_i_3_LC_2_9_6, spi_master_inst.sclk_gen_u0.sclk_count_start_i_LC_2_9_7 }
set_location LT_2_9 2 9
ble_pack button_mode_ibuf_RNIN5K7_LC_2_10_5 { button_mode_ibuf_RNIN5K7 }
clb_pack LT_2_10 { button_mode_ibuf_RNIN5K7_LC_2_10_5 }
set_location LT_2_10 2 10
ble_pack sDAC_mem_12_7_LC_2_11_0 { sDAC_mem_12_7_THRU_LUT4_0, sDAC_mem_12[7] }
clb_pack LT_2_11 { sDAC_mem_12_7_LC_2_11_0 }
set_location LT_2_11 2 11
ble_pack spi_master_inst.o_slave_csn_0_LC_3_1_1 { spi_master_inst.o_slave_csn_0_THRU_LUT4_0, spi_master_inst.o_slave_csn[0] }
clb_pack LT_3_1 { spi_master_inst.o_slave_csn_0_LC_3_1_1 }
set_location LT_3_1 3 1
ble_pack spi_master_inst.sclk_gen_u0.sclk_count_i_RNO_0_0_LC_3_6_0 { spi_master_inst.sclk_gen_u0.sclk_count_i_RNO_0[0], spi_master_inst.sclk_gen_u0.sclk_count_i_cry_c[0] }
ble_pack spi_master_inst.sclk_gen_u0.sclk_count_i_RNO_0_1_LC_3_6_1 { spi_master_inst.sclk_gen_u0.sclk_count_i_RNO_0[1], spi_master_inst.sclk_gen_u0.sclk_count_i_cry_c[1] }
ble_pack spi_master_inst.sclk_gen_u0.sclk_count_i_2_LC_3_6_2 { spi_master_inst.sclk_gen_u0.sclk_count_i_RNO[2], spi_master_inst.sclk_gen_u0.sclk_count_i[2], spi_master_inst.sclk_gen_u0.sclk_count_i_cry_c[2] }
ble_pack spi_master_inst.sclk_gen_u0.sclk_count_i_3_LC_3_6_3 { spi_master_inst.sclk_gen_u0.sclk_count_i_RNO[3], spi_master_inst.sclk_gen_u0.sclk_count_i[3], spi_master_inst.sclk_gen_u0.sclk_count_i_cry_c[3] }
ble_pack spi_master_inst.sclk_gen_u0.sclk_count_i_4_LC_3_6_4 { spi_master_inst.sclk_gen_u0.sclk_count_i_RNO[4], spi_master_inst.sclk_gen_u0.sclk_count_i[4], spi_master_inst.sclk_gen_u0.sclk_count_i_cry_c[4] }
ble_pack spi_master_inst.sclk_gen_u0.sclk_count_i_5_LC_3_6_5 { spi_master_inst.sclk_gen_u0.sclk_count_i_RNO[5], spi_master_inst.sclk_gen_u0.sclk_count_i[5], spi_master_inst.sclk_gen_u0.sclk_count_i_cry_c[5] }
ble_pack spi_master_inst.sclk_gen_u0.sclk_count_i_6_LC_3_6_6 { spi_master_inst.sclk_gen_u0.sclk_count_i_RNO[6], spi_master_inst.sclk_gen_u0.sclk_count_i[6], spi_master_inst.sclk_gen_u0.sclk_count_i_cry_c[6] }
ble_pack spi_master_inst.sclk_gen_u0.sclk_count_i_7_LC_3_6_7 { spi_master_inst.sclk_gen_u0.sclk_count_i_RNO[7], spi_master_inst.sclk_gen_u0.sclk_count_i[7] }
clb_pack LT_3_6 { spi_master_inst.sclk_gen_u0.sclk_count_i_RNO_0_0_LC_3_6_0, spi_master_inst.sclk_gen_u0.sclk_count_i_RNO_0_1_LC_3_6_1, spi_master_inst.sclk_gen_u0.sclk_count_i_2_LC_3_6_2, spi_master_inst.sclk_gen_u0.sclk_count_i_3_LC_3_6_3, spi_master_inst.sclk_gen_u0.sclk_count_i_4_LC_3_6_4, spi_master_inst.sclk_gen_u0.sclk_count_i_5_LC_3_6_5, spi_master_inst.sclk_gen_u0.sclk_count_i_6_LC_3_6_6, spi_master_inst.sclk_gen_u0.sclk_count_i_7_LC_3_6_7 }
set_location LT_3_6 3 6
ble_pack spi_master_inst.sclk_gen_u0.sclk_count_i_1_LC_3_7_2 { spi_master_inst.sclk_gen_u0.sclk_count_i_RNO[1], spi_master_inst.sclk_gen_u0.sclk_count_i[1] }
ble_pack spi_master_inst.sclk_gen_u0.sclk_count_i_0_LC_3_7_4 { spi_master_inst.sclk_gen_u0.sclk_count_i_RNO[0], spi_master_inst.sclk_gen_u0.sclk_count_i[0] }
ble_pack spi_master_inst.sclk_gen_u0.falling_count_start_i_LC_3_7_7 { spi_master_inst.sclk_gen_u0.falling_count_start_i_RNO, spi_master_inst.sclk_gen_u0.falling_count_start_i }
clb_pack LT_3_7 { spi_master_inst.sclk_gen_u0.sclk_count_i_1_LC_3_7_2, spi_master_inst.sclk_gen_u0.sclk_count_i_0_LC_3_7_4, spi_master_inst.sclk_gen_u0.falling_count_start_i_LC_3_7_7 }
set_location LT_3_7 3 7
ble_pack spi_master_inst.sclk_gen_u0.delay_count_i_0_LC_3_8_0 { spi_master_inst.sclk_gen_u0.delay_count_i_RNO[0], spi_master_inst.sclk_gen_u0.delay_count_i[0], spi_master_inst.sclk_gen_u0.delay_count_i_cry_c[0] }
ble_pack spi_master_inst.sclk_gen_u0.delay_count_i_1_LC_3_8_1 { spi_master_inst.sclk_gen_u0.delay_count_i_RNO[1], spi_master_inst.sclk_gen_u0.delay_count_i[1], spi_master_inst.sclk_gen_u0.delay_count_i_cry_c[1] }
ble_pack spi_master_inst.sclk_gen_u0.delay_count_i_2_LC_3_8_2 { spi_master_inst.sclk_gen_u0.delay_count_i_RNO[2], spi_master_inst.sclk_gen_u0.delay_count_i[2], spi_master_inst.sclk_gen_u0.delay_count_i_cry_c[2] }
ble_pack spi_master_inst.sclk_gen_u0.delay_count_i_3_LC_3_8_3 { spi_master_inst.sclk_gen_u0.delay_count_i_RNO[3], spi_master_inst.sclk_gen_u0.delay_count_i[3], spi_master_inst.sclk_gen_u0.delay_count_i_cry_c[3] }
ble_pack spi_master_inst.sclk_gen_u0.delay_count_i_4_LC_3_8_4 { spi_master_inst.sclk_gen_u0.delay_count_i_RNO[4], spi_master_inst.sclk_gen_u0.delay_count_i[4], spi_master_inst.sclk_gen_u0.delay_count_i_cry_c[4] }
ble_pack spi_master_inst.sclk_gen_u0.delay_count_i_5_LC_3_8_5 { spi_master_inst.sclk_gen_u0.delay_count_i_RNO[5], spi_master_inst.sclk_gen_u0.delay_count_i[5], spi_master_inst.sclk_gen_u0.delay_count_i_cry_c[5] }
ble_pack spi_master_inst.sclk_gen_u0.delay_count_i_6_LC_3_8_6 { spi_master_inst.sclk_gen_u0.delay_count_i_RNO[6], spi_master_inst.sclk_gen_u0.delay_count_i[6], spi_master_inst.sclk_gen_u0.delay_count_i_cry_c[6] }
ble_pack spi_master_inst.sclk_gen_u0.delay_count_i_7_LC_3_8_7 { spi_master_inst.sclk_gen_u0.delay_count_i_RNO[7], spi_master_inst.sclk_gen_u0.delay_count_i[7] }
clb_pack LT_3_8 { spi_master_inst.sclk_gen_u0.delay_count_i_0_LC_3_8_0, spi_master_inst.sclk_gen_u0.delay_count_i_1_LC_3_8_1, spi_master_inst.sclk_gen_u0.delay_count_i_2_LC_3_8_2, spi_master_inst.sclk_gen_u0.delay_count_i_3_LC_3_8_3, spi_master_inst.sclk_gen_u0.delay_count_i_4_LC_3_8_4, spi_master_inst.sclk_gen_u0.delay_count_i_5_LC_3_8_5, spi_master_inst.sclk_gen_u0.delay_count_i_6_LC_3_8_6, spi_master_inst.sclk_gen_u0.delay_count_i_7_LC_3_8_7 }
set_location LT_3_8 3 8
ble_pack spi_master_inst.sclk_gen_u0.delay_count_i_RNI4MGR_0_LC_3_9_0 { spi_master_inst.sclk_gen_u0.delay_count_i_RNI4MGR[0] }
ble_pack spi_master_inst.sclk_gen_u0.spim_clk_state_i_RNI3LPL3_3_LC_3_9_2 { spi_master_inst.sclk_gen_u0.spim_clk_state_i_RNI3LPL3[3] }
ble_pack spi_master_inst.sclk_gen_u0.delay_count_start_i_RNI6TQC_LC_3_9_4 { spi_master_inst.sclk_gen_u0.delay_count_start_i_RNI6TQC }
ble_pack spi_master_inst.sclk_gen_u0.delay_count_i_RNIAE1N1_0_LC_3_9_5 { spi_master_inst.sclk_gen_u0.delay_count_i_RNIAE1N1[0] }
ble_pack spi_master_inst.sclk_gen_u0.spim_clk_state_i_RNI0IPL3_0_LC_3_9_6 { spi_master_inst.sclk_gen_u0.spim_clk_state_i_RNI0IPL3[0] }
ble_pack spi_master_inst.sclk_gen_u0.delay_count_start_i_RNO_0_LC_3_9_7 { spi_master_inst.sclk_gen_u0.delay_count_start_i_RNO_0 }
clb_pack LT_3_9 { spi_master_inst.sclk_gen_u0.delay_count_i_RNI4MGR_0_LC_3_9_0, spi_master_inst.sclk_gen_u0.spim_clk_state_i_RNI3LPL3_3_LC_3_9_2, spi_master_inst.sclk_gen_u0.delay_count_start_i_RNI6TQC_LC_3_9_4, spi_master_inst.sclk_gen_u0.delay_count_i_RNIAE1N1_0_LC_3_9_5, spi_master_inst.sclk_gen_u0.spim_clk_state_i_RNI0IPL3_0_LC_3_9_6, spi_master_inst.sclk_gen_u0.delay_count_start_i_RNO_0_LC_3_9_7 }
set_location LT_3_9 3 9
ble_pack spi_master_inst.sclk_gen_u0.spim_clk_state_i_2_LC_3_10_2 { spi_master_inst.sclk_gen_u0.spim_clk_state_i_RNO[2], spi_master_inst.sclk_gen_u0.spim_clk_state_i[2] }
ble_pack spi_master_inst.sclk_gen_u0.spim_clk_state_i_4_LC_3_10_5 { spi_master_inst.sclk_gen_u0.spim_clk_state_i_RNO[4], spi_master_inst.sclk_gen_u0.spim_clk_state_i[4] }
clb_pack LT_3_10 { spi_master_inst.sclk_gen_u0.spim_clk_state_i_2_LC_3_10_2, spi_master_inst.sclk_gen_u0.spim_clk_state_i_4_LC_3_10_5 }
set_location LT_3_10 3 10
ble_pack sAddress_7_LC_3_11_0 { sAddress_RNO[7], sAddress[7] }
ble_pack sAddress_6_LC_3_11_3 { sAddress_RNO[6], sAddress[6] }
clb_pack LT_3_11 { sAddress_7_LC_3_11_0, sAddress_6_LC_3_11_3 }
set_location LT_3_11 3 11
ble_pack spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNI73G42_2_LC_5_3_0 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNI73G42[2] }
ble_pack spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNI60IB4_1_LC_5_3_1 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNI60IB4[1] }
ble_pack spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNI70MD9_0_LC_5_3_2 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNI70MD9[0] }
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_RNI74V01_1_LC_5_3_7 { spi_master_inst.spi_data_path_u1.txdata_reg_i_RNI74V01[1] }
clb_pack LT_5_3 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNI73G42_2_LC_5_3_0, spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNI60IB4_1_LC_5_3_1, spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNI70MD9_0_LC_5_3_2, spi_master_inst.spi_data_path_u1.txdata_reg_i_RNI74V01_1_LC_5_3_7 }
set_location LT_5_3 5 3
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_RNI52V01_0_LC_5_4_3 { spi_master_inst.spi_data_path_u1.txdata_reg_i_RNI52V01[0] }
ble_pack spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNI3VF42_2_LC_5_4_4 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNI3VF42[2] }
ble_pack spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNIUNHB4_1_LC_5_4_5 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNIUNHB4[1] }
clb_pack LT_5_4 { spi_master_inst.spi_data_path_u1.txdata_reg_i_RNI52V01_0_LC_5_4_3, spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNI3VF42_2_LC_5_4_4, spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNIUNHB4_1_LC_5_4_5 }
set_location LT_5_4 5 4
ble_pack spi_master_inst.sclk_gen_u0.o_sclk_RNIH6AC_LC_5_6_3 { spi_master_inst.sclk_gen_u0.o_sclk_RNIH6AC }
ble_pack spi_master_inst.sclk_gen_u0.div_clk_i_RNO_0_LC_5_6_4 { spi_master_inst.sclk_gen_u0.div_clk_i_RNO_0 }
clb_pack LT_5_6 { spi_master_inst.sclk_gen_u0.o_sclk_RNIH6AC_LC_5_6_3, spi_master_inst.sclk_gen_u0.div_clk_i_RNO_0_LC_5_6_4 }
set_location LT_5_6 5 6
ble_pack spi_master_inst.sclk_gen_u0.div_clk_i_LC_5_7_1 { spi_master_inst.sclk_gen_u0.div_clk_i_RNO, spi_master_inst.sclk_gen_u0.div_clk_i }
ble_pack spi_master_inst.sclk_gen_u0.o_sclk_LC_5_7_2 { spi_master_inst.sclk_gen_u0.o_sclk_RNO, spi_master_inst.sclk_gen_u0.o_sclk }
ble_pack spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_2_LC_5_7_4 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNO[2], spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i[2] }
ble_pack spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNIL1LO1_2_LC_5_7_5 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNIL1LO1[2] }
ble_pack spi_master_inst.spi_data_path_u1.tx_done_neg_sclk_i_LC_5_7_6 { spi_master_inst.spi_data_path_u1.tx_done_neg_sclk_i_RNO, spi_master_inst.spi_data_path_u1.tx_done_neg_sclk_i }
ble_pack spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_3_LC_5_7_7 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNO[3], spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i[3] }
clb_pack LT_5_7 { spi_master_inst.sclk_gen_u0.div_clk_i_LC_5_7_1, spi_master_inst.sclk_gen_u0.o_sclk_LC_5_7_2, spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_2_LC_5_7_4, spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNIL1LO1_2_LC_5_7_5, spi_master_inst.spi_data_path_u1.tx_done_neg_sclk_i_LC_5_7_6, spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_3_LC_5_7_7 }
set_location LT_5_7 5 7
ble_pack spi_master_inst.sclk_gen_u0.delay_count_i_RNIQU1N1_7_LC_5_8_1 { spi_master_inst.sclk_gen_u0.delay_count_i_RNIQU1N1[7] }
ble_pack spi_master_inst.sclk_gen_u0.spim_clk_state_i_0_LC_5_8_2 { spi_master_inst.sclk_gen_u0.spim_clk_state_i_RNO[0], spi_master_inst.sclk_gen_u0.spim_clk_state_i[0] }
ble_pack spi_master_inst.sclk_gen_u0.o_ss_start_LC_5_8_5 { spi_master_inst.sclk_gen_u0.o_ss_start_RNO, spi_master_inst.sclk_gen_u0.o_ss_start }
ble_pack spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNIGUQ52_2_LC_5_8_6 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNIGUQ52[2] }
clb_pack LT_5_8 { spi_master_inst.sclk_gen_u0.delay_count_i_RNIQU1N1_7_LC_5_8_1, spi_master_inst.sclk_gen_u0.spim_clk_state_i_0_LC_5_8_2, spi_master_inst.sclk_gen_u0.o_ss_start_LC_5_8_5, spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNIGUQ52_2_LC_5_8_6 }
set_location LT_5_8 5 8
ble_pack spi_mosi_ready64_prev_e_0_LC_5_9_2 { spi_mosi_ready64_prev_e_0_THRU_LUT4_0, spi_mosi_ready64_prev_e_0 }
clb_pack LT_5_9 { spi_mosi_ready64_prev_e_0_LC_5_9_2 }
set_location LT_5_9 5 9
ble_pack spi_mosi_ready64_prev2_e_0_LC_5_10_4 { spi_mosi_ready64_prev2_e_0_THRU_LUT4_0, spi_mosi_ready64_prev2_e_0 }
ble_pack spi_mosi_ready64_prev3_e_0_LC_5_10_6 { spi_mosi_ready64_prev3_e_0_THRU_LUT4_0, spi_mosi_ready64_prev3_e_0 }
clb_pack LT_5_10 { spi_mosi_ready64_prev2_e_0_LC_5_10_4, spi_mosi_ready64_prev3_e_0_LC_5_10_6 }
set_location LT_5_10 5 10
ble_pack sSingleCont_LC_5_12_7 { sSingleCont_RNO, sSingleCont }
clb_pack LT_5_12 { sSingleCont_LC_5_12_7 }
set_location LT_5_12 5 12
ble_pack spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNIMGLT1_2_LC_6_3_1 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNIMGLT1[2] }
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIOJ4Q_14_LC_6_3_5 { spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIOJ4Q[14] }
clb_pack LT_6_3 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNIMGLT1_2_LC_6_3_1, spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIOJ4Q_14_LC_6_3_5 }
set_location LT_6_3 6 3
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIMH4Q_13_LC_6_4_3 { spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIMH4Q[13] }
ble_pack spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNIICLT1_2_LC_6_4_5 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNIICLT1[2] }
clb_pack LT_6_4 { spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIMH4Q_13_LC_6_4_3, spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNIICLT1_2_LC_6_4_5 }
set_location LT_6_4 6 4
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_6_LC_6_5_2 { spi_master_inst.spi_data_path_u1.txdata_reg_i_6_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.txdata_reg_i[6] }
ble_pack spi_master_inst.sclk_gen_u0.delay_clk_i_LC_6_5_3 { spi_master_inst.sclk_gen_u0.delay_clk_i_THRU_LUT4_0, spi_master_inst.sclk_gen_u0.delay_clk_i }
clb_pack LT_6_5 { spi_master_inst.spi_data_path_u1.txdata_reg_i_6_LC_6_5_2, spi_master_inst.sclk_gen_u0.delay_clk_i_LC_6_5_3 }
set_location LT_6_5 6 5
ble_pack sDAC_mem_29_5_LC_6_6_6 { sDAC_mem_29_5_THRU_LUT4_0, sDAC_mem_29[5] }
clb_pack LT_6_6 { sDAC_mem_29_5_LC_6_6_6 }
set_location LT_6_6 6 6
ble_pack spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_0_c_LC_6_7_0 { spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_0_c }
ble_pack spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_0_THRU_LUT4_0_LC_6_7_1 { spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_0_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_1_c }
ble_pack spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_1_THRU_LUT4_0_LC_6_7_2 { spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_1_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_2_c }
ble_pack spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_2_THRU_LUT4_0_LC_6_7_3 { spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_2_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_3_c }
ble_pack spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_4_LC_6_7_4 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNO[4], spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i[4], spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_4_c }
ble_pack spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_4_c_THRU_CRY_0_LC_6_7_5 { spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_4_c_THRU_CRY_0 }
ble_pack spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_4_c_THRU_CRY_1_LC_6_7_6 { spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_4_c_THRU_CRY_1 }
ble_pack spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_4_c_THRU_CRY_2_LC_6_7_7 { spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_4_c_THRU_CRY_2 }
clb_pack LT_6_7 { spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_0_c_LC_6_7_0, spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_0_THRU_LUT4_0_LC_6_7_1, spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_1_THRU_LUT4_0_LC_6_7_2, spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_2_THRU_LUT4_0_LC_6_7_3, spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_4_LC_6_7_4, spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_4_c_THRU_CRY_0_LC_6_7_5, spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_4_c_THRU_CRY_1_LC_6_7_6, spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_4_c_THRU_CRY_2_LC_6_7_7 }
set_location LT_6_7 6 7
ble_pack spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_er_5_LC_6_8_0 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_er_RNO[5], spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_er[5] }
clb_pack LT_6_8 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_er_5_LC_6_8_0 }
set_location LT_6_8 6 8
ble_pack spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_1_LC_6_9_0 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNO[1], spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i[1] }
ble_pack spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_0_LC_6_9_6 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNO[0], spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i[0] }
clb_pack LT_6_9 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_1_LC_6_9_0, spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_0_LC_6_9_6 }
set_location LT_6_9 6 9
ble_pack spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_er_RNI06S51_5_LC_6_10_0 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_er_RNI06S51[5] }
ble_pack spi_mosi_ready64_prev3_e_0_RNICM2C1_LC_6_10_3 { spi_mosi_ready64_prev3_e_0_RNICM2C1 }
ble_pack sPointer_RNI85NC1_0_LC_6_10_4 { sPointer_RNI85NC1[0] }
ble_pack spi_mosi_ready_prev3_RNILKER_LC_6_10_5 { spi_mosi_ready_prev3_RNILKER }
ble_pack spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1_5_LC_6_10_6 { spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5] }
clb_pack LT_6_10 { spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_er_RNI06S51_5_LC_6_10_0, spi_mosi_ready64_prev3_e_0_RNICM2C1_LC_6_10_3, sPointer_RNI85NC1_0_LC_6_10_4, spi_mosi_ready_prev3_RNILKER_LC_6_10_5, spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1_5_LC_6_10_6 }
set_location LT_6_10 6 10
ble_pack sEETrigCounter_0_LC_6_11_0 { sEETrigCounter_0_THRU_LUT4_0, sEETrigCounter[0] }
ble_pack sEETrigCounter_1_LC_6_11_1 { sEETrigCounter_1_THRU_LUT4_0, sEETrigCounter[1] }
ble_pack sEETrigCounter_2_LC_6_11_2 { sEETrigCounter_2_THRU_LUT4_0, sEETrigCounter[2] }
ble_pack sEETrigCounter_3_LC_6_11_3 { sEETrigCounter_3_THRU_LUT4_0, sEETrigCounter[3] }
ble_pack sEETrigCounter_4_LC_6_11_4 { sEETrigCounter_4_THRU_LUT4_0, sEETrigCounter[4] }
ble_pack sEETrigCounter_5_LC_6_11_5 { sEETrigCounter_5_THRU_LUT4_0, sEETrigCounter[5] }
ble_pack sEETrigCounter_6_LC_6_11_6 { sEETrigCounter_6_THRU_LUT4_0, sEETrigCounter[6] }
ble_pack sEETrigCounter_7_LC_6_11_7 { sEETrigCounter_7_THRU_LUT4_0, sEETrigCounter[7] }
clb_pack LT_6_11 { sEETrigCounter_0_LC_6_11_0, sEETrigCounter_1_LC_6_11_1, sEETrigCounter_2_LC_6_11_2, sEETrigCounter_3_LC_6_11_3, sEETrigCounter_4_LC_6_11_4, sEETrigCounter_5_LC_6_11_5, sEETrigCounter_6_LC_6_11_6, sEETrigCounter_7_LC_6_11_7 }
set_location LT_6_11 6 11
ble_pack un8_trig_prev_0_cry_0_c_LC_6_12_0 { un8_trig_prev_0_cry_0_c }
ble_pack un8_trig_prev_0_cry_0_c_RNILB0M_LC_6_12_1 { un8_trig_prev_0_cry_0_c_RNILB0M, un8_trig_prev_0_cry_1_c }
ble_pack un8_trig_prev_0_cry_1_c_RNINE1M_LC_6_12_2 { un8_trig_prev_0_cry_1_c_RNINE1M, un8_trig_prev_0_cry_2_c }
ble_pack un8_trig_prev_0_cry_2_c_RNIPH2M_LC_6_12_3 { un8_trig_prev_0_cry_2_c_RNIPH2M, un8_trig_prev_0_cry_3_c }
ble_pack un8_trig_prev_0_cry_3_c_RNIRK3M_LC_6_12_4 { un8_trig_prev_0_cry_3_c_RNIRK3M, un8_trig_prev_0_cry_4_c }
ble_pack un8_trig_prev_0_cry_4_c_RNITN4M_LC_6_12_5 { un8_trig_prev_0_cry_4_c_RNITN4M, un8_trig_prev_0_cry_5_c }
ble_pack un8_trig_prev_0_cry_5_c_RNIVQ5M_LC_6_12_6 { un8_trig_prev_0_cry_5_c_RNIVQ5M, un8_trig_prev_0_cry_6_c }
ble_pack un8_trig_prev_0_cry_6_c_RNI1U6M_LC_6_12_7 { un8_trig_prev_0_cry_6_c_RNI1U6M, un8_trig_prev_0_cry_7_c }
clb_pack LT_6_12 { un8_trig_prev_0_cry_0_c_LC_6_12_0, un8_trig_prev_0_cry_0_c_RNILB0M_LC_6_12_1, un8_trig_prev_0_cry_1_c_RNINE1M_LC_6_12_2, un8_trig_prev_0_cry_2_c_RNIPH2M_LC_6_12_3, un8_trig_prev_0_cry_3_c_RNIRK3M_LC_6_12_4, un8_trig_prev_0_cry_4_c_RNITN4M_LC_6_12_5, un8_trig_prev_0_cry_5_c_RNIVQ5M_LC_6_12_6, un8_trig_prev_0_cry_6_c_RNI1U6M_LC_6_12_7 }
set_location LT_6_12 6 12
ble_pack un8_trig_prev_0_cry_7_c_RNI318M_LC_6_13_0 { un8_trig_prev_0_cry_7_c_RNI318M, un8_trig_prev_0_cry_8_c }
ble_pack un8_trig_prev_0_cry_8_c_RNI549M_LC_6_13_1 { un8_trig_prev_0_cry_8_c_RNI549M, un8_trig_prev_0_cry_9_c }
ble_pack un8_trig_prev_0_cry_9_c_RNIEEGI_LC_6_13_2 { un8_trig_prev_0_cry_9_c_RNIEEGI, un8_trig_prev_0_cry_10_c }
ble_pack sEETrigCounter_RNINORL_11_LC_6_13_3 { sEETrigCounter_RNINORL[11], un8_trig_prev_0_cry_11_c }
ble_pack sEETrigCounter_RNIPRSL_12_LC_6_13_4 { sEETrigCounter_RNIPRSL[12], un8_trig_prev_0_cry_12_c }
ble_pack sEETrigCounter_RNIRUTL_13_LC_6_13_5 { sEETrigCounter_RNIRUTL[13], un8_trig_prev_0_cry_13_c }
ble_pack sEETrigCounter_RNIT1VL_14_LC_6_13_6 { sEETrigCounter_RNIT1VL[14], un8_trig_prev_0_cry_14_c }
ble_pack sEETrigCounter_RNIV40M_15_LC_6_13_7 { sEETrigCounter_RNIV40M[15] }
clb_pack LT_6_13 { un8_trig_prev_0_cry_7_c_RNI318M_LC_6_13_0, un8_trig_prev_0_cry_8_c_RNI549M_LC_6_13_1, un8_trig_prev_0_cry_9_c_RNIEEGI_LC_6_13_2, sEETrigCounter_RNINORL_11_LC_6_13_3, sEETrigCounter_RNIPRSL_12_LC_6_13_4, sEETrigCounter_RNIRUTL_13_LC_6_13_5, sEETrigCounter_RNIT1VL_14_LC_6_13_6, sEETrigCounter_RNIV40M_15_LC_6_13_7 }
set_location LT_6_13 6 13
ble_pack sEETrigCounter_10_LC_6_14_0 { sEETrigCounter_10_THRU_LUT4_0, sEETrigCounter[10] }
ble_pack sEETrigCounter_11_LC_6_14_1 { sEETrigCounter_11_THRU_LUT4_0, sEETrigCounter[11] }
ble_pack sEETrigCounter_12_LC_6_14_2 { sEETrigCounter_12_THRU_LUT4_0, sEETrigCounter[12] }
ble_pack sEETrigCounter_13_LC_6_14_3 { sEETrigCounter_13_THRU_LUT4_0, sEETrigCounter[13] }
ble_pack sEETrigCounter_14_LC_6_14_4 { sEETrigCounter_14_THRU_LUT4_0, sEETrigCounter[14] }
ble_pack sEETrigCounter_15_LC_6_14_5 { sEETrigCounter_15_THRU_LUT4_0, sEETrigCounter[15] }
ble_pack sEETrigCounter_8_LC_6_14_6 { sEETrigCounter_8_THRU_LUT4_0, sEETrigCounter[8] }
ble_pack sEETrigCounter_9_LC_6_14_7 { sEETrigCounter_9_THRU_LUT4_0, sEETrigCounter[9] }
clb_pack LT_6_14 { sEETrigCounter_10_LC_6_14_0, sEETrigCounter_11_LC_6_14_1, sEETrigCounter_12_LC_6_14_2, sEETrigCounter_13_LC_6_14_3, sEETrigCounter_14_LC_6_14_4, sEETrigCounter_15_LC_6_14_5, sEETrigCounter_8_LC_6_14_6, sEETrigCounter_9_LC_6_14_7 }
set_location LT_6_14 6 14
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIID4Q_11_LC_7_3_7 { spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIID4Q[11] }
clb_pack LT_7_3 { spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIID4Q_11_LC_7_3_7 }
set_location LT_7_3 7 3
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_1_LC_7_4_0 { spi_master_inst.spi_data_path_u1.txdata_reg_i_1_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.txdata_reg_i[1] }
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_5_LC_7_4_1 { spi_master_inst.spi_data_path_u1.txdata_reg_i_5_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.txdata_reg_i[5] }
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_13_LC_7_4_4 { spi_master_inst.spi_data_path_u1.txdata_reg_i_13_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.txdata_reg_i[13] }
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_14_LC_7_4_6 { spi_master_inst.spi_data_path_u1.txdata_reg_i_14_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.txdata_reg_i[14] }
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_0_LC_7_4_7 { spi_master_inst.spi_data_path_u1.txdata_reg_i_0_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.txdata_reg_i[0] }
clb_pack LT_7_4 { spi_master_inst.spi_data_path_u1.txdata_reg_i_1_LC_7_4_0, spi_master_inst.spi_data_path_u1.txdata_reg_i_5_LC_7_4_1, spi_master_inst.spi_data_path_u1.txdata_reg_i_13_LC_7_4_4, spi_master_inst.spi_data_path_u1.txdata_reg_i_14_LC_7_4_6, spi_master_inst.spi_data_path_u1.txdata_reg_i_0_LC_7_4_7 }
set_location LT_7_4 7 4
ble_pack spi_master_inst.spi_data_path_u1.data_in_6_LC_7_5_0 { spi_master_inst.spi_data_path_u1.data_in_6_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.data_in[6] }
ble_pack spi_master_inst.spi_data_path_u1.data_in_5_LC_7_5_1 { spi_master_inst.spi_data_path_u1.data_in_5_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.data_in[5] }
clb_pack LT_7_5 { spi_master_inst.spi_data_path_u1.data_in_6_LC_7_5_0, spi_master_inst.spi_data_path_u1.data_in_5_LC_7_5_1 }
set_location LT_7_5 7 5
ble_pack sDAC_mem_35_0_LC_7_6_0 { sDAC_mem_35_0_THRU_LUT4_0, sDAC_mem_35[0] }
ble_pack sDAC_mem_35_1_LC_7_6_1 { sDAC_mem_35_1_THRU_LUT4_0, sDAC_mem_35[1] }
ble_pack sDAC_mem_35_2_LC_7_6_2 { sDAC_mem_35_2_THRU_LUT4_0, sDAC_mem_35[2] }
ble_pack sDAC_mem_35_3_LC_7_6_3 { sDAC_mem_35_3_THRU_LUT4_0, sDAC_mem_35[3] }
ble_pack sDAC_mem_35_4_LC_7_6_4 { sDAC_mem_35_4_THRU_LUT4_0, sDAC_mem_35[4] }
ble_pack sDAC_mem_35_5_LC_7_6_5 { sDAC_mem_35_5_THRU_LUT4_0, sDAC_mem_35[5] }
ble_pack sDAC_mem_35_6_LC_7_6_6 { sDAC_mem_35_6_THRU_LUT4_0, sDAC_mem_35[6] }
ble_pack sDAC_mem_35_7_LC_7_6_7 { sDAC_mem_35_7_THRU_LUT4_0, sDAC_mem_35[7] }
clb_pack LT_7_6 { sDAC_mem_35_0_LC_7_6_0, sDAC_mem_35_1_LC_7_6_1, sDAC_mem_35_2_LC_7_6_2, sDAC_mem_35_3_LC_7_6_3, sDAC_mem_35_4_LC_7_6_4, sDAC_mem_35_5_LC_7_6_5, sDAC_mem_35_6_LC_7_6_6, sDAC_mem_35_7_LC_7_6_7 }
set_location LT_7_6 7 6
ble_pack sDAC_mem_22_0_LC_7_7_0 { sDAC_mem_22_0_THRU_LUT4_0, sDAC_mem_22[0] }
ble_pack sDAC_mem_22_1_LC_7_7_1 { sDAC_mem_22_1_THRU_LUT4_0, sDAC_mem_22[1] }
ble_pack sDAC_mem_22_2_LC_7_7_2 { sDAC_mem_22_2_THRU_LUT4_0, sDAC_mem_22[2] }
ble_pack sDAC_mem_22_3_LC_7_7_3 { sDAC_mem_22_3_THRU_LUT4_0, sDAC_mem_22[3] }
ble_pack sDAC_mem_22_7_LC_7_7_4 { sDAC_mem_22_7_THRU_LUT4_0, sDAC_mem_22[7] }
clb_pack LT_7_7 { sDAC_mem_22_0_LC_7_7_0, sDAC_mem_22_1_LC_7_7_1, sDAC_mem_22_2_LC_7_7_2, sDAC_mem_22_3_LC_7_7_3, sDAC_mem_22_7_LC_7_7_4 }
set_location LT_7_7 7 7
ble_pack sAddress_RNIQ63A_6_LC_7_8_0 { sAddress_RNIQ63A[6] }
ble_pack sAddress_RNIUTJC_3_LC_7_8_1 { sAddress_RNIUTJC[3] }
ble_pack sAddress_RNI8U0V1_1_LC_7_8_2 { sAddress_RNI8U0V1[1] }
ble_pack sAddress_RNIETI62_1_LC_7_8_3 { sAddress_RNIETI62[1] }
ble_pack sAddress_RNI9IH12_0_LC_7_8_4 { sAddress_RNI9IH12[0] }
ble_pack sEEPointerReset_RNO_0_LC_7_8_5 { sEEPointerReset_RNO_0 }
ble_pack sEEPointerReset_LC_7_8_6 { sEEPointerReset_RNO, sEEPointerReset }
clb_pack LT_7_8 { sAddress_RNIQ63A_6_LC_7_8_0, sAddress_RNIUTJC_3_LC_7_8_1, sAddress_RNI8U0V1_1_LC_7_8_2, sAddress_RNIETI62_1_LC_7_8_3, sAddress_RNI9IH12_0_LC_7_8_4, sEEPointerReset_RNO_0_LC_7_8_5, sEEPointerReset_LC_7_8_6 }
set_location LT_7_8 7 8
ble_pack sAddress_RNIBH15_4_LC_7_9_0 { sAddress_RNIBH15[4] }
ble_pack sAddress_RNIUTJC_6_LC_7_9_1 { sAddress_RNIUTJC[6] }
ble_pack sAddress_RNI7G5E2_6_LC_7_9_2 { sAddress_RNI7G5E2[6] }
ble_pack sAddress_4_LC_7_9_3 { sAddress_RNO[4], sAddress[4] }
ble_pack sAddress_5_LC_7_9_4 { sAddress_RNO[5], sAddress[5] }
ble_pack sAddress_RNIQ63A_0_6_LC_7_9_5 { sAddress_RNIQ63A_0[6] }
ble_pack sAddress_RNIFL15_6_LC_7_9_7 { sAddress_RNIFL15[6] }
clb_pack LT_7_9 { sAddress_RNIBH15_4_LC_7_9_0, sAddress_RNIUTJC_6_LC_7_9_1, sAddress_RNI7G5E2_6_LC_7_9_2, sAddress_4_LC_7_9_3, sAddress_5_LC_7_9_4, sAddress_RNIQ63A_0_6_LC_7_9_5, sAddress_RNIFL15_6_LC_7_9_7 }
set_location LT_7_9 7 9
ble_pack spi_slave_inst.rx_data_count_neg_sclk_i_0_LC_7_10_0 { spi_slave_inst.rx_data_count_neg_sclk_i_RNO[0], spi_slave_inst.rx_data_count_neg_sclk_i[0], spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c }
ble_pack spi_slave_inst.rx_data_count_neg_sclk_i_1_LC_7_10_1 { spi_slave_inst.rx_data_count_neg_sclk_i_RNO[1], spi_slave_inst.rx_data_count_neg_sclk_i[1], spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c }
ble_pack spi_slave_inst.rx_data_count_neg_sclk_i_2_LC_7_10_2 { spi_slave_inst.rx_data_count_neg_sclk_i_RNO[2], spi_slave_inst.rx_data_count_neg_sclk_i[2], spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c }
ble_pack spi_slave_inst.rx_data_count_neg_sclk_i_3_LC_7_10_3 { spi_slave_inst.rx_data_count_neg_sclk_i_RNO[3], spi_slave_inst.rx_data_count_neg_sclk_i[3], spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c }
ble_pack spi_slave_inst.rx_data_count_neg_sclk_i_4_LC_7_10_4 { spi_slave_inst.rx_data_count_neg_sclk_i_RNO[4], spi_slave_inst.rx_data_count_neg_sclk_i[4], spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c }
ble_pack spi_slave_inst.rx_data_count_neg_sclk_i_5_LC_7_10_5 { spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5], spi_slave_inst.rx_data_count_neg_sclk_i[5] }
clb_pack LT_7_10 { spi_slave_inst.rx_data_count_neg_sclk_i_0_LC_7_10_0, spi_slave_inst.rx_data_count_neg_sclk_i_1_LC_7_10_1, spi_slave_inst.rx_data_count_neg_sclk_i_2_LC_7_10_2, spi_slave_inst.rx_data_count_neg_sclk_i_3_LC_7_10_3, spi_slave_inst.rx_data_count_neg_sclk_i_4_LC_7_10_4, spi_slave_inst.rx_data_count_neg_sclk_i_5_LC_7_10_5 }
set_location LT_7_10 7 10
ble_pack spi_slave_inst.rx_ready_i_LC_7_11_0 { spi_slave_inst.rx_ready_i_RNO, spi_slave_inst.rx_ready_i }
ble_pack spi_mosi_ready_prev_LC_7_11_1 { spi_mosi_ready_prev_THRU_LUT4_0, spi_mosi_ready_prev }
ble_pack spi_mosi_ready_prev2_LC_7_11_2 { spi_mosi_ready_prev2_THRU_LUT4_0, spi_mosi_ready_prev2 }
ble_pack spi_mosi_ready_prev3_LC_7_11_3 { spi_mosi_ready_prev3_THRU_LUT4_0, spi_mosi_ready_prev3 }
ble_pack trig_prev_LC_7_11_4 { trig_prev_RNO, trig_prev }
ble_pack sEETrigCounter_RNIR6CE_0_LC_7_11_5 { sEETrigCounter_RNIR6CE[0] }
ble_pack spi_slave_inst.rx_done_reg3_i_LC_7_11_7 { spi_slave_inst.rx_done_reg3_i_THRU_LUT4_0, spi_slave_inst.rx_done_reg3_i }
clb_pack LT_7_11 { spi_slave_inst.rx_ready_i_LC_7_11_0, spi_mosi_ready_prev_LC_7_11_1, spi_mosi_ready_prev2_LC_7_11_2, spi_mosi_ready_prev3_LC_7_11_3, trig_prev_LC_7_11_4, sEETrigCounter_RNIR6CE_0_LC_7_11_5, spi_slave_inst.rx_done_reg3_i_LC_7_11_7 }
set_location LT_7_11 7 11
ble_pack un10_trig_prev_cry_0_c_inv_LC_7_12_0 { un10_trig_prev_cry_0_c_inv, un10_trig_prev_cry_0_c }
ble_pack un10_trig_prev_cry_1_c_inv_LC_7_12_1 { un10_trig_prev_cry_1_c_inv, un10_trig_prev_cry_1_c }
ble_pack un10_trig_prev_cry_2_c_inv_LC_7_12_2 { un10_trig_prev_cry_2_c_inv, un10_trig_prev_cry_2_c }
ble_pack un10_trig_prev_cry_3_c_inv_LC_7_12_3 { un10_trig_prev_cry_3_c_inv, un10_trig_prev_cry_3_c }
ble_pack un10_trig_prev_cry_4_c_inv_LC_7_12_4 { un10_trig_prev_cry_4_c_inv, un10_trig_prev_cry_4_c }
ble_pack un10_trig_prev_cry_5_c_inv_LC_7_12_5 { un10_trig_prev_cry_5_c_inv, un10_trig_prev_cry_5_c }
ble_pack un10_trig_prev_cry_6_c_inv_LC_7_12_6 { un10_trig_prev_cry_6_c_inv, un10_trig_prev_cry_6_c }
ble_pack un10_trig_prev_cry_7_c_inv_LC_7_12_7 { un10_trig_prev_cry_7_c_inv, un10_trig_prev_cry_7_c }
clb_pack LT_7_12 { un10_trig_prev_cry_0_c_inv_LC_7_12_0, un10_trig_prev_cry_1_c_inv_LC_7_12_1, un10_trig_prev_cry_2_c_inv_LC_7_12_2, un10_trig_prev_cry_3_c_inv_LC_7_12_3, un10_trig_prev_cry_4_c_inv_LC_7_12_4, un10_trig_prev_cry_5_c_inv_LC_7_12_5, un10_trig_prev_cry_6_c_inv_LC_7_12_6, un10_trig_prev_cry_7_c_inv_LC_7_12_7 }
set_location LT_7_12 7 12
ble_pack un10_trig_prev_cry_8_c_inv_LC_7_13_0 { un10_trig_prev_cry_8_c_inv, un10_trig_prev_cry_8_c }
ble_pack un10_trig_prev_cry_9_c_inv_LC_7_13_1 { un10_trig_prev_cry_9_c_inv, un10_trig_prev_cry_9_c }
ble_pack un10_trig_prev_cry_10_c_inv_LC_7_13_2 { un10_trig_prev_cry_10_c_inv, un10_trig_prev_cry_10_c }
ble_pack un10_trig_prev_cry_11_c_inv_LC_7_13_3 { un10_trig_prev_cry_11_c_inv, un10_trig_prev_cry_11_c }
ble_pack un10_trig_prev_cry_12_c_inv_LC_7_13_4 { un10_trig_prev_cry_12_c_inv, un10_trig_prev_cry_12_c }
ble_pack un10_trig_prev_cry_13_c_inv_LC_7_13_5 { un10_trig_prev_cry_13_c_inv, un10_trig_prev_cry_13_c }
ble_pack un10_trig_prev_cry_14_c_inv_LC_7_13_6 { un10_trig_prev_cry_14_c_inv, un10_trig_prev_cry_14_c }
ble_pack un10_trig_prev_cry_15_c_inv_LC_7_13_7 { un10_trig_prev_cry_15_c_inv, un10_trig_prev_cry_15_c }
clb_pack LT_7_13 { un10_trig_prev_cry_8_c_inv_LC_7_13_0, un10_trig_prev_cry_9_c_inv_LC_7_13_1, un10_trig_prev_cry_10_c_inv_LC_7_13_2, un10_trig_prev_cry_11_c_inv_LC_7_13_3, un10_trig_prev_cry_12_c_inv_LC_7_13_4, un10_trig_prev_cry_13_c_inv_LC_7_13_5, un10_trig_prev_cry_14_c_inv_LC_7_13_6, un10_trig_prev_cry_15_c_inv_LC_7_13_7 }
set_location LT_7_13 7 13
ble_pack un10_trig_prev_cry_15_THRU_LUT4_0_LC_7_14_0 { un10_trig_prev_cry_15_THRU_LUT4_0 }
ble_pack reset_rpi_ibuf_RNI4GQD1_LC_7_14_4 { reset_rpi_ibuf_RNI4GQD1 }
ble_pack trig_prev_RNIIHS91_LC_7_14_5 { trig_prev_RNIIHS91 }
ble_pack trig_ft_ibuf_RNI4OFN_LC_7_14_6 { trig_ft_ibuf_RNI4OFN }
clb_pack LT_7_14 { un10_trig_prev_cry_15_THRU_LUT4_0_LC_7_14_0, reset_rpi_ibuf_RNI4GQD1_LC_7_14_4, trig_prev_RNIIHS91_LC_7_14_5, trig_ft_ibuf_RNI4OFN_LC_7_14_6 }
set_location LT_7_14 7 14
ble_pack spi_slave_inst.rx_done_neg_sclk_i_LC_7_15_2 { spi_slave_inst.rx_done_neg_sclk_i_RNO, spi_slave_inst.rx_done_neg_sclk_i }
clb_pack LT_7_15 { spi_slave_inst.rx_done_neg_sclk_i_LC_7_15_2 }
set_location LT_7_15 7 15
ble_pack sEEADC_freq_RNICSIA1_4_LC_7_16_0 { sEEADC_freq_RNICSIA1[4] }
ble_pack sEEADC_freq_4_LC_7_16_1 { sEEADC_freq_4_THRU_LUT4_0, sEEADC_freq[4] }
ble_pack sTrigInternal_RNO_2_LC_7_16_3 { sTrigInternal_RNO_2 }
ble_pack sEEADC_freq_5_LC_7_16_6 { sEEADC_freq_5_THRU_LUT4_0, sEEADC_freq[5] }
clb_pack LT_7_16 { sEEADC_freq_RNICSIA1_4_LC_7_16_0, sEEADC_freq_4_LC_7_16_1, sTrigInternal_RNO_2_LC_7_16_3, sEEADC_freq_5_LC_7_16_6 }
set_location LT_7_16 7 16
ble_pack spi_slave_inst.rx_shift_data_pos_sclk_i_1_LC_8_2_1 { spi_slave_inst.rx_shift_data_pos_sclk_i_1_THRU_LUT4_0, spi_slave_inst.rx_shift_data_pos_sclk_i[1] }
ble_pack spi_slave_inst.rx_shift_data_pos_sclk_i_0_LC_8_2_5 { spi_slave_inst.rx_shift_data_pos_sclk_i_RNO[0], spi_slave_inst.rx_shift_data_pos_sclk_i[0] }
clb_pack LT_8_2 { spi_slave_inst.rx_shift_data_pos_sclk_i_1_LC_8_2_1, spi_slave_inst.rx_shift_data_pos_sclk_i_0_LC_8_2_5 }
set_location LT_8_2 8 2
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_11_LC_8_3_1 { spi_master_inst.spi_data_path_u1.txdata_reg_i_11_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.txdata_reg_i[11] }
clb_pack LT_8_3 { spi_master_inst.spi_data_path_u1.txdata_reg_i_11_LC_8_3_1 }
set_location LT_8_3 8 3
ble_pack spi_slave_inst.rx_shift_data_pos_sclk_i_6_LC_8_4_0 { spi_slave_inst.rx_shift_data_pos_sclk_i_6_THRU_LUT4_0, spi_slave_inst.rx_shift_data_pos_sclk_i[6] }
ble_pack spi_slave_inst.rx_shift_data_pos_sclk_i_2_LC_8_4_2 { spi_slave_inst.rx_shift_data_pos_sclk_i_2_THRU_LUT4_0, spi_slave_inst.rx_shift_data_pos_sclk_i[2] }
ble_pack spi_slave_inst.rx_shift_data_pos_sclk_i_3_LC_8_4_3 { spi_slave_inst.rx_shift_data_pos_sclk_i_3_THRU_LUT4_0, spi_slave_inst.rx_shift_data_pos_sclk_i[3] }
ble_pack spi_slave_inst.rx_shift_data_pos_sclk_i_4_LC_8_4_4 { spi_slave_inst.rx_shift_data_pos_sclk_i_4_THRU_LUT4_0, spi_slave_inst.rx_shift_data_pos_sclk_i[4] }
ble_pack spi_slave_inst.rx_shift_data_pos_sclk_i_5_LC_8_4_5 { spi_slave_inst.rx_shift_data_pos_sclk_i_5_THRU_LUT4_0, spi_slave_inst.rx_shift_data_pos_sclk_i[5] }
ble_pack spi_slave_inst.rx_shift_data_pos_sclk_i_7_LC_8_4_7 { spi_slave_inst.rx_shift_data_pos_sclk_i_7_THRU_LUT4_0, spi_slave_inst.rx_shift_data_pos_sclk_i[7] }
clb_pack LT_8_4 { spi_slave_inst.rx_shift_data_pos_sclk_i_6_LC_8_4_0, spi_slave_inst.rx_shift_data_pos_sclk_i_2_LC_8_4_2, spi_slave_inst.rx_shift_data_pos_sclk_i_3_LC_8_4_3, spi_slave_inst.rx_shift_data_pos_sclk_i_4_LC_8_4_4, spi_slave_inst.rx_shift_data_pos_sclk_i_5_LC_8_4_5, spi_slave_inst.rx_shift_data_pos_sclk_i_7_LC_8_4_7 }
set_location LT_8_4 8 4
ble_pack spi_slave_inst.rxdata_reg_i_0_LC_8_5_0 { spi_slave_inst.rxdata_reg_i_0_THRU_LUT4_0, spi_slave_inst.rxdata_reg_i[0] }
ble_pack spi_slave_inst.rxdata_reg_i_1_LC_8_5_1 { spi_slave_inst.rxdata_reg_i_1_THRU_LUT4_0, spi_slave_inst.rxdata_reg_i[1] }
ble_pack spi_slave_inst.rxdata_reg_i_2_LC_8_5_2 { spi_slave_inst.rxdata_reg_i_2_THRU_LUT4_0, spi_slave_inst.rxdata_reg_i[2] }
ble_pack spi_slave_inst.rxdata_reg_i_3_LC_8_5_3 { spi_slave_inst.rxdata_reg_i_3_THRU_LUT4_0, spi_slave_inst.rxdata_reg_i[3] }
ble_pack spi_slave_inst.rxdata_reg_i_4_LC_8_5_4 { spi_slave_inst.rxdata_reg_i_4_THRU_LUT4_0, spi_slave_inst.rxdata_reg_i[4] }
ble_pack spi_slave_inst.rxdata_reg_i_5_LC_8_5_5 { spi_slave_inst.rxdata_reg_i_5_THRU_LUT4_0, spi_slave_inst.rxdata_reg_i[5] }
ble_pack spi_slave_inst.rxdata_reg_i_6_LC_8_5_6 { spi_slave_inst.rxdata_reg_i_6_THRU_LUT4_0, spi_slave_inst.rxdata_reg_i[6] }
ble_pack spi_slave_inst.rxdata_reg_i_7_LC_8_5_7 { spi_slave_inst.rxdata_reg_i_7_THRU_LUT4_0, spi_slave_inst.rxdata_reg_i[7] }
clb_pack LT_8_5 { spi_slave_inst.rxdata_reg_i_0_LC_8_5_0, spi_slave_inst.rxdata_reg_i_1_LC_8_5_1, spi_slave_inst.rxdata_reg_i_2_LC_8_5_2, spi_slave_inst.rxdata_reg_i_3_LC_8_5_3, spi_slave_inst.rxdata_reg_i_4_LC_8_5_4, spi_slave_inst.rxdata_reg_i_5_LC_8_5_5, spi_slave_inst.rxdata_reg_i_6_LC_8_5_6, spi_slave_inst.rxdata_reg_i_7_LC_8_5_7 }
set_location LT_8_5 8 5
ble_pack sDAC_mem_11_0_LC_8_6_0 { sDAC_mem_11_0_THRU_LUT4_0, sDAC_mem_11[0] }
ble_pack sDAC_mem_11_1_LC_8_6_1 { sDAC_mem_11_1_THRU_LUT4_0, sDAC_mem_11[1] }
ble_pack sDAC_mem_11_2_LC_8_6_2 { sDAC_mem_11_2_THRU_LUT4_0, sDAC_mem_11[2] }
ble_pack sDAC_mem_11_3_LC_8_6_3 { sDAC_mem_11_3_THRU_LUT4_0, sDAC_mem_11[3] }
ble_pack sDAC_mem_11_4_LC_8_6_4 { sDAC_mem_11_4_THRU_LUT4_0, sDAC_mem_11[4] }
ble_pack sDAC_mem_11_5_LC_8_6_5 { sDAC_mem_11_5_THRU_LUT4_0, sDAC_mem_11[5] }
ble_pack sDAC_mem_11_6_LC_8_6_6 { sDAC_mem_11_6_THRU_LUT4_0, sDAC_mem_11[6] }
ble_pack sDAC_mem_11_7_LC_8_6_7 { sDAC_mem_11_7_THRU_LUT4_0, sDAC_mem_11[7] }
clb_pack LT_8_6 { sDAC_mem_11_0_LC_8_6_0, sDAC_mem_11_1_LC_8_6_1, sDAC_mem_11_2_LC_8_6_2, sDAC_mem_11_3_LC_8_6_3, sDAC_mem_11_4_LC_8_6_4, sDAC_mem_11_5_LC_8_6_5, sDAC_mem_11_6_LC_8_6_6, sDAC_mem_11_7_LC_8_6_7 }
set_location LT_8_6 8 6
ble_pack sAddress_RNI9IH12_15_5_LC_8_7_0 { sAddress_RNI9IH12_15[5] }
ble_pack sAddress_RNI9IH12_19_5_LC_8_7_1 { sAddress_RNI9IH12_19[5] }
ble_pack sAddress_3_LC_8_7_2 { sAddress_RNO[3], sAddress[3] }
ble_pack sEETrigInternal_RNO_2_LC_8_7_3 { sEETrigInternal_RNO_2 }
ble_pack sEETrigInternal_RNO_1_LC_8_7_4 { sEETrigInternal_RNO_1 }
ble_pack sAddress_RNI9IH12_6_5_LC_8_7_5 { sAddress_RNI9IH12_6[5] }
ble_pack sEETrigInternal_RNO_0_LC_8_7_6 { sEETrigInternal_RNO_0 }
ble_pack sEESingleCont_RNO_0_LC_8_7_7 { sEESingleCont_RNO_0 }
clb_pack LT_8_7 { sAddress_RNI9IH12_15_5_LC_8_7_0, sAddress_RNI9IH12_19_5_LC_8_7_1, sAddress_3_LC_8_7_2, sEETrigInternal_RNO_2_LC_8_7_3, sEETrigInternal_RNO_1_LC_8_7_4, sAddress_RNI9IH12_6_5_LC_8_7_5, sEETrigInternal_RNO_0_LC_8_7_6, sEESingleCont_RNO_0_LC_8_7_7 }
set_location LT_8_7 8 7
ble_pack sEESingleCont_LC_8_8_0 { sEESingleCont_RNO, sEESingleCont }
ble_pack sEETrigInternal_LC_8_8_1 { sEETrigInternal_RNO, sEETrigInternal }
ble_pack sEETrigInternal_prev_LC_8_8_2 { sEETrigInternal_prev_THRU_LUT4_0, sEETrigInternal_prev }
ble_pack sPointer_1_LC_8_8_3 { sPointer_RNO[1], sPointer[1] }
ble_pack sPointer_0_LC_8_8_4 { sPointer_RNO[0], sPointer[0] }
ble_pack spi_slave_inst.rx_done_reg1_i_LC_8_8_5 { spi_slave_inst.rx_done_reg1_i_RNO, spi_slave_inst.rx_done_reg1_i }
ble_pack spi_slave_inst.rx_done_reg1_i_RNID541_LC_8_8_6 { spi_slave_inst.rx_done_reg1_i_RNID541 }
ble_pack spi_slave_inst.rx_done_reg2_i_LC_8_8_7 { spi_slave_inst.rx_done_reg2_i_THRU_LUT4_0, spi_slave_inst.rx_done_reg2_i }
clb_pack LT_8_8 { sEESingleCont_LC_8_8_0, sEETrigInternal_LC_8_8_1, sEETrigInternal_prev_LC_8_8_2, sPointer_1_LC_8_8_3, sPointer_0_LC_8_8_4, spi_slave_inst.rx_done_reg1_i_LC_8_8_5, spi_slave_inst.rx_done_reg1_i_RNID541_LC_8_8_6, spi_slave_inst.rx_done_reg2_i_LC_8_8_7 }
set_location LT_8_8 8 8
ble_pack sAddress_RNI9IH12_5_LC_8_9_0 { sAddress_RNI9IH12[5] }
ble_pack sAddress_RNI9IH12_18_5_LC_8_9_1 { sAddress_RNI9IH12_18[5] }
ble_pack sAddress_RNI9IH12_0_3_LC_8_9_2 { sAddress_RNI9IH12_0[3] }
ble_pack sAddress_RNI9IH12_7_5_LC_8_9_3 { sAddress_RNI9IH12_7[5] }
ble_pack sAddress_RNI6VH7_1_1_LC_8_9_4 { sAddress_RNI6VH7_1[1] }
ble_pack sAddress_RNI9IH12_9_3_LC_8_9_5 { sAddress_RNI9IH12_9[3] }
ble_pack sAddress_RNI9IH12_2_1_LC_8_9_6 { sAddress_RNI9IH12_2[1] }
ble_pack spi_slave_inst.rx_ready_i_RNO_0_LC_8_9_7 { spi_slave_inst.rx_ready_i_RNO_0 }
clb_pack LT_8_9 { sAddress_RNI9IH12_5_LC_8_9_0, sAddress_RNI9IH12_18_5_LC_8_9_1, sAddress_RNI9IH12_0_3_LC_8_9_2, sAddress_RNI9IH12_7_5_LC_8_9_3, sAddress_RNI6VH7_1_1_LC_8_9_4, sAddress_RNI9IH12_9_3_LC_8_9_5, sAddress_RNI9IH12_2_1_LC_8_9_6, spi_slave_inst.rx_ready_i_RNO_0_LC_8_9_7 }
set_location LT_8_9 8 9
ble_pack sAddress_RNI9IH12_10_5_LC_8_10_1 { sAddress_RNI9IH12_10[5] }
ble_pack sAddress_RNI9IH12_3_LC_8_10_2 { sAddress_RNI9IH12[3] }
ble_pack sPointer_RNI5LBD1_0_LC_8_10_3 { sPointer_RNI5LBD1[0] }
ble_pack sAddress_RNIVREN1_4_LC_8_10_4 { sAddress_RNIVREN1[4] }
ble_pack sAddress_RNIP2UK1_4_LC_8_10_5 { sAddress_RNIP2UK1[4] }
ble_pack sAddress_RNI9IH12_11_5_LC_8_10_6 { sAddress_RNI9IH12_11[5] }
ble_pack sAddress_RNI9IH12_1_1_LC_8_10_7 { sAddress_RNI9IH12_1[1] }
clb_pack LT_8_10 { sAddress_RNI9IH12_10_5_LC_8_10_1, sAddress_RNI9IH12_3_LC_8_10_2, sPointer_RNI5LBD1_0_LC_8_10_3, sAddress_RNIVREN1_4_LC_8_10_4, sAddress_RNIP2UK1_4_LC_8_10_5, sAddress_RNI9IH12_11_5_LC_8_10_6, sAddress_RNI9IH12_1_1_LC_8_10_7 }
set_location LT_8_10 8 10
ble_pack trig_prev_RNIM2UO_LC_8_11_0 { trig_prev_RNIM2UO }
ble_pack sEETrigInternal_prev_RNIIHS91_LC_8_11_1 { sEETrigInternal_prev_RNIIHS91 }
ble_pack sAddress_RNI70I7_1_LC_8_11_3 { sAddress_RNI70I7[1] }
ble_pack sAddress_RNI9IH12_5_2_LC_8_11_4 { sAddress_RNI9IH12_5[2] }
ble_pack sAddress_RNI25GS1_1_LC_8_11_5 { sAddress_RNI25GS1[1] }
clb_pack LT_8_11 { trig_prev_RNIM2UO_LC_8_11_0, sEETrigInternal_prev_RNIIHS91_LC_8_11_1, sAddress_RNI70I7_1_LC_8_11_3, sAddress_RNI9IH12_5_2_LC_8_11_4, sAddress_RNI25GS1_1_LC_8_11_5 }
set_location LT_8_11 8 11
ble_pack reset_rpi_ibuf_RNI3E6DF_LC_8_12_0 { reset_rpi_ibuf_RNI3E6DF }
ble_pack un10_trig_prev_cry_15_c_RNIGF876_LC_8_12_1 { un10_trig_prev_cry_15_c_RNIGF876 }
ble_pack sTrigInternal_RNO_1_LC_8_12_2 { sTrigInternal_RNO_1 }
ble_pack un10_trig_prev_cry_15_c_RNI3GF11_LC_8_12_3 { un10_trig_prev_cry_15_c_RNI3GF11 }
ble_pack sTrigInternal_RNO_0_LC_8_12_4 { sTrigInternal_RNO_0 }
ble_pack sTrigInternal_LC_8_12_5 { sTrigInternal_RNO, sTrigInternal }
ble_pack sPeriod_prev_LC_8_12_6 { sPeriod_prev_RNO, sPeriod_prev }
ble_pack sPeriod_prev_RNI43A11_LC_8_12_7 { sPeriod_prev_RNI43A11 }
clb_pack LT_8_12 { reset_rpi_ibuf_RNI3E6DF_LC_8_12_0, un10_trig_prev_cry_15_c_RNIGF876_LC_8_12_1, sTrigInternal_RNO_1_LC_8_12_2, un10_trig_prev_cry_15_c_RNI3GF11_LC_8_12_3, sTrigInternal_RNO_0_LC_8_12_4, sTrigInternal_LC_8_12_5, sPeriod_prev_LC_8_12_6, sPeriod_prev_RNI43A11_LC_8_12_7 }
set_location LT_8_12 8 12
ble_pack sTrigCounter_0_LC_8_13_0 { sTrigCounter_RNO[0], sTrigCounter[0], un1_sTrigCounter_cry_0_c }
ble_pack sTrigCounter_1_LC_8_13_1 { sTrigCounter_RNO[1], sTrigCounter[1], un1_sTrigCounter_cry_1_c }
ble_pack sTrigCounter_2_LC_8_13_2 { sTrigCounter_RNO[2], sTrigCounter[2], un1_sTrigCounter_cry_2_c }
ble_pack sTrigCounter_3_LC_8_13_3 { sTrigCounter_RNO[3], sTrigCounter[3], un1_sTrigCounter_cry_3_c }
ble_pack sTrigCounter_4_LC_8_13_4 { sTrigCounter_RNO[4], sTrigCounter[4], un1_sTrigCounter_cry_4_c }
ble_pack sTrigCounter_5_LC_8_13_5 { sTrigCounter_RNO[5], sTrigCounter[5], un1_sTrigCounter_cry_5_c }
ble_pack sTrigCounter_6_LC_8_13_6 { sTrigCounter_RNO[6], sTrigCounter[6], un1_sTrigCounter_cry_6_c }
ble_pack sTrigCounter_7_LC_8_13_7 { sTrigCounter_RNO[7], sTrigCounter[7], un1_sTrigCounter_cry_7_c }
clb_pack LT_8_13 { sTrigCounter_0_LC_8_13_0, sTrigCounter_1_LC_8_13_1, sTrigCounter_2_LC_8_13_2, sTrigCounter_3_LC_8_13_3, sTrigCounter_4_LC_8_13_4, sTrigCounter_5_LC_8_13_5, sTrigCounter_6_LC_8_13_6, sTrigCounter_7_LC_8_13_7 }
set_location LT_8_13 8 13
ble_pack sTrigCounter_8_LC_8_14_0 { sTrigCounter_RNO[8], sTrigCounter[8], un1_sTrigCounter_cry_8_c }
ble_pack sTrigCounter_9_LC_8_14_1 { sTrigCounter_RNO[9], sTrigCounter[9], un1_sTrigCounter_cry_9_c }
ble_pack sTrigCounter_10_LC_8_14_2 { sTrigCounter_RNO[10], sTrigCounter[10], un1_sTrigCounter_cry_10_c }
ble_pack sTrigCounter_11_LC_8_14_3 { sTrigCounter_RNO[11], sTrigCounter[11], un1_sTrigCounter_cry_11_c }
ble_pack sTrigCounter_12_LC_8_14_4 { sTrigCounter_RNO[12], sTrigCounter[12], un1_sTrigCounter_cry_12_c }
ble_pack sTrigCounter_13_LC_8_14_5 { sTrigCounter_RNO[13], sTrigCounter[13], un1_sTrigCounter_cry_13_c }
ble_pack sTrigCounter_14_LC_8_14_6 { sTrigCounter_RNO[14], sTrigCounter[14], un1_sTrigCounter_cry_14_c }
ble_pack sTrigCounter_15_LC_8_14_7 { sTrigCounter_RNO[15], sTrigCounter[15] }
clb_pack LT_8_14 { sTrigCounter_8_LC_8_14_0, sTrigCounter_9_LC_8_14_1, sTrigCounter_10_LC_8_14_2, sTrigCounter_11_LC_8_14_3, sTrigCounter_12_LC_8_14_4, sTrigCounter_13_LC_8_14_5, sTrigCounter_14_LC_8_14_6, sTrigCounter_15_LC_8_14_7 }
set_location LT_8_14 8 14
ble_pack sDAC_mem_29_0_LC_8_15_0 { sDAC_mem_29_0_THRU_LUT4_0, sDAC_mem_29[0] }
ble_pack sDAC_mem_29_1_LC_8_15_1 { sDAC_mem_29_1_THRU_LUT4_0, sDAC_mem_29[1] }
ble_pack sDAC_mem_29_2_LC_8_15_2 { sDAC_mem_29_2_THRU_LUT4_0, sDAC_mem_29[2] }
ble_pack sDAC_mem_29_3_LC_8_15_3 { sDAC_mem_29_3_THRU_LUT4_0, sDAC_mem_29[3] }
ble_pack sDAC_mem_29_4_LC_8_15_4 { sDAC_mem_29_4_THRU_LUT4_0, sDAC_mem_29[4] }
ble_pack sDAC_mem_29_6_LC_8_15_6 { sDAC_mem_29_6_THRU_LUT4_0, sDAC_mem_29[6] }
ble_pack sDAC_mem_29_7_LC_8_15_7 { sDAC_mem_29_7_THRU_LUT4_0, sDAC_mem_29[7] }
clb_pack LT_8_15 { sDAC_mem_29_0_LC_8_15_0, sDAC_mem_29_1_LC_8_15_1, sDAC_mem_29_2_LC_8_15_2, sDAC_mem_29_3_LC_8_15_3, sDAC_mem_29_4_LC_8_15_4, sDAC_mem_29_6_LC_8_15_6, sDAC_mem_29_7_LC_8_15_7 }
set_location LT_8_15 8 15
ble_pack sDAC_mem_16_0_LC_8_16_0 { sDAC_mem_16_0_THRU_LUT4_0, sDAC_mem_16[0] }
ble_pack sDAC_mem_16_1_LC_8_16_1 { sDAC_mem_16_1_THRU_LUT4_0, sDAC_mem_16[1] }
ble_pack sDAC_mem_16_2_LC_8_16_2 { sDAC_mem_16_2_THRU_LUT4_0, sDAC_mem_16[2] }
clb_pack LT_8_16 { sDAC_mem_16_0_LC_8_16_0, sDAC_mem_16_1_LC_8_16_1, sDAC_mem_16_2_LC_8_16_2 }
set_location LT_8_16 8 16
ble_pack sEEPon_0_LC_8_17_0 { sEEPon_0_THRU_LUT4_0, sEEPon[0] }
ble_pack sEEPon_1_LC_8_17_1 { sEEPon_1_THRU_LUT4_0, sEEPon[1] }
ble_pack sEEPon_2_LC_8_17_2 { sEEPon_2_THRU_LUT4_0, sEEPon[2] }
ble_pack sEEPon_3_LC_8_17_3 { sEEPon_3_THRU_LUT4_0, sEEPon[3] }
ble_pack sEEPon_4_LC_8_17_4 { sEEPon_4_THRU_LUT4_0, sEEPon[4] }
ble_pack sEEPon_5_LC_8_17_5 { sEEPon_5_THRU_LUT4_0, sEEPon[5] }
ble_pack sEEPon_6_LC_8_17_6 { sEEPon_6_THRU_LUT4_0, sEEPon[6] }
ble_pack sEEPon_7_LC_8_17_7 { sEEPon_7_THRU_LUT4_0, sEEPon[7] }
clb_pack LT_8_17 { sEEPon_0_LC_8_17_0, sEEPon_1_LC_8_17_1, sEEPon_2_LC_8_17_2, sEEPon_3_LC_8_17_3, sEEPon_4_LC_8_17_4, sEEPon_5_LC_8_17_5, sEEPon_6_LC_8_17_6, sEEPon_7_LC_8_17_7 }
set_location LT_8_17 8 17
ble_pack spi_master_inst.spi_data_path_u1.tx_ready_i_LC_9_3_1 { spi_master_inst.spi_data_path_u1.tx_ready_i_RNO, spi_master_inst.spi_data_path_u1.tx_ready_i }
ble_pack spi_master_inst.spi_data_path_u1.tx_done_reg3_i_LC_9_3_2 { spi_master_inst.spi_data_path_u1.tx_done_reg3_i_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.tx_done_reg3_i }
ble_pack spi_master_inst.spi_data_path_u1.tx_done_reg2_i_LC_9_3_3 { spi_master_inst.spi_data_path_u1.tx_done_reg2_i_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.tx_done_reg2_i }
ble_pack spi_master_inst.sclk_gen_u0.spi_start_i_LC_9_3_4 { spi_master_inst.sclk_gen_u0.spi_start_i_THRU_LUT4_0, spi_master_inst.sclk_gen_u0.spi_start_i }
ble_pack spi_master_inst.spi_data_path_u1.tx_done_reg1_i_LC_9_3_5 { spi_master_inst.spi_data_path_u1.tx_done_reg1_i_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.tx_done_reg1_i }
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_4_LC_9_3_6 { spi_master_inst.spi_data_path_u1.txdata_reg_i_4_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.txdata_reg_i[4] }
clb_pack LT_9_3 { spi_master_inst.spi_data_path_u1.tx_ready_i_LC_9_3_1, spi_master_inst.spi_data_path_u1.tx_done_reg3_i_LC_9_3_2, spi_master_inst.spi_data_path_u1.tx_done_reg2_i_LC_9_3_3, spi_master_inst.sclk_gen_u0.spi_start_i_LC_9_3_4, spi_master_inst.spi_data_path_u1.tx_done_reg1_i_LC_9_3_5, spi_master_inst.spi_data_path_u1.txdata_reg_i_4_LC_9_3_6 }
set_location LT_9_3 9 3
ble_pack reset_rpi_ibuf_RNIRGF52_LC_9_4_0 { reset_rpi_ibuf_RNIRGF52 }
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIKF4Q_12_LC_9_4_3 { spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIKF4Q[12] }
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIGB4Q_10_LC_9_4_5 { spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIGB4Q[10] }
clb_pack LT_9_4 { reset_rpi_ibuf_RNIRGF52_LC_9_4_0, spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIKF4Q_12_LC_9_4_3, spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIGB4Q_10_LC_9_4_5 }
set_location LT_9_4 9 4
ble_pack sDAC_mem_10_0_LC_9_5_0 { sDAC_mem_10_0_THRU_LUT4_0, sDAC_mem_10[0] }
ble_pack sDAC_mem_10_1_LC_9_5_1 { sDAC_mem_10_1_THRU_LUT4_0, sDAC_mem_10[1] }
ble_pack sDAC_mem_10_2_LC_9_5_2 { sDAC_mem_10_2_THRU_LUT4_0, sDAC_mem_10[2] }
ble_pack sDAC_mem_10_3_LC_9_5_3 { sDAC_mem_10_3_THRU_LUT4_0, sDAC_mem_10[3] }
ble_pack sDAC_mem_10_4_LC_9_5_4 { sDAC_mem_10_4_THRU_LUT4_0, sDAC_mem_10[4] }
ble_pack sDAC_mem_10_5_LC_9_5_5 { sDAC_mem_10_5_THRU_LUT4_0, sDAC_mem_10[5] }
ble_pack sDAC_mem_10_6_LC_9_5_6 { sDAC_mem_10_6_THRU_LUT4_0, sDAC_mem_10[6] }
ble_pack sDAC_mem_10_7_LC_9_5_7 { sDAC_mem_10_7_THRU_LUT4_0, sDAC_mem_10[7] }
clb_pack LT_9_5 { sDAC_mem_10_0_LC_9_5_0, sDAC_mem_10_1_LC_9_5_1, sDAC_mem_10_2_LC_9_5_2, sDAC_mem_10_3_LC_9_5_3, sDAC_mem_10_4_LC_9_5_4, sDAC_mem_10_5_LC_9_5_5, sDAC_mem_10_6_LC_9_5_6, sDAC_mem_10_7_LC_9_5_7 }
set_location LT_9_5 9 5
ble_pack sDAC_mem_38_0_LC_9_6_0 { sDAC_mem_38_0_THRU_LUT4_0, sDAC_mem_38[0] }
ble_pack sDAC_mem_38_1_LC_9_6_1 { sDAC_mem_38_1_THRU_LUT4_0, sDAC_mem_38[1] }
ble_pack sDAC_mem_38_2_LC_9_6_2 { sDAC_mem_38_2_THRU_LUT4_0, sDAC_mem_38[2] }
ble_pack sDAC_mem_38_3_LC_9_6_3 { sDAC_mem_38_3_THRU_LUT4_0, sDAC_mem_38[3] }
ble_pack sDAC_mem_38_4_LC_9_6_4 { sDAC_mem_38_4_THRU_LUT4_0, sDAC_mem_38[4] }
ble_pack sDAC_mem_38_5_LC_9_6_5 { sDAC_mem_38_5_THRU_LUT4_0, sDAC_mem_38[5] }
ble_pack sDAC_mem_38_6_LC_9_6_6 { sDAC_mem_38_6_THRU_LUT4_0, sDAC_mem_38[6] }
ble_pack sDAC_mem_38_7_LC_9_6_7 { sDAC_mem_38_7_THRU_LUT4_0, sDAC_mem_38[7] }
clb_pack LT_9_6 { sDAC_mem_38_0_LC_9_6_0, sDAC_mem_38_1_LC_9_6_1, sDAC_mem_38_2_LC_9_6_2, sDAC_mem_38_3_LC_9_6_3, sDAC_mem_38_4_LC_9_6_4, sDAC_mem_38_5_LC_9_6_5, sDAC_mem_38_6_LC_9_6_6, sDAC_mem_38_7_LC_9_6_7 }
set_location LT_9_6 9 6
ble_pack sAddress_RNI9IH12_12_5_LC_9_7_0 { sAddress_RNI9IH12_12[5] }
ble_pack sAddress_RNI9IH12_5_5_LC_9_7_1 { sAddress_RNI9IH12_5[5] }
ble_pack sAddress_RNI9IH12_17_5_LC_9_7_2 { sAddress_RNI9IH12_17[5] }
ble_pack sAddress_RNI9IH12_3_3_LC_9_7_3 { sAddress_RNI9IH12_3[3] }
ble_pack sAddress_RNI6VH7_3_1_LC_9_7_4 { sAddress_RNI6VH7_3[1] }
ble_pack sAddress_RNI9IH12_7_3_LC_9_7_5 { sAddress_RNI9IH12_7[3] }
ble_pack sAddress_0_LC_9_7_6 { sAddress_RNO[0], sAddress[0] }
ble_pack sAddress_RNI6VH7_0_1_LC_9_7_7 { sAddress_RNI6VH7_0[1] }
clb_pack LT_9_7 { sAddress_RNI9IH12_12_5_LC_9_7_0, sAddress_RNI9IH12_5_5_LC_9_7_1, sAddress_RNI9IH12_17_5_LC_9_7_2, sAddress_RNI9IH12_3_3_LC_9_7_3, sAddress_RNI6VH7_3_1_LC_9_7_4, sAddress_RNI9IH12_7_3_LC_9_7_5, sAddress_0_LC_9_7_6, sAddress_RNI6VH7_0_1_LC_9_7_7 }
set_location LT_9_7 9 7
ble_pack sAddress_RNI9IH12_16_5_LC_9_8_0 { sAddress_RNI9IH12_16[5] }
ble_pack sAddress_RNI6VH7_1_LC_9_8_1 { sAddress_RNI6VH7[1] }
ble_pack sAddress_RNI9IH12_10_3_LC_9_8_2 { sAddress_RNI9IH12_10[3] }
ble_pack sAddress_RNI9IH12_2_5_LC_9_8_3 { sAddress_RNI9IH12_2[5] }
ble_pack sAddress_RNI9IH12_8_5_LC_9_8_4 { sAddress_RNI9IH12_8[5] }
ble_pack sAddress_RNI9IH12_20_5_LC_9_8_5 { sAddress_RNI9IH12_20[5] }
ble_pack sAddress_2_LC_9_8_7 { sAddress_RNO[2], sAddress[2] }
clb_pack LT_9_8 { sAddress_RNI9IH12_16_5_LC_9_8_0, sAddress_RNI6VH7_1_LC_9_8_1, sAddress_RNI9IH12_10_3_LC_9_8_2, sAddress_RNI9IH12_2_5_LC_9_8_3, sAddress_RNI9IH12_8_5_LC_9_8_4, sAddress_RNI9IH12_20_5_LC_9_8_5, sAddress_2_LC_9_8_7 }
set_location LT_9_8 9 8
ble_pack sAddress_RNI6VH7_5_1_LC_9_9_0 { sAddress_RNI6VH7_5[1] }
ble_pack spi_slave_inst.tx_ready_i_RNIBLID_LC_9_9_1 { spi_slave_inst.tx_ready_i_RNIBLID }
ble_pack sAddress_RNI9IH12_14_5_LC_9_9_2 { sAddress_RNI9IH12_14[5] }
ble_pack LED_ACQ_obuf_RNO_LC_9_9_3 { LED_ACQ_obuf_RNO }
ble_pack sAddress_RNI9IH12_1_2_LC_9_9_4 { sAddress_RNI9IH12_1[2] }
ble_pack sAddress_RNI9IH12_2_LC_9_9_5 { sAddress_RNI9IH12[2] }
ble_pack sAddress_RNIAM2A_0_1_LC_9_9_6 { sAddress_RNIAM2A_0[1] }
ble_pack sAddress_RNI9IH12_3_5_LC_9_9_7 { sAddress_RNI9IH12_3[5] }
clb_pack LT_9_9 { sAddress_RNI6VH7_5_1_LC_9_9_0, spi_slave_inst.tx_ready_i_RNIBLID_LC_9_9_1, sAddress_RNI9IH12_14_5_LC_9_9_2, LED_ACQ_obuf_RNO_LC_9_9_3, sAddress_RNI9IH12_1_2_LC_9_9_4, sAddress_RNI9IH12_2_LC_9_9_5, sAddress_RNIAM2A_0_1_LC_9_9_6, sAddress_RNI9IH12_3_5_LC_9_9_7 }
set_location LT_9_9 9 9
ble_pack sAddress_RNIAM2A_1_LC_9_10_0 { sAddress_RNIAM2A[1] }
ble_pack sAddress_RNIA6242_0_LC_9_10_1 { sAddress_RNIA6242[0] }
ble_pack sAddress_RNI9IH12_13_5_LC_9_10_2 { sAddress_RNI9IH12_13[5] }
ble_pack sAddress_RNI9IH12_2_3_LC_9_10_4 { sAddress_RNI9IH12_2[3] }
ble_pack sAddress_RNIA6242_4_0_LC_9_10_5 { sAddress_RNIA6242_4[0] }
ble_pack sAddress_1_LC_9_10_6 { sAddress_RNO[1], sAddress[1] }
ble_pack sAddress_RNI6VH7_2_1_LC_9_10_7 { sAddress_RNI6VH7_2[1] }
clb_pack LT_9_10 { sAddress_RNIAM2A_1_LC_9_10_0, sAddress_RNIA6242_0_LC_9_10_1, sAddress_RNI9IH12_13_5_LC_9_10_2, sAddress_RNI9IH12_2_3_LC_9_10_4, sAddress_RNIA6242_4_0_LC_9_10_5, sAddress_1_LC_9_10_6, sAddress_RNI6VH7_2_1_LC_9_10_7 }
set_location LT_9_10 9 10
ble_pack sCounter_RNIM4BU_20_LC_9_11_0 { sCounter_RNIM4BU[20] }
ble_pack sEETrigInternal_prev_RNIH3OJ1_LC_9_11_2 { sEETrigInternal_prev_RNIH3OJ1 }
ble_pack sSingleCont_RNIUP5M_LC_9_11_3 { sSingleCont_RNIUP5M }
ble_pack sAddress_RNI9IH12_4_3_LC_9_11_4 { sAddress_RNI9IH12_4[3] }
ble_pack sCounter_RNIUB4L_12_LC_9_11_5 { sCounter_RNIUB4L[12] }
ble_pack sCounter_RNIP69T1_10_LC_9_11_6 { sCounter_RNIP69T1[10] }
clb_pack LT_9_11 { sCounter_RNIM4BU_20_LC_9_11_0, sEETrigInternal_prev_RNIH3OJ1_LC_9_11_2, sSingleCont_RNIUP5M_LC_9_11_3, sAddress_RNI9IH12_4_3_LC_9_11_4, sCounter_RNIUB4L_12_LC_9_11_5, sCounter_RNIP69T1_10_LC_9_11_6 }
set_location LT_9_11 9 11
ble_pack sAddress_RNI9IH12_5_3_LC_9_12_0 { sAddress_RNI9IH12_5[3] }
ble_pack sCounter_RNIEQR21_10_LC_9_12_1 { sCounter_RNIEQR21[10] }
ble_pack sCounter_RNID5AA2_5_LC_9_12_2 { sCounter_RNID5AA2[5] }
ble_pack sCounter_RNIN61V1_10_LC_9_12_3 { sCounter_RNIN61V1[10] }
ble_pack sCounter_RNI3LAJ2_1_LC_9_12_5 { sCounter_RNI3LAJ2[1] }
ble_pack sAddress_RNI9IH12_6_3_LC_9_12_6 { sAddress_RNI9IH12_6[3] }
ble_pack sCounter_RNIDCVE1_18_LC_9_12_7 { sCounter_RNIDCVE1[18] }
clb_pack LT_9_12 { sAddress_RNI9IH12_5_3_LC_9_12_0, sCounter_RNIEQR21_10_LC_9_12_1, sCounter_RNID5AA2_5_LC_9_12_2, sCounter_RNIN61V1_10_LC_9_12_3, sCounter_RNI3LAJ2_1_LC_9_12_5, sAddress_RNI9IH12_6_3_LC_9_12_6, sCounter_RNIDCVE1_18_LC_9_12_7 }
set_location LT_9_12 9 12
ble_pack sCounter_RNITBBU_23_LC_9_13_0 { sCounter_RNITBBU[23] }
ble_pack sCounter_RNIES4L_0_16_LC_9_13_1 { sCounter_RNIES4L_0[16] }
ble_pack sCounter_RNI2KI53_16_LC_9_13_2 { sCounter_RNI2KI53[16] }
ble_pack reset_rpi_ibuf_RNIUSHQ6_LC_9_13_3 { reset_rpi_ibuf_RNIUSHQ6 }
ble_pack sCounter_RNIRQR25_18_LC_9_13_4 { sCounter_RNIRQR25[18] }
ble_pack sCounter_RNIKSV41_18_LC_9_13_7 { sCounter_RNIKSV41[18] }
clb_pack LT_9_13 { sCounter_RNITBBU_23_LC_9_13_0, sCounter_RNIES4L_0_16_LC_9_13_1, sCounter_RNI2KI53_16_LC_9_13_2, reset_rpi_ibuf_RNIUSHQ6_LC_9_13_3, sCounter_RNIRQR25_18_LC_9_13_4, sCounter_RNIKSV41_18_LC_9_13_7 }
set_location LT_9_13 9 13
ble_pack sDAC_mem_26_0_LC_9_14_0 { sDAC_mem_26_0_THRU_LUT4_0, sDAC_mem_26[0] }
ble_pack sDAC_mem_26_1_LC_9_14_1 { sDAC_mem_26_1_THRU_LUT4_0, sDAC_mem_26[1] }
ble_pack sDAC_mem_26_3_LC_9_14_2 { sDAC_mem_26_3_THRU_LUT4_0, sDAC_mem_26[3] }
ble_pack sDAC_mem_26_4_LC_9_14_3 { sDAC_mem_26_4_THRU_LUT4_0, sDAC_mem_26[4] }
ble_pack sDAC_mem_26_6_LC_9_14_4 { sDAC_mem_26_6_THRU_LUT4_0, sDAC_mem_26[6] }
ble_pack sDAC_mem_26_7_LC_9_14_5 { sDAC_mem_26_7_THRU_LUT4_0, sDAC_mem_26[7] }
clb_pack LT_9_14 { sDAC_mem_26_0_LC_9_14_0, sDAC_mem_26_1_LC_9_14_1, sDAC_mem_26_3_LC_9_14_2, sDAC_mem_26_4_LC_9_14_3, sDAC_mem_26_6_LC_9_14_4, sDAC_mem_26_7_LC_9_14_5 }
set_location LT_9_14 9 14
ble_pack sDAC_mem_30_0_LC_9_15_0 { sDAC_mem_30_0_THRU_LUT4_0, sDAC_mem_30[0] }
ble_pack sDAC_mem_30_1_LC_9_15_1 { sDAC_mem_30_1_THRU_LUT4_0, sDAC_mem_30[1] }
ble_pack sDAC_mem_30_2_LC_9_15_2 { sDAC_mem_30_2_THRU_LUT4_0, sDAC_mem_30[2] }
ble_pack sDAC_mem_30_3_LC_9_15_3 { sDAC_mem_30_3_THRU_LUT4_0, sDAC_mem_30[3] }
ble_pack sDAC_mem_30_4_LC_9_15_4 { sDAC_mem_30_4_THRU_LUT4_0, sDAC_mem_30[4] }
ble_pack sDAC_mem_30_5_LC_9_15_5 { sDAC_mem_30_5_THRU_LUT4_0, sDAC_mem_30[5] }
ble_pack sDAC_mem_30_6_LC_9_15_6 { sDAC_mem_30_6_THRU_LUT4_0, sDAC_mem_30[6] }
ble_pack sDAC_mem_30_7_LC_9_15_7 { sDAC_mem_30_7_THRU_LUT4_0, sDAC_mem_30[7] }
clb_pack LT_9_15 { sDAC_mem_30_0_LC_9_15_0, sDAC_mem_30_1_LC_9_15_1, sDAC_mem_30_2_LC_9_15_2, sDAC_mem_30_3_LC_9_15_3, sDAC_mem_30_4_LC_9_15_4, sDAC_mem_30_5_LC_9_15_5, sDAC_mem_30_6_LC_9_15_6, sDAC_mem_30_7_LC_9_15_7 }
set_location LT_9_15 9 15
ble_pack sCounter_RNIQB8L_23_LC_9_16_5 { sCounter_RNIQB8L[23] }
clb_pack LT_9_16 { sCounter_RNIQB8L_23_LC_9_16_5 }
set_location LT_9_16 9 16
ble_pack un7_spon_cry_0_c_inv_LC_9_17_0 { un7_spon_cry_0_c_inv, un7_spon_cry_0_c }
ble_pack un7_spon_cry_1_c_inv_LC_9_17_1 { un7_spon_cry_1_c_inv, un7_spon_cry_1_c }
ble_pack un7_spon_cry_2_c_inv_LC_9_17_2 { un7_spon_cry_2_c_inv, un7_spon_cry_2_c }
ble_pack un7_spon_cry_3_c_inv_LC_9_17_3 { un7_spon_cry_3_c_inv, un7_spon_cry_3_c }
ble_pack un7_spon_cry_4_c_inv_LC_9_17_4 { un7_spon_cry_4_c_inv, un7_spon_cry_4_c }
ble_pack un7_spon_cry_5_c_inv_LC_9_17_5 { un7_spon_cry_5_c_inv, un7_spon_cry_5_c }
ble_pack un7_spon_cry_6_c_inv_LC_9_17_6 { un7_spon_cry_6_c_inv, un7_spon_cry_6_c }
ble_pack un7_spon_cry_7_c_inv_LC_9_17_7 { un7_spon_cry_7_c_inv, un7_spon_cry_7_c }
clb_pack LT_9_17 { un7_spon_cry_0_c_inv_LC_9_17_0, un7_spon_cry_1_c_inv_LC_9_17_1, un7_spon_cry_2_c_inv_LC_9_17_2, un7_spon_cry_3_c_inv_LC_9_17_3, un7_spon_cry_4_c_inv_LC_9_17_4, un7_spon_cry_5_c_inv_LC_9_17_5, un7_spon_cry_6_c_inv_LC_9_17_6, un7_spon_cry_7_c_inv_LC_9_17_7 }
set_location LT_9_17 9 17
ble_pack un7_spon_cry_8_c_LC_9_18_0 { un7_spon_cry_8_c }
ble_pack un7_spon_cry_9_c_LC_9_18_1 { un7_spon_cry_9_c }
ble_pack un7_spon_cry_10_c_LC_9_18_2 { un7_spon_cry_10_c }
ble_pack un7_spon_cry_11_c_LC_9_18_3 { un7_spon_cry_11_c }
ble_pack un7_spon_cry_12_c_LC_9_18_4 { un7_spon_cry_12_c }
ble_pack un7_spon_cry_13_c_LC_9_18_5 { un7_spon_cry_13_c }
ble_pack un7_spon_cry_14_c_LC_9_18_6 { un7_spon_cry_14_c }
ble_pack un7_spon_cry_15_c_LC_9_18_7 { un7_spon_cry_15_c }
clb_pack LT_9_18 { un7_spon_cry_8_c_LC_9_18_0, un7_spon_cry_9_c_LC_9_18_1, un7_spon_cry_10_c_LC_9_18_2, un7_spon_cry_11_c_LC_9_18_3, un7_spon_cry_12_c_LC_9_18_4, un7_spon_cry_13_c_LC_9_18_5, un7_spon_cry_14_c_LC_9_18_6, un7_spon_cry_15_c_LC_9_18_7 }
set_location LT_9_18 9 18
ble_pack un7_spon_cry_16_c_LC_9_19_0 { un7_spon_cry_16_c }
ble_pack un7_spon_cry_17_c_LC_9_19_1 { un7_spon_cry_17_c }
ble_pack un7_spon_cry_18_c_LC_9_19_2 { un7_spon_cry_18_c }
ble_pack un7_spon_cry_19_c_LC_9_19_3 { un7_spon_cry_19_c }
ble_pack un7_spon_cry_20_c_LC_9_19_4 { un7_spon_cry_20_c }
ble_pack un7_spon_cry_21_c_LC_9_19_5 { un7_spon_cry_21_c }
ble_pack un7_spon_cry_22_c_LC_9_19_6 { un7_spon_cry_22_c }
ble_pack un7_spon_cry_23_c_LC_9_19_7 { un7_spon_cry_23_c }
clb_pack LT_9_19 { un7_spon_cry_16_c_LC_9_19_0, un7_spon_cry_17_c_LC_9_19_1, un7_spon_cry_18_c_LC_9_19_2, un7_spon_cry_19_c_LC_9_19_3, un7_spon_cry_20_c_LC_9_19_4, un7_spon_cry_21_c_LC_9_19_5, un7_spon_cry_22_c_LC_9_19_6, un7_spon_cry_23_c_LC_9_19_7 }
set_location LT_9_19 9 19
ble_pack pon_obuf_RNO_LC_9_20_0 { pon_obuf_RNO }
clb_pack LT_9_20 { pon_obuf_RNO_LC_9_20_0 }
set_location LT_9_20 9 20
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_10_LC_10_3_2 { spi_master_inst.spi_data_path_u1.txdata_reg_i_10_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.txdata_reg_i[10] }
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_15_LC_10_3_5 { spi_master_inst.spi_data_path_u1.txdata_reg_i_15_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.txdata_reg_i[15] }
clb_pack LT_10_3 { spi_master_inst.spi_data_path_u1.txdata_reg_i_10_LC_10_3_2, spi_master_inst.spi_data_path_u1.txdata_reg_i_15_LC_10_3_5 }
set_location LT_10_3 10 3
ble_pack spi_master_inst.spi_data_path_u1.data_in_0_LC_10_4_0 { spi_master_inst.spi_data_path_u1.data_in_0_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.data_in[0] }
ble_pack spi_master_inst.spi_data_path_u1.data_in_1_LC_10_4_1 { spi_master_inst.spi_data_path_u1.data_in_1_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.data_in[1] }
ble_pack spi_master_inst.spi_data_path_u1.data_in_10_LC_10_4_2 { spi_master_inst.spi_data_path_u1.data_in_10_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.data_in[10] }
ble_pack spi_master_inst.spi_data_path_u1.data_in_11_LC_10_4_3 { spi_master_inst.spi_data_path_u1.data_in_11_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.data_in[11] }
ble_pack spi_master_inst.spi_data_path_u1.data_in_12_LC_10_4_4 { spi_master_inst.spi_data_path_u1.data_in_12_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.data_in[12] }
ble_pack spi_master_inst.spi_data_path_u1.data_in_13_LC_10_4_5 { spi_master_inst.spi_data_path_u1.data_in_13_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.data_in[13] }
ble_pack spi_master_inst.spi_data_path_u1.data_in_14_LC_10_4_6 { spi_master_inst.spi_data_path_u1.data_in_14_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.data_in[14] }
ble_pack spi_master_inst.spi_data_path_u1.data_in_15_LC_10_4_7 { spi_master_inst.spi_data_path_u1.data_in_15_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.data_in[15] }
clb_pack LT_10_4 { spi_master_inst.spi_data_path_u1.data_in_0_LC_10_4_0, spi_master_inst.spi_data_path_u1.data_in_1_LC_10_4_1, spi_master_inst.spi_data_path_u1.data_in_10_LC_10_4_2, spi_master_inst.spi_data_path_u1.data_in_11_LC_10_4_3, spi_master_inst.spi_data_path_u1.data_in_12_LC_10_4_4, spi_master_inst.spi_data_path_u1.data_in_13_LC_10_4_5, spi_master_inst.spi_data_path_u1.data_in_14_LC_10_4_6, spi_master_inst.spi_data_path_u1.data_in_15_LC_10_4_7 }
set_location LT_10_4 10 4
ble_pack sDAC_mem_42_0_LC_10_5_0 { sDAC_mem_42_0_THRU_LUT4_0, sDAC_mem_42[0] }
ble_pack sDAC_mem_42_1_LC_10_5_1 { sDAC_mem_42_1_THRU_LUT4_0, sDAC_mem_42[1] }
ble_pack sDAC_mem_42_2_LC_10_5_2 { sDAC_mem_42_2_THRU_LUT4_0, sDAC_mem_42[2] }
ble_pack sDAC_mem_42_3_LC_10_5_3 { sDAC_mem_42_3_THRU_LUT4_0, sDAC_mem_42[3] }
ble_pack sDAC_mem_42_4_LC_10_5_4 { sDAC_mem_42_4_THRU_LUT4_0, sDAC_mem_42[4] }
ble_pack sDAC_mem_42_5_LC_10_5_5 { sDAC_mem_42_5_THRU_LUT4_0, sDAC_mem_42[5] }
ble_pack sDAC_mem_42_6_LC_10_5_6 { sDAC_mem_42_6_THRU_LUT4_0, sDAC_mem_42[6] }
ble_pack sDAC_mem_42_7_LC_10_5_7 { sDAC_mem_42_7_THRU_LUT4_0, sDAC_mem_42[7] }
clb_pack LT_10_5 { sDAC_mem_42_0_LC_10_5_0, sDAC_mem_42_1_LC_10_5_1, sDAC_mem_42_2_LC_10_5_2, sDAC_mem_42_3_LC_10_5_3, sDAC_mem_42_4_LC_10_5_4, sDAC_mem_42_5_LC_10_5_5, sDAC_mem_42_6_LC_10_5_6, sDAC_mem_42_7_LC_10_5_7 }
set_location LT_10_5 10 5
ble_pack sDAC_mem_14_0_LC_10_6_0 { sDAC_mem_14_0_THRU_LUT4_0, sDAC_mem_14[0] }
ble_pack sDAC_mem_14_1_LC_10_6_1 { sDAC_mem_14_1_THRU_LUT4_0, sDAC_mem_14[1] }
ble_pack sDAC_mem_14_2_LC_10_6_2 { sDAC_mem_14_2_THRU_LUT4_0, sDAC_mem_14[2] }
ble_pack sDAC_mem_14_3_LC_10_6_3 { sDAC_mem_14_3_THRU_LUT4_0, sDAC_mem_14[3] }
ble_pack sDAC_mem_14_4_LC_10_6_4 { sDAC_mem_14_4_THRU_LUT4_0, sDAC_mem_14[4] }
ble_pack sDAC_mem_14_5_LC_10_6_5 { sDAC_mem_14_5_THRU_LUT4_0, sDAC_mem_14[5] }
ble_pack sDAC_mem_14_6_LC_10_6_6 { sDAC_mem_14_6_THRU_LUT4_0, sDAC_mem_14[6] }
ble_pack sDAC_mem_14_7_LC_10_6_7 { sDAC_mem_14_7_THRU_LUT4_0, sDAC_mem_14[7] }
clb_pack LT_10_6 { sDAC_mem_14_0_LC_10_6_0, sDAC_mem_14_1_LC_10_6_1, sDAC_mem_14_2_LC_10_6_2, sDAC_mem_14_3_LC_10_6_3, sDAC_mem_14_4_LC_10_6_4, sDAC_mem_14_5_LC_10_6_5, sDAC_mem_14_6_LC_10_6_6, sDAC_mem_14_7_LC_10_6_7 }
set_location LT_10_6 10 6
ble_pack sEEPeriod_10_LC_10_7_0 { sEEPeriod_10_THRU_LUT4_0, sEEPeriod[10] }
ble_pack sEEPeriod_11_LC_10_7_1 { sEEPeriod_11_THRU_LUT4_0, sEEPeriod[11] }
ble_pack sEEPeriod_12_LC_10_7_2 { sEEPeriod_12_THRU_LUT4_0, sEEPeriod[12] }
ble_pack sEEPeriod_13_LC_10_7_3 { sEEPeriod_13_THRU_LUT4_0, sEEPeriod[13] }
ble_pack sEEPeriod_14_LC_10_7_4 { sEEPeriod_14_THRU_LUT4_0, sEEPeriod[14] }
ble_pack sEEPeriod_15_LC_10_7_5 { sEEPeriod_15_THRU_LUT4_0, sEEPeriod[15] }
ble_pack sEEPeriod_8_LC_10_7_6 { sEEPeriod_8_THRU_LUT4_0, sEEPeriod[8] }
ble_pack sEEPeriod_9_LC_10_7_7 { sEEPeriod_9_THRU_LUT4_0, sEEPeriod[9] }
clb_pack LT_10_7 { sEEPeriod_10_LC_10_7_0, sEEPeriod_11_LC_10_7_1, sEEPeriod_12_LC_10_7_2, sEEPeriod_13_LC_10_7_3, sEEPeriod_14_LC_10_7_4, sEEPeriod_15_LC_10_7_5, sEEPeriod_8_LC_10_7_6, sEEPeriod_9_LC_10_7_7 }
set_location LT_10_7 10 7
ble_pack sEEPeriod_16_LC_10_8_0 { sEEPeriod_16_THRU_LUT4_0, sEEPeriod[16] }
ble_pack sEEPeriod_17_LC_10_8_1 { sEEPeriod_17_THRU_LUT4_0, sEEPeriod[17] }
ble_pack sEEPeriod_18_LC_10_8_2 { sEEPeriod_18_THRU_LUT4_0, sEEPeriod[18] }
ble_pack sEEPeriod_19_LC_10_8_3 { sEEPeriod_19_THRU_LUT4_0, sEEPeriod[19] }
ble_pack sEEPeriod_20_LC_10_8_4 { sEEPeriod_20_THRU_LUT4_0, sEEPeriod[20] }
ble_pack sEEPeriod_21_LC_10_8_5 { sEEPeriod_21_THRU_LUT4_0, sEEPeriod[21] }
ble_pack sEEPeriod_22_LC_10_8_6 { sEEPeriod_22_THRU_LUT4_0, sEEPeriod[22] }
ble_pack sEEPeriod_23_LC_10_8_7 { sEEPeriod_23_THRU_LUT4_0, sEEPeriod[23] }
clb_pack LT_10_8 { sEEPeriod_16_LC_10_8_0, sEEPeriod_17_LC_10_8_1, sEEPeriod_18_LC_10_8_2, sEEPeriod_19_LC_10_8_3, sEEPeriod_20_LC_10_8_4, sEEPeriod_21_LC_10_8_5, sEEPeriod_22_LC_10_8_6, sEEPeriod_23_LC_10_8_7 }
set_location LT_10_8 10 8
ble_pack sDAC_mem_15_0_LC_10_9_0 { sDAC_mem_15_0_THRU_LUT4_0, sDAC_mem_15[0] }
ble_pack sDAC_mem_15_1_LC_10_9_1 { sDAC_mem_15_1_THRU_LUT4_0, sDAC_mem_15[1] }
ble_pack sDAC_mem_15_2_LC_10_9_2 { sDAC_mem_15_2_THRU_LUT4_0, sDAC_mem_15[2] }
ble_pack sDAC_mem_15_3_LC_10_9_3 { sDAC_mem_15_3_THRU_LUT4_0, sDAC_mem_15[3] }
ble_pack sDAC_mem_15_4_LC_10_9_4 { sDAC_mem_15_4_THRU_LUT4_0, sDAC_mem_15[4] }
ble_pack sDAC_mem_15_5_LC_10_9_5 { sDAC_mem_15_5_THRU_LUT4_0, sDAC_mem_15[5] }
ble_pack sDAC_mem_15_6_LC_10_9_6 { sDAC_mem_15_6_THRU_LUT4_0, sDAC_mem_15[6] }
ble_pack sDAC_mem_15_7_LC_10_9_7 { sDAC_mem_15_7_THRU_LUT4_0, sDAC_mem_15[7] }
clb_pack LT_10_9 { sDAC_mem_15_0_LC_10_9_0, sDAC_mem_15_1_LC_10_9_1, sDAC_mem_15_2_LC_10_9_2, sDAC_mem_15_3_LC_10_9_3, sDAC_mem_15_4_LC_10_9_4, sDAC_mem_15_5_LC_10_9_5, sDAC_mem_15_6_LC_10_9_6, sDAC_mem_15_7_LC_10_9_7 }
set_location LT_10_9 10 9
ble_pack sDAC_mem_18_0_LC_10_10_0 { sDAC_mem_18_0_THRU_LUT4_0, sDAC_mem_18[0] }
ble_pack sDAC_mem_18_1_LC_10_10_1 { sDAC_mem_18_1_THRU_LUT4_0, sDAC_mem_18[1] }
ble_pack sDAC_mem_18_2_LC_10_10_2 { sDAC_mem_18_2_THRU_LUT4_0, sDAC_mem_18[2] }
ble_pack sDAC_mem_18_7_LC_10_10_3 { sDAC_mem_18_7_THRU_LUT4_0, sDAC_mem_18[7] }
clb_pack LT_10_10 { sDAC_mem_18_0_LC_10_10_0, sDAC_mem_18_1_LC_10_10_1, sDAC_mem_18_2_LC_10_10_2, sDAC_mem_18_7_LC_10_10_3 }
set_location LT_10_10 10 10
ble_pack sCounter_RNI0D9U_10_LC_10_11_0 { sCounter_RNI0D9U[10] }
ble_pack sCounter_RNIQB5R1_1_LC_10_11_1 { sCounter_RNIQB5R1[1] }
ble_pack sCounter_RNIVUR25_16_LC_10_11_2 { sCounter_RNIVUR25[16] }
ble_pack sCounter_RNI2RIT_8_LC_10_11_3 { sCounter_RNI2RIT[8] }
ble_pack sCounter_RNI9MMP_12_LC_10_11_4 { sCounter_RNI9MMP[12] }
ble_pack sCounter_RNIES4L_16_LC_10_11_5 { sCounter_RNIES4L[16] }
ble_pack sCounter_RNIU3NJ_1_LC_10_11_6 { sCounter_RNIU3NJ[1] }
clb_pack LT_10_11 { sCounter_RNI0D9U_10_LC_10_11_0, sCounter_RNIQB5R1_1_LC_10_11_1, sCounter_RNIVUR25_16_LC_10_11_2, sCounter_RNI2RIT_8_LC_10_11_3, sCounter_RNI9MMP_12_LC_10_11_4, sCounter_RNIES4L_16_LC_10_11_5, sCounter_RNIU3NJ_1_LC_10_11_6 }
set_location LT_10_11 10 11
ble_pack sCounter_RNI3SIT_5_LC_10_12_0 { sCounter_RNI3SIT[5] }
ble_pack sCounter_RNITA9T1_4_LC_10_12_1 { sCounter_RNITA9T1[4] }
ble_pack spi_master_inst.sclk_gen_u0.clk_falling_count_i_RNIJFMR_1_LC_10_12_3 { spi_master_inst.sclk_gen_u0.clk_falling_count_i_RNIJFMR[1] }
ble_pack spi_master_inst.sclk_gen_u0.clk_falling_count_i_RNILEDN1_7_LC_10_12_4 { spi_master_inst.sclk_gen_u0.clk_falling_count_i_RNILEDN1[7] }
ble_pack spi_master_inst.sclk_gen_u0.clk_falling_count_i_RNISEQE3_0_LC_10_12_5 { spi_master_inst.sclk_gen_u0.clk_falling_count_i_RNISEQE3[0] }
ble_pack spi_master_inst.sclk_gen_u0.falling_count_start_i_RNO_0_LC_10_12_6 { spi_master_inst.sclk_gen_u0.falling_count_start_i_RNO_0 }
ble_pack sCounter_RNIS7E71_2_LC_10_12_7 { sCounter_RNIS7E71[2] }
clb_pack LT_10_12 { sCounter_RNI3SIT_5_LC_10_12_0, sCounter_RNITA9T1_4_LC_10_12_1, spi_master_inst.sclk_gen_u0.clk_falling_count_i_RNIJFMR_1_LC_10_12_3, spi_master_inst.sclk_gen_u0.clk_falling_count_i_RNILEDN1_7_LC_10_12_4, spi_master_inst.sclk_gen_u0.clk_falling_count_i_RNISEQE3_0_LC_10_12_5, spi_master_inst.sclk_gen_u0.falling_count_start_i_RNO_0_LC_10_12_6, sCounter_RNIS7E71_2_LC_10_12_7 }
set_location LT_10_12 10 12
ble_pack spi_slave_inst.rx_data_count_neg_sclk_i_RNILK4P2_3_LC_10_13_1 { spi_slave_inst.rx_data_count_neg_sclk_i_RNILK4P2[3] }
ble_pack spi_slave_inst.rx_data_count_neg_sclk_i_RNIKVPI3_3_LC_10_13_2 { spi_slave_inst.rx_data_count_neg_sclk_i_RNIKVPI3[3] }
ble_pack spi_slave_inst.rx_data_count_pos_sclk_i_RNICH5T1_5_LC_10_13_3 { spi_slave_inst.rx_data_count_pos_sclk_i_RNICH5T1[5] }
ble_pack spi_slave_inst.rx_data_count_pos_sclk_i_RNI5DOR2_3_LC_10_13_4 { spi_slave_inst.rx_data_count_pos_sclk_i_RNI5DOR2[3] }
ble_pack spi_slave_inst.rx_data_count_pos_sclk_i_RNI4ODL3_3_LC_10_13_5 { spi_slave_inst.rx_data_count_pos_sclk_i_RNI4ODL3[3] }
ble_pack sCounter_RNI4K6L_23_LC_10_13_6 { sCounter_RNI4K6L[23] }
ble_pack sCounter_RNI5I9U_16_LC_10_13_7 { sCounter_RNI5I9U[16] }
clb_pack LT_10_13 { spi_slave_inst.rx_data_count_neg_sclk_i_RNILK4P2_3_LC_10_13_1, spi_slave_inst.rx_data_count_neg_sclk_i_RNIKVPI3_3_LC_10_13_2, spi_slave_inst.rx_data_count_pos_sclk_i_RNICH5T1_5_LC_10_13_3, spi_slave_inst.rx_data_count_pos_sclk_i_RNI5DOR2_3_LC_10_13_4, spi_slave_inst.rx_data_count_pos_sclk_i_RNI4ODL3_3_LC_10_13_5, sCounter_RNI4K6L_23_LC_10_13_6, sCounter_RNI5I9U_16_LC_10_13_7 }
set_location LT_10_13 10 13
ble_pack sDAC_mem_31_0_LC_10_14_0 { sDAC_mem_31_0_THRU_LUT4_0, sDAC_mem_31[0] }
ble_pack sDAC_mem_31_1_LC_10_14_1 { sDAC_mem_31_1_THRU_LUT4_0, sDAC_mem_31[1] }
ble_pack sDAC_mem_31_2_LC_10_14_2 { sDAC_mem_31_2_THRU_LUT4_0, sDAC_mem_31[2] }
ble_pack sDAC_mem_31_3_LC_10_14_3 { sDAC_mem_31_3_THRU_LUT4_0, sDAC_mem_31[3] }
ble_pack sDAC_mem_31_4_LC_10_14_4 { sDAC_mem_31_4_THRU_LUT4_0, sDAC_mem_31[4] }
ble_pack sDAC_mem_31_5_LC_10_14_5 { sDAC_mem_31_5_THRU_LUT4_0, sDAC_mem_31[5] }
ble_pack sDAC_mem_31_6_LC_10_14_6 { sDAC_mem_31_6_THRU_LUT4_0, sDAC_mem_31[6] }
ble_pack sDAC_mem_31_7_LC_10_14_7 { sDAC_mem_31_7_THRU_LUT4_0, sDAC_mem_31[7] }
clb_pack LT_10_14 { sDAC_mem_31_0_LC_10_14_0, sDAC_mem_31_1_LC_10_14_1, sDAC_mem_31_2_LC_10_14_2, sDAC_mem_31_3_LC_10_14_3, sDAC_mem_31_4_LC_10_14_4, sDAC_mem_31_5_LC_10_14_5, sDAC_mem_31_6_LC_10_14_6, sDAC_mem_31_7_LC_10_14_7 }
set_location LT_10_14 10 14
ble_pack sDAC_mem_24_0_LC_10_15_0 { sDAC_mem_24_0_THRU_LUT4_0, sDAC_mem_24[0] }
ble_pack sDAC_mem_24_2_LC_10_15_1 { sDAC_mem_24_2_THRU_LUT4_0, sDAC_mem_24[2] }
ble_pack sDAC_mem_24_3_LC_10_15_2 { sDAC_mem_24_3_THRU_LUT4_0, sDAC_mem_24[3] }
ble_pack sDAC_mem_24_5_LC_10_15_3 { sDAC_mem_24_5_THRU_LUT4_0, sDAC_mem_24[5] }
ble_pack sDAC_mem_24_6_LC_10_15_4 { sDAC_mem_24_6_THRU_LUT4_0, sDAC_mem_24[6] }
ble_pack sDAC_mem_24_7_LC_10_15_5 { sDAC_mem_24_7_THRU_LUT4_0, sDAC_mem_24[7] }
clb_pack LT_10_15 { sDAC_mem_24_0_LC_10_15_0, sDAC_mem_24_2_LC_10_15_1, sDAC_mem_24_3_LC_10_15_2, sDAC_mem_24_5_LC_10_15_3, sDAC_mem_24_6_LC_10_15_4, sDAC_mem_24_7_LC_10_15_5 }
set_location LT_10_15 10 15
ble_pack sDAC_mem_28_0_LC_10_16_0 { sDAC_mem_28_0_THRU_LUT4_0, sDAC_mem_28[0] }
ble_pack sDAC_mem_28_1_LC_10_16_1 { sDAC_mem_28_1_THRU_LUT4_0, sDAC_mem_28[1] }
ble_pack sDAC_mem_28_3_LC_10_16_2 { sDAC_mem_28_3_THRU_LUT4_0, sDAC_mem_28[3] }
ble_pack sDAC_mem_28_4_LC_10_16_3 { sDAC_mem_28_4_THRU_LUT4_0, sDAC_mem_28[4] }
clb_pack LT_10_16 { sDAC_mem_28_0_LC_10_16_0, sDAC_mem_28_1_LC_10_16_1, sDAC_mem_28_3_LC_10_16_2, sDAC_mem_28_4_LC_10_16_3 }
set_location LT_10_16 10 16
ble_pack sEEDelayACQ_0_LC_10_17_0 { sEEDelayACQ_0_THRU_LUT4_0, sEEDelayACQ[0] }
ble_pack sEEDelayACQ_1_LC_10_17_1 { sEEDelayACQ_1_THRU_LUT4_0, sEEDelayACQ[1] }
ble_pack sEEDelayACQ_2_LC_10_17_2 { sEEDelayACQ_2_THRU_LUT4_0, sEEDelayACQ[2] }
ble_pack sEEDelayACQ_3_LC_10_17_3 { sEEDelayACQ_3_THRU_LUT4_0, sEEDelayACQ[3] }
ble_pack sEEDelayACQ_4_LC_10_17_4 { sEEDelayACQ_4_THRU_LUT4_0, sEEDelayACQ[4] }
ble_pack sEEDelayACQ_5_LC_10_17_5 { sEEDelayACQ_5_THRU_LUT4_0, sEEDelayACQ[5] }
ble_pack sEEDelayACQ_6_LC_10_17_6 { sEEDelayACQ_6_THRU_LUT4_0, sEEDelayACQ[6] }
ble_pack sEEDelayACQ_7_LC_10_17_7 { sEEDelayACQ_7_THRU_LUT4_0, sEEDelayACQ[7] }
clb_pack LT_10_17 { sEEDelayACQ_0_LC_10_17_0, sEEDelayACQ_1_LC_10_17_1, sEEDelayACQ_2_LC_10_17_2, sEEDelayACQ_3_LC_10_17_3, sEEDelayACQ_4_LC_10_17_4, sEEDelayACQ_5_LC_10_17_5, sEEDelayACQ_6_LC_10_17_6, sEEDelayACQ_7_LC_10_17_7 }
set_location LT_10_17 10 17
ble_pack sEEDelayACQ_10_LC_10_18_0 { sEEDelayACQ_10_THRU_LUT4_0, sEEDelayACQ[10] }
ble_pack sEEDelayACQ_11_LC_10_18_1 { sEEDelayACQ_11_THRU_LUT4_0, sEEDelayACQ[11] }
ble_pack sEEDelayACQ_12_LC_10_18_2 { sEEDelayACQ_12_THRU_LUT4_0, sEEDelayACQ[12] }
ble_pack sEEDelayACQ_13_LC_10_18_3 { sEEDelayACQ_13_THRU_LUT4_0, sEEDelayACQ[13] }
ble_pack sEEDelayACQ_14_LC_10_18_4 { sEEDelayACQ_14_THRU_LUT4_0, sEEDelayACQ[14] }
ble_pack sEEDelayACQ_15_LC_10_18_5 { sEEDelayACQ_15_THRU_LUT4_0, sEEDelayACQ[15] }
ble_pack sEEDelayACQ_8_LC_10_18_6 { sEEDelayACQ_8_THRU_LUT4_0, sEEDelayACQ[8] }
ble_pack sEEDelayACQ_9_LC_10_18_7 { sEEDelayACQ_9_THRU_LUT4_0, sEEDelayACQ[9] }
clb_pack LT_10_18 { sEEDelayACQ_10_LC_10_18_0, sEEDelayACQ_11_LC_10_18_1, sEEDelayACQ_12_LC_10_18_2, sEEDelayACQ_13_LC_10_18_3, sEEDelayACQ_14_LC_10_18_4, sEEDelayACQ_15_LC_10_18_5, sEEDelayACQ_8_LC_10_18_6, sEEDelayACQ_9_LC_10_18_7 }
set_location LT_10_18 10 18
ble_pack reset_rpi_ibuf_RNIIUT3_LC_10_19_1 { reset_rpi_ibuf_RNIIUT3 }
clb_pack LT_10_19 { reset_rpi_ibuf_RNIIUT3_LC_10_19_1 }
set_location LT_10_19 10 19
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIQL4Q_15_LC_11_3_7 { spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIQL4Q[15] }
clb_pack LT_11_3 { spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIQL4Q_15_LC_11_3_7 }
set_location LT_11_3 11 3
ble_pack sDAC_data_0_LC_11_4_0 { sDAC_data_0_THRU_LUT4_0, sDAC_data[0] }
ble_pack sDAC_data_1_LC_11_4_1 { sDAC_data_1_THRU_LUT4_0, sDAC_data[1] }
ble_pack sDAC_data_11_LC_11_4_2 { sDAC_data_11_THRU_LUT4_0, sDAC_data[11] }
ble_pack sDAC_data_12_LC_11_4_3 { sDAC_data_12_THRU_LUT4_0, sDAC_data[12] }
ble_pack sDAC_data_13_LC_11_4_4 { sDAC_data_13_THRU_LUT4_0, sDAC_data[13] }
ble_pack sDAC_data_14_LC_11_4_5 { sDAC_data_14_THRU_LUT4_0, sDAC_data[14] }
ble_pack sDAC_data_15_LC_11_4_6 { sDAC_data_15_THRU_LUT4_0, sDAC_data[15] }
clb_pack LT_11_4 { sDAC_data_0_LC_11_4_0, sDAC_data_1_LC_11_4_1, sDAC_data_11_LC_11_4_2, sDAC_data_12_LC_11_4_3, sDAC_data_13_LC_11_4_4, sDAC_data_14_LC_11_4_5, sDAC_data_15_LC_11_4_6 }
set_location LT_11_4 11 4
ble_pack sEEPeriod_0_LC_11_5_0 { sEEPeriod_0_THRU_LUT4_0, sEEPeriod[0] }
ble_pack sEEPeriod_1_LC_11_5_1 { sEEPeriod_1_THRU_LUT4_0, sEEPeriod[1] }
ble_pack sEEPeriod_2_LC_11_5_2 { sEEPeriod_2_THRU_LUT4_0, sEEPeriod[2] }
ble_pack sEEPeriod_3_LC_11_5_3 { sEEPeriod_3_THRU_LUT4_0, sEEPeriod[3] }
ble_pack sEEPeriod_4_LC_11_5_4 { sEEPeriod_4_THRU_LUT4_0, sEEPeriod[4] }
ble_pack sEEPeriod_5_LC_11_5_5 { sEEPeriod_5_THRU_LUT4_0, sEEPeriod[5] }
ble_pack sEEPeriod_6_LC_11_5_6 { sEEPeriod_6_THRU_LUT4_0, sEEPeriod[6] }
ble_pack sEEPeriod_7_LC_11_5_7 { sEEPeriod_7_THRU_LUT4_0, sEEPeriod[7] }
clb_pack LT_11_5 { sEEPeriod_0_LC_11_5_0, sEEPeriod_1_LC_11_5_1, sEEPeriod_2_LC_11_5_2, sEEPeriod_3_LC_11_5_3, sEEPeriod_4_LC_11_5_4, sEEPeriod_5_LC_11_5_5, sEEPeriod_6_LC_11_5_6, sEEPeriod_7_LC_11_5_7 }
set_location LT_11_5 11 5
ble_pack un4_speriod_cry_0_c_inv_LC_11_6_0 { un4_speriod_cry_0_c_inv, un4_speriod_cry_0_c }
ble_pack un4_speriod_cry_1_c_inv_LC_11_6_1 { un4_speriod_cry_1_c_inv, un4_speriod_cry_1_c }
ble_pack un4_speriod_cry_2_c_inv_LC_11_6_2 { un4_speriod_cry_2_c_inv, un4_speriod_cry_2_c }
ble_pack un4_speriod_cry_3_c_inv_LC_11_6_3 { un4_speriod_cry_3_c_inv, un4_speriod_cry_3_c }
ble_pack un4_speriod_cry_4_c_inv_LC_11_6_4 { un4_speriod_cry_4_c_inv, un4_speriod_cry_4_c }
ble_pack un4_speriod_cry_5_c_inv_LC_11_6_5 { un4_speriod_cry_5_c_inv, un4_speriod_cry_5_c }
ble_pack un4_speriod_cry_6_c_inv_LC_11_6_6 { un4_speriod_cry_6_c_inv, un4_speriod_cry_6_c }
ble_pack un4_speriod_cry_7_c_inv_LC_11_6_7 { un4_speriod_cry_7_c_inv, un4_speriod_cry_7_c }
clb_pack LT_11_6 { un4_speriod_cry_0_c_inv_LC_11_6_0, un4_speriod_cry_1_c_inv_LC_11_6_1, un4_speriod_cry_2_c_inv_LC_11_6_2, un4_speriod_cry_3_c_inv_LC_11_6_3, un4_speriod_cry_4_c_inv_LC_11_6_4, un4_speriod_cry_5_c_inv_LC_11_6_5, un4_speriod_cry_6_c_inv_LC_11_6_6, un4_speriod_cry_7_c_inv_LC_11_6_7 }
set_location LT_11_6 11 6
ble_pack un4_speriod_cry_8_c_inv_LC_11_7_0 { un4_speriod_cry_8_c_inv, un4_speriod_cry_8_c }
ble_pack un4_speriod_cry_9_c_inv_LC_11_7_1 { un4_speriod_cry_9_c_inv, un4_speriod_cry_9_c }
ble_pack un4_speriod_cry_10_c_inv_LC_11_7_2 { un4_speriod_cry_10_c_inv, un4_speriod_cry_10_c }
ble_pack un4_speriod_cry_11_c_inv_LC_11_7_3 { un4_speriod_cry_11_c_inv, un4_speriod_cry_11_c }
ble_pack un4_speriod_cry_12_c_inv_LC_11_7_4 { un4_speriod_cry_12_c_inv, un4_speriod_cry_12_c }
ble_pack un4_speriod_cry_13_c_inv_LC_11_7_5 { un4_speriod_cry_13_c_inv, un4_speriod_cry_13_c }
ble_pack un4_speriod_cry_14_c_inv_LC_11_7_6 { un4_speriod_cry_14_c_inv, un4_speriod_cry_14_c }
ble_pack un4_speriod_cry_15_c_inv_LC_11_7_7 { un4_speriod_cry_15_c_inv, un4_speriod_cry_15_c }
clb_pack LT_11_7 { un4_speriod_cry_8_c_inv_LC_11_7_0, un4_speriod_cry_9_c_inv_LC_11_7_1, un4_speriod_cry_10_c_inv_LC_11_7_2, un4_speriod_cry_11_c_inv_LC_11_7_3, un4_speriod_cry_12_c_inv_LC_11_7_4, un4_speriod_cry_13_c_inv_LC_11_7_5, un4_speriod_cry_14_c_inv_LC_11_7_6, un4_speriod_cry_15_c_inv_LC_11_7_7 }
set_location LT_11_7 11 7
ble_pack un4_speriod_cry_16_c_inv_LC_11_8_0 { un4_speriod_cry_16_c_inv, un4_speriod_cry_16_c }
ble_pack un4_speriod_cry_17_c_inv_LC_11_8_1 { un4_speriod_cry_17_c_inv, un4_speriod_cry_17_c }
ble_pack un4_speriod_cry_18_c_inv_LC_11_8_2 { un4_speriod_cry_18_c_inv, un4_speriod_cry_18_c }
ble_pack un4_speriod_cry_19_c_inv_LC_11_8_3 { un4_speriod_cry_19_c_inv, un4_speriod_cry_19_c }
ble_pack un4_speriod_cry_20_c_inv_LC_11_8_4 { un4_speriod_cry_20_c_inv, un4_speriod_cry_20_c }
ble_pack un4_speriod_cry_21_c_inv_LC_11_8_5 { un4_speriod_cry_21_c_inv, un4_speriod_cry_21_c }
ble_pack un4_speriod_cry_22_c_inv_LC_11_8_6 { un4_speriod_cry_22_c_inv, un4_speriod_cry_22_c }
ble_pack un4_speriod_cry_23_c_inv_LC_11_8_7 { un4_speriod_cry_23_c_inv, un4_speriod_cry_23_c }
clb_pack LT_11_8 { un4_speriod_cry_16_c_inv_LC_11_8_0, un4_speriod_cry_17_c_inv_LC_11_8_1, un4_speriod_cry_18_c_inv_LC_11_8_2, un4_speriod_cry_19_c_inv_LC_11_8_3, un4_speriod_cry_20_c_inv_LC_11_8_4, un4_speriod_cry_21_c_inv_LC_11_8_5, un4_speriod_cry_22_c_inv_LC_11_8_6, un4_speriod_cry_23_c_inv_LC_11_8_7 }
set_location LT_11_8 11 8
ble_pack un4_speriod_cry_23_THRU_LUT4_0_LC_11_9_0 { un4_speriod_cry_23_THRU_LUT4_0 }
ble_pack sPointer_RNO_0_0_LC_11_9_2 { sPointer_RNO_0[0] }
ble_pack sPointer_RNO_1_0_LC_11_9_4 { sPointer_RNO_1[0] }
ble_pack sTrigInternal_RNIMEFL5_LC_11_9_6 { sTrigInternal_RNIMEFL5 }
clb_pack LT_11_9 { un4_speriod_cry_23_THRU_LUT4_0_LC_11_9_0, sPointer_RNO_0_0_LC_11_9_2, sPointer_RNO_1_0_LC_11_9_4, sTrigInternal_RNIMEFL5_LC_11_9_6 }
set_location LT_11_9 11 9
ble_pack sCounter_0_LC_11_10_0 { sCounter_RNO[0], sCounter[0], sCounter_cry_c[0] }
ble_pack sCounter_1_LC_11_10_1 { sCounter_RNO[1], sCounter[1], sCounter_cry_c[1] }
ble_pack sCounter_2_LC_11_10_2 { sCounter_RNO[2], sCounter[2], sCounter_cry_c[2] }
ble_pack sCounter_3_LC_11_10_3 { sCounter_RNO[3], sCounter[3], sCounter_cry_c[3] }
ble_pack sCounter_4_LC_11_10_4 { sCounter_RNO[4], sCounter[4], sCounter_cry_c[4] }
ble_pack sCounter_5_LC_11_10_5 { sCounter_RNO[5], sCounter[5], sCounter_cry_c[5] }
ble_pack sCounter_6_LC_11_10_6 { sCounter_RNO[6], sCounter[6], sCounter_cry_c[6] }
ble_pack sCounter_7_LC_11_10_7 { sCounter_RNO[7], sCounter[7], sCounter_cry_c[7] }
clb_pack LT_11_10 { sCounter_0_LC_11_10_0, sCounter_1_LC_11_10_1, sCounter_2_LC_11_10_2, sCounter_3_LC_11_10_3, sCounter_4_LC_11_10_4, sCounter_5_LC_11_10_5, sCounter_6_LC_11_10_6, sCounter_7_LC_11_10_7 }
set_location LT_11_10 11 10
ble_pack sCounter_8_LC_11_11_0 { sCounter_RNO[8], sCounter[8], sCounter_cry_c[8] }
ble_pack sCounter_9_LC_11_11_1 { sCounter_RNO[9], sCounter[9], sCounter_cry_c[9] }
ble_pack sCounter_10_LC_11_11_2 { sCounter_RNO[10], sCounter[10], sCounter_cry_c[10] }
ble_pack sCounter_11_LC_11_11_3 { sCounter_RNO[11], sCounter[11], sCounter_cry_c[11] }
ble_pack sCounter_12_LC_11_11_4 { sCounter_RNO[12], sCounter[12], sCounter_cry_c[12] }
ble_pack sCounter_13_LC_11_11_5 { sCounter_RNO[13], sCounter[13], sCounter_cry_c[13] }
ble_pack sCounter_14_LC_11_11_6 { sCounter_RNO[14], sCounter[14], sCounter_cry_c[14] }
ble_pack sCounter_15_LC_11_11_7 { sCounter_RNO[15], sCounter[15], sCounter_cry_c[15] }
clb_pack LT_11_11 { sCounter_8_LC_11_11_0, sCounter_9_LC_11_11_1, sCounter_10_LC_11_11_2, sCounter_11_LC_11_11_3, sCounter_12_LC_11_11_4, sCounter_13_LC_11_11_5, sCounter_14_LC_11_11_6, sCounter_15_LC_11_11_7 }
set_location LT_11_11 11 11
ble_pack sCounter_16_LC_11_12_0 { sCounter_RNO[16], sCounter[16], sCounter_cry_c[16] }
ble_pack sCounter_17_LC_11_12_1 { sCounter_RNO[17], sCounter[17], sCounter_cry_c[17] }
ble_pack sCounter_18_LC_11_12_2 { sCounter_RNO[18], sCounter[18], sCounter_cry_c[18] }
ble_pack sCounter_19_LC_11_12_3 { sCounter_RNO[19], sCounter[19], sCounter_cry_c[19] }
ble_pack sCounter_20_LC_11_12_4 { sCounter_RNO[20], sCounter[20], sCounter_cry_c[20] }
ble_pack sCounter_21_LC_11_12_5 { sCounter_RNO[21], sCounter[21], sCounter_cry_c[21] }
ble_pack sCounter_22_LC_11_12_6 { sCounter_RNO[22], sCounter[22], sCounter_cry_c[22] }
ble_pack sCounter_23_LC_11_12_7 { sCounter_RNO[23], sCounter[23] }
clb_pack LT_11_12 { sCounter_16_LC_11_12_0, sCounter_17_LC_11_12_1, sCounter_18_LC_11_12_2, sCounter_19_LC_11_12_3, sCounter_20_LC_11_12_4, sCounter_21_LC_11_12_5, sCounter_22_LC_11_12_6, sCounter_23_LC_11_12_7 }
set_location LT_11_12 11 12
ble_pack spi_master_inst.sclk_gen_u0.clk_falling_count_i_0_LC_11_13_0 { spi_master_inst.sclk_gen_u0.clk_falling_count_i_RNO[0], spi_master_inst.sclk_gen_u0.clk_falling_count_i[0], spi_master_inst.sclk_gen_u0.clk_falling_count_i_cry_c[0] }
ble_pack spi_master_inst.sclk_gen_u0.clk_falling_count_i_1_LC_11_13_1 { spi_master_inst.sclk_gen_u0.clk_falling_count_i_RNO[1], spi_master_inst.sclk_gen_u0.clk_falling_count_i[1], spi_master_inst.sclk_gen_u0.clk_falling_count_i_cry_c[1] }
ble_pack spi_master_inst.sclk_gen_u0.clk_falling_count_i_2_LC_11_13_2 { spi_master_inst.sclk_gen_u0.clk_falling_count_i_RNO[2], spi_master_inst.sclk_gen_u0.clk_falling_count_i[2], spi_master_inst.sclk_gen_u0.clk_falling_count_i_cry_c[2] }
ble_pack spi_master_inst.sclk_gen_u0.clk_falling_count_i_3_LC_11_13_3 { spi_master_inst.sclk_gen_u0.clk_falling_count_i_RNO[3], spi_master_inst.sclk_gen_u0.clk_falling_count_i[3], spi_master_inst.sclk_gen_u0.clk_falling_count_i_cry_c[3] }
ble_pack spi_master_inst.sclk_gen_u0.clk_falling_count_i_4_LC_11_13_4 { spi_master_inst.sclk_gen_u0.clk_falling_count_i_RNO[4], spi_master_inst.sclk_gen_u0.clk_falling_count_i[4], spi_master_inst.sclk_gen_u0.clk_falling_count_i_cry_c[4] }
ble_pack spi_master_inst.sclk_gen_u0.clk_falling_count_i_5_LC_11_13_5 { spi_master_inst.sclk_gen_u0.clk_falling_count_i_RNO[5], spi_master_inst.sclk_gen_u0.clk_falling_count_i[5], spi_master_inst.sclk_gen_u0.clk_falling_count_i_cry_c[5] }
ble_pack spi_master_inst.sclk_gen_u0.clk_falling_count_i_6_LC_11_13_6 { spi_master_inst.sclk_gen_u0.clk_falling_count_i_RNO[6], spi_master_inst.sclk_gen_u0.clk_falling_count_i[6], spi_master_inst.sclk_gen_u0.clk_falling_count_i_cry_c[6] }
ble_pack spi_master_inst.sclk_gen_u0.clk_falling_count_i_7_LC_11_13_7 { spi_master_inst.sclk_gen_u0.clk_falling_count_i_RNO[7], spi_master_inst.sclk_gen_u0.clk_falling_count_i[7] }
clb_pack LT_11_13 { spi_master_inst.sclk_gen_u0.clk_falling_count_i_0_LC_11_13_0, spi_master_inst.sclk_gen_u0.clk_falling_count_i_1_LC_11_13_1, spi_master_inst.sclk_gen_u0.clk_falling_count_i_2_LC_11_13_2, spi_master_inst.sclk_gen_u0.clk_falling_count_i_3_LC_11_13_3, spi_master_inst.sclk_gen_u0.clk_falling_count_i_4_LC_11_13_4, spi_master_inst.sclk_gen_u0.clk_falling_count_i_5_LC_11_13_5, spi_master_inst.sclk_gen_u0.clk_falling_count_i_6_LC_11_13_6, spi_master_inst.sclk_gen_u0.clk_falling_count_i_7_LC_11_13_7 }
set_location LT_11_13 11 13
ble_pack sEEPoff_0_LC_11_14_0 { sEEPoff_0_THRU_LUT4_0, sEEPoff[0] }
ble_pack sEEPoff_1_LC_11_14_1 { sEEPoff_1_THRU_LUT4_0, sEEPoff[1] }
ble_pack sEEPoff_2_LC_11_14_2 { sEEPoff_2_THRU_LUT4_0, sEEPoff[2] }
ble_pack sEEPoff_3_LC_11_14_3 { sEEPoff_3_THRU_LUT4_0, sEEPoff[3] }
ble_pack sEEPoff_4_LC_11_14_4 { sEEPoff_4_THRU_LUT4_0, sEEPoff[4] }
ble_pack sEEPoff_5_LC_11_14_5 { sEEPoff_5_THRU_LUT4_0, sEEPoff[5] }
ble_pack sEEPoff_6_LC_11_14_6 { sEEPoff_6_THRU_LUT4_0, sEEPoff[6] }
ble_pack sEEPoff_7_LC_11_14_7 { sEEPoff_7_THRU_LUT4_0, sEEPoff[7] }
clb_pack LT_11_14 { sEEPoff_0_LC_11_14_0, sEEPoff_1_LC_11_14_1, sEEPoff_2_LC_11_14_2, sEEPoff_3_LC_11_14_3, sEEPoff_4_LC_11_14_4, sEEPoff_5_LC_11_14_5, sEEPoff_6_LC_11_14_6, sEEPoff_7_LC_11_14_7 }
set_location LT_11_14 11 14
ble_pack sAddress_RNIA6242_0_0_LC_11_15_0 { sAddress_RNIA6242_0[0] }
ble_pack sAddress_RNIA6242_1_0_LC_11_15_1 { sAddress_RNIA6242_1[0] }
ble_pack sAddress_RNIA6242_2_0_LC_11_15_2 { sAddress_RNIA6242_2[0] }
ble_pack sAddress_RNIA6242_3_0_LC_11_15_3 { sAddress_RNIA6242_3[0] }
ble_pack sAddress_RNI6VH7_4_1_LC_11_15_4 { sAddress_RNI6VH7_4[1] }
ble_pack sEEPoff_10_LC_11_15_5 { sEEPoff_10_THRU_LUT4_0, sEEPoff[10] }
clb_pack LT_11_15 { sAddress_RNIA6242_0_0_LC_11_15_0, sAddress_RNIA6242_1_0_LC_11_15_1, sAddress_RNIA6242_2_0_LC_11_15_2, sAddress_RNIA6242_3_0_LC_11_15_3, sAddress_RNI6VH7_4_1_LC_11_15_4, sEEPoff_10_LC_11_15_5 }
set_location LT_11_15 11 15
ble_pack sbuttonModeStatus_RNO_3_LC_11_16_2 { sbuttonModeStatus_RNO_3 }
clb_pack LT_11_16 { sbuttonModeStatus_RNO_3_LC_11_16_2 }
set_location LT_11_16 11 16
ble_pack un4_sacqtime_cry_0_c_inv_LC_11_17_0 { un4_sacqtime_cry_0_c_inv, un4_sacqtime_cry_0_c }
ble_pack un4_sacqtime_cry_1_c_inv_LC_11_17_1 { un4_sacqtime_cry_1_c_inv, un4_sacqtime_cry_1_c }
ble_pack un4_sacqtime_cry_2_c_inv_LC_11_17_2 { un4_sacqtime_cry_2_c_inv, un4_sacqtime_cry_2_c }
ble_pack un4_sacqtime_cry_3_c_inv_LC_11_17_3 { un4_sacqtime_cry_3_c_inv, un4_sacqtime_cry_3_c }
ble_pack un4_sacqtime_cry_4_c_inv_LC_11_17_4 { un4_sacqtime_cry_4_c_inv, un4_sacqtime_cry_4_c }
ble_pack un4_sacqtime_cry_5_c_inv_LC_11_17_5 { un4_sacqtime_cry_5_c_inv, un4_sacqtime_cry_5_c }
ble_pack un4_sacqtime_cry_6_c_inv_LC_11_17_6 { un4_sacqtime_cry_6_c_inv, un4_sacqtime_cry_6_c }
ble_pack un4_sacqtime_cry_7_c_inv_LC_11_17_7 { un4_sacqtime_cry_7_c_inv, un4_sacqtime_cry_7_c }
clb_pack LT_11_17 { un4_sacqtime_cry_0_c_inv_LC_11_17_0, un4_sacqtime_cry_1_c_inv_LC_11_17_1, un4_sacqtime_cry_2_c_inv_LC_11_17_2, un4_sacqtime_cry_3_c_inv_LC_11_17_3, un4_sacqtime_cry_4_c_inv_LC_11_17_4, un4_sacqtime_cry_5_c_inv_LC_11_17_5, un4_sacqtime_cry_6_c_inv_LC_11_17_6, un4_sacqtime_cry_7_c_inv_LC_11_17_7 }
set_location LT_11_17 11 17
ble_pack un4_sacqtime_cry_8_c_inv_LC_11_18_0 { un4_sacqtime_cry_8_c_inv, un4_sacqtime_cry_8_c }
ble_pack un4_sacqtime_cry_9_c_inv_LC_11_18_1 { un4_sacqtime_cry_9_c_inv, un4_sacqtime_cry_9_c }
ble_pack un4_sacqtime_cry_10_c_inv_LC_11_18_2 { un4_sacqtime_cry_10_c_inv, un4_sacqtime_cry_10_c }
ble_pack un4_sacqtime_cry_11_c_inv_LC_11_18_3 { un4_sacqtime_cry_11_c_inv, un4_sacqtime_cry_11_c }
ble_pack un4_sacqtime_cry_12_c_inv_LC_11_18_4 { un4_sacqtime_cry_12_c_inv, un4_sacqtime_cry_12_c }
ble_pack un4_sacqtime_cry_13_c_inv_LC_11_18_5 { un4_sacqtime_cry_13_c_inv, un4_sacqtime_cry_13_c }
ble_pack un4_sacqtime_cry_14_c_inv_LC_11_18_6 { un4_sacqtime_cry_14_c_inv, un4_sacqtime_cry_14_c }
ble_pack un4_sacqtime_cry_15_c_inv_LC_11_18_7 { un4_sacqtime_cry_15_c_inv, un4_sacqtime_cry_15_c }
clb_pack LT_11_18 { un4_sacqtime_cry_8_c_inv_LC_11_18_0, un4_sacqtime_cry_9_c_inv_LC_11_18_1, un4_sacqtime_cry_10_c_inv_LC_11_18_2, un4_sacqtime_cry_11_c_inv_LC_11_18_3, un4_sacqtime_cry_12_c_inv_LC_11_18_4, un4_sacqtime_cry_13_c_inv_LC_11_18_5, un4_sacqtime_cry_14_c_inv_LC_11_18_6, un4_sacqtime_cry_15_c_inv_LC_11_18_7 }
set_location LT_11_18 11 18
ble_pack un4_sacqtime_cry_16_c_LC_11_19_0 { un4_sacqtime_cry_16_c }
ble_pack un4_sacqtime_cry_17_c_LC_11_19_1 { un4_sacqtime_cry_17_c }
ble_pack un4_sacqtime_cry_18_c_LC_11_19_2 { un4_sacqtime_cry_18_c }
ble_pack un4_sacqtime_cry_19_c_LC_11_19_3 { un4_sacqtime_cry_19_c }
ble_pack un4_sacqtime_cry_20_c_LC_11_19_4 { un4_sacqtime_cry_20_c }
ble_pack sCounter_RNIR3KA_20_LC_11_19_5 { sCounter_RNIR3KA[20], un4_sacqtime_cry_21_c }
ble_pack un4_sacqtime_cry_22_c_LC_11_19_6 { un4_sacqtime_cry_22_c }
ble_pack sCounter_RNIV7KA_23_LC_11_19_7 { sCounter_RNIV7KA[23], un4_sacqtime_cry_23_c }
clb_pack LT_11_19 { un4_sacqtime_cry_16_c_LC_11_19_0, un4_sacqtime_cry_17_c_LC_11_19_1, un4_sacqtime_cry_18_c_LC_11_19_2, un4_sacqtime_cry_19_c_LC_11_19_3, un4_sacqtime_cry_20_c_LC_11_19_4, sCounter_RNIR3KA_20_LC_11_19_5, un4_sacqtime_cry_22_c_LC_11_19_6, sCounter_RNIV7KA_23_LC_11_19_7 }
set_location LT_11_19 11 19
ble_pack un4_sacqtime_cry_23_THRU_LUT4_0_LC_11_20_0 { un4_sacqtime_cry_23_THRU_LUT4_0 }
clb_pack LT_11_20 { un4_sacqtime_cry_23_THRU_LUT4_0_LC_11_20_0 }
set_location LT_11_20 11 20
ble_pack spi_sclk_inferred_clock_RNO_LC_12_1_2 { spi_sclk_inferred_clock_RNO }
clb_pack LT_12_1 { spi_sclk_inferred_clock_RNO_LC_12_1_2 }
set_location LT_12_1 12 1
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_3_LC_12_3_0 { spi_master_inst.spi_data_path_u1.txdata_reg_i_3_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.txdata_reg_i[3] }
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_12_LC_12_3_1 { spi_master_inst.spi_data_path_u1.txdata_reg_i_12_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.txdata_reg_i[12] }
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_7_LC_12_3_4 { spi_master_inst.spi_data_path_u1.txdata_reg_i_7_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.txdata_reg_i[7] }
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_9_LC_12_3_6 { spi_master_inst.spi_data_path_u1.txdata_reg_i_9_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.txdata_reg_i[9] }
clb_pack LT_12_3 { spi_master_inst.spi_data_path_u1.txdata_reg_i_3_LC_12_3_0, spi_master_inst.spi_data_path_u1.txdata_reg_i_12_LC_12_3_1, spi_master_inst.spi_data_path_u1.txdata_reg_i_7_LC_12_3_4, spi_master_inst.spi_data_path_u1.txdata_reg_i_9_LC_12_3_6 }
set_location LT_12_3 12 3
ble_pack sDAC_mem_8_0_LC_12_4_0 { sDAC_mem_8_0_THRU_LUT4_0, sDAC_mem_8[0] }
ble_pack sDAC_mem_8_1_LC_12_4_1 { sDAC_mem_8_1_THRU_LUT4_0, sDAC_mem_8[1] }
ble_pack sDAC_mem_8_2_LC_12_4_2 { sDAC_mem_8_2_THRU_LUT4_0, sDAC_mem_8[2] }
ble_pack sDAC_mem_8_3_LC_12_4_3 { sDAC_mem_8_3_THRU_LUT4_0, sDAC_mem_8[3] }
ble_pack sDAC_mem_8_4_LC_12_4_4 { sDAC_mem_8_4_THRU_LUT4_0, sDAC_mem_8[4] }
ble_pack sDAC_mem_8_5_LC_12_4_5 { sDAC_mem_8_5_THRU_LUT4_0, sDAC_mem_8[5] }
ble_pack sDAC_mem_8_6_LC_12_4_6 { sDAC_mem_8_6_THRU_LUT4_0, sDAC_mem_8[6] }
ble_pack sDAC_mem_8_7_LC_12_4_7 { sDAC_mem_8_7_THRU_LUT4_0, sDAC_mem_8[7] }
clb_pack LT_12_4 { sDAC_mem_8_0_LC_12_4_0, sDAC_mem_8_1_LC_12_4_1, sDAC_mem_8_2_LC_12_4_2, sDAC_mem_8_3_LC_12_4_3, sDAC_mem_8_4_LC_12_4_4, sDAC_mem_8_5_LC_12_4_5, sDAC_mem_8_6_LC_12_4_6, sDAC_mem_8_7_LC_12_4_7 }
set_location LT_12_4 12 4
ble_pack sDAC_mem_3_3_LC_12_5_0 { sDAC_mem_3_3_THRU_LUT4_0, sDAC_mem_3[3] }
ble_pack sDAC_data_RNO_27_6_LC_12_5_1 { sDAC_data_RNO_27[6] }
ble_pack sDAC_data_RNO_15_6_LC_12_5_2 { sDAC_data_RNO_15[6] }
ble_pack sDAC_data_RNO_16_6_LC_12_5_3 { sDAC_data_RNO_16[6] }
ble_pack sDAC_data_RNO_7_6_LC_12_5_4 { sDAC_data_RNO_7[6] }
ble_pack sDAC_data_RNO_17_6_LC_12_5_5 { sDAC_data_RNO_17[6] }
ble_pack sDAC_data_RNO_8_6_LC_12_5_6 { sDAC_data_RNO_8[6] }
ble_pack sDAC_data_RNO_2_6_LC_12_5_7 { sDAC_data_RNO_2[6] }
clb_pack LT_12_5 { sDAC_mem_3_3_LC_12_5_0, sDAC_data_RNO_27_6_LC_12_5_1, sDAC_data_RNO_15_6_LC_12_5_2, sDAC_data_RNO_16_6_LC_12_5_3, sDAC_data_RNO_7_6_LC_12_5_4, sDAC_data_RNO_17_6_LC_12_5_5, sDAC_data_RNO_8_6_LC_12_5_6, sDAC_data_RNO_2_6_LC_12_5_7 }
set_location LT_12_5 12 5
ble_pack sDAC_mem_2_0_LC_12_6_0 { sDAC_mem_2_0_THRU_LUT4_0, sDAC_mem_2[0] }
ble_pack sDAC_mem_2_1_LC_12_6_1 { sDAC_mem_2_1_THRU_LUT4_0, sDAC_mem_2[1] }
ble_pack sDAC_mem_2_2_LC_12_6_2 { sDAC_mem_2_2_THRU_LUT4_0, sDAC_mem_2[2] }
ble_pack sDAC_mem_2_3_LC_12_6_3 { sDAC_mem_2_3_THRU_LUT4_0, sDAC_mem_2[3] }
ble_pack sDAC_mem_2_4_LC_12_6_4 { sDAC_mem_2_4_THRU_LUT4_0, sDAC_mem_2[4] }
ble_pack sDAC_mem_2_5_LC_12_6_5 { sDAC_mem_2_5_THRU_LUT4_0, sDAC_mem_2[5] }
ble_pack sDAC_mem_2_6_LC_12_6_6 { sDAC_mem_2_6_THRU_LUT4_0, sDAC_mem_2[6] }
clb_pack LT_12_6 { sDAC_mem_2_0_LC_12_6_0, sDAC_mem_2_1_LC_12_6_1, sDAC_mem_2_2_LC_12_6_2, sDAC_mem_2_3_LC_12_6_3, sDAC_mem_2_4_LC_12_6_4, sDAC_mem_2_5_LC_12_6_5, sDAC_mem_2_6_LC_12_6_6 }
set_location LT_12_6 12 6
ble_pack sDAC_data_RNO_5_4_LC_12_7_0 { sDAC_data_RNO_5[4] }
ble_pack sDAC_mem_7_1_LC_12_7_1 { sDAC_mem_7_1_THRU_LUT4_0, sDAC_mem_7[1] }
ble_pack sPointer_RNO_2_0_LC_12_7_2 { sPointer_RNO_2[0] }
ble_pack sDAC_mem_7_0_LC_12_7_3 { sDAC_mem_7_0_THRU_LUT4_0, sDAC_mem_7[0] }
ble_pack sDAC_mem_7_5_LC_12_7_4 { sDAC_mem_7_5_THRU_LUT4_0, sDAC_mem_7[5] }
ble_pack sDAC_mem_7_7_LC_12_7_5 { sDAC_mem_7_7_THRU_LUT4_0, sDAC_mem_7[7] }
ble_pack sPointer_RNIV9N7_1_LC_12_7_6 { sPointer_RNIV9N7[1] }
ble_pack sEEPointerReset_RNO_1_LC_12_7_7 { sEEPointerReset_RNO_1 }
clb_pack LT_12_7 { sDAC_data_RNO_5_4_LC_12_7_0, sDAC_mem_7_1_LC_12_7_1, sPointer_RNO_2_0_LC_12_7_2, sDAC_mem_7_0_LC_12_7_3, sDAC_mem_7_5_LC_12_7_4, sDAC_mem_7_7_LC_12_7_5, sPointer_RNIV9N7_1_LC_12_7_6, sEEPointerReset_RNO_1_LC_12_7_7 }
set_location LT_12_7 12 7
ble_pack sDAC_mem_34_0_LC_12_8_0 { sDAC_mem_34_0_THRU_LUT4_0, sDAC_mem_34[0] }
ble_pack sDAC_mem_34_1_LC_12_8_1 { sDAC_mem_34_1_THRU_LUT4_0, sDAC_mem_34[1] }
ble_pack sDAC_mem_34_2_LC_12_8_2 { sDAC_mem_34_2_THRU_LUT4_0, sDAC_mem_34[2] }
ble_pack sDAC_mem_34_3_LC_12_8_3 { sDAC_mem_34_3_THRU_LUT4_0, sDAC_mem_34[3] }
ble_pack sDAC_mem_34_4_LC_12_8_4 { sDAC_mem_34_4_THRU_LUT4_0, sDAC_mem_34[4] }
ble_pack sDAC_mem_34_5_LC_12_8_5 { sDAC_mem_34_5_THRU_LUT4_0, sDAC_mem_34[5] }
ble_pack sDAC_mem_34_6_LC_12_8_6 { sDAC_mem_34_6_THRU_LUT4_0, sDAC_mem_34[6] }
ble_pack sDAC_mem_34_7_LC_12_8_7 { sDAC_mem_34_7_THRU_LUT4_0, sDAC_mem_34[7] }
clb_pack LT_12_8 { sDAC_mem_34_0_LC_12_8_0, sDAC_mem_34_1_LC_12_8_1, sDAC_mem_34_2_LC_12_8_2, sDAC_mem_34_3_LC_12_8_3, sDAC_mem_34_4_LC_12_8_4, sDAC_mem_34_5_LC_12_8_5, sDAC_mem_34_6_LC_12_8_6, sDAC_mem_34_7_LC_12_8_7 }
set_location LT_12_8 12 8
ble_pack sDAC_mem_39_0_LC_12_9_0 { sDAC_mem_39_0_THRU_LUT4_0, sDAC_mem_39[0] }
ble_pack sDAC_mem_39_1_LC_12_9_1 { sDAC_mem_39_1_THRU_LUT4_0, sDAC_mem_39[1] }
ble_pack sDAC_mem_39_2_LC_12_9_2 { sDAC_mem_39_2_THRU_LUT4_0, sDAC_mem_39[2] }
ble_pack sDAC_mem_39_3_LC_12_9_3 { sDAC_mem_39_3_THRU_LUT4_0, sDAC_mem_39[3] }
ble_pack sDAC_mem_39_4_LC_12_9_4 { sDAC_mem_39_4_THRU_LUT4_0, sDAC_mem_39[4] }
ble_pack sDAC_mem_39_5_LC_12_9_5 { sDAC_mem_39_5_THRU_LUT4_0, sDAC_mem_39[5] }
ble_pack sDAC_mem_39_6_LC_12_9_6 { sDAC_mem_39_6_THRU_LUT4_0, sDAC_mem_39[6] }
ble_pack sDAC_mem_39_7_LC_12_9_7 { sDAC_mem_39_7_THRU_LUT4_0, sDAC_mem_39[7] }
clb_pack LT_12_9 { sDAC_mem_39_0_LC_12_9_0, sDAC_mem_39_1_LC_12_9_1, sDAC_mem_39_2_LC_12_9_2, sDAC_mem_39_3_LC_12_9_3, sDAC_mem_39_4_LC_12_9_4, sDAC_mem_39_5_LC_12_9_5, sDAC_mem_39_6_LC_12_9_6, sDAC_mem_39_7_LC_12_9_7 }
set_location LT_12_9 12 9
ble_pack un1_spoff_cry_0_c_inv_LC_12_10_0 { un1_spoff_cry_0_c_inv, un1_spoff_cry_0_c }
ble_pack un1_spoff_cry_1_c_inv_LC_12_10_1 { un1_spoff_cry_1_c_inv, un1_spoff_cry_1_c }
ble_pack un1_spoff_cry_2_c_inv_LC_12_10_2 { un1_spoff_cry_2_c_inv, un1_spoff_cry_2_c }
ble_pack un1_spoff_cry_3_c_inv_LC_12_10_3 { un1_spoff_cry_3_c_inv, un1_spoff_cry_3_c }
ble_pack un1_spoff_cry_4_c_inv_LC_12_10_4 { un1_spoff_cry_4_c_inv, un1_spoff_cry_4_c }
ble_pack un1_spoff_cry_5_c_inv_LC_12_10_5 { un1_spoff_cry_5_c_inv, un1_spoff_cry_5_c }
ble_pack un1_spoff_cry_6_c_inv_LC_12_10_6 { un1_spoff_cry_6_c_inv, un1_spoff_cry_6_c }
ble_pack un1_spoff_cry_7_c_inv_LC_12_10_7 { un1_spoff_cry_7_c_inv, un1_spoff_cry_7_c }
clb_pack LT_12_10 { un1_spoff_cry_0_c_inv_LC_12_10_0, un1_spoff_cry_1_c_inv_LC_12_10_1, un1_spoff_cry_2_c_inv_LC_12_10_2, un1_spoff_cry_3_c_inv_LC_12_10_3, un1_spoff_cry_4_c_inv_LC_12_10_4, un1_spoff_cry_5_c_inv_LC_12_10_5, un1_spoff_cry_6_c_inv_LC_12_10_6, un1_spoff_cry_7_c_inv_LC_12_10_7 }
set_location LT_12_10 12 10
ble_pack un1_spoff_cry_8_c_inv_LC_12_11_0 { un1_spoff_cry_8_c_inv, un1_spoff_cry_8_c }
ble_pack un1_spoff_cry_9_c_inv_LC_12_11_1 { un1_spoff_cry_9_c_inv, un1_spoff_cry_9_c }
ble_pack un1_spoff_cry_10_c_inv_LC_12_11_2 { un1_spoff_cry_10_c_inv, un1_spoff_cry_10_c }
ble_pack un1_spoff_cry_11_c_inv_LC_12_11_3 { un1_spoff_cry_11_c_inv, un1_spoff_cry_11_c }
ble_pack un1_spoff_cry_12_c_inv_LC_12_11_4 { un1_spoff_cry_12_c_inv, un1_spoff_cry_12_c }
ble_pack un1_spoff_cry_13_c_inv_LC_12_11_5 { un1_spoff_cry_13_c_inv, un1_spoff_cry_13_c }
ble_pack un1_spoff_cry_14_c_inv_LC_12_11_6 { un1_spoff_cry_14_c_inv, un1_spoff_cry_14_c }
ble_pack un1_spoff_cry_15_c_inv_LC_12_11_7 { un1_spoff_cry_15_c_inv, un1_spoff_cry_15_c }
clb_pack LT_12_11 { un1_spoff_cry_8_c_inv_LC_12_11_0, un1_spoff_cry_9_c_inv_LC_12_11_1, un1_spoff_cry_10_c_inv_LC_12_11_2, un1_spoff_cry_11_c_inv_LC_12_11_3, un1_spoff_cry_12_c_inv_LC_12_11_4, un1_spoff_cry_13_c_inv_LC_12_11_5, un1_spoff_cry_14_c_inv_LC_12_11_6, un1_spoff_cry_15_c_inv_LC_12_11_7 }
set_location LT_12_11 12 11
ble_pack un1_spoff_cry_16_c_inv_LC_12_12_0 { un1_spoff_cry_16_c_inv, un1_spoff_cry_16_c }
ble_pack un1_spoff_cry_17_c_inv_LC_12_12_1 { un1_spoff_cry_17_c_inv, un1_spoff_cry_17_c }
ble_pack un1_spoff_cry_18_c_inv_LC_12_12_2 { un1_spoff_cry_18_c_inv, un1_spoff_cry_18_c }
ble_pack un1_spoff_cry_19_c_inv_LC_12_12_3 { un1_spoff_cry_19_c_inv, un1_spoff_cry_19_c }
ble_pack un1_spoff_cry_20_c_inv_LC_12_12_4 { un1_spoff_cry_20_c_inv, un1_spoff_cry_20_c }
ble_pack un1_spoff_cry_21_c_inv_LC_12_12_5 { un1_spoff_cry_21_c_inv, un1_spoff_cry_21_c }
ble_pack un1_spoff_cry_22_c_inv_LC_12_12_6 { un1_spoff_cry_22_c_inv, un1_spoff_cry_22_c }
ble_pack un1_spoff_cry_23_c_inv_LC_12_12_7 { un1_spoff_cry_23_c_inv, un1_spoff_cry_23_c }
clb_pack LT_12_12 { un1_spoff_cry_16_c_inv_LC_12_12_0, un1_spoff_cry_17_c_inv_LC_12_12_1, un1_spoff_cry_18_c_inv_LC_12_12_2, un1_spoff_cry_19_c_inv_LC_12_12_3, un1_spoff_cry_20_c_inv_LC_12_12_4, un1_spoff_cry_21_c_inv_LC_12_12_5, un1_spoff_cry_22_c_inv_LC_12_12_6, un1_spoff_cry_23_c_inv_LC_12_12_7 }
set_location LT_12_12 12 12
ble_pack poff_obuf_RNO_LC_12_13_0 { poff_obuf_RNO }
ble_pack sbuttonModeStatus_LC_12_13_1 { sbuttonModeStatus_RNO, sbuttonModeStatus }
ble_pack sbuttonModeStatus_RNO_1_LC_12_13_7 { sbuttonModeStatus_RNO_1 }
clb_pack LT_12_13 { poff_obuf_RNO_LC_12_13_0, sbuttonModeStatus_LC_12_13_1, sbuttonModeStatus_RNO_1_LC_12_13_7 }
set_location LT_12_13 12 13
ble_pack sEEACQ_0_LC_12_14_0 { sEEACQ_0_THRU_LUT4_0, sEEACQ[0] }
ble_pack sEEACQ_1_LC_12_14_1 { sEEACQ_1_THRU_LUT4_0, sEEACQ[1] }
ble_pack sEEACQ_2_LC_12_14_2 { sEEACQ_2_THRU_LUT4_0, sEEACQ[2] }
ble_pack sEEACQ_3_LC_12_14_3 { sEEACQ_3_THRU_LUT4_0, sEEACQ[3] }
ble_pack sEEACQ_4_LC_12_14_4 { sEEACQ_4_THRU_LUT4_0, sEEACQ[4] }
ble_pack sEEACQ_5_LC_12_14_5 { sEEACQ_5_THRU_LUT4_0, sEEACQ[5] }
ble_pack sEEACQ_6_LC_12_14_6 { sEEACQ_6_THRU_LUT4_0, sEEACQ[6] }
ble_pack sEEACQ_7_LC_12_14_7 { sEEACQ_7_THRU_LUT4_0, sEEACQ[7] }
clb_pack LT_12_14 { sEEACQ_0_LC_12_14_0, sEEACQ_1_LC_12_14_1, sEEACQ_2_LC_12_14_2, sEEACQ_3_LC_12_14_3, sEEACQ_4_LC_12_14_4, sEEACQ_5_LC_12_14_5, sEEACQ_6_LC_12_14_6, sEEACQ_7_LC_12_14_7 }
set_location LT_12_14 12 14
ble_pack sEEACQ_10_LC_12_15_0 { sEEACQ_10_THRU_LUT4_0, sEEACQ[10] }
ble_pack sEEACQ_11_LC_12_15_1 { sEEACQ_11_THRU_LUT4_0, sEEACQ[11] }
ble_pack sEEACQ_12_LC_12_15_2 { sEEACQ_12_THRU_LUT4_0, sEEACQ[12] }
ble_pack sEEACQ_13_LC_12_15_3 { sEEACQ_13_THRU_LUT4_0, sEEACQ[13] }
ble_pack sEEACQ_14_LC_12_15_4 { sEEACQ_14_THRU_LUT4_0, sEEACQ[14] }
ble_pack sEEACQ_15_LC_12_15_5 { sEEACQ_15_THRU_LUT4_0, sEEACQ[15] }
ble_pack sEEACQ_8_LC_12_15_6 { sEEACQ_8_THRU_LUT4_0, sEEACQ[8] }
ble_pack sEEACQ_9_LC_12_15_7 { sEEACQ_9_THRU_LUT4_0, sEEACQ[9] }
clb_pack LT_12_15 { sEEACQ_10_LC_12_15_0, sEEACQ_11_LC_12_15_1, sEEACQ_12_LC_12_15_2, sEEACQ_13_LC_12_15_3, sEEACQ_14_LC_12_15_4, sEEACQ_15_LC_12_15_5, sEEACQ_8_LC_12_15_6, sEEACQ_9_LC_12_15_7 }
set_location LT_12_15 12 15
ble_pack sEEPoff_11_LC_12_16_0 { sEEPoff_11_THRU_LUT4_0, sEEPoff[11] }
ble_pack sEEPoff_12_LC_12_16_1 { sEEPoff_12_THRU_LUT4_0, sEEPoff[12] }
ble_pack sEEPoff_13_LC_12_16_2 { sEEPoff_13_THRU_LUT4_0, sEEPoff[13] }
ble_pack sEEPoff_14_LC_12_16_3 { sEEPoff_14_THRU_LUT4_0, sEEPoff[14] }
ble_pack sEEPoff_15_LC_12_16_4 { sEEPoff_15_THRU_LUT4_0, sEEPoff[15] }
ble_pack sEEPoff_8_LC_12_16_5 { sEEPoff_8_THRU_LUT4_0, sEEPoff[8] }
ble_pack sEEPoff_9_LC_12_16_6 { sEEPoff_9_THRU_LUT4_0, sEEPoff[9] }
clb_pack LT_12_16 { sEEPoff_11_LC_12_16_0, sEEPoff_12_LC_12_16_1, sEEPoff_13_LC_12_16_2, sEEPoff_14_LC_12_16_3, sEEPoff_15_LC_12_16_4, sEEPoff_8_LC_12_16_5, sEEPoff_9_LC_12_16_6 }
set_location LT_12_16 12 16
ble_pack un4_sacqtime_cry_23_c_RNI2CQM_LC_12_17_3 { un4_sacqtime_cry_23_c_RNI2CQM }
clb_pack LT_12_17 { un4_sacqtime_cry_23_c_RNI2CQM_LC_12_17_3 }
set_location LT_12_17 12 17
ble_pack RAM_DATA_1_5_LC_12_18_0 { RAM_DATA_1_5_THRU_LUT4_0, RAM_DATA_1[5] }
ble_pack RAM_DATA_1_1_LC_12_18_1 { RAM_DATA_1_1_THRU_LUT4_0, RAM_DATA_1[1] }
ble_pack RAM_DATA_1_10_LC_12_18_2 { RAM_DATA_1_10_THRU_LUT4_0, RAM_DATA_1[10] }
ble_pack RAM_DATA_1_11_LC_12_18_3 { RAM_DATA_1_11_THRU_LUT4_0, RAM_DATA_1[11] }
ble_pack RAM_DATA_1_13_LC_12_18_5 { RAM_DATA_1_13_THRU_LUT4_0, RAM_DATA_1[13] }
ble_pack RAM_DATA_1_14_LC_12_18_6 { RAM_DATA_1_14_THRU_LUT4_0, RAM_DATA_1[14] }
ble_pack RAM_DATA_1_2_LC_12_18_7 { RAM_DATA_1_2_THRU_LUT4_0, RAM_DATA_1[2] }
clb_pack LT_12_18 { RAM_DATA_1_5_LC_12_18_0, RAM_DATA_1_1_LC_12_18_1, RAM_DATA_1_10_LC_12_18_2, RAM_DATA_1_11_LC_12_18_3, RAM_DATA_1_13_LC_12_18_5, RAM_DATA_1_14_LC_12_18_6, RAM_DATA_1_2_LC_12_18_7 }
set_location LT_12_18 12 18
ble_pack RAM_DATA_1_6_LC_12_20_4 { RAM_DATA_1_6_THRU_LUT4_0, RAM_DATA_1[6] }
ble_pack RAM_DATA_1_0_LC_12_20_6 { RAM_DATA_1_0_THRU_LUT4_0, RAM_DATA_1[0] }
clb_pack LT_12_20 { RAM_DATA_1_6_LC_12_20_4, RAM_DATA_1_0_LC_12_20_6 }
set_location LT_12_20 12 20
ble_pack sDAC_mem_40_0_LC_13_3_0 { sDAC_mem_40_0_THRU_LUT4_0, sDAC_mem_40[0] }
ble_pack sDAC_mem_40_1_LC_13_3_1 { sDAC_mem_40_1_THRU_LUT4_0, sDAC_mem_40[1] }
ble_pack sDAC_mem_40_2_LC_13_3_2 { sDAC_mem_40_2_THRU_LUT4_0, sDAC_mem_40[2] }
ble_pack sDAC_mem_40_3_LC_13_3_3 { sDAC_mem_40_3_THRU_LUT4_0, sDAC_mem_40[3] }
ble_pack sDAC_mem_40_4_LC_13_3_4 { sDAC_mem_40_4_THRU_LUT4_0, sDAC_mem_40[4] }
ble_pack sDAC_mem_40_5_LC_13_3_5 { sDAC_mem_40_5_THRU_LUT4_0, sDAC_mem_40[5] }
ble_pack sDAC_mem_40_6_LC_13_3_6 { sDAC_mem_40_6_THRU_LUT4_0, sDAC_mem_40[6] }
ble_pack sDAC_mem_40_7_LC_13_3_7 { sDAC_mem_40_7_THRU_LUT4_0, sDAC_mem_40[7] }
clb_pack LT_13_3 { sDAC_mem_40_0_LC_13_3_0, sDAC_mem_40_1_LC_13_3_1, sDAC_mem_40_2_LC_13_3_2, sDAC_mem_40_3_LC_13_3_3, sDAC_mem_40_4_LC_13_3_4, sDAC_mem_40_5_LC_13_3_5, sDAC_mem_40_6_LC_13_3_6, sDAC_mem_40_7_LC_13_3_7 }
set_location LT_13_3 13 3
ble_pack sAddress_RNI9IH12_0_2_LC_13_4_0 { sAddress_RNI9IH12_0[2] }
ble_pack sAddress_RNI9IH12_3_2_LC_13_4_2 { sAddress_RNI9IH12_3[2] }
ble_pack sAddress_RNI9IH12_4_2_LC_13_4_3 { sAddress_RNI9IH12_4[2] }
ble_pack reset_rpi_ibuf_RNIRGF52_0_LC_13_4_5 { reset_rpi_ibuf_RNIRGF52_0 }
ble_pack sAddress_RNI9IH12_2_2_LC_13_4_6 { sAddress_RNI9IH12_2[2] }
ble_pack sAddress_RNI9IH12_1_LC_13_4_7 { sAddress_RNI9IH12[1] }
clb_pack LT_13_4 { sAddress_RNI9IH12_0_2_LC_13_4_0, sAddress_RNI9IH12_3_2_LC_13_4_2, sAddress_RNI9IH12_4_2_LC_13_4_3, reset_rpi_ibuf_RNIRGF52_0_LC_13_4_5, sAddress_RNI9IH12_2_2_LC_13_4_6, sAddress_RNI9IH12_1_LC_13_4_7 }
set_location LT_13_4 13 4
ble_pack sDAC_data_RNO_22_6_LC_13_5_0 { sDAC_data_RNO_22[6] }
ble_pack sDAC_data_RNO_10_6_LC_13_5_1 { sDAC_data_RNO_10[6] }
ble_pack sDAC_data_RNO_6_6_LC_13_5_2 { sDAC_data_RNO_6[6] }
ble_pack sDAC_data_RNO_1_6_LC_13_5_3 { sDAC_data_RNO_1[6] }
ble_pack sDAC_data_RNO_3_6_LC_13_5_4 { sDAC_data_RNO_3[6] }
ble_pack sDAC_data_RNO_0_6_LC_13_5_5 { sDAC_data_RNO_0[6] }
ble_pack sDAC_data_6_LC_13_5_6 { sDAC_data_RNO[6], sDAC_data[6] }
clb_pack LT_13_5 { sDAC_data_RNO_22_6_LC_13_5_0, sDAC_data_RNO_10_6_LC_13_5_1, sDAC_data_RNO_6_6_LC_13_5_2, sDAC_data_RNO_1_6_LC_13_5_3, sDAC_data_RNO_3_6_LC_13_5_4, sDAC_data_RNO_0_6_LC_13_5_5, sDAC_data_6_LC_13_5_6 }
set_location LT_13_5 13 5
ble_pack sDAC_mem_3_5_LC_13_6_0 { sDAC_mem_3_5_THRU_LUT4_0, sDAC_mem_3[5] }
ble_pack sDAC_data_RNO_27_8_LC_13_6_1 { sDAC_data_RNO_27[8] }
ble_pack sDAC_data_RNO_15_8_LC_13_6_2 { sDAC_data_RNO_15[8] }
ble_pack sDAC_data_RNO_17_8_LC_13_6_3 { sDAC_data_RNO_17[8] }
ble_pack sDAC_data_RNO_8_8_LC_13_6_4 { sDAC_data_RNO_8[8] }
ble_pack sDAC_data_RNO_16_8_LC_13_6_5 { sDAC_data_RNO_16[8] }
ble_pack sDAC_data_RNO_7_8_LC_13_6_6 { sDAC_data_RNO_7[8] }
ble_pack sDAC_data_RNO_2_8_LC_13_6_7 { sDAC_data_RNO_2[8] }
clb_pack LT_13_6 { sDAC_mem_3_5_LC_13_6_0, sDAC_data_RNO_27_8_LC_13_6_1, sDAC_data_RNO_15_8_LC_13_6_2, sDAC_data_RNO_17_8_LC_13_6_3, sDAC_data_RNO_8_8_LC_13_6_4, sDAC_data_RNO_16_8_LC_13_6_5, sDAC_data_RNO_7_8_LC_13_6_6, sDAC_data_RNO_2_8_LC_13_6_7 }
set_location LT_13_6 13 6
ble_pack sDAC_data_RNO_6_8_LC_13_7_0 { sDAC_data_RNO_6[8] }
ble_pack sDAC_data_RNO_1_8_LC_13_7_1 { sDAC_data_RNO_1[8] }
ble_pack sDAC_data_RNO_0_8_LC_13_7_2 { sDAC_data_RNO_0[8] }
ble_pack sDAC_data_8_LC_13_7_3 { sDAC_data_RNO[8], sDAC_data[8] }
ble_pack sDAC_data_RNO_22_8_LC_13_7_4 { sDAC_data_RNO_22[8] }
ble_pack sDAC_data_RNO_10_8_LC_13_7_5 { sDAC_data_RNO_10[8] }
ble_pack sDAC_data_RNO_3_8_LC_13_7_6 { sDAC_data_RNO_3[8] }
clb_pack LT_13_7 { sDAC_data_RNO_6_8_LC_13_7_0, sDAC_data_RNO_1_8_LC_13_7_1, sDAC_data_RNO_0_8_LC_13_7_2, sDAC_data_8_LC_13_7_3, sDAC_data_RNO_22_8_LC_13_7_4, sDAC_data_RNO_10_8_LC_13_7_5, sDAC_data_RNO_3_8_LC_13_7_6 }
set_location LT_13_7 13 7
ble_pack sDAC_mem_3_1_LC_13_8_0 { sDAC_mem_3_1_THRU_LUT4_0, sDAC_mem_3[1] }
ble_pack sDAC_data_RNO_27_4_LC_13_8_1 { sDAC_data_RNO_27[4] }
ble_pack sDAC_data_RNO_15_4_LC_13_8_2 { sDAC_data_RNO_15[4] }
ble_pack sDAC_data_RNO_17_4_LC_13_8_3 { sDAC_data_RNO_17[4] }
ble_pack sDAC_data_RNO_8_4_LC_13_8_4 { sDAC_data_RNO_8[4] }
ble_pack sDAC_data_RNO_16_4_LC_13_8_5 { sDAC_data_RNO_16[4] }
ble_pack sDAC_data_RNO_7_4_LC_13_8_6 { sDAC_data_RNO_7[4] }
ble_pack sDAC_data_RNO_2_4_LC_13_8_7 { sDAC_data_RNO_2[4] }
clb_pack LT_13_8 { sDAC_mem_3_1_LC_13_8_0, sDAC_data_RNO_27_4_LC_13_8_1, sDAC_data_RNO_15_4_LC_13_8_2, sDAC_data_RNO_17_4_LC_13_8_3, sDAC_data_RNO_8_4_LC_13_8_4, sDAC_data_RNO_16_4_LC_13_8_5, sDAC_data_RNO_7_4_LC_13_8_6, sDAC_data_RNO_2_4_LC_13_8_7 }
set_location LT_13_8 13 8
ble_pack sDAC_data_RNO_19_3_LC_13_9_0 { sDAC_data_RNO_19[3] }
ble_pack sDAC_data_RNO_18_3_LC_13_9_1 { sDAC_data_RNO_18[3] }
ble_pack sDAC_data_RNO_9_3_LC_13_9_2 { sDAC_data_RNO_9[3] }
ble_pack sDAC_data_RNO_18_4_LC_13_9_3 { sDAC_data_RNO_18[4] }
ble_pack sDAC_data_RNO_9_4_LC_13_9_4 { sDAC_data_RNO_9[4] }
ble_pack sDAC_data_RNO_19_4_LC_13_9_5 { sDAC_data_RNO_19[4] }
ble_pack sDAC_mem_12_0_LC_13_9_6 { sDAC_mem_12_0_THRU_LUT4_0, sDAC_mem_12[0] }
ble_pack sDAC_mem_12_1_LC_13_9_7 { sDAC_mem_12_1_THRU_LUT4_0, sDAC_mem_12[1] }
clb_pack LT_13_9 { sDAC_data_RNO_19_3_LC_13_9_0, sDAC_data_RNO_18_3_LC_13_9_1, sDAC_data_RNO_9_3_LC_13_9_2, sDAC_data_RNO_18_4_LC_13_9_3, sDAC_data_RNO_9_4_LC_13_9_4, sDAC_data_RNO_19_4_LC_13_9_5, sDAC_mem_12_0_LC_13_9_6, sDAC_mem_12_1_LC_13_9_7 }
set_location LT_13_9 13 9
ble_pack sDAC_data_RNO_24_8_LC_13_10_0 { sDAC_data_RNO_24[8] }
ble_pack sDAC_data_RNO_23_8_LC_13_10_1 { sDAC_data_RNO_23[8] }
ble_pack sDAC_data_RNO_11_8_LC_13_10_2 { sDAC_data_RNO_11[8] }
ble_pack sDAC_mem_28_5_LC_13_10_3 { sDAC_mem_28_5_THRU_LUT4_0, sDAC_mem_28[5] }
ble_pack sDAC_data_RNO_30_9_LC_13_10_4 { sDAC_data_RNO_30[9] }
ble_pack sDAC_data_RNO_25_9_LC_13_10_5 { sDAC_data_RNO_25[9] }
ble_pack sDAC_data_RNO_11_9_LC_13_10_6 { sDAC_data_RNO_11[9] }
ble_pack sDAC_data_RNO_31_9_LC_13_10_7 { sDAC_data_RNO_31[9] }
clb_pack LT_13_10 { sDAC_data_RNO_24_8_LC_13_10_0, sDAC_data_RNO_23_8_LC_13_10_1, sDAC_data_RNO_11_8_LC_13_10_2, sDAC_mem_28_5_LC_13_10_3, sDAC_data_RNO_30_9_LC_13_10_4, sDAC_data_RNO_25_9_LC_13_10_5, sDAC_data_RNO_11_9_LC_13_10_6, sDAC_data_RNO_31_9_LC_13_10_7 }
set_location LT_13_10 13 10
ble_pack sDAC_data_RNO_30_7_LC_13_11_0 { sDAC_data_RNO_30[7] }
ble_pack sDAC_data_RNO_25_7_LC_13_11_1 { sDAC_data_RNO_25[7] }
ble_pack sDAC_data_RNO_11_7_LC_13_11_2 { sDAC_data_RNO_11[7] }
ble_pack sDAC_data_RNO_31_7_LC_13_11_3 { sDAC_data_RNO_31[7] }
ble_pack sDAC_data_RNO_23_7_LC_13_11_4 { sDAC_data_RNO_23[7] }
ble_pack sDAC_data_RNO_24_7_LC_13_11_5 { sDAC_data_RNO_24[7] }
ble_pack sDAC_mem_24_4_LC_13_11_6 { sDAC_mem_24_4_THRU_LUT4_0, sDAC_mem_24[4] }
ble_pack sDAC_data_RNO_25_8_LC_13_11_7 { sDAC_data_RNO_25[8] }
clb_pack LT_13_11 { sDAC_data_RNO_30_7_LC_13_11_0, sDAC_data_RNO_25_7_LC_13_11_1, sDAC_data_RNO_11_7_LC_13_11_2, sDAC_data_RNO_31_7_LC_13_11_3, sDAC_data_RNO_23_7_LC_13_11_4, sDAC_data_RNO_24_7_LC_13_11_5, sDAC_mem_24_4_LC_13_11_6, sDAC_data_RNO_25_8_LC_13_11_7 }
set_location LT_13_11 13 11
ble_pack sDAC_data_RNO_31_4_LC_13_12_0 { sDAC_data_RNO_31[4] }
ble_pack sDAC_data_RNO_30_4_LC_13_12_1 { sDAC_data_RNO_30[4] }
ble_pack sDAC_data_RNO_25_4_LC_13_12_2 { sDAC_data_RNO_25[4] }
ble_pack sDAC_data_RNO_11_4_LC_13_12_3 { sDAC_data_RNO_11[4] }
ble_pack sDAC_data_RNO_23_4_LC_13_12_4 { sDAC_data_RNO_23[4] }
ble_pack sDAC_data_RNO_24_4_LC_13_12_5 { sDAC_data_RNO_24[4] }
ble_pack sDAC_mem_24_1_LC_13_12_6 { sDAC_mem_24_1_THRU_LUT4_0, sDAC_mem_24[1] }
ble_pack sDAC_data_RNO_25_5_LC_13_12_7 { sDAC_data_RNO_25[5] }
clb_pack LT_13_12 { sDAC_data_RNO_31_4_LC_13_12_0, sDAC_data_RNO_30_4_LC_13_12_1, sDAC_data_RNO_25_4_LC_13_12_2, sDAC_data_RNO_11_4_LC_13_12_3, sDAC_data_RNO_23_4_LC_13_12_4, sDAC_data_RNO_24_4_LC_13_12_5, sDAC_mem_24_1_LC_13_12_6, sDAC_data_RNO_25_5_LC_13_12_7 }
set_location LT_13_12 13 12
ble_pack sDAC_data_RNO_31_5_LC_13_13_0 { sDAC_data_RNO_31[5] }
ble_pack sDAC_mem_26_2_LC_13_13_1 { sDAC_mem_26_2_THRU_LUT4_0, sDAC_mem_26[2] }
ble_pack sDAC_data_RNO_31_8_LC_13_13_2 { sDAC_data_RNO_31[8] }
ble_pack sDAC_mem_26_5_LC_13_13_3 { sDAC_mem_26_5_THRU_LUT4_0, sDAC_mem_26[5] }
ble_pack spi_master_inst.sclk_gen_u0.delay_clk_i_RNISHDJ_LC_13_13_5 { spi_master_inst.sclk_gen_u0.delay_clk_i_RNISHDJ }
ble_pack spi_master_inst.sclk_gen_u0.falling_count_start_i_RNIK09A_LC_13_13_6 { spi_master_inst.sclk_gen_u0.falling_count_start_i_RNIK09A }
clb_pack LT_13_13 { sDAC_data_RNO_31_5_LC_13_13_0, sDAC_mem_26_2_LC_13_13_1, sDAC_data_RNO_31_8_LC_13_13_2, sDAC_mem_26_5_LC_13_13_3, spi_master_inst.sclk_gen_u0.delay_clk_i_RNISHDJ_LC_13_13_5, spi_master_inst.sclk_gen_u0.falling_count_start_i_RNIK09A_LC_13_13_6 }
set_location LT_13_13 13 13
ble_pack un1_sacqtime_cry_0_c_LC_13_14_0 { un1_sacqtime_cry_0_c }
ble_pack un1_sacqtime_cry_1_c_LC_13_14_1 { un1_sacqtime_cry_1_c }
ble_pack un1_sacqtime_cry_2_c_LC_13_14_2 { un1_sacqtime_cry_2_c }
ble_pack un1_sacqtime_cry_3_c_LC_13_14_3 { un1_sacqtime_cry_3_c }
ble_pack un1_sacqtime_cry_4_c_LC_13_14_4 { un1_sacqtime_cry_4_c }
ble_pack un1_sacqtime_cry_5_c_LC_13_14_5 { un1_sacqtime_cry_5_c }
ble_pack un1_sacqtime_cry_6_c_LC_13_14_6 { un1_sacqtime_cry_6_c }
ble_pack un1_sacqtime_cry_7_c_LC_13_14_7 { un1_sacqtime_cry_7_c }
clb_pack LT_13_14 { un1_sacqtime_cry_0_c_LC_13_14_0, un1_sacqtime_cry_1_c_LC_13_14_1, un1_sacqtime_cry_2_c_LC_13_14_2, un1_sacqtime_cry_3_c_LC_13_14_3, un1_sacqtime_cry_4_c_LC_13_14_4, un1_sacqtime_cry_5_c_LC_13_14_5, un1_sacqtime_cry_6_c_LC_13_14_6, un1_sacqtime_cry_7_c_LC_13_14_7 }
set_location LT_13_14 13 14
ble_pack un1_sacqtime_cry_8_c_LC_13_15_0 { un1_sacqtime_cry_8_c }
ble_pack un1_sacqtime_cry_9_c_LC_13_15_1 { un1_sacqtime_cry_9_c }
ble_pack un1_sacqtime_cry_10_c_LC_13_15_2 { un1_sacqtime_cry_10_c }
ble_pack un1_sacqtime_cry_11_c_LC_13_15_3 { un1_sacqtime_cry_11_c }
ble_pack un1_sacqtime_cry_12_c_LC_13_15_4 { un1_sacqtime_cry_12_c }
ble_pack un1_sacqtime_cry_13_c_LC_13_15_5 { un1_sacqtime_cry_13_c }
ble_pack un1_sacqtime_cry_14_c_LC_13_15_6 { un1_sacqtime_cry_14_c }
ble_pack un1_sacqtime_cry_15_c_LC_13_15_7 { un1_sacqtime_cry_15_c }
clb_pack LT_13_15 { un1_sacqtime_cry_8_c_LC_13_15_0, un1_sacqtime_cry_9_c_LC_13_15_1, un1_sacqtime_cry_10_c_LC_13_15_2, un1_sacqtime_cry_11_c_LC_13_15_3, un1_sacqtime_cry_12_c_LC_13_15_4, un1_sacqtime_cry_13_c_LC_13_15_5, un1_sacqtime_cry_14_c_LC_13_15_6, un1_sacqtime_cry_15_c_LC_13_15_7 }
set_location LT_13_15 13 15
ble_pack un1_sacqtime_cry_16_c_inv_LC_13_16_0 { un1_sacqtime_cry_16_c_inv, un1_sacqtime_cry_16_c }
ble_pack un1_sacqtime_cry_17_c_inv_LC_13_16_1 { un1_sacqtime_cry_17_c_inv, un1_sacqtime_cry_17_c }
ble_pack un1_sacqtime_cry_18_c_inv_LC_13_16_2 { un1_sacqtime_cry_18_c_inv, un1_sacqtime_cry_18_c }
ble_pack un1_sacqtime_cry_19_c_inv_LC_13_16_3 { un1_sacqtime_cry_19_c_inv, un1_sacqtime_cry_19_c }
ble_pack un1_sacqtime_cry_20_c_inv_LC_13_16_4 { un1_sacqtime_cry_20_c_inv, un1_sacqtime_cry_20_c }
ble_pack un1_sacqtime_cry_21_c_inv_LC_13_16_5 { un1_sacqtime_cry_21_c_inv, un1_sacqtime_cry_21_c }
ble_pack un1_sacqtime_cry_22_c_inv_LC_13_16_6 { un1_sacqtime_cry_22_c_inv, un1_sacqtime_cry_22_c }
ble_pack un1_sacqtime_cry_23_c_inv_LC_13_16_7 { un1_sacqtime_cry_23_c_inv, un1_sacqtime_cry_23_c }
clb_pack LT_13_16 { un1_sacqtime_cry_16_c_inv_LC_13_16_0, un1_sacqtime_cry_17_c_inv_LC_13_16_1, un1_sacqtime_cry_18_c_inv_LC_13_16_2, un1_sacqtime_cry_19_c_inv_LC_13_16_3, un1_sacqtime_cry_20_c_inv_LC_13_16_4, un1_sacqtime_cry_21_c_inv_LC_13_16_5, un1_sacqtime_cry_22_c_inv_LC_13_16_6, un1_sacqtime_cry_23_c_inv_LC_13_16_7 }
set_location LT_13_16 13 16
ble_pack un1_sacqtime_cry_23_THRU_LUT4_0_LC_13_17_0 { un1_sacqtime_cry_23_THRU_LUT4_0 }
ble_pack sADC_clk_prev_LC_13_17_1 { sADC_clk_prev_RNO, sADC_clk_prev }
ble_pack sADC_clk_prev_RNI4BVG_LC_13_17_6 { sADC_clk_prev_RNI4BVG }
ble_pack un4_sacqtime_cry_23_c_RNIJ7QO_LC_13_17_7 { un4_sacqtime_cry_23_c_RNIJ7QO }
clb_pack LT_13_17 { un1_sacqtime_cry_23_THRU_LUT4_0_LC_13_17_0, sADC_clk_prev_LC_13_17_1, sADC_clk_prev_RNI4BVG_LC_13_17_6, un4_sacqtime_cry_23_c_RNIJ7QO_LC_13_17_7 }
set_location LT_13_17 13 17
ble_pack sRAM_pointer_read_0_LC_13_18_0 { sRAM_pointer_read_RNO[0], sRAM_pointer_read[0], sRAM_pointer_read_cry_c[0] }
ble_pack sRAM_pointer_read_1_LC_13_18_1 { sRAM_pointer_read_RNO[1], sRAM_pointer_read[1], sRAM_pointer_read_cry_c[1] }
ble_pack sRAM_pointer_read_2_LC_13_18_2 { sRAM_pointer_read_RNO[2], sRAM_pointer_read[2], sRAM_pointer_read_cry_c[2] }
ble_pack sRAM_pointer_read_3_LC_13_18_3 { sRAM_pointer_read_RNO[3], sRAM_pointer_read[3], sRAM_pointer_read_cry_c[3] }
ble_pack sRAM_pointer_read_4_LC_13_18_4 { sRAM_pointer_read_RNO[4], sRAM_pointer_read[4], sRAM_pointer_read_cry_c[4] }
ble_pack sRAM_pointer_read_5_LC_13_18_5 { sRAM_pointer_read_RNO[5], sRAM_pointer_read[5], sRAM_pointer_read_cry_c[5] }
ble_pack sRAM_pointer_read_6_LC_13_18_6 { sRAM_pointer_read_RNO[6], sRAM_pointer_read[6], sRAM_pointer_read_cry_c[6] }
ble_pack sRAM_pointer_read_7_LC_13_18_7 { sRAM_pointer_read_RNO[7], sRAM_pointer_read[7], sRAM_pointer_read_cry_c[7] }
clb_pack LT_13_18 { sRAM_pointer_read_0_LC_13_18_0, sRAM_pointer_read_1_LC_13_18_1, sRAM_pointer_read_2_LC_13_18_2, sRAM_pointer_read_3_LC_13_18_3, sRAM_pointer_read_4_LC_13_18_4, sRAM_pointer_read_5_LC_13_18_5, sRAM_pointer_read_6_LC_13_18_6, sRAM_pointer_read_7_LC_13_18_7 }
set_location LT_13_18 13 18
ble_pack sRAM_pointer_read_8_LC_13_19_0 { sRAM_pointer_read_RNO[8], sRAM_pointer_read[8], sRAM_pointer_read_cry_c[8] }
ble_pack sRAM_pointer_read_9_LC_13_19_1 { sRAM_pointer_read_RNO[9], sRAM_pointer_read[9], sRAM_pointer_read_cry_c[9] }
ble_pack sRAM_pointer_read_10_LC_13_19_2 { sRAM_pointer_read_RNO[10], sRAM_pointer_read[10], sRAM_pointer_read_cry_c[10] }
ble_pack sRAM_pointer_read_11_LC_13_19_3 { sRAM_pointer_read_RNO[11], sRAM_pointer_read[11], sRAM_pointer_read_cry_c[11] }
ble_pack sRAM_pointer_read_12_LC_13_19_4 { sRAM_pointer_read_RNO[12], sRAM_pointer_read[12], sRAM_pointer_read_cry_c[12] }
ble_pack sRAM_pointer_read_13_LC_13_19_5 { sRAM_pointer_read_RNO[13], sRAM_pointer_read[13], sRAM_pointer_read_cry_c[13] }
ble_pack sRAM_pointer_read_14_LC_13_19_6 { sRAM_pointer_read_RNO[14], sRAM_pointer_read[14], sRAM_pointer_read_cry_c[14] }
ble_pack sRAM_pointer_read_15_LC_13_19_7 { sRAM_pointer_read_RNO[15], sRAM_pointer_read[15], sRAM_pointer_read_cry_c[15] }
clb_pack LT_13_19 { sRAM_pointer_read_8_LC_13_19_0, sRAM_pointer_read_9_LC_13_19_1, sRAM_pointer_read_10_LC_13_19_2, sRAM_pointer_read_11_LC_13_19_3, sRAM_pointer_read_12_LC_13_19_4, sRAM_pointer_read_13_LC_13_19_5, sRAM_pointer_read_14_LC_13_19_6, sRAM_pointer_read_15_LC_13_19_7 }
set_location LT_13_19 13 19
ble_pack sRAM_pointer_read_16_LC_13_20_0 { sRAM_pointer_read_RNO[16], sRAM_pointer_read[16], sRAM_pointer_read_cry_c[16] }
ble_pack sRAM_pointer_read_17_LC_13_20_1 { sRAM_pointer_read_RNO[17], sRAM_pointer_read[17], sRAM_pointer_read_cry_c[17] }
ble_pack sRAM_pointer_read_18_LC_13_20_2 { sRAM_pointer_read_RNO[18], sRAM_pointer_read[18] }
clb_pack LT_13_20 { sRAM_pointer_read_16_LC_13_20_0, sRAM_pointer_read_17_LC_13_20_1, sRAM_pointer_read_18_LC_13_20_2 }
set_location LT_13_20 13 20
ble_pack sDAC_mem_36_0_LC_14_3_0 { sDAC_mem_36_0_THRU_LUT4_0, sDAC_mem_36[0] }
ble_pack sDAC_mem_36_1_LC_14_3_1 { sDAC_mem_36_1_THRU_LUT4_0, sDAC_mem_36[1] }
ble_pack sDAC_mem_36_2_LC_14_3_2 { sDAC_mem_36_2_THRU_LUT4_0, sDAC_mem_36[2] }
ble_pack sDAC_mem_36_3_LC_14_3_3 { sDAC_mem_36_3_THRU_LUT4_0, sDAC_mem_36[3] }
ble_pack sDAC_mem_36_4_LC_14_3_4 { sDAC_mem_36_4_THRU_LUT4_0, sDAC_mem_36[4] }
ble_pack sDAC_mem_36_5_LC_14_3_5 { sDAC_mem_36_5_THRU_LUT4_0, sDAC_mem_36[5] }
ble_pack sDAC_mem_36_6_LC_14_3_6 { sDAC_mem_36_6_THRU_LUT4_0, sDAC_mem_36[6] }
ble_pack sDAC_mem_36_7_LC_14_3_7 { sDAC_mem_36_7_THRU_LUT4_0, sDAC_mem_36[7] }
clb_pack LT_14_3 { sDAC_mem_36_0_LC_14_3_0, sDAC_mem_36_1_LC_14_3_1, sDAC_mem_36_2_LC_14_3_2, sDAC_mem_36_3_LC_14_3_3, sDAC_mem_36_4_LC_14_3_4, sDAC_mem_36_5_LC_14_3_5, sDAC_mem_36_6_LC_14_3_6, sDAC_mem_36_7_LC_14_3_7 }
set_location LT_14_3 14 3
ble_pack sDAC_data_RNO_29_6_LC_14_4_0 { sDAC_data_RNO_29[6] }
ble_pack sDAC_mem_18_3_LC_14_4_1 { sDAC_mem_18_3_THRU_LUT4_0, sDAC_mem_18[3] }
ble_pack sDAC_data_RNO_29_7_LC_14_4_2 { sDAC_data_RNO_29[7] }
ble_pack sDAC_mem_18_4_LC_14_4_3 { sDAC_mem_18_4_THRU_LUT4_0, sDAC_mem_18[4] }
ble_pack sDAC_data_RNO_29_8_LC_14_4_4 { sDAC_data_RNO_29[8] }
ble_pack sDAC_mem_18_5_LC_14_4_5 { sDAC_mem_18_5_THRU_LUT4_0, sDAC_mem_18[5] }
ble_pack sDAC_data_RNO_29_9_LC_14_4_6 { sDAC_data_RNO_29[9] }
ble_pack sDAC_mem_18_6_LC_14_4_7 { sDAC_mem_18_6_THRU_LUT4_0, sDAC_mem_18[6] }
clb_pack LT_14_4 { sDAC_data_RNO_29_6_LC_14_4_0, sDAC_mem_18_3_LC_14_4_1, sDAC_data_RNO_29_7_LC_14_4_2, sDAC_mem_18_4_LC_14_4_3, sDAC_data_RNO_29_8_LC_14_4_4, sDAC_mem_18_5_LC_14_4_5, sDAC_data_RNO_29_9_LC_14_4_6, sDAC_mem_18_6_LC_14_4_7 }
set_location LT_14_4 14 4
ble_pack sDAC_data_RNO_19_7_LC_14_5_0 { sDAC_data_RNO_19[7] }
ble_pack sDAC_data_RNO_18_7_LC_14_5_1 { sDAC_data_RNO_18[7] }
ble_pack sDAC_data_RNO_9_7_LC_14_5_2 { sDAC_data_RNO_9[7] }
ble_pack sDAC_data_RNO_18_8_LC_14_5_3 { sDAC_data_RNO_18[8] }
ble_pack sDAC_data_RNO_9_8_LC_14_5_4 { sDAC_data_RNO_9[8] }
ble_pack sDAC_data_RNO_19_8_LC_14_5_5 { sDAC_data_RNO_19[8] }
ble_pack sDAC_mem_12_4_LC_14_5_6 { sDAC_mem_12_4_THRU_LUT4_0, sDAC_mem_12[4] }
ble_pack sDAC_mem_12_5_LC_14_5_7 { sDAC_mem_12_5_THRU_LUT4_0, sDAC_mem_12[5] }
clb_pack LT_14_5 { sDAC_data_RNO_19_7_LC_14_5_0, sDAC_data_RNO_18_7_LC_14_5_1, sDAC_data_RNO_9_7_LC_14_5_2, sDAC_data_RNO_18_8_LC_14_5_3, sDAC_data_RNO_9_8_LC_14_5_4, sDAC_data_RNO_19_8_LC_14_5_5, sDAC_mem_12_4_LC_14_5_6, sDAC_mem_12_5_LC_14_5_7 }
set_location LT_14_5 14 5
ble_pack sDAC_data_RNO_13_5_LC_14_6_0 { sDAC_data_RNO_13[5] }
ble_pack sDAC_data_RNO_5_5_LC_14_6_1 { sDAC_data_RNO_5[5] }
ble_pack sDAC_mem_6_2_LC_14_6_2 { sDAC_mem_6_2_THRU_LUT4_0, sDAC_mem_6[2] }
ble_pack sDAC_data_RNO_13_6_LC_14_6_3 { sDAC_data_RNO_13[6] }
ble_pack sDAC_data_RNO_5_6_LC_14_6_4 { sDAC_data_RNO_5[6] }
ble_pack sDAC_mem_6_3_LC_14_6_5 { sDAC_mem_6_3_THRU_LUT4_0, sDAC_mem_6[3] }
ble_pack sDAC_data_RNO_13_7_LC_14_6_6 { sDAC_data_RNO_13[7] }
ble_pack sDAC_data_RNO_5_7_LC_14_6_7 { sDAC_data_RNO_5[7] }
clb_pack LT_14_6 { sDAC_data_RNO_13_5_LC_14_6_0, sDAC_data_RNO_5_5_LC_14_6_1, sDAC_mem_6_2_LC_14_6_2, sDAC_data_RNO_13_6_LC_14_6_3, sDAC_data_RNO_5_6_LC_14_6_4, sDAC_mem_6_3_LC_14_6_5, sDAC_data_RNO_13_7_LC_14_6_6, sDAC_data_RNO_5_7_LC_14_6_7 }
set_location LT_14_6 14 6
ble_pack sDAC_data_RNO_28_6_LC_14_7_0 { sDAC_data_RNO_28[6] }
ble_pack sDAC_mem_16_3_LC_14_7_1 { sDAC_mem_16_3_THRU_LUT4_0, sDAC_mem_16[3] }
ble_pack sDAC_data_RNO_28_7_LC_14_7_2 { sDAC_data_RNO_28[7] }
ble_pack sDAC_mem_16_4_LC_14_7_3 { sDAC_mem_16_4_THRU_LUT4_0, sDAC_mem_16[4] }
ble_pack sDAC_data_RNO_28_8_LC_14_7_4 { sDAC_data_RNO_28[8] }
ble_pack sDAC_mem_16_5_LC_14_7_5 { sDAC_mem_16_5_THRU_LUT4_0, sDAC_mem_16[5] }
ble_pack sDAC_data_RNO_28_9_LC_14_7_6 { sDAC_data_RNO_28[9] }
ble_pack sDAC_mem_16_6_LC_14_7_7 { sDAC_mem_16_6_THRU_LUT4_0, sDAC_mem_16[6] }
clb_pack LT_14_7 { sDAC_data_RNO_28_6_LC_14_7_0, sDAC_mem_16_3_LC_14_7_1, sDAC_data_RNO_28_7_LC_14_7_2, sDAC_mem_16_4_LC_14_7_3, sDAC_data_RNO_28_8_LC_14_7_4, sDAC_mem_16_5_LC_14_7_5, sDAC_data_RNO_28_9_LC_14_7_6, sDAC_mem_16_6_LC_14_7_7 }
set_location LT_14_7 14 7
ble_pack sDAC_data_RNO_10_4_LC_14_8_0 { sDAC_data_RNO_10[4] }
ble_pack sDAC_data_RNO_3_4_LC_14_8_1 { sDAC_data_RNO_3[4] }
ble_pack sDAC_data_RNO_1_4_LC_14_8_2 { sDAC_data_RNO_1[4] }
ble_pack sDAC_data_RNO_0_4_LC_14_8_3 { sDAC_data_RNO_0[4] }
ble_pack sDAC_data_4_LC_14_8_4 { sDAC_data_RNO[4], sDAC_data[4] }
ble_pack sDAC_data_RNO_6_4_LC_14_8_5 { sDAC_data_RNO_6[4] }
ble_pack sDAC_data_RNO_22_4_LC_14_8_6 { sDAC_data_RNO_22[4] }
clb_pack LT_14_8 { sDAC_data_RNO_10_4_LC_14_8_0, sDAC_data_RNO_3_4_LC_14_8_1, sDAC_data_RNO_1_4_LC_14_8_2, sDAC_data_RNO_0_4_LC_14_8_3, sDAC_data_4_LC_14_8_4, sDAC_data_RNO_6_4_LC_14_8_5, sDAC_data_RNO_22_4_LC_14_8_6 }
set_location LT_14_8 14 8
ble_pack sDAC_data_RNO_19_5_LC_14_9_0 { sDAC_data_RNO_19[5] }
ble_pack sDAC_data_RNO_18_5_LC_14_9_1 { sDAC_data_RNO_18[5] }
ble_pack sDAC_data_RNO_9_5_LC_14_9_2 { sDAC_data_RNO_9[5] }
ble_pack sDAC_data_RNO_18_6_LC_14_9_3 { sDAC_data_RNO_18[6] }
ble_pack sDAC_data_RNO_9_6_LC_14_9_4 { sDAC_data_RNO_9[6] }
ble_pack sDAC_data_RNO_19_6_LC_14_9_5 { sDAC_data_RNO_19[6] }
ble_pack sDAC_mem_12_2_LC_14_9_6 { sDAC_mem_12_2_THRU_LUT4_0, sDAC_mem_12[2] }
ble_pack sDAC_mem_12_3_LC_14_9_7 { sDAC_mem_12_3_THRU_LUT4_0, sDAC_mem_12[3] }
clb_pack LT_14_9 { sDAC_data_RNO_19_5_LC_14_9_0, sDAC_data_RNO_18_5_LC_14_9_1, sDAC_data_RNO_9_5_LC_14_9_2, sDAC_data_RNO_18_6_LC_14_9_3, sDAC_data_RNO_9_6_LC_14_9_4, sDAC_data_RNO_19_6_LC_14_9_5, sDAC_mem_12_2_LC_14_9_6, sDAC_mem_12_3_LC_14_9_7 }
set_location LT_14_9 14 9
ble_pack un5_sdacdyn_cry_0_c_inv_LC_14_10_0 { un5_sdacdyn_cry_0_c_inv, un5_sdacdyn_cry_0_c }
ble_pack un5_sdacdyn_cry_1_c_inv_LC_14_10_1 { un5_sdacdyn_cry_1_c_inv, un5_sdacdyn_cry_1_c }
ble_pack un5_sdacdyn_cry_2_c_inv_LC_14_10_2 { un5_sdacdyn_cry_2_c_inv, un5_sdacdyn_cry_2_c }
ble_pack un5_sdacdyn_cry_3_c_inv_LC_14_10_3 { un5_sdacdyn_cry_3_c_inv, un5_sdacdyn_cry_3_c }
ble_pack un5_sdacdyn_cry_4_c_inv_LC_14_10_4 { un5_sdacdyn_cry_4_c_inv, un5_sdacdyn_cry_4_c }
ble_pack un5_sdacdyn_cry_5_c_inv_LC_14_10_5 { un5_sdacdyn_cry_5_c_inv, un5_sdacdyn_cry_5_c }
ble_pack un5_sdacdyn_cry_6_c_inv_LC_14_10_6 { un5_sdacdyn_cry_6_c_inv, un5_sdacdyn_cry_6_c }
ble_pack un5_sdacdyn_cry_7_c_inv_LC_14_10_7 { un5_sdacdyn_cry_7_c_inv, un5_sdacdyn_cry_7_c }
clb_pack LT_14_10 { un5_sdacdyn_cry_0_c_inv_LC_14_10_0, un5_sdacdyn_cry_1_c_inv_LC_14_10_1, un5_sdacdyn_cry_2_c_inv_LC_14_10_2, un5_sdacdyn_cry_3_c_inv_LC_14_10_3, un5_sdacdyn_cry_4_c_inv_LC_14_10_4, un5_sdacdyn_cry_5_c_inv_LC_14_10_5, un5_sdacdyn_cry_6_c_inv_LC_14_10_6, un5_sdacdyn_cry_7_c_inv_LC_14_10_7 }
set_location LT_14_10 14 10
ble_pack un5_sdacdyn_cry_8_c_inv_LC_14_11_0 { un5_sdacdyn_cry_8_c_inv, un5_sdacdyn_cry_8_c }
ble_pack un5_sdacdyn_cry_9_c_inv_LC_14_11_1 { un5_sdacdyn_cry_9_c_inv, un5_sdacdyn_cry_9_c }
ble_pack un5_sdacdyn_cry_10_c_inv_LC_14_11_2 { un5_sdacdyn_cry_10_c_inv, un5_sdacdyn_cry_10_c }
ble_pack un5_sdacdyn_cry_11_c_inv_LC_14_11_3 { un5_sdacdyn_cry_11_c_inv, un5_sdacdyn_cry_11_c }
ble_pack un5_sdacdyn_cry_12_c_inv_LC_14_11_4 { un5_sdacdyn_cry_12_c_inv, un5_sdacdyn_cry_12_c }
ble_pack un5_sdacdyn_cry_13_c_inv_LC_14_11_5 { un5_sdacdyn_cry_13_c_inv, un5_sdacdyn_cry_13_c }
ble_pack un5_sdacdyn_cry_14_c_inv_LC_14_11_6 { un5_sdacdyn_cry_14_c_inv, un5_sdacdyn_cry_14_c }
ble_pack un5_sdacdyn_cry_15_c_inv_LC_14_11_7 { un5_sdacdyn_cry_15_c_inv, un5_sdacdyn_cry_15_c }
clb_pack LT_14_11 { un5_sdacdyn_cry_8_c_inv_LC_14_11_0, un5_sdacdyn_cry_9_c_inv_LC_14_11_1, un5_sdacdyn_cry_10_c_inv_LC_14_11_2, un5_sdacdyn_cry_11_c_inv_LC_14_11_3, un5_sdacdyn_cry_12_c_inv_LC_14_11_4, un5_sdacdyn_cry_13_c_inv_LC_14_11_5, un5_sdacdyn_cry_14_c_inv_LC_14_11_6, un5_sdacdyn_cry_15_c_inv_LC_14_11_7 }
set_location LT_14_11 14 11
ble_pack un5_sdacdyn_cry_16_c_LC_14_12_0 { un5_sdacdyn_cry_16_c }
ble_pack un5_sdacdyn_cry_17_c_LC_14_12_1 { un5_sdacdyn_cry_17_c }
ble_pack un5_sdacdyn_cry_18_c_LC_14_12_2 { un5_sdacdyn_cry_18_c }
ble_pack un5_sdacdyn_cry_19_c_LC_14_12_3 { un5_sdacdyn_cry_19_c }
ble_pack un5_sdacdyn_cry_20_c_LC_14_12_4 { un5_sdacdyn_cry_20_c }
ble_pack un5_sdacdyn_cry_21_c_LC_14_12_5 { un5_sdacdyn_cry_21_c }
ble_pack un5_sdacdyn_cry_22_c_LC_14_12_6 { un5_sdacdyn_cry_22_c }
ble_pack un5_sdacdyn_cry_23_c_LC_14_12_7 { un5_sdacdyn_cry_23_c }
clb_pack LT_14_12 { un5_sdacdyn_cry_16_c_LC_14_12_0, un5_sdacdyn_cry_17_c_LC_14_12_1, un5_sdacdyn_cry_18_c_LC_14_12_2, un5_sdacdyn_cry_19_c_LC_14_12_3, un5_sdacdyn_cry_20_c_LC_14_12_4, un5_sdacdyn_cry_21_c_LC_14_12_5, un5_sdacdyn_cry_22_c_LC_14_12_6, un5_sdacdyn_cry_23_c_LC_14_12_7 }
set_location LT_14_12 14 12
ble_pack un5_sdacdyn_cry_23_c_RNIELG28_LC_14_13_0 { un5_sdacdyn_cry_23_c_RNIELG28 }
ble_pack sDAC_mem_pointer_0_LC_14_13_1 { sDAC_mem_pointer_RNO[0], sDAC_mem_pointer[0] }
ble_pack sDAC_data_RNO_30_10_LC_14_13_2 { sDAC_data_RNO_30[10] }
ble_pack sDAC_data_RNO_31_10_LC_14_13_3 { sDAC_data_RNO_31[10] }
ble_pack sDAC_mem_pointer_1_LC_14_13_4 { sDAC_mem_pointer_RNO[1], sDAC_mem_pointer[1] }
ble_pack sDAC_data_10_LC_14_13_5 { sDAC_data_RNO[10], sDAC_data[10] }
ble_pack sDAC_data_RNO_30_5_LC_14_13_6 { sDAC_data_RNO_30[5] }
ble_pack sDAC_data_RNO_30_8_LC_14_13_7 { sDAC_data_RNO_30[8] }
clb_pack LT_14_13 { un5_sdacdyn_cry_23_c_RNIELG28_LC_14_13_0, sDAC_mem_pointer_0_LC_14_13_1, sDAC_data_RNO_30_10_LC_14_13_2, sDAC_data_RNO_31_10_LC_14_13_3, sDAC_mem_pointer_1_LC_14_13_4, sDAC_data_10_LC_14_13_5, sDAC_data_RNO_30_5_LC_14_13_6, sDAC_data_RNO_30_8_LC_14_13_7 }
set_location LT_14_13 14 13
ble_pack sDAC_data_RNO_23_9_LC_14_14_0 { sDAC_data_RNO_23[9] }
ble_pack sDAC_mem_28_6_LC_14_14_1 { sDAC_mem_28_6_THRU_LUT4_0, sDAC_mem_28[6] }
ble_pack sDAC_data_RNO_24_3_LC_14_14_2 { sDAC_data_RNO_24[3] }
ble_pack sDAC_data_RNO_24_6_LC_14_14_3 { sDAC_data_RNO_24[6] }
ble_pack sDAC_data_RNO_24_9_LC_14_14_4 { sDAC_data_RNO_24[9] }
ble_pack sDAC_data_RNO_28_3_LC_14_14_5 { sDAC_data_RNO_28[3] }
ble_pack sDAC_data_RNO_28_4_LC_14_14_6 { sDAC_data_RNO_28[4] }
ble_pack sDAC_data_RNO_28_5_LC_14_14_7 { sDAC_data_RNO_28[5] }
clb_pack LT_14_14 { sDAC_data_RNO_23_9_LC_14_14_0, sDAC_mem_28_6_LC_14_14_1, sDAC_data_RNO_24_3_LC_14_14_2, sDAC_data_RNO_24_6_LC_14_14_3, sDAC_data_RNO_24_9_LC_14_14_4, sDAC_data_RNO_28_3_LC_14_14_5, sDAC_data_RNO_28_4_LC_14_14_6, sDAC_data_RNO_28_5_LC_14_14_7 }
set_location LT_14_14 14 14
ble_pack sDAC_mem_27_0_LC_14_15_0 { sDAC_mem_27_0_THRU_LUT4_0, sDAC_mem_27[0] }
ble_pack sDAC_mem_27_1_LC_14_15_1 { sDAC_mem_27_1_THRU_LUT4_0, sDAC_mem_27[1] }
ble_pack sDAC_mem_27_2_LC_14_15_2 { sDAC_mem_27_2_THRU_LUT4_0, sDAC_mem_27[2] }
ble_pack sDAC_mem_27_3_LC_14_15_3 { sDAC_mem_27_3_THRU_LUT4_0, sDAC_mem_27[3] }
ble_pack sDAC_mem_27_4_LC_14_15_4 { sDAC_mem_27_4_THRU_LUT4_0, sDAC_mem_27[4] }
ble_pack sDAC_mem_27_5_LC_14_15_5 { sDAC_mem_27_5_THRU_LUT4_0, sDAC_mem_27[5] }
ble_pack sDAC_mem_27_6_LC_14_15_6 { sDAC_mem_27_6_THRU_LUT4_0, sDAC_mem_27[6] }
ble_pack sDAC_mem_27_7_LC_14_15_7 { sDAC_mem_27_7_THRU_LUT4_0, sDAC_mem_27[7] }
clb_pack LT_14_15 { sDAC_mem_27_0_LC_14_15_0, sDAC_mem_27_1_LC_14_15_1, sDAC_mem_27_2_LC_14_15_2, sDAC_mem_27_3_LC_14_15_3, sDAC_mem_27_4_LC_14_15_4, sDAC_mem_27_5_LC_14_15_5, sDAC_mem_27_6_LC_14_15_6, sDAC_mem_27_7_LC_14_15_7 }
set_location LT_14_15 14 15
ble_pack sEEPonPoff_0_LC_14_16_0 { sEEPonPoff_0_THRU_LUT4_0, sEEPonPoff[0] }
ble_pack sEEPonPoff_1_LC_14_16_1 { sEEPonPoff_1_THRU_LUT4_0, sEEPonPoff[1] }
ble_pack sEEPonPoff_2_LC_14_16_2 { sEEPonPoff_2_THRU_LUT4_0, sEEPonPoff[2] }
ble_pack sEEPonPoff_3_LC_14_16_3 { sEEPonPoff_3_THRU_LUT4_0, sEEPonPoff[3] }
ble_pack sEEPonPoff_4_LC_14_16_4 { sEEPonPoff_4_THRU_LUT4_0, sEEPonPoff[4] }
ble_pack sEEPonPoff_5_LC_14_16_5 { sEEPonPoff_5_THRU_LUT4_0, sEEPonPoff[5] }
ble_pack sEEPonPoff_6_LC_14_16_6 { sEEPonPoff_6_THRU_LUT4_0, sEEPonPoff[6] }
ble_pack sEEPonPoff_7_LC_14_16_7 { sEEPonPoff_7_THRU_LUT4_0, sEEPonPoff[7] }
clb_pack LT_14_16 { sEEPonPoff_0_LC_14_16_0, sEEPonPoff_1_LC_14_16_1, sEEPonPoff_2_LC_14_16_2, sEEPonPoff_3_LC_14_16_3, sEEPonPoff_4_LC_14_16_4, sEEPonPoff_5_LC_14_16_5, sEEPonPoff_6_LC_14_16_6, sEEPonPoff_7_LC_14_16_7 }
set_location LT_14_16 14 16
ble_pack un4_spoff_cry_0_c_inv_LC_14_17_0 { un4_spoff_cry_0_c_inv, un4_spoff_cry_0_c }
ble_pack un4_spoff_cry_1_c_inv_LC_14_17_1 { un4_spoff_cry_1_c_inv, un4_spoff_cry_1_c }
ble_pack un4_spoff_cry_2_c_inv_LC_14_17_2 { un4_spoff_cry_2_c_inv, un4_spoff_cry_2_c }
ble_pack un4_spoff_cry_3_c_inv_LC_14_17_3 { un4_spoff_cry_3_c_inv, un4_spoff_cry_3_c }
ble_pack un4_spoff_cry_4_c_inv_LC_14_17_4 { un4_spoff_cry_4_c_inv, un4_spoff_cry_4_c }
ble_pack un4_spoff_cry_5_c_inv_LC_14_17_5 { un4_spoff_cry_5_c_inv, un4_spoff_cry_5_c }
ble_pack un4_spoff_cry_6_c_inv_LC_14_17_6 { un4_spoff_cry_6_c_inv, un4_spoff_cry_6_c }
ble_pack un4_spoff_cry_7_c_inv_LC_14_17_7 { un4_spoff_cry_7_c_inv, un4_spoff_cry_7_c }
clb_pack LT_14_17 { un4_spoff_cry_0_c_inv_LC_14_17_0, un4_spoff_cry_1_c_inv_LC_14_17_1, un4_spoff_cry_2_c_inv_LC_14_17_2, un4_spoff_cry_3_c_inv_LC_14_17_3, un4_spoff_cry_4_c_inv_LC_14_17_4, un4_spoff_cry_5_c_inv_LC_14_17_5, un4_spoff_cry_6_c_inv_LC_14_17_6, un4_spoff_cry_7_c_inv_LC_14_17_7 }
set_location LT_14_17 14 17
ble_pack un4_spoff_cry_8_c_LC_14_18_0 { un4_spoff_cry_8_c }
ble_pack un4_spoff_cry_9_c_LC_14_18_1 { un4_spoff_cry_9_c }
ble_pack un4_spoff_cry_10_c_LC_14_18_2 { un4_spoff_cry_10_c }
ble_pack un4_spoff_cry_11_c_LC_14_18_3 { un4_spoff_cry_11_c }
ble_pack un4_spoff_cry_12_c_LC_14_18_4 { un4_spoff_cry_12_c }
ble_pack un4_spoff_cry_13_c_LC_14_18_5 { un4_spoff_cry_13_c }
ble_pack un4_spoff_cry_14_c_LC_14_18_6 { un4_spoff_cry_14_c }
ble_pack un4_spoff_cry_15_c_LC_14_18_7 { un4_spoff_cry_15_c }
clb_pack LT_14_18 { un4_spoff_cry_8_c_LC_14_18_0, un4_spoff_cry_9_c_LC_14_18_1, un4_spoff_cry_10_c_LC_14_18_2, un4_spoff_cry_11_c_LC_14_18_3, un4_spoff_cry_12_c_LC_14_18_4, un4_spoff_cry_13_c_LC_14_18_5, un4_spoff_cry_14_c_LC_14_18_6, un4_spoff_cry_15_c_LC_14_18_7 }
set_location LT_14_18 14 18
ble_pack un4_spoff_cry_16_c_LC_14_19_0 { un4_spoff_cry_16_c }
ble_pack un4_spoff_cry_17_c_LC_14_19_1 { un4_spoff_cry_17_c }
ble_pack un4_spoff_cry_18_c_LC_14_19_2 { un4_spoff_cry_18_c }
ble_pack un4_spoff_cry_19_c_LC_14_19_3 { un4_spoff_cry_19_c }
ble_pack un4_spoff_cry_20_c_LC_14_19_4 { un4_spoff_cry_20_c }
ble_pack un4_spoff_cry_21_c_LC_14_19_5 { un4_spoff_cry_21_c }
ble_pack un4_spoff_cry_22_c_LC_14_19_6 { un4_spoff_cry_22_c }
ble_pack un4_spoff_cry_23_c_LC_14_19_7 { un4_spoff_cry_23_c }
clb_pack LT_14_19 { un4_spoff_cry_16_c_LC_14_19_0, un4_spoff_cry_17_c_LC_14_19_1, un4_spoff_cry_18_c_LC_14_19_2, un4_spoff_cry_19_c_LC_14_19_3, un4_spoff_cry_20_c_LC_14_19_4, un4_spoff_cry_21_c_LC_14_19_5, un4_spoff_cry_22_c_LC_14_19_6, un4_spoff_cry_23_c_LC_14_19_7 }
set_location LT_14_19 14 19
ble_pack un4_spoff_cry_23_THRU_LUT4_0_LC_14_20_0 { un4_spoff_cry_23_THRU_LUT4_0 }
clb_pack LT_14_20 { un4_spoff_cry_23_THRU_LUT4_0_LC_14_20_0 }
set_location LT_14_20 14 20
ble_pack spi_master_inst.spi_data_path_u1.data_in_3_LC_15_3_1 { spi_master_inst.spi_data_path_u1.data_in_3_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.data_in[3] }
ble_pack spi_master_inst.spi_data_path_u1.data_in_4_LC_15_3_2 { spi_master_inst.spi_data_path_u1.data_in_4_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.data_in[4] }
ble_pack spi_master_inst.spi_data_path_u1.data_in_7_LC_15_3_5 { spi_master_inst.spi_data_path_u1.data_in_7_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.data_in[7] }
ble_pack spi_master_inst.spi_data_path_u1.data_in_8_LC_15_3_6 { spi_master_inst.spi_data_path_u1.data_in_8_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.data_in[8] }
ble_pack spi_master_inst.spi_data_path_u1.data_in_9_LC_15_3_7 { spi_master_inst.spi_data_path_u1.data_in_9_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.data_in[9] }
clb_pack LT_15_3 { spi_master_inst.spi_data_path_u1.data_in_3_LC_15_3_1, spi_master_inst.spi_data_path_u1.data_in_4_LC_15_3_2, spi_master_inst.spi_data_path_u1.data_in_7_LC_15_3_5, spi_master_inst.spi_data_path_u1.data_in_8_LC_15_3_6, spi_master_inst.spi_data_path_u1.data_in_9_LC_15_3_7 }
set_location LT_15_3 15 3
ble_pack sEEDAC_0_LC_15_4_0 { sEEDAC_0_THRU_LUT4_0, sEEDAC[0] }
ble_pack sEEDAC_1_LC_15_4_1 { sEEDAC_1_THRU_LUT4_0, sEEDAC[1] }
ble_pack sEEDAC_2_LC_15_4_2 { sEEDAC_2_THRU_LUT4_0, sEEDAC[2] }
ble_pack sEEDAC_3_LC_15_4_3 { sEEDAC_3_THRU_LUT4_0, sEEDAC[3] }
ble_pack sEEDAC_4_LC_15_4_4 { sEEDAC_4_THRU_LUT4_0, sEEDAC[4] }
ble_pack sEEDAC_5_LC_15_4_5 { sEEDAC_5_THRU_LUT4_0, sEEDAC[5] }
ble_pack sEEDAC_6_LC_15_4_6 { sEEDAC_6_THRU_LUT4_0, sEEDAC[6] }
ble_pack sEEDAC_7_LC_15_4_7 { sEEDAC_7_THRU_LUT4_0, sEEDAC[7] }
clb_pack LT_15_4 { sEEDAC_0_LC_15_4_0, sEEDAC_1_LC_15_4_1, sEEDAC_2_LC_15_4_2, sEEDAC_3_LC_15_4_3, sEEDAC_4_LC_15_4_4, sEEDAC_5_LC_15_4_5, sEEDAC_6_LC_15_4_6, sEEDAC_7_LC_15_4_7 }
set_location LT_15_4 15 4
ble_pack sDAC_data_RNO_10_7_LC_15_5_0 { sDAC_data_RNO_10[7] }
ble_pack sDAC_data_RNO_22_7_LC_15_5_1 { sDAC_data_RNO_22[7] }
ble_pack sDAC_data_RNO_6_7_LC_15_5_2 { sDAC_data_RNO_6[7] }
ble_pack sDAC_data_RNO_1_7_LC_15_5_3 { sDAC_data_RNO_1[7] }
ble_pack sDAC_data_RNO_3_7_LC_15_5_4 { sDAC_data_RNO_3[7] }
ble_pack sDAC_data_RNO_0_7_LC_15_5_5 { sDAC_data_RNO_0[7] }
ble_pack sDAC_data_7_LC_15_5_6 { sDAC_data_RNO[7], sDAC_data[7] }
clb_pack LT_15_5 { sDAC_data_RNO_10_7_LC_15_5_0, sDAC_data_RNO_22_7_LC_15_5_1, sDAC_data_RNO_6_7_LC_15_5_2, sDAC_data_RNO_1_7_LC_15_5_3, sDAC_data_RNO_3_7_LC_15_5_4, sDAC_data_RNO_0_7_LC_15_5_5, sDAC_data_7_LC_15_5_6 }
set_location LT_15_5 15 5
ble_pack sDAC_data_RNO_1_9_LC_15_6_0 { sDAC_data_RNO_1[9] }
ble_pack sDAC_data_RNO_0_9_LC_15_6_1 { sDAC_data_RNO_0[9] }
ble_pack sDAC_data_9_LC_15_6_2 { sDAC_data_RNO[9], sDAC_data[9] }
ble_pack sDAC_data_RNO_6_9_LC_15_6_3 { sDAC_data_RNO_6[9] }
ble_pack sDAC_data_RNO_22_9_LC_15_6_4 { sDAC_data_RNO_22[9] }
ble_pack sDAC_data_RNO_10_9_LC_15_6_5 { sDAC_data_RNO_10[9] }
ble_pack sDAC_data_RNO_3_9_LC_15_6_6 { sDAC_data_RNO_3[9] }
clb_pack LT_15_6 { sDAC_data_RNO_1_9_LC_15_6_0, sDAC_data_RNO_0_9_LC_15_6_1, sDAC_data_9_LC_15_6_2, sDAC_data_RNO_6_9_LC_15_6_3, sDAC_data_RNO_22_9_LC_15_6_4, sDAC_data_RNO_10_9_LC_15_6_5, sDAC_data_RNO_3_9_LC_15_6_6 }
set_location LT_15_6 15 6
ble_pack sDAC_data_RNO_20_8_LC_15_7_0 { sDAC_data_RNO_20[8] }
ble_pack sDAC_mem_20_5_LC_15_7_1 { sDAC_mem_20_5_THRU_LUT4_0, sDAC_mem_20[5] }
ble_pack sDAC_data_RNO_20_9_LC_15_7_2 { sDAC_data_RNO_20[9] }
ble_pack sDAC_mem_20_6_LC_15_7_3 { sDAC_mem_20_6_THRU_LUT4_0, sDAC_mem_20[6] }
ble_pack sDAC_data_RNO_21_3_LC_15_7_4 { sDAC_data_RNO_21[3] }
ble_pack sDAC_data_RNO_21_4_LC_15_7_5 { sDAC_data_RNO_21[4] }
ble_pack sDAC_data_RNO_21_5_LC_15_7_6 { sDAC_data_RNO_21[5] }
ble_pack sDAC_data_RNO_21_6_LC_15_7_7 { sDAC_data_RNO_21[6] }
clb_pack LT_15_7 { sDAC_data_RNO_20_8_LC_15_7_0, sDAC_mem_20_5_LC_15_7_1, sDAC_data_RNO_20_9_LC_15_7_2, sDAC_mem_20_6_LC_15_7_3, sDAC_data_RNO_21_3_LC_15_7_4, sDAC_data_RNO_21_4_LC_15_7_5, sDAC_data_RNO_21_5_LC_15_7_6, sDAC_data_RNO_21_6_LC_15_7_7 }
set_location LT_15_7 15 7
ble_pack sDAC_mem_4_3_LC_15_8_2 { sDAC_mem_4_3_THRU_LUT4_0, sDAC_mem_4[3] }
ble_pack sDAC_data_RNO_12_7_LC_15_8_3 { sDAC_data_RNO_12[7] }
ble_pack sDAC_data_RNO_4_7_LC_15_8_4 { sDAC_data_RNO_4[7] }
ble_pack sDAC_mem_4_4_LC_15_8_5 { sDAC_mem_4_4_THRU_LUT4_0, sDAC_mem_4[4] }
ble_pack sDAC_data_RNO_12_8_LC_15_8_6 { sDAC_data_RNO_12[8] }
ble_pack sDAC_data_RNO_4_8_LC_15_8_7 { sDAC_data_RNO_4[8] }
clb_pack LT_15_8 { sDAC_mem_4_3_LC_15_8_2, sDAC_data_RNO_12_7_LC_15_8_3, sDAC_data_RNO_4_7_LC_15_8_4, sDAC_mem_4_4_LC_15_8_5, sDAC_data_RNO_12_8_LC_15_8_6, sDAC_data_RNO_4_8_LC_15_8_7 }
set_location LT_15_8 15 8
ble_pack sDAC_data_RNO_13_8_LC_15_9_0 { sDAC_data_RNO_13[8] }
ble_pack sDAC_data_RNO_5_8_LC_15_9_1 { sDAC_data_RNO_5[8] }
ble_pack sDAC_mem_6_5_LC_15_9_2 { sDAC_mem_6_5_THRU_LUT4_0, sDAC_mem_6[5] }
ble_pack sDAC_data_RNO_13_9_LC_15_9_3 { sDAC_data_RNO_13[9] }
ble_pack sDAC_data_RNO_5_9_LC_15_9_4 { sDAC_data_RNO_5[9] }
ble_pack sDAC_mem_6_6_LC_15_9_5 { sDAC_mem_6_6_THRU_LUT4_0, sDAC_mem_6[6] }
ble_pack sDAC_data_RNO_16_10_LC_15_9_6 { sDAC_data_RNO_16[10] }
ble_pack sDAC_data_RNO_7_10_LC_15_9_7 { sDAC_data_RNO_7[10] }
clb_pack LT_15_9 { sDAC_data_RNO_13_8_LC_15_9_0, sDAC_data_RNO_5_8_LC_15_9_1, sDAC_mem_6_5_LC_15_9_2, sDAC_data_RNO_13_9_LC_15_9_3, sDAC_data_RNO_5_9_LC_15_9_4, sDAC_mem_6_6_LC_15_9_5, sDAC_data_RNO_16_10_LC_15_9_6, sDAC_data_RNO_7_10_LC_15_9_7 }
set_location LT_15_9 15 9
ble_pack sDAC_data_RNO_12_9_LC_15_10_0 { sDAC_data_RNO_12[9] }
ble_pack sDAC_data_RNO_4_9_LC_15_10_1 { sDAC_data_RNO_4[9] }
ble_pack sDAC_mem_4_6_LC_15_10_2 { sDAC_mem_4_6_THRU_LUT4_0, sDAC_mem_4[6] }
ble_pack sDAC_data_RNO_13_10_LC_15_10_3 { sDAC_data_RNO_13[10] }
ble_pack sDAC_data_RNO_5_10_LC_15_10_4 { sDAC_data_RNO_5[10] }
ble_pack sDAC_data_RNO_13_3_LC_15_10_5 { sDAC_data_RNO_13[3] }
ble_pack sDAC_data_RNO_5_3_LC_15_10_6 { sDAC_data_RNO_5[3] }
ble_pack sDAC_data_RNO_13_4_LC_15_10_7 { sDAC_data_RNO_13[4] }
clb_pack LT_15_10 { sDAC_data_RNO_12_9_LC_15_10_0, sDAC_data_RNO_4_9_LC_15_10_1, sDAC_mem_4_6_LC_15_10_2, sDAC_data_RNO_13_10_LC_15_10_3, sDAC_data_RNO_5_10_LC_15_10_4, sDAC_data_RNO_13_3_LC_15_10_5, sDAC_data_RNO_5_3_LC_15_10_6, sDAC_data_RNO_13_4_LC_15_10_7 }
set_location LT_15_10 15 10
ble_pack sDAC_data_RNO_27_10_LC_15_11_0 { sDAC_data_RNO_27[10] }
ble_pack sDAC_mem_2_7_LC_15_11_1 { sDAC_mem_2_7_THRU_LUT4_0, sDAC_mem_2[7] }
ble_pack sDAC_data_RNO_18_10_LC_15_11_2 { sDAC_data_RNO_18[10] }
ble_pack sDAC_data_RNO_9_10_LC_15_11_3 { sDAC_data_RNO_9[10] }
ble_pack sDAC_data_RNO_19_10_LC_15_11_4 { sDAC_data_RNO_19[10] }
ble_pack sDAC_data_RNO_17_10_LC_15_11_5 { sDAC_data_RNO_17[10] }
ble_pack sDAC_data_RNO_8_10_LC_15_11_6 { sDAC_data_RNO_8[10] }
ble_pack sDAC_data_RNO_2_10_LC_15_11_7 { sDAC_data_RNO_2[10] }
clb_pack LT_15_11 { sDAC_data_RNO_27_10_LC_15_11_0, sDAC_mem_2_7_LC_15_11_1, sDAC_data_RNO_18_10_LC_15_11_2, sDAC_data_RNO_9_10_LC_15_11_3, sDAC_data_RNO_19_10_LC_15_11_4, sDAC_data_RNO_17_10_LC_15_11_5, sDAC_data_RNO_8_10_LC_15_11_6, sDAC_data_RNO_2_10_LC_15_11_7 }
set_location LT_15_11 15 11
ble_pack button_debounce_counter_esr_RNO_0_23_LC_15_12_0 { button_debounce_counter_esr_RNO_0[23] }
ble_pack sCounter_RNITC6L_19_LC_15_12_1 { sCounter_RNITC6L[19] }
ble_pack spi_slave_inst.spi_cs_i_LC_15_12_2 { spi_slave_inst.spi_cs_i }
ble_pack sDAC_data_RNO_3_10_LC_15_12_4 { sDAC_data_RNO_3[10] }
ble_pack sDAC_data_RNO_0_10_LC_15_12_5 { sDAC_data_RNO_0[10] }
ble_pack sbuttonModeStatus_RNO_0_LC_15_12_6 { sbuttonModeStatus_RNO_0 }
clb_pack LT_15_12 { button_debounce_counter_esr_RNO_0_23_LC_15_12_0, sCounter_RNITC6L_19_LC_15_12_1, spi_slave_inst.spi_cs_i_LC_15_12_2, sDAC_data_RNO_3_10_LC_15_12_4, sDAC_data_RNO_0_10_LC_15_12_5, sbuttonModeStatus_RNO_0_LC_15_12_6 }
set_location LT_15_12 15 12
ble_pack sDAC_data_RNO_21_10_LC_15_13_0 { sDAC_data_RNO_21[10] }
ble_pack sDAC_data_RNO_28_10_LC_15_13_1 { sDAC_data_RNO_28[10] }
ble_pack sDAC_data_RNO_22_10_LC_15_13_2 { sDAC_data_RNO_22[10] }
ble_pack sDAC_data_RNO_10_10_LC_15_13_3 { sDAC_data_RNO_10[10] }
ble_pack sDAC_data_RNO_20_10_LC_15_13_4 { sDAC_data_RNO_20[10] }
ble_pack sDAC_data_RNO_29_10_LC_15_13_5 { sDAC_data_RNO_29[10] }
ble_pack sDAC_mem_16_7_LC_15_13_6 { sDAC_mem_16_7_THRU_LUT4_0, sDAC_mem_16[7] }
ble_pack sDAC_data_RNO_25_10_LC_15_13_7 { sDAC_data_RNO_25[10] }
clb_pack LT_15_13 { sDAC_data_RNO_21_10_LC_15_13_0, sDAC_data_RNO_28_10_LC_15_13_1, sDAC_data_RNO_22_10_LC_15_13_2, sDAC_data_RNO_10_10_LC_15_13_3, sDAC_data_RNO_20_10_LC_15_13_4, sDAC_data_RNO_29_10_LC_15_13_5, sDAC_mem_16_7_LC_15_13_6, sDAC_data_RNO_25_10_LC_15_13_7 }
set_location LT_15_13 15 13
ble_pack sDAC_data_RNO_24_10_LC_15_14_0 { sDAC_data_RNO_24[10] }
ble_pack sDAC_data_RNO_23_10_LC_15_14_1 { sDAC_data_RNO_23[10] }
ble_pack sDAC_data_RNO_11_10_LC_15_14_2 { sDAC_data_RNO_11[10] }
ble_pack sDAC_mem_28_7_LC_15_14_3 { sDAC_mem_28_7_THRU_LUT4_0, sDAC_mem_28[7] }
ble_pack sDAC_data_RNO_31_3_LC_15_14_4 { sDAC_data_RNO_31[3] }
ble_pack sDAC_data_RNO_30_3_LC_15_14_5 { sDAC_data_RNO_30[3] }
ble_pack sDAC_data_RNO_25_3_LC_15_14_6 { sDAC_data_RNO_25[3] }
ble_pack sDAC_data_RNO_11_3_LC_15_14_7 { sDAC_data_RNO_11[3] }
clb_pack LT_15_14 { sDAC_data_RNO_24_10_LC_15_14_0, sDAC_data_RNO_23_10_LC_15_14_1, sDAC_data_RNO_11_10_LC_15_14_2, sDAC_mem_28_7_LC_15_14_3, sDAC_data_RNO_31_3_LC_15_14_4, sDAC_data_RNO_30_3_LC_15_14_5, sDAC_data_RNO_25_3_LC_15_14_6, sDAC_data_RNO_11_3_LC_15_14_7 }
set_location LT_15_14 15 14
ble_pack sDAC_data_RNO_21_7_LC_15_15_0 { sDAC_data_RNO_21[7] }
ble_pack sDAC_mem_22_4_LC_15_15_1 { sDAC_mem_22_4_THRU_LUT4_0, sDAC_mem_22[4] }
ble_pack sDAC_data_RNO_21_8_LC_15_15_2 { sDAC_data_RNO_21[8] }
ble_pack sDAC_mem_22_5_LC_15_15_3 { sDAC_mem_22_5_THRU_LUT4_0, sDAC_mem_22[5] }
ble_pack sDAC_data_RNO_21_9_LC_15_15_4 { sDAC_data_RNO_21[9] }
ble_pack sDAC_mem_22_6_LC_15_15_5 { sDAC_mem_22_6_THRU_LUT4_0, sDAC_mem_22[6] }
ble_pack sDAC_data_RNO_23_3_LC_15_15_6 { sDAC_data_RNO_23[3] }
ble_pack sDAC_data_RNO_23_6_LC_15_15_7 { sDAC_data_RNO_23[6] }
clb_pack LT_15_15 { sDAC_data_RNO_21_7_LC_15_15_0, sDAC_mem_22_4_LC_15_15_1, sDAC_data_RNO_21_8_LC_15_15_2, sDAC_mem_22_5_LC_15_15_3, sDAC_data_RNO_21_9_LC_15_15_4, sDAC_mem_22_6_LC_15_15_5, sDAC_data_RNO_23_3_LC_15_15_6, sDAC_data_RNO_23_6_LC_15_15_7 }
set_location LT_15_15 15 15
ble_pack sbuttonModeStatus_RNO_4_LC_15_16_0 { sbuttonModeStatus_RNO_4 }
ble_pack sbuttonModeStatus_RNO_5_LC_15_16_1 { sbuttonModeStatus_RNO_5 }
ble_pack sbuttonModeStatus_RNO_2_LC_15_16_2 { sbuttonModeStatus_RNO_2 }
ble_pack sAddress_RNI9IH12_6_LC_15_16_3 { sAddress_RNI9IH12[6] }
ble_pack RAM_nWE_obuf_RNO_LC_15_16_6 { RAM_nWE_obuf_RNO }
clb_pack LT_15_16 { sbuttonModeStatus_RNO_4_LC_15_16_0, sbuttonModeStatus_RNO_5_LC_15_16_1, sbuttonModeStatus_RNO_2_LC_15_16_2, sAddress_RNI9IH12_6_LC_15_16_3, RAM_nWE_obuf_RNO_LC_15_16_6 }
set_location LT_15_16 15 16
ble_pack sRead_data_RNO_0_LC_15_17_1 { sRead_data_RNO_0 }
ble_pack sRead_data_LC_15_17_2 { sRead_data_RNO, sRead_data }
ble_pack sCounterRAM_RNIS8L63_1_LC_15_17_4 { sCounterRAM_RNIS8L63[1] }
ble_pack sSPI_MSB0LSB1_LC_15_17_5 { sSPI_MSB0LSB1_RNO, sSPI_MSB0LSB1 }
ble_pack sADC_clk_LC_15_17_6 { sADC_clk_RNO, sADC_clk }
clb_pack LT_15_17 { sRead_data_RNO_0_LC_15_17_1, sRead_data_LC_15_17_2, sCounterRAM_RNIS8L63_1_LC_15_17_4, sSPI_MSB0LSB1_LC_15_17_5, sADC_clk_LC_15_17_6 }
set_location LT_15_17 15 17
ble_pack sRead_data_RNI74VQ_LC_15_18_6 { sRead_data_RNI74VQ }
ble_pack sCounterRAM_RNISREI1_7_LC_15_18_7 { sCounterRAM_RNISREI1[7] }
clb_pack LT_15_18 { sRead_data_RNI74VQ_LC_15_18_6, sCounterRAM_RNISREI1_7_LC_15_18_7 }
set_location LT_15_18 15 18
ble_pack RAM_DATA_1_3_LC_15_20_4 { RAM_DATA_1_3_THRU_LUT4_0, RAM_DATA_1[3] }
clb_pack LT_15_20 { RAM_DATA_1_3_LC_15_20_4 }
set_location LT_15_20 15 20
ble_pack sDAC_mem_19_4_LC_16_3_0 { sDAC_mem_19_4_THRU_LUT4_0, sDAC_mem_19[4] }
ble_pack sDAC_mem_19_5_LC_16_3_1 { sDAC_mem_19_5_THRU_LUT4_0, sDAC_mem_19[5] }
ble_pack sDAC_mem_19_6_LC_16_3_2 { sDAC_mem_19_6_THRU_LUT4_0, sDAC_mem_19[6] }
ble_pack sDAC_mem_19_7_LC_16_3_3 { sDAC_mem_19_7_THRU_LUT4_0, sDAC_mem_19[7] }
clb_pack LT_16_3 { sDAC_mem_19_4_LC_16_3_0, sDAC_mem_19_5_LC_16_3_1, sDAC_mem_19_6_LC_16_3_2, sDAC_mem_19_7_LC_16_3_3 }
set_location LT_16_3 16 3
ble_pack sDAC_mem_21_0_LC_16_4_0 { sDAC_mem_21_0_THRU_LUT4_0, sDAC_mem_21[0] }
ble_pack sDAC_mem_21_1_LC_16_4_1 { sDAC_mem_21_1_THRU_LUT4_0, sDAC_mem_21[1] }
ble_pack sDAC_mem_21_2_LC_16_4_2 { sDAC_mem_21_2_THRU_LUT4_0, sDAC_mem_21[2] }
ble_pack sDAC_mem_21_3_LC_16_4_3 { sDAC_mem_21_3_THRU_LUT4_0, sDAC_mem_21[3] }
ble_pack sDAC_mem_21_4_LC_16_4_4 { sDAC_mem_21_4_THRU_LUT4_0, sDAC_mem_21[4] }
ble_pack sDAC_mem_21_5_LC_16_4_5 { sDAC_mem_21_5_THRU_LUT4_0, sDAC_mem_21[5] }
ble_pack sDAC_mem_21_6_LC_16_4_6 { sDAC_mem_21_6_THRU_LUT4_0, sDAC_mem_21[6] }
ble_pack sDAC_mem_21_7_LC_16_4_7 { sDAC_mem_21_7_THRU_LUT4_0, sDAC_mem_21[7] }
clb_pack LT_16_4 { sDAC_mem_21_0_LC_16_4_0, sDAC_mem_21_1_LC_16_4_1, sDAC_mem_21_2_LC_16_4_2, sDAC_mem_21_3_LC_16_4_3, sDAC_mem_21_4_LC_16_4_4, sDAC_mem_21_5_LC_16_4_5, sDAC_mem_21_6_LC_16_4_6, sDAC_mem_21_7_LC_16_4_7 }
set_location LT_16_4 16 4
ble_pack sDAC_mem_3_4_LC_16_5_0 { sDAC_mem_3_4_THRU_LUT4_0, sDAC_mem_3[4] }
ble_pack sDAC_data_RNO_27_7_LC_16_5_1 { sDAC_data_RNO_27[7] }
ble_pack sDAC_data_RNO_15_7_LC_16_5_2 { sDAC_data_RNO_15[7] }
ble_pack sDAC_data_RNO_16_7_LC_16_5_3 { sDAC_data_RNO_16[7] }
ble_pack sDAC_data_RNO_7_7_LC_16_5_4 { sDAC_data_RNO_7[7] }
ble_pack sDAC_data_RNO_2_7_LC_16_5_5 { sDAC_data_RNO_2[7] }
ble_pack sDAC_data_RNO_8_7_LC_16_5_6 { sDAC_data_RNO_8[7] }
ble_pack sDAC_data_RNO_17_7_LC_16_5_7 { sDAC_data_RNO_17[7] }
clb_pack LT_16_5 { sDAC_mem_3_4_LC_16_5_0, sDAC_data_RNO_27_7_LC_16_5_1, sDAC_data_RNO_15_7_LC_16_5_2, sDAC_data_RNO_16_7_LC_16_5_3, sDAC_data_RNO_7_7_LC_16_5_4, sDAC_data_RNO_2_7_LC_16_5_5, sDAC_data_RNO_8_7_LC_16_5_6, sDAC_data_RNO_17_7_LC_16_5_7 }
set_location LT_16_5 16 5
ble_pack sDAC_mem_3_6_LC_16_6_0 { sDAC_mem_3_6_THRU_LUT4_0, sDAC_mem_3[6] }
ble_pack sDAC_data_RNO_27_9_LC_16_6_1 { sDAC_data_RNO_27[9] }
ble_pack sDAC_data_RNO_15_9_LC_16_6_2 { sDAC_data_RNO_15[9] }
ble_pack sDAC_data_RNO_17_9_LC_16_6_3 { sDAC_data_RNO_17[9] }
ble_pack sDAC_data_RNO_8_9_LC_16_6_4 { sDAC_data_RNO_8[9] }
ble_pack sDAC_data_RNO_16_9_LC_16_6_5 { sDAC_data_RNO_16[9] }
ble_pack sDAC_data_RNO_7_9_LC_16_6_6 { sDAC_data_RNO_7[9] }
ble_pack sDAC_data_RNO_2_9_LC_16_6_7 { sDAC_data_RNO_2[9] }
clb_pack LT_16_6 { sDAC_mem_3_6_LC_16_6_0, sDAC_data_RNO_27_9_LC_16_6_1, sDAC_data_RNO_15_9_LC_16_6_2, sDAC_data_RNO_17_9_LC_16_6_3, sDAC_data_RNO_8_9_LC_16_6_4, sDAC_data_RNO_16_9_LC_16_6_5, sDAC_data_RNO_7_9_LC_16_6_6, sDAC_data_RNO_2_9_LC_16_6_7 }
set_location LT_16_6 16 6
ble_pack sDAC_mem_32_6_LC_16_7_0 { sDAC_mem_32_6_THRU_LUT4_0, sDAC_mem_32[6] }
ble_pack sDAC_data_RNO_26_9_LC_16_7_1 { sDAC_data_RNO_26[9] }
ble_pack sDAC_data_RNO_14_9_LC_16_7_2 { sDAC_data_RNO_14[9] }
ble_pack sDAC_data_RNO_20_3_LC_16_7_3 { sDAC_data_RNO_20[3] }
ble_pack sDAC_data_RNO_20_4_LC_16_7_4 { sDAC_data_RNO_20[4] }
ble_pack sDAC_data_RNO_20_5_LC_16_7_5 { sDAC_data_RNO_20[5] }
ble_pack sDAC_data_RNO_20_6_LC_16_7_6 { sDAC_data_RNO_20[6] }
ble_pack sDAC_data_RNO_20_7_LC_16_7_7 { sDAC_data_RNO_20[7] }
clb_pack LT_16_7 { sDAC_mem_32_6_LC_16_7_0, sDAC_data_RNO_26_9_LC_16_7_1, sDAC_data_RNO_14_9_LC_16_7_2, sDAC_data_RNO_20_3_LC_16_7_3, sDAC_data_RNO_20_4_LC_16_7_4, sDAC_data_RNO_20_5_LC_16_7_5, sDAC_data_RNO_20_6_LC_16_7_6, sDAC_data_RNO_20_7_LC_16_7_7 }
set_location LT_16_7 16 7
ble_pack sDAC_mem_pointer_RNI3NFH_1_LC_16_8_0 { sDAC_mem_pointer_RNI3NFH[1] }
ble_pack sDAC_mem_pointer_2_LC_16_8_1 { sDAC_mem_pointer_RNO[2], sDAC_mem_pointer[2], sDAC_mem_pointer_RNI6K7Q[2] }
ble_pack sDAC_mem_pointer_3_LC_16_8_2 { sDAC_mem_pointer_RNO[3], sDAC_mem_pointer[3], sDAC_mem_pointer_RNIAIV21_0[3] }
ble_pack sDAC_mem_pointer_4_LC_16_8_3 { sDAC_mem_pointer_RNO[4], sDAC_mem_pointer[4], sDAC_mem_pointer_RNO_0[5] }
ble_pack sDAC_mem_pointer_5_LC_16_8_4 { sDAC_mem_pointer_RNO[5], sDAC_mem_pointer[5] }
clb_pack LT_16_8 { sDAC_mem_pointer_RNI3NFH_1_LC_16_8_0, sDAC_mem_pointer_2_LC_16_8_1, sDAC_mem_pointer_3_LC_16_8_2, sDAC_mem_pointer_4_LC_16_8_3, sDAC_mem_pointer_5_LC_16_8_4 }
set_location LT_16_8 16 8
ble_pack sDAC_mem_3_2_LC_16_9_0 { sDAC_mem_3_2_THRU_LUT4_0, sDAC_mem_3[2] }
ble_pack sDAC_data_RNO_27_5_LC_16_9_1 { sDAC_data_RNO_27[5] }
ble_pack sDAC_data_RNO_15_5_LC_16_9_2 { sDAC_data_RNO_15[5] }
ble_pack sDAC_data_RNO_17_5_LC_16_9_3 { sDAC_data_RNO_17[5] }
ble_pack sDAC_data_RNO_8_5_LC_16_9_4 { sDAC_data_RNO_8[5] }
ble_pack sDAC_data_RNO_16_5_LC_16_9_5 { sDAC_data_RNO_16[5] }
ble_pack sDAC_data_RNO_7_5_LC_16_9_6 { sDAC_data_RNO_7[5] }
ble_pack sDAC_data_RNO_2_5_LC_16_9_7 { sDAC_data_RNO_2[5] }
clb_pack LT_16_9 { sDAC_mem_3_2_LC_16_9_0, sDAC_data_RNO_27_5_LC_16_9_1, sDAC_data_RNO_15_5_LC_16_9_2, sDAC_data_RNO_17_5_LC_16_9_3, sDAC_data_RNO_8_5_LC_16_9_4, sDAC_data_RNO_16_5_LC_16_9_5, sDAC_data_RNO_7_5_LC_16_9_6, sDAC_data_RNO_2_5_LC_16_9_7 }
set_location LT_16_9 16 9
ble_pack sDAC_mem_3_0_LC_16_10_0 { sDAC_mem_3_0_THRU_LUT4_0, sDAC_mem_3[0] }
ble_pack sDAC_data_RNO_27_3_LC_16_10_1 { sDAC_data_RNO_27[3] }
ble_pack sDAC_data_RNO_15_3_LC_16_10_2 { sDAC_data_RNO_15[3] }
ble_pack sDAC_data_RNO_17_3_LC_16_10_3 { sDAC_data_RNO_17[3] }
ble_pack sDAC_data_RNO_8_3_LC_16_10_4 { sDAC_data_RNO_8[3] }
ble_pack sDAC_data_RNO_16_3_LC_16_10_5 { sDAC_data_RNO_16[3] }
ble_pack sDAC_data_RNO_7_3_LC_16_10_6 { sDAC_data_RNO_7[3] }
ble_pack sDAC_data_RNO_2_3_LC_16_10_7 { sDAC_data_RNO_2[3] }
clb_pack LT_16_10 { sDAC_mem_3_0_LC_16_10_0, sDAC_data_RNO_27_3_LC_16_10_1, sDAC_data_RNO_15_3_LC_16_10_2, sDAC_data_RNO_17_3_LC_16_10_3, sDAC_data_RNO_8_3_LC_16_10_4, sDAC_data_RNO_16_3_LC_16_10_5, sDAC_data_RNO_7_3_LC_16_10_6, sDAC_data_RNO_2_3_LC_16_10_7 }
set_location LT_16_10 16 10
ble_pack sAddress_RNI9IH12_8_3_LC_16_11_0 { sAddress_RNI9IH12_8[3] }
ble_pack sDAC_mem_19_0_LC_16_11_1 { sDAC_mem_19_0_THRU_LUT4_0, sDAC_mem_19[0] }
ble_pack sDAC_data_RNO_29_3_LC_16_11_2 { sDAC_data_RNO_29[3] }
ble_pack sDAC_mem_19_1_LC_16_11_3 { sDAC_mem_19_1_THRU_LUT4_0, sDAC_mem_19[1] }
ble_pack sDAC_data_RNO_29_4_LC_16_11_4 { sDAC_data_RNO_29[4] }
ble_pack sDAC_mem_19_2_LC_16_11_5 { sDAC_mem_19_2_THRU_LUT4_0, sDAC_mem_19[2] }
ble_pack sDAC_data_RNO_29_5_LC_16_11_6 { sDAC_data_RNO_29[5] }
ble_pack sDAC_mem_19_3_LC_16_11_7 { sDAC_mem_19_3_THRU_LUT4_0, sDAC_mem_19[3] }
clb_pack LT_16_11 { sAddress_RNI9IH12_8_3_LC_16_11_0, sDAC_mem_19_0_LC_16_11_1, sDAC_data_RNO_29_3_LC_16_11_2, sDAC_mem_19_1_LC_16_11_3, sDAC_data_RNO_29_4_LC_16_11_4, sDAC_mem_19_2_LC_16_11_5, sDAC_data_RNO_29_5_LC_16_11_6, sDAC_mem_19_3_LC_16_11_7 }
set_location LT_16_11 16 11
ble_pack sDAC_data_RNO_15_10_LC_16_12_0 { sDAC_data_RNO_15[10] }
ble_pack sDAC_data_RNO_6_10_LC_16_12_1 { sDAC_data_RNO_6[10] }
ble_pack sDAC_data_RNO_1_10_LC_16_12_2 { sDAC_data_RNO_1[10] }
ble_pack sDAC_data_RNO_26_10_LC_16_12_3 { sDAC_data_RNO_26[10] }
ble_pack sDAC_data_RNO_12_10_LC_16_12_4 { sDAC_data_RNO_12[10] }
ble_pack sDAC_data_RNO_4_10_LC_16_12_5 { sDAC_data_RNO_4[10] }
ble_pack sDAC_data_RNO_14_10_LC_16_12_6 { sDAC_data_RNO_14[10] }
clb_pack LT_16_12 { sDAC_data_RNO_15_10_LC_16_12_0, sDAC_data_RNO_6_10_LC_16_12_1, sDAC_data_RNO_1_10_LC_16_12_2, sDAC_data_RNO_26_10_LC_16_12_3, sDAC_data_RNO_12_10_LC_16_12_4, sDAC_data_RNO_4_10_LC_16_12_5, sDAC_data_RNO_14_10_LC_16_12_6 }
set_location LT_16_12 16 12
ble_pack un1_button_debounce_counter_cry_1_c_LC_16_13_0 { un1_button_debounce_counter_cry_1_c }
ble_pack button_debounce_counter_2_LC_16_13_1 { button_debounce_counter_RNO[2], button_debounce_counter[2], un1_button_debounce_counter_cry_2_c }
ble_pack button_debounce_counter_3_LC_16_13_2 { button_debounce_counter_RNO[3], button_debounce_counter[3], un1_button_debounce_counter_cry_3_c }
ble_pack button_debounce_counter_4_LC_16_13_3 { button_debounce_counter_RNO[4], button_debounce_counter[4], un1_button_debounce_counter_cry_4_c }
ble_pack button_debounce_counter_5_LC_16_13_4 { button_debounce_counter_RNO[5], button_debounce_counter[5], un1_button_debounce_counter_cry_5_c }
ble_pack button_debounce_counter_6_LC_16_13_5 { button_debounce_counter_RNO[6], button_debounce_counter[6], un1_button_debounce_counter_cry_6_c }
ble_pack button_debounce_counter_7_LC_16_13_6 { button_debounce_counter_RNO[7], button_debounce_counter[7], un1_button_debounce_counter_cry_7_c }
ble_pack button_debounce_counter_8_LC_16_13_7 { button_debounce_counter_RNO[8], button_debounce_counter[8], un1_button_debounce_counter_cry_8_c }
clb_pack LT_16_13 { un1_button_debounce_counter_cry_1_c_LC_16_13_0, button_debounce_counter_2_LC_16_13_1, button_debounce_counter_3_LC_16_13_2, button_debounce_counter_4_LC_16_13_3, button_debounce_counter_5_LC_16_13_4, button_debounce_counter_6_LC_16_13_5, button_debounce_counter_7_LC_16_13_6, button_debounce_counter_8_LC_16_13_7 }
set_location LT_16_13 16 13
ble_pack button_debounce_counter_9_LC_16_14_0 { button_debounce_counter_RNO[9], button_debounce_counter[9], un1_button_debounce_counter_cry_9_c }
ble_pack button_debounce_counter_10_LC_16_14_1 { button_debounce_counter_RNO[10], button_debounce_counter[10], un1_button_debounce_counter_cry_10_c }
ble_pack button_debounce_counter_11_LC_16_14_2 { button_debounce_counter_RNO[11], button_debounce_counter[11], un1_button_debounce_counter_cry_11_c }
ble_pack button_debounce_counter_12_LC_16_14_3 { button_debounce_counter_RNO[12], button_debounce_counter[12], un1_button_debounce_counter_cry_12_c }
ble_pack button_debounce_counter_13_LC_16_14_4 { button_debounce_counter_RNO[13], button_debounce_counter[13], un1_button_debounce_counter_cry_13_c }
ble_pack button_debounce_counter_14_LC_16_14_5 { button_debounce_counter_RNO[14], button_debounce_counter[14], un1_button_debounce_counter_cry_14_c }
ble_pack button_debounce_counter_15_LC_16_14_6 { button_debounce_counter_RNO[15], button_debounce_counter[15], un1_button_debounce_counter_cry_15_c }
ble_pack button_debounce_counter_16_LC_16_14_7 { button_debounce_counter_RNO[16], button_debounce_counter[16], un1_button_debounce_counter_cry_16_c }
clb_pack LT_16_14 { button_debounce_counter_9_LC_16_14_0, button_debounce_counter_10_LC_16_14_1, button_debounce_counter_11_LC_16_14_2, button_debounce_counter_12_LC_16_14_3, button_debounce_counter_13_LC_16_14_4, button_debounce_counter_14_LC_16_14_5, button_debounce_counter_15_LC_16_14_6, button_debounce_counter_16_LC_16_14_7 }
set_location LT_16_14 16 14
ble_pack button_debounce_counter_17_LC_16_15_0 { button_debounce_counter_RNO[17], button_debounce_counter[17], un1_button_debounce_counter_cry_17_c }
ble_pack button_debounce_counter_18_LC_16_15_1 { button_debounce_counter_RNO[18], button_debounce_counter[18], un1_button_debounce_counter_cry_18_c }
ble_pack button_debounce_counter_19_LC_16_15_2 { button_debounce_counter_RNO[19], button_debounce_counter[19], un1_button_debounce_counter_cry_19_c }
ble_pack button_debounce_counter_20_LC_16_15_3 { button_debounce_counter_RNO[20], button_debounce_counter[20], un1_button_debounce_counter_cry_20_c }
ble_pack button_debounce_counter_21_LC_16_15_4 { button_debounce_counter_RNO[21], button_debounce_counter[21], un1_button_debounce_counter_cry_21_c }
ble_pack button_debounce_counter_22_LC_16_15_5 { button_debounce_counter_RNO[22], button_debounce_counter[22], un1_button_debounce_counter_cry_22_c }
ble_pack un1_button_debounce_counter_cry_22_c_THRU_CRY_0_LC_16_15_6 { un1_button_debounce_counter_cry_22_c_THRU_CRY_0 }
ble_pack un1_button_debounce_counter_cry_22_c_THRU_CRY_1_LC_16_15_7 { un1_button_debounce_counter_cry_22_c_THRU_CRY_1 }
clb_pack LT_16_15 { button_debounce_counter_17_LC_16_15_0, button_debounce_counter_18_LC_16_15_1, button_debounce_counter_19_LC_16_15_2, button_debounce_counter_20_LC_16_15_3, button_debounce_counter_21_LC_16_15_4, button_debounce_counter_22_LC_16_15_5, un1_button_debounce_counter_cry_22_c_THRU_CRY_0_LC_16_15_6, un1_button_debounce_counter_cry_22_c_THRU_CRY_1_LC_16_15_7 }
set_location LT_16_15 16 15
ble_pack button_debounce_counter_esr_23_LC_16_16_0 { button_debounce_counter_esr_RNO[23], button_debounce_counter_esr[23] }
clb_pack LT_16_16 { button_debounce_counter_esr_23_LC_16_16_0 }
set_location LT_16_16 16 16
ble_pack sRAM_ADD_5_LC_16_17_0 { sRAM_ADD_RNO[5], sRAM_ADD[5] }
ble_pack sRAM_ADD_0_LC_16_17_1 { sRAM_ADD_RNO[0], sRAM_ADD[0] }
ble_pack sRAM_ADD_10_LC_16_17_2 { sRAM_ADD_RNO[10], sRAM_ADD[10] }
ble_pack sRAM_ADD_11_LC_16_17_3 { sRAM_ADD_RNO[11], sRAM_ADD[11] }
ble_pack sRAM_ADD_12_LC_16_17_4 { sRAM_ADD_RNO[12], sRAM_ADD[12] }
ble_pack sRAM_ADD_13_LC_16_17_5 { sRAM_ADD_RNO[13], sRAM_ADD[13] }
ble_pack sRAM_ADD_14_LC_16_17_6 { sRAM_ADD_RNO[14], sRAM_ADD[14] }
ble_pack sRAM_ADD_15_LC_16_17_7 { sRAM_ADD_RNO[15], sRAM_ADD[15] }
clb_pack LT_16_17 { sRAM_ADD_5_LC_16_17_0, sRAM_ADD_0_LC_16_17_1, sRAM_ADD_10_LC_16_17_2, sRAM_ADD_11_LC_16_17_3, sRAM_ADD_12_LC_16_17_4, sRAM_ADD_13_LC_16_17_5, sRAM_ADD_14_LC_16_17_6, sRAM_ADD_15_LC_16_17_7 }
set_location LT_16_17 16 17
ble_pack sRAM_ADD_16_LC_16_18_0 { sRAM_ADD_RNO[16], sRAM_ADD[16] }
ble_pack sRAM_ADD_17_LC_16_18_1 { sRAM_ADD_RNO[17], sRAM_ADD[17] }
ble_pack sRAM_ADD_18_LC_16_18_2 { sRAM_ADD_RNO[18], sRAM_ADD[18] }
ble_pack sRAM_ADD_9_LC_16_18_3 { sRAM_ADD_RNO[9], sRAM_ADD[9] }
ble_pack sRAM_ADD_7_LC_16_18_4 { sRAM_ADD_RNO[7], sRAM_ADD[7] }
ble_pack sRAM_ADD_2_LC_16_18_5 { sRAM_ADD_RNO[2], sRAM_ADD[2] }
ble_pack sRAM_ADD_1_LC_16_18_6 { sRAM_ADD_RNO[1], sRAM_ADD[1] }
ble_pack sRAM_ADD_6_LC_16_18_7 { sRAM_ADD_RNO[6], sRAM_ADD[6] }
clb_pack LT_16_18 { sRAM_ADD_16_LC_16_18_0, sRAM_ADD_17_LC_16_18_1, sRAM_ADD_18_LC_16_18_2, sRAM_ADD_9_LC_16_18_3, sRAM_ADD_7_LC_16_18_4, sRAM_ADD_2_LC_16_18_5, sRAM_ADD_1_LC_16_18_6, sRAM_ADD_6_LC_16_18_7 }
set_location LT_16_18 16 18
ble_pack RAM_DATA_1_4_LC_16_20_0 { RAM_DATA_1_4_THRU_LUT4_0, RAM_DATA_1[4] }
clb_pack LT_16_20 { RAM_DATA_1_4_LC_16_20_0 }
set_location LT_16_20 16 20
ble_pack sDAC_mem_pointer_6_LC_17_1_0 { sDAC_mem_pointer_6_THRU_LUT4_0, sDAC_mem_pointer[6] }
ble_pack sDAC_mem_pointer_7_LC_17_1_1 { sDAC_mem_pointer_7_THRU_LUT4_0, sDAC_mem_pointer[7] }
clb_pack LT_17_1 { sDAC_mem_pointer_6_LC_17_1_0, sDAC_mem_pointer_7_LC_17_1_1 }
set_location LT_17_1 17 1
ble_pack sDAC_mem_4_2_LC_17_3_0 { sDAC_mem_4_2_THRU_LUT4_0, sDAC_mem_4[2] }
ble_pack sDAC_mem_4_5_LC_17_3_1 { sDAC_mem_4_5_THRU_LUT4_0, sDAC_mem_4[5] }
ble_pack sDAC_mem_4_7_LC_17_3_2 { sDAC_mem_4_7_THRU_LUT4_0, sDAC_mem_4[7] }
clb_pack LT_17_3 { sDAC_mem_4_2_LC_17_3_0, sDAC_mem_4_5_LC_17_3_1, sDAC_mem_4_7_LC_17_3_2 }
set_location LT_17_3 17 3
ble_pack sDAC_mem_20_0_LC_17_4_0 { sDAC_mem_20_0_THRU_LUT4_0, sDAC_mem_20[0] }
ble_pack sDAC_mem_20_1_LC_17_4_1 { sDAC_mem_20_1_THRU_LUT4_0, sDAC_mem_20[1] }
ble_pack sDAC_mem_20_2_LC_17_4_2 { sDAC_mem_20_2_THRU_LUT4_0, sDAC_mem_20[2] }
ble_pack sDAC_mem_20_3_LC_17_4_3 { sDAC_mem_20_3_THRU_LUT4_0, sDAC_mem_20[3] }
ble_pack sDAC_mem_20_4_LC_17_4_4 { sDAC_mem_20_4_THRU_LUT4_0, sDAC_mem_20[4] }
ble_pack sDAC_mem_20_7_LC_17_4_5 { sDAC_mem_20_7_THRU_LUT4_0, sDAC_mem_20[7] }
clb_pack LT_17_4 { sDAC_mem_20_0_LC_17_4_0, sDAC_mem_20_1_LC_17_4_1, sDAC_mem_20_2_LC_17_4_2, sDAC_mem_20_3_LC_17_4_3, sDAC_mem_20_4_LC_17_4_4, sDAC_mem_20_7_LC_17_4_5 }
set_location LT_17_4 17 4
ble_pack sDAC_mem_6_0_LC_17_5_0 { sDAC_mem_6_0_THRU_LUT4_0, sDAC_mem_6[0] }
ble_pack sDAC_mem_6_1_LC_17_5_1 { sDAC_mem_6_1_THRU_LUT4_0, sDAC_mem_6[1] }
ble_pack sDAC_mem_6_4_LC_17_5_2 { sDAC_mem_6_4_THRU_LUT4_0, sDAC_mem_6[4] }
ble_pack sDAC_mem_6_7_LC_17_5_3 { sDAC_mem_6_7_THRU_LUT4_0, sDAC_mem_6[7] }
clb_pack LT_17_5 { sDAC_mem_6_0_LC_17_5_0, sDAC_mem_6_1_LC_17_5_1, sDAC_mem_6_4_LC_17_5_2, sDAC_mem_6_7_LC_17_5_3 }
set_location LT_17_5 17 5
ble_pack sDAC_mem_23_0_LC_17_6_0 { sDAC_mem_23_0_THRU_LUT4_0, sDAC_mem_23[0] }
ble_pack sDAC_mem_23_1_LC_17_6_1 { sDAC_mem_23_1_THRU_LUT4_0, sDAC_mem_23[1] }
ble_pack sDAC_mem_23_2_LC_17_6_2 { sDAC_mem_23_2_THRU_LUT4_0, sDAC_mem_23[2] }
ble_pack sDAC_mem_23_3_LC_17_6_3 { sDAC_mem_23_3_THRU_LUT4_0, sDAC_mem_23[3] }
ble_pack sDAC_mem_23_4_LC_17_6_4 { sDAC_mem_23_4_THRU_LUT4_0, sDAC_mem_23[4] }
ble_pack sDAC_mem_23_5_LC_17_6_5 { sDAC_mem_23_5_THRU_LUT4_0, sDAC_mem_23[5] }
ble_pack sDAC_mem_23_6_LC_17_6_6 { sDAC_mem_23_6_THRU_LUT4_0, sDAC_mem_23[6] }
ble_pack sDAC_mem_23_7_LC_17_6_7 { sDAC_mem_23_7_THRU_LUT4_0, sDAC_mem_23[7] }
clb_pack LT_17_6 { sDAC_mem_23_0_LC_17_6_0, sDAC_mem_23_1_LC_17_6_1, sDAC_mem_23_2_LC_17_6_2, sDAC_mem_23_3_LC_17_6_3, sDAC_mem_23_4_LC_17_6_4, sDAC_mem_23_5_LC_17_6_5, sDAC_mem_23_6_LC_17_6_6, sDAC_mem_23_7_LC_17_6_7 }
set_location LT_17_6 17 6
ble_pack sDAC_mem_32_3_LC_17_7_0 { sDAC_mem_32_3_THRU_LUT4_0, sDAC_mem_32[3] }
ble_pack sDAC_data_RNO_26_6_LC_17_7_1 { sDAC_data_RNO_26[6] }
ble_pack sDAC_data_RNO_14_6_LC_17_7_2 { sDAC_data_RNO_14[6] }
ble_pack sDAC_data_RNO_26_7_LC_17_7_3 { sDAC_data_RNO_26[7] }
ble_pack sDAC_data_RNO_14_7_LC_17_7_4 { sDAC_data_RNO_14[7] }
ble_pack sDAC_mem_32_4_LC_17_7_5 { sDAC_mem_32_4_THRU_LUT4_0, sDAC_mem_32[4] }
ble_pack sDAC_data_RNO_26_8_LC_17_7_6 { sDAC_data_RNO_26[8] }
ble_pack sDAC_data_RNO_14_8_LC_17_7_7 { sDAC_data_RNO_14[8] }
clb_pack LT_17_7 { sDAC_mem_32_3_LC_17_7_0, sDAC_data_RNO_26_6_LC_17_7_1, sDAC_data_RNO_14_6_LC_17_7_2, sDAC_data_RNO_26_7_LC_17_7_3, sDAC_data_RNO_14_7_LC_17_7_4, sDAC_mem_32_4_LC_17_7_5, sDAC_data_RNO_26_8_LC_17_7_6, sDAC_data_RNO_14_8_LC_17_7_7 }
set_location LT_17_7 17 7
ble_pack sDAC_mem_9_0_LC_17_8_0 { sDAC_mem_9_0_THRU_LUT4_0, sDAC_mem_9[0] }
ble_pack sDAC_mem_9_1_LC_17_8_1 { sDAC_mem_9_1_THRU_LUT4_0, sDAC_mem_9[1] }
ble_pack sDAC_mem_9_2_LC_17_8_2 { sDAC_mem_9_2_THRU_LUT4_0, sDAC_mem_9[2] }
ble_pack sDAC_mem_9_3_LC_17_8_3 { sDAC_mem_9_3_THRU_LUT4_0, sDAC_mem_9[3] }
ble_pack sDAC_mem_9_4_LC_17_8_4 { sDAC_mem_9_4_THRU_LUT4_0, sDAC_mem_9[4] }
ble_pack sDAC_mem_9_5_LC_17_8_5 { sDAC_mem_9_5_THRU_LUT4_0, sDAC_mem_9[5] }
ble_pack sDAC_mem_9_6_LC_17_8_6 { sDAC_mem_9_6_THRU_LUT4_0, sDAC_mem_9[6] }
ble_pack sDAC_mem_9_7_LC_17_8_7 { sDAC_mem_9_7_THRU_LUT4_0, sDAC_mem_9[7] }
clb_pack LT_17_8 { sDAC_mem_9_0_LC_17_8_0, sDAC_mem_9_1_LC_17_8_1, sDAC_mem_9_2_LC_17_8_2, sDAC_mem_9_3_LC_17_8_3, sDAC_mem_9_4_LC_17_8_4, sDAC_mem_9_5_LC_17_8_5, sDAC_mem_9_6_LC_17_8_6, sDAC_mem_9_7_LC_17_8_7 }
set_location LT_17_8 17 8
ble_pack sDAC_data_RNO_19_9_LC_17_9_0 { sDAC_data_RNO_19[9] }
ble_pack sDAC_data_RNO_18_9_LC_17_9_1 { sDAC_data_RNO_18[9] }
ble_pack sDAC_data_RNO_9_9_LC_17_9_2 { sDAC_data_RNO_9[9] }
ble_pack sDAC_mem_12_6_LC_17_9_3 { sDAC_mem_12_6_THRU_LUT4_0, sDAC_mem_12[6] }
ble_pack sDAC_mem_pointer_RNIAIV21_3_LC_17_9_4 { sDAC_mem_pointer_RNIAIV21[3] }
ble_pack sDAC_mem_pointer_RNI4LV52_4_LC_17_9_5 { sDAC_mem_pointer_RNI4LV52[4] }
ble_pack sDAC_mem_pointer_RNIF3GH_6_LC_17_9_6 { sDAC_mem_pointer_RNIF3GH[6] }
ble_pack sDAC_data_RNO_26_3_LC_17_9_7 { sDAC_data_RNO_26[3] }
clb_pack LT_17_9 { sDAC_data_RNO_19_9_LC_17_9_0, sDAC_data_RNO_18_9_LC_17_9_1, sDAC_data_RNO_9_9_LC_17_9_2, sDAC_mem_12_6_LC_17_9_3, sDAC_mem_pointer_RNIAIV21_3_LC_17_9_4, sDAC_mem_pointer_RNI4LV52_4_LC_17_9_5, sDAC_mem_pointer_RNIF3GH_6_LC_17_9_6, sDAC_data_RNO_26_3_LC_17_9_7 }
set_location LT_17_9 17 9
ble_pack sDAC_data_RNO_1_5_LC_17_10_0 { sDAC_data_RNO_1[5] }
ble_pack sDAC_data_RNO_0_5_LC_17_10_1 { sDAC_data_RNO_0[5] }
ble_pack sDAC_data_5_LC_17_10_2 { sDAC_data_RNO[5], sDAC_data[5] }
ble_pack sDAC_data_RNO_6_5_LC_17_10_3 { sDAC_data_RNO_6[5] }
ble_pack sDAC_data_RNO_22_5_LC_17_10_4 { sDAC_data_RNO_22[5] }
ble_pack sDAC_data_RNO_10_5_LC_17_10_5 { sDAC_data_RNO_10[5] }
ble_pack sDAC_data_RNO_3_5_LC_17_10_6 { sDAC_data_RNO_3[5] }
clb_pack LT_17_10 { sDAC_data_RNO_1_5_LC_17_10_0, sDAC_data_RNO_0_5_LC_17_10_1, sDAC_data_5_LC_17_10_2, sDAC_data_RNO_6_5_LC_17_10_3, sDAC_data_RNO_22_5_LC_17_10_4, sDAC_data_RNO_10_5_LC_17_10_5, sDAC_data_RNO_3_5_LC_17_10_6 }
set_location LT_17_10 17 10
ble_pack sDAC_data_RNO_1_3_LC_17_11_0 { sDAC_data_RNO_1[3] }
ble_pack sDAC_data_RNO_0_3_LC_17_11_1 { sDAC_data_RNO_0[3] }
ble_pack sDAC_data_3_LC_17_11_2 { sDAC_data_RNO[3], sDAC_data[3] }
ble_pack sDAC_data_RNO_10_3_LC_17_11_3 { sDAC_data_RNO_10[3] }
ble_pack sDAC_data_RNO_3_3_LC_17_11_4 { sDAC_data_RNO_3[3] }
ble_pack sDAC_data_RNO_6_3_LC_17_11_5 { sDAC_data_RNO_6[3] }
ble_pack sDAC_data_RNO_22_3_LC_17_11_6 { sDAC_data_RNO_22[3] }
clb_pack LT_17_11 { sDAC_data_RNO_1_3_LC_17_11_0, sDAC_data_RNO_0_3_LC_17_11_1, sDAC_data_3_LC_17_11_2, sDAC_data_RNO_10_3_LC_17_11_3, sDAC_data_RNO_3_3_LC_17_11_4, sDAC_data_RNO_6_3_LC_17_11_5, sDAC_data_RNO_22_3_LC_17_11_6 }
set_location LT_17_11 17 11
ble_pack sDAC_data_RNO_11_5_LC_17_12_0 { sDAC_data_RNO_11[5] }
ble_pack sDAC_data_RNO_23_5_LC_17_12_1 { sDAC_data_RNO_23[5] }
ble_pack sDAC_data_RNO_30_6_LC_17_12_2 { sDAC_data_RNO_30[6] }
ble_pack sDAC_data_RNO_25_6_LC_17_12_3 { sDAC_data_RNO_25[6] }
ble_pack sDAC_data_RNO_11_6_LC_17_12_4 { sDAC_data_RNO_11[6] }
ble_pack sDAC_mem_28_2_LC_17_12_5 { sDAC_mem_28_2_THRU_LUT4_0, sDAC_mem_28[2] }
ble_pack sDAC_data_RNO_24_5_LC_17_12_6 { sDAC_data_RNO_24[5] }
ble_pack sDAC_data_RNO_31_6_LC_17_12_7 { sDAC_data_RNO_31[6] }
clb_pack LT_17_12 { sDAC_data_RNO_11_5_LC_17_12_0, sDAC_data_RNO_23_5_LC_17_12_1, sDAC_data_RNO_30_6_LC_17_12_2, sDAC_data_RNO_25_6_LC_17_12_3, sDAC_data_RNO_11_6_LC_17_12_4, sDAC_mem_28_2_LC_17_12_5, sDAC_data_RNO_24_5_LC_17_12_6, sDAC_data_RNO_31_6_LC_17_12_7 }
set_location LT_17_12 17 12
ble_pack spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_0_c_LC_17_13_0 { spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_0_c }
ble_pack spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_0_THRU_LUT4_0_LC_17_13_1 { spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_0_THRU_LUT4_0, spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_1_c }
ble_pack spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_1_THRU_LUT4_0_LC_17_13_2 { spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_1_THRU_LUT4_0, spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_2_c }
ble_pack spi_slave_inst.rx_data_count_pos_sclk_i_3_LC_17_13_3 { spi_slave_inst.rx_data_count_pos_sclk_i_RNO[3], spi_slave_inst.rx_data_count_pos_sclk_i[3], spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_3_c }
ble_pack spi_slave_inst.rx_data_count_pos_sclk_i_4_LC_17_13_4 { spi_slave_inst.rx_data_count_pos_sclk_i_RNO[4], spi_slave_inst.rx_data_count_pos_sclk_i[4], spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_4_c }
ble_pack spi_slave_inst.rx_data_count_pos_sclk_i_5_LC_17_13_5 { spi_slave_inst.rx_data_count_pos_sclk_i_RNO[5], spi_slave_inst.rx_data_count_pos_sclk_i[5] }
clb_pack LT_17_13 { spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_0_c_LC_17_13_0, spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_0_THRU_LUT4_0_LC_17_13_1, spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_1_THRU_LUT4_0_LC_17_13_2, spi_slave_inst.rx_data_count_pos_sclk_i_3_LC_17_13_3, spi_slave_inst.rx_data_count_pos_sclk_i_4_LC_17_13_4, spi_slave_inst.rx_data_count_pos_sclk_i_5_LC_17_13_5 }
set_location LT_17_13 17 13
ble_pack sDAC_mem_17_0_LC_17_14_0 { sDAC_mem_17_0_THRU_LUT4_0, sDAC_mem_17[0] }
ble_pack sDAC_mem_17_1_LC_17_14_1 { sDAC_mem_17_1_THRU_LUT4_0, sDAC_mem_17[1] }
ble_pack sDAC_mem_17_2_LC_17_14_2 { sDAC_mem_17_2_THRU_LUT4_0, sDAC_mem_17[2] }
ble_pack sDAC_mem_17_3_LC_17_14_3 { sDAC_mem_17_3_THRU_LUT4_0, sDAC_mem_17[3] }
ble_pack sDAC_mem_17_4_LC_17_14_4 { sDAC_mem_17_4_THRU_LUT4_0, sDAC_mem_17[4] }
ble_pack sDAC_mem_17_5_LC_17_14_5 { sDAC_mem_17_5_THRU_LUT4_0, sDAC_mem_17[5] }
ble_pack sDAC_mem_17_6_LC_17_14_6 { sDAC_mem_17_6_THRU_LUT4_0, sDAC_mem_17[6] }
ble_pack sDAC_mem_17_7_LC_17_14_7 { sDAC_mem_17_7_THRU_LUT4_0, sDAC_mem_17[7] }
clb_pack LT_17_14 { sDAC_mem_17_0_LC_17_14_0, sDAC_mem_17_1_LC_17_14_1, sDAC_mem_17_2_LC_17_14_2, sDAC_mem_17_3_LC_17_14_3, sDAC_mem_17_4_LC_17_14_4, sDAC_mem_17_5_LC_17_14_5, sDAC_mem_17_6_LC_17_14_6, sDAC_mem_17_7_LC_17_14_7 }
set_location LT_17_14 17 14
ble_pack spi_data_miso_6_LC_17_15_6 { spi_data_miso_RNO[6], spi_data_miso[6] }
clb_pack LT_17_15 { spi_data_miso_6_LC_17_15_6 }
set_location LT_17_15 17 15
ble_pack sbuttonModeStatus_RNO_6_LC_17_16_0 { sbuttonModeStatus_RNO_6 }
ble_pack sbuttonModeStatus_RNO_7_LC_17_16_1 { sbuttonModeStatus_RNO_7 }
ble_pack spi_data_miso_0_LC_17_16_2 { spi_data_miso_RNO[0], spi_data_miso[0] }
ble_pack spi_data_miso_4_LC_17_16_6 { spi_data_miso_RNO[4], spi_data_miso[4] }
clb_pack LT_17_16 { sbuttonModeStatus_RNO_6_LC_17_16_0, sbuttonModeStatus_RNO_7_LC_17_16_1, spi_data_miso_0_LC_17_16_2, spi_data_miso_4_LC_17_16_6 }
set_location LT_17_16 17 16
ble_pack reset_rpi_ibuf_RNI8S8K1_LC_17_17_0 { reset_rpi_ibuf_RNI8S8K1 }
ble_pack un4_sacqtime_cry_23_c_RNITTS3_LC_17_17_1 { un4_sacqtime_cry_23_c_RNITTS3 }
ble_pack sSPI_MSB0LSB1_RNILL2C1_LC_17_17_2 { sSPI_MSB0LSB1_RNILL2C1 }
ble_pack sSPI_MSB0LSB1_RNIOT3R1_LC_17_17_3 { sSPI_MSB0LSB1_RNIOT3R1 }
ble_pack sSPI_MSB0LSB1_RNIGRPG4_LC_17_17_4 { sSPI_MSB0LSB1_RNIGRPG4 }
ble_pack RAM_DATA_cl_11_15_LC_17_17_6 { RAM_DATA_cl_11_RNO[15], RAM_DATA_cl_11[15] }
ble_pack RAM_DATA_cl_12_15_LC_17_17_7 { RAM_DATA_cl_12_RNO[15], RAM_DATA_cl_12[15] }
clb_pack LT_17_17 { reset_rpi_ibuf_RNI8S8K1_LC_17_17_0, un4_sacqtime_cry_23_c_RNITTS3_LC_17_17_1, sSPI_MSB0LSB1_RNILL2C1_LC_17_17_2, sSPI_MSB0LSB1_RNIOT3R1_LC_17_17_3, sSPI_MSB0LSB1_RNIGRPG4_LC_17_17_4, RAM_DATA_cl_11_15_LC_17_17_6, RAM_DATA_cl_12_15_LC_17_17_7 }
set_location LT_17_17 17 17
ble_pack sCounterRAM_0_LC_17_18_0 { sCounterRAM_RNO[0], sCounterRAM[0], sCounterRAM_cry_c[0] }
ble_pack sCounterRAM_1_LC_17_18_1 { sCounterRAM_RNO[1], sCounterRAM[1], sCounterRAM_cry_c[1] }
ble_pack sCounterRAM_2_LC_17_18_2 { sCounterRAM_RNO[2], sCounterRAM[2], sCounterRAM_cry_c[2] }
ble_pack sCounterRAM_3_LC_17_18_3 { sCounterRAM_RNO[3], sCounterRAM[3], sCounterRAM_cry_c[3] }
ble_pack sCounterRAM_4_LC_17_18_4 { sCounterRAM_RNO[4], sCounterRAM[4], sCounterRAM_cry_c[4] }
ble_pack sCounterRAM_5_LC_17_18_5 { sCounterRAM_RNO[5], sCounterRAM[5], sCounterRAM_cry_c[5] }
ble_pack sCounterRAM_6_LC_17_18_6 { sCounterRAM_RNO[6], sCounterRAM[6], sCounterRAM_cry_c[6] }
ble_pack sCounterRAM_7_LC_17_18_7 { sCounterRAM_RNO[7], sCounterRAM[7] }
clb_pack LT_17_18 { sCounterRAM_0_LC_17_18_0, sCounterRAM_1_LC_17_18_1, sCounterRAM_2_LC_17_18_2, sCounterRAM_3_LC_17_18_3, sCounterRAM_4_LC_17_18_4, sCounterRAM_5_LC_17_18_5, sCounterRAM_6_LC_17_18_6, sCounterRAM_7_LC_17_18_7 }
set_location LT_17_18 17 18
ble_pack RAM_DATA_cl_6_15_LC_17_19_0 { RAM_DATA_cl_6_RNO[15], RAM_DATA_cl_6[15] }
ble_pack RAM_DATA_cl_7_15_LC_17_19_1 { RAM_DATA_cl_7_RNO[15], RAM_DATA_cl_7[15] }
ble_pack RAM_DATA_cl_8_15_LC_17_19_2 { RAM_DATA_cl_8_RNO[15], RAM_DATA_cl_8[15] }
ble_pack RAM_DATA_cl_9_15_LC_17_19_4 { RAM_DATA_cl_9_RNO[15], RAM_DATA_cl_9[15] }
ble_pack RAM_DATA_cl_15_LC_17_19_5 { RAM_DATA_cl_RNO[15], RAM_DATA_cl[15] }
clb_pack LT_17_19 { RAM_DATA_cl_6_15_LC_17_19_0, RAM_DATA_cl_7_15_LC_17_19_1, RAM_DATA_cl_8_15_LC_17_19_2, RAM_DATA_cl_9_15_LC_17_19_4, RAM_DATA_cl_15_LC_17_19_5 }
set_location LT_17_19 17 19
ble_pack RAM_DATA_1_7_LC_17_20_4 { RAM_DATA_1_7_THRU_LUT4_0, RAM_DATA_1[7] }
clb_pack LT_17_20 { RAM_DATA_1_7_LC_17_20_4 }
set_location LT_17_20 17 20
ble_pack sDAC_mem_41_4_LC_18_4_3 { sDAC_mem_41_4_THRU_LUT4_0, sDAC_mem_41[4] }
clb_pack LT_18_4 { sDAC_mem_41_4_LC_18_4_3 }
set_location LT_18_4 18 4
ble_pack sDAC_data_RNO_12_6_LC_18_5_6 { sDAC_data_RNO_12[6] }
ble_pack sDAC_data_RNO_4_6_LC_18_5_7 { sDAC_data_RNO_4[6] }
clb_pack LT_18_5 { sDAC_data_RNO_12_6_LC_18_5_6, sDAC_data_RNO_4_6_LC_18_5_7 }
set_location LT_18_5 18 5
ble_pack sDAC_mem_32_5_LC_18_6_0 { sDAC_mem_32_5_THRU_LUT4_0, sDAC_mem_32[5] }
ble_pack sDAC_mem_32_7_LC_18_6_1 { sDAC_mem_32_7_THRU_LUT4_0, sDAC_mem_32[7] }
clb_pack LT_18_6 { sDAC_mem_32_5_LC_18_6_0, sDAC_mem_32_7_LC_18_6_1 }
set_location LT_18_6 18 6
ble_pack sDAC_mem_41_0_LC_18_7_0 { sDAC_mem_41_0_THRU_LUT4_0, sDAC_mem_41[0] }
ble_pack sDAC_mem_41_1_LC_18_7_1 { sDAC_mem_41_1_THRU_LUT4_0, sDAC_mem_41[1] }
ble_pack sDAC_mem_41_2_LC_18_7_2 { sDAC_mem_41_2_THRU_LUT4_0, sDAC_mem_41[2] }
ble_pack sDAC_mem_41_3_LC_18_7_3 { sDAC_mem_41_3_THRU_LUT4_0, sDAC_mem_41[3] }
ble_pack sDAC_mem_41_5_LC_18_7_5 { sDAC_mem_41_5_THRU_LUT4_0, sDAC_mem_41[5] }
ble_pack sDAC_mem_41_6_LC_18_7_6 { sDAC_mem_41_6_THRU_LUT4_0, sDAC_mem_41[6] }
ble_pack sDAC_mem_41_7_LC_18_7_7 { sDAC_mem_41_7_THRU_LUT4_0, sDAC_mem_41[7] }
clb_pack LT_18_7 { sDAC_mem_41_0_LC_18_7_0, sDAC_mem_41_1_LC_18_7_1, sDAC_mem_41_2_LC_18_7_2, sDAC_mem_41_3_LC_18_7_3, sDAC_mem_41_5_LC_18_7_5, sDAC_mem_41_6_LC_18_7_6, sDAC_mem_41_7_LC_18_7_7 }
set_location LT_18_7 18 7
ble_pack sAddress_RNI9IH12_9_5_LC_18_8_0 { sAddress_RNI9IH12_9[5] }
ble_pack sAddress_RNI9IH12_1_5_LC_18_8_1 { sAddress_RNI9IH12_1[5] }
ble_pack sAddress_RNI6VH7_6_1_LC_18_8_2 { sAddress_RNI6VH7_6[1] }
ble_pack sAddress_RNI9IH12_1_3_LC_18_8_3 { sAddress_RNI9IH12_1[3] }
ble_pack sAddress_RNI9IH12_4_5_LC_18_8_4 { sAddress_RNI9IH12_4[5] }
ble_pack sAddress_RNI9IH12_0_5_LC_18_8_5 { sAddress_RNI9IH12_0[5] }
ble_pack sAddress_RNIAM2A_1_1_LC_18_8_6 { sAddress_RNIAM2A_1[1] }
ble_pack sAddress_RNI9IH12_0_1_LC_18_8_7 { sAddress_RNI9IH12_0[1] }
clb_pack LT_18_8 { sAddress_RNI9IH12_9_5_LC_18_8_0, sAddress_RNI9IH12_1_5_LC_18_8_1, sAddress_RNI6VH7_6_1_LC_18_8_2, sAddress_RNI9IH12_1_3_LC_18_8_3, sAddress_RNI9IH12_4_5_LC_18_8_4, sAddress_RNI9IH12_0_5_LC_18_8_5, sAddress_RNIAM2A_1_1_LC_18_8_6, sAddress_RNI9IH12_0_1_LC_18_8_7 }
set_location LT_18_8 18 8
ble_pack sDAC_mem_37_0_LC_18_9_0 { sDAC_mem_37_0_THRU_LUT4_0, sDAC_mem_37[0] }
ble_pack sDAC_mem_37_1_LC_18_9_1 { sDAC_mem_37_1_THRU_LUT4_0, sDAC_mem_37[1] }
ble_pack sDAC_mem_37_2_LC_18_9_2 { sDAC_mem_37_2_THRU_LUT4_0, sDAC_mem_37[2] }
ble_pack sDAC_mem_37_3_LC_18_9_3 { sDAC_mem_37_3_THRU_LUT4_0, sDAC_mem_37[3] }
ble_pack sDAC_mem_37_4_LC_18_9_4 { sDAC_mem_37_4_THRU_LUT4_0, sDAC_mem_37[4] }
ble_pack sDAC_mem_37_5_LC_18_9_5 { sDAC_mem_37_5_THRU_LUT4_0, sDAC_mem_37[5] }
ble_pack sDAC_mem_37_6_LC_18_9_6 { sDAC_mem_37_6_THRU_LUT4_0, sDAC_mem_37[6] }
ble_pack sDAC_mem_37_7_LC_18_9_7 { sDAC_mem_37_7_THRU_LUT4_0, sDAC_mem_37[7] }
clb_pack LT_18_9 { sDAC_mem_37_0_LC_18_9_0, sDAC_mem_37_1_LC_18_9_1, sDAC_mem_37_2_LC_18_9_2, sDAC_mem_37_3_LC_18_9_3, sDAC_mem_37_4_LC_18_9_4, sDAC_mem_37_5_LC_18_9_5, sDAC_mem_37_6_LC_18_9_6, sDAC_mem_37_7_LC_18_9_7 }
set_location LT_18_9 18 9
ble_pack sDAC_data_RNO_14_3_LC_18_10_0 { sDAC_data_RNO_14[3] }
ble_pack sDAC_data_RNO_26_4_LC_18_10_1 { sDAC_data_RNO_26[4] }
ble_pack sDAC_data_RNO_14_4_LC_18_10_2 { sDAC_data_RNO_14[4] }
ble_pack sDAC_mem_32_0_LC_18_10_3 { sDAC_mem_32_0_THRU_LUT4_0, sDAC_mem_32[0] }
ble_pack sDAC_mem_32_1_LC_18_10_4 { sDAC_mem_32_1_THRU_LUT4_0, sDAC_mem_32[1] }
ble_pack sDAC_data_RNO_26_5_LC_18_10_5 { sDAC_data_RNO_26[5] }
ble_pack sDAC_data_RNO_14_5_LC_18_10_6 { sDAC_data_RNO_14[5] }
ble_pack sDAC_mem_32_2_LC_18_10_7 { sDAC_mem_32_2_THRU_LUT4_0, sDAC_mem_32[2] }
clb_pack LT_18_10 { sDAC_data_RNO_14_3_LC_18_10_0, sDAC_data_RNO_26_4_LC_18_10_1, sDAC_data_RNO_14_4_LC_18_10_2, sDAC_mem_32_0_LC_18_10_3, sDAC_mem_32_1_LC_18_10_4, sDAC_data_RNO_26_5_LC_18_10_5, sDAC_data_RNO_14_5_LC_18_10_6, sDAC_mem_32_2_LC_18_10_7 }
set_location LT_18_10 18 10
ble_pack sDAC_data_RNO_12_3_LC_18_11_0 { sDAC_data_RNO_12[3] }
ble_pack sDAC_data_RNO_4_3_LC_18_11_1 { sDAC_data_RNO_4[3] }
ble_pack sDAC_mem_4_0_LC_18_11_2 { sDAC_mem_4_0_THRU_LUT4_0, sDAC_mem_4[0] }
ble_pack sDAC_data_RNO_12_4_LC_18_11_3 { sDAC_data_RNO_12[4] }
ble_pack sDAC_data_RNO_4_4_LC_18_11_4 { sDAC_data_RNO_4[4] }
ble_pack sDAC_mem_4_1_LC_18_11_5 { sDAC_mem_4_1_THRU_LUT4_0, sDAC_mem_4[1] }
ble_pack sDAC_data_RNO_12_5_LC_18_11_6 { sDAC_data_RNO_12[5] }
ble_pack sDAC_data_RNO_4_5_LC_18_11_7 { sDAC_data_RNO_4[5] }
clb_pack LT_18_11 { sDAC_data_RNO_12_3_LC_18_11_0, sDAC_data_RNO_4_3_LC_18_11_1, sDAC_mem_4_0_LC_18_11_2, sDAC_data_RNO_12_4_LC_18_11_3, sDAC_data_RNO_4_4_LC_18_11_4, sDAC_mem_4_1_LC_18_11_5, sDAC_data_RNO_12_5_LC_18_11_6, sDAC_data_RNO_4_5_LC_18_11_7 }
set_location LT_18_11 18 11
ble_pack sDAC_mem_25_5_LC_18_12_1 { sDAC_mem_25_5_THRU_LUT4_0, sDAC_mem_25[5] }
ble_pack sDAC_mem_25_2_LC_18_12_2 { sDAC_mem_25_2_THRU_LUT4_0, sDAC_mem_25[2] }
ble_pack sDAC_mem_25_3_LC_18_12_3 { sDAC_mem_25_3_THRU_LUT4_0, sDAC_mem_25[3] }
ble_pack sDAC_mem_25_4_LC_18_12_4 { sDAC_mem_25_4_THRU_LUT4_0, sDAC_mem_25[4] }
ble_pack sDAC_mem_25_0_LC_18_12_5 { sDAC_mem_25_0_THRU_LUT4_0, sDAC_mem_25[0] }
ble_pack sDAC_mem_25_6_LC_18_12_6 { sDAC_mem_25_6_THRU_LUT4_0, sDAC_mem_25[6] }
ble_pack sDAC_mem_25_7_LC_18_12_7 { sDAC_mem_25_7_THRU_LUT4_0, sDAC_mem_25[7] }
clb_pack LT_18_12 { sDAC_mem_25_5_LC_18_12_1, sDAC_mem_25_2_LC_18_12_2, sDAC_mem_25_3_LC_18_12_3, sDAC_mem_25_4_LC_18_12_4, sDAC_mem_25_0_LC_18_12_5, sDAC_mem_25_6_LC_18_12_6, sDAC_mem_25_7_LC_18_12_7 }
set_location LT_18_12 18 12
ble_pack spi_slave_inst.rx_data_count_pos_sclk_i_0_LC_18_13_0 { spi_slave_inst.rx_data_count_pos_sclk_i_RNO[0], spi_slave_inst.rx_data_count_pos_sclk_i[0] }
ble_pack spi_slave_inst.rx_data_count_pos_sclk_i_1_LC_18_13_1 { spi_slave_inst.rx_data_count_pos_sclk_i_RNO[1], spi_slave_inst.rx_data_count_pos_sclk_i[1] }
ble_pack spi_slave_inst.rx_data_count_pos_sclk_i_2_LC_18_13_2 { spi_slave_inst.rx_data_count_pos_sclk_i_RNO[2], spi_slave_inst.rx_data_count_pos_sclk_i[2] }
ble_pack spi_slave_inst.txdata_reg_i_RNI3KQC_1_LC_18_13_3 { spi_slave_inst.txdata_reg_i_RNI3KQC[1] }
ble_pack spi_slave_inst.txdata_reg_i_RNI5MQC_2_LC_18_13_4 { spi_slave_inst.txdata_reg_i_RNI5MQC[2] }
ble_pack spi_slave_inst.txdata_reg_i_RNI7OQC_3_LC_18_13_5 { spi_slave_inst.txdata_reg_i_RNI7OQC[3] }
clb_pack LT_18_13 { spi_slave_inst.rx_data_count_pos_sclk_i_0_LC_18_13_0, spi_slave_inst.rx_data_count_pos_sclk_i_1_LC_18_13_1, spi_slave_inst.rx_data_count_pos_sclk_i_2_LC_18_13_2, spi_slave_inst.txdata_reg_i_RNI3KQC_1_LC_18_13_3, spi_slave_inst.txdata_reg_i_RNI5MQC_2_LC_18_13_4, spi_slave_inst.txdata_reg_i_RNI7OQC_3_LC_18_13_5 }
set_location LT_18_13 18 13
ble_pack spi_slave_inst.data_in_reg_i_0_LC_18_14_0 { spi_slave_inst.data_in_reg_i_0_THRU_LUT4_0, spi_slave_inst.data_in_reg_i[0] }
ble_pack spi_slave_inst.data_in_reg_i_1_LC_18_14_1 { spi_slave_inst.data_in_reg_i_1_THRU_LUT4_0, spi_slave_inst.data_in_reg_i[1] }
ble_pack spi_slave_inst.data_in_reg_i_2_LC_18_14_2 { spi_slave_inst.data_in_reg_i_2_THRU_LUT4_0, spi_slave_inst.data_in_reg_i[2] }
ble_pack spi_slave_inst.data_in_reg_i_3_LC_18_14_3 { spi_slave_inst.data_in_reg_i_3_THRU_LUT4_0, spi_slave_inst.data_in_reg_i[3] }
ble_pack spi_slave_inst.data_in_reg_i_4_LC_18_14_4 { spi_slave_inst.data_in_reg_i_4_THRU_LUT4_0, spi_slave_inst.data_in_reg_i[4] }
ble_pack spi_slave_inst.data_in_reg_i_5_LC_18_14_5 { spi_slave_inst.data_in_reg_i_5_THRU_LUT4_0, spi_slave_inst.data_in_reg_i[5] }
ble_pack spi_slave_inst.data_in_reg_i_6_LC_18_14_6 { spi_slave_inst.data_in_reg_i_6_THRU_LUT4_0, spi_slave_inst.data_in_reg_i[6] }
ble_pack spi_slave_inst.data_in_reg_i_7_LC_18_14_7 { spi_slave_inst.data_in_reg_i_7_THRU_LUT4_0, spi_slave_inst.data_in_reg_i[7] }
clb_pack LT_18_14 { spi_slave_inst.data_in_reg_i_0_LC_18_14_0, spi_slave_inst.data_in_reg_i_1_LC_18_14_1, spi_slave_inst.data_in_reg_i_2_LC_18_14_2, spi_slave_inst.data_in_reg_i_3_LC_18_14_3, spi_slave_inst.data_in_reg_i_4_LC_18_14_4, spi_slave_inst.data_in_reg_i_5_LC_18_14_5, spi_slave_inst.data_in_reg_i_6_LC_18_14_6, spi_slave_inst.data_in_reg_i_7_LC_18_14_7 }
set_location LT_18_14 18 14
ble_pack sCounterADC_0_LC_18_15_0 { sCounterADC_RNO[0], sCounterADC[0], sCounterADC_cry_c[0] }
ble_pack sCounterADC_1_LC_18_15_1 { sCounterADC_RNO[1], sCounterADC[1], sCounterADC_cry_c[1] }
ble_pack sCounterADC_2_LC_18_15_2 { sCounterADC_RNO[2], sCounterADC[2], sCounterADC_cry_c[2] }
ble_pack sCounterADC_3_LC_18_15_3 { sCounterADC_RNO[3], sCounterADC[3], sCounterADC_cry_c[3] }
ble_pack sCounterADC_4_LC_18_15_4 { sCounterADC_RNO[4], sCounterADC[4], sCounterADC_cry_c[4] }
ble_pack sCounterADC_5_LC_18_15_5 { sCounterADC_RNO[5], sCounterADC[5], sCounterADC_cry_c[5] }
ble_pack sCounterADC_6_LC_18_15_6 { sCounterADC_RNO[6], sCounterADC[6], sCounterADC_cry_c[6] }
ble_pack sCounterADC_7_LC_18_15_7 { sCounterADC_RNO[7], sCounterADC[7] }
clb_pack LT_18_15 { sCounterADC_0_LC_18_15_0, sCounterADC_1_LC_18_15_1, sCounterADC_2_LC_18_15_2, sCounterADC_3_LC_18_15_3, sCounterADC_4_LC_18_15_4, sCounterADC_5_LC_18_15_5, sCounterADC_6_LC_18_15_6, sCounterADC_7_LC_18_15_7 }
set_location LT_18_15 18 15
ble_pack spi_data_miso_5_LC_18_16_0 { spi_data_miso_RNO[5], spi_data_miso[5] }
ble_pack spi_data_miso_7_LC_18_16_1 { spi_data_miso_RNO[7], spi_data_miso[7] }
ble_pack spi_data_miso_3_LC_18_16_3 { spi_data_miso_RNO[3], spi_data_miso[3] }
ble_pack spi_data_miso_2_LC_18_16_4 { spi_data_miso_RNO[2], spi_data_miso[2] }
ble_pack spi_data_miso_1_LC_18_16_6 { spi_data_miso_RNO[1], spi_data_miso[1] }
clb_pack LT_18_16 { spi_data_miso_5_LC_18_16_0, spi_data_miso_7_LC_18_16_1, spi_data_miso_3_LC_18_16_3, spi_data_miso_2_LC_18_16_4, spi_data_miso_1_LC_18_16_6 }
set_location LT_18_16 18 16
ble_pack sRAM_ADD_8_LC_18_17_0 { sRAM_ADD_RNO[8], sRAM_ADD[8] }
ble_pack sRAM_ADD_4_LC_18_17_6 { sRAM_ADD_RNO[4], sRAM_ADD[4] }
ble_pack sRAM_ADD_3_LC_18_17_7 { sRAM_ADD_RNO[3], sRAM_ADD[3] }
clb_pack LT_18_17 { sRAM_ADD_8_LC_18_17_0, sRAM_ADD_4_LC_18_17_6, sRAM_ADD_3_LC_18_17_7 }
set_location LT_18_17 18 17
ble_pack RAM_DATA_cl_13_15_LC_18_18_0 { RAM_DATA_cl_13_RNO[15], RAM_DATA_cl_13[15] }
ble_pack RAM_DATA_cl_14_15_LC_18_18_1 { RAM_DATA_cl_14_RNO[15], RAM_DATA_cl_14[15] }
ble_pack RAM_DATA_cl_15_15_LC_18_18_2 { RAM_DATA_cl_15_RNO[15], RAM_DATA_cl_15[15] }
ble_pack RAM_DATA_cl_1_15_LC_18_18_3 { RAM_DATA_cl_1_RNO[15], RAM_DATA_cl_1[15] }
ble_pack RAM_DATA_cl_10_15_LC_18_18_4 { RAM_DATA_cl_10_RNO[15], RAM_DATA_cl_10[15] }
ble_pack RAM_DATA_cl_3_15_LC_18_18_5 { RAM_DATA_cl_3_RNO[15], RAM_DATA_cl_3[15] }
ble_pack RAM_DATA_cl_4_15_LC_18_18_6 { RAM_DATA_cl_4_RNO[15], RAM_DATA_cl_4[15] }
ble_pack RAM_DATA_cl_2_15_LC_18_18_7 { RAM_DATA_cl_2_RNO[15], RAM_DATA_cl_2[15] }
clb_pack LT_18_18 { RAM_DATA_cl_13_15_LC_18_18_0, RAM_DATA_cl_14_15_LC_18_18_1, RAM_DATA_cl_15_15_LC_18_18_2, RAM_DATA_cl_1_15_LC_18_18_3, RAM_DATA_cl_10_15_LC_18_18_4, RAM_DATA_cl_3_15_LC_18_18_5, RAM_DATA_cl_4_15_LC_18_18_6, RAM_DATA_cl_2_15_LC_18_18_7 }
set_location LT_18_18 18 18
ble_pack sDAC_data_2_LC_19_1_1 { sDAC_data_2_THRU_LUT4_0, sDAC_data[2] }
clb_pack LT_19_1 { sDAC_data_2_LC_19_1_1 }
set_location LT_19_1 19 1
ble_pack spi_master_inst.spi_data_path_u1.data_in_2_LC_19_3_5 { spi_master_inst.spi_data_path_u1.data_in_2_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.data_in[2] }
clb_pack LT_19_3 { spi_master_inst.spi_data_path_u1.data_in_2_LC_19_3_5 }
set_location LT_19_3 19 3
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_2_LC_19_4_4 { spi_master_inst.spi_data_path_u1.txdata_reg_i_2_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.txdata_reg_i[2] }
clb_pack LT_19_4 { spi_master_inst.spi_data_path_u1.txdata_reg_i_2_LC_19_4_4 }
set_location LT_19_4 19 4
ble_pack sDAC_mem_7_2_LC_19_5_0 { sDAC_mem_7_2_THRU_LUT4_0, sDAC_mem_7[2] }
ble_pack sDAC_mem_7_3_LC_19_5_1 { sDAC_mem_7_3_THRU_LUT4_0, sDAC_mem_7[3] }
ble_pack sDAC_mem_7_4_LC_19_5_2 { sDAC_mem_7_4_THRU_LUT4_0, sDAC_mem_7[4] }
ble_pack sDAC_mem_7_6_LC_19_5_3 { sDAC_mem_7_6_THRU_LUT4_0, sDAC_mem_7[6] }
clb_pack LT_19_5 { sDAC_mem_7_2_LC_19_5_0, sDAC_mem_7_3_LC_19_5_1, sDAC_mem_7_4_LC_19_5_2, sDAC_mem_7_6_LC_19_5_3 }
set_location LT_19_5 19 5
ble_pack sDAC_mem_3_7_LC_19_6_0 { sDAC_mem_3_7_THRU_LUT4_0, sDAC_mem_3[7] }
clb_pack LT_19_6 { sDAC_mem_3_7_LC_19_6_0 }
set_location LT_19_6 19 6
ble_pack sDAC_mem_1_0_LC_19_7_0 { sDAC_mem_1_0_THRU_LUT4_0, sDAC_mem_1[0] }
ble_pack sDAC_mem_1_1_LC_19_7_1 { sDAC_mem_1_1_THRU_LUT4_0, sDAC_mem_1[1] }
ble_pack sDAC_mem_1_2_LC_19_7_2 { sDAC_mem_1_2_THRU_LUT4_0, sDAC_mem_1[2] }
ble_pack sDAC_mem_1_3_LC_19_7_3 { sDAC_mem_1_3_THRU_LUT4_0, sDAC_mem_1[3] }
ble_pack sDAC_mem_1_4_LC_19_7_4 { sDAC_mem_1_4_THRU_LUT4_0, sDAC_mem_1[4] }
ble_pack sDAC_mem_1_5_LC_19_7_5 { sDAC_mem_1_5_THRU_LUT4_0, sDAC_mem_1[5] }
ble_pack sDAC_mem_1_6_LC_19_7_6 { sDAC_mem_1_6_THRU_LUT4_0, sDAC_mem_1[6] }
ble_pack sDAC_mem_1_7_LC_19_7_7 { sDAC_mem_1_7_THRU_LUT4_0, sDAC_mem_1[7] }
clb_pack LT_19_7 { sDAC_mem_1_0_LC_19_7_0, sDAC_mem_1_1_LC_19_7_1, sDAC_mem_1_2_LC_19_7_2, sDAC_mem_1_3_LC_19_7_3, sDAC_mem_1_4_LC_19_7_4, sDAC_mem_1_5_LC_19_7_5, sDAC_mem_1_6_LC_19_7_6, sDAC_mem_1_7_LC_19_7_7 }
set_location LT_19_7 19 7
ble_pack sDAC_mem_33_0_LC_19_8_0 { sDAC_mem_33_0_THRU_LUT4_0, sDAC_mem_33[0] }
ble_pack sDAC_mem_33_1_LC_19_8_1 { sDAC_mem_33_1_THRU_LUT4_0, sDAC_mem_33[1] }
ble_pack sDAC_mem_33_2_LC_19_8_2 { sDAC_mem_33_2_THRU_LUT4_0, sDAC_mem_33[2] }
ble_pack sDAC_mem_33_3_LC_19_8_3 { sDAC_mem_33_3_THRU_LUT4_0, sDAC_mem_33[3] }
ble_pack sDAC_mem_33_4_LC_19_8_4 { sDAC_mem_33_4_THRU_LUT4_0, sDAC_mem_33[4] }
ble_pack sDAC_mem_33_5_LC_19_8_5 { sDAC_mem_33_5_THRU_LUT4_0, sDAC_mem_33[5] }
ble_pack sDAC_mem_33_6_LC_19_8_6 { sDAC_mem_33_6_THRU_LUT4_0, sDAC_mem_33[6] }
ble_pack sDAC_mem_33_7_LC_19_8_7 { sDAC_mem_33_7_THRU_LUT4_0, sDAC_mem_33[7] }
clb_pack LT_19_8 { sDAC_mem_33_0_LC_19_8_0, sDAC_mem_33_1_LC_19_8_1, sDAC_mem_33_2_LC_19_8_2, sDAC_mem_33_3_LC_19_8_3, sDAC_mem_33_4_LC_19_8_4, sDAC_mem_33_5_LC_19_8_5, sDAC_mem_33_6_LC_19_8_6, sDAC_mem_33_7_LC_19_8_7 }
set_location LT_19_8 19 8
ble_pack sDAC_mem_5_0_LC_19_9_0 { sDAC_mem_5_0_THRU_LUT4_0, sDAC_mem_5[0] }
ble_pack sDAC_mem_5_1_LC_19_9_1 { sDAC_mem_5_1_THRU_LUT4_0, sDAC_mem_5[1] }
ble_pack sDAC_mem_5_2_LC_19_9_2 { sDAC_mem_5_2_THRU_LUT4_0, sDAC_mem_5[2] }
ble_pack sDAC_mem_5_3_LC_19_9_3 { sDAC_mem_5_3_THRU_LUT4_0, sDAC_mem_5[3] }
ble_pack sDAC_mem_5_4_LC_19_9_4 { sDAC_mem_5_4_THRU_LUT4_0, sDAC_mem_5[4] }
ble_pack sDAC_mem_5_5_LC_19_9_5 { sDAC_mem_5_5_THRU_LUT4_0, sDAC_mem_5[5] }
ble_pack sDAC_mem_5_6_LC_19_9_6 { sDAC_mem_5_6_THRU_LUT4_0, sDAC_mem_5[6] }
ble_pack sDAC_mem_5_7_LC_19_9_7 { sDAC_mem_5_7_THRU_LUT4_0, sDAC_mem_5[7] }
clb_pack LT_19_9 { sDAC_mem_5_0_LC_19_9_0, sDAC_mem_5_1_LC_19_9_1, sDAC_mem_5_2_LC_19_9_2, sDAC_mem_5_3_LC_19_9_3, sDAC_mem_5_4_LC_19_9_4, sDAC_mem_5_5_LC_19_9_5, sDAC_mem_5_6_LC_19_9_6, sDAC_mem_5_7_LC_19_9_7 }
set_location LT_19_9 19 9
ble_pack sDAC_mem_13_0_LC_19_10_0 { sDAC_mem_13_0_THRU_LUT4_0, sDAC_mem_13[0] }
ble_pack sDAC_mem_13_1_LC_19_10_1 { sDAC_mem_13_1_THRU_LUT4_0, sDAC_mem_13[1] }
ble_pack sDAC_mem_13_2_LC_19_10_2 { sDAC_mem_13_2_THRU_LUT4_0, sDAC_mem_13[2] }
ble_pack sDAC_mem_13_3_LC_19_10_3 { sDAC_mem_13_3_THRU_LUT4_0, sDAC_mem_13[3] }
ble_pack sDAC_mem_13_4_LC_19_10_4 { sDAC_mem_13_4_THRU_LUT4_0, sDAC_mem_13[4] }
ble_pack sDAC_mem_13_5_LC_19_10_5 { sDAC_mem_13_5_THRU_LUT4_0, sDAC_mem_13[5] }
ble_pack sDAC_mem_13_6_LC_19_10_6 { sDAC_mem_13_6_THRU_LUT4_0, sDAC_mem_13[6] }
ble_pack sDAC_mem_13_7_LC_19_10_7 { sDAC_mem_13_7_THRU_LUT4_0, sDAC_mem_13[7] }
clb_pack LT_19_10 { sDAC_mem_13_0_LC_19_10_0, sDAC_mem_13_1_LC_19_10_1, sDAC_mem_13_2_LC_19_10_2, sDAC_mem_13_3_LC_19_10_3, sDAC_mem_13_4_LC_19_10_4, sDAC_mem_13_5_LC_19_10_5, sDAC_mem_13_6_LC_19_10_6, sDAC_mem_13_7_LC_19_10_7 }
set_location LT_19_10 19 10
ble_pack spi_slave_inst.tx_ready_i_LC_19_11_3 { spi_slave_inst.tx_ready_i_RNO, spi_slave_inst.tx_ready_i }
clb_pack LT_19_11 { spi_slave_inst.tx_ready_i_LC_19_11_3 }
set_location LT_19_11 19 11
ble_pack spi_slave_inst.txdata_reg_i_4_LC_19_12_0 { spi_slave_inst.txdata_reg_i_4_THRU_LUT4_0, spi_slave_inst.txdata_reg_i[4] }
ble_pack spi_slave_inst.txdata_reg_i_0_LC_19_12_1 { spi_slave_inst.txdata_reg_i_0_THRU_LUT4_0, spi_slave_inst.txdata_reg_i[0] }
ble_pack spi_slave_inst.txdata_reg_i_2_LC_19_12_4 { spi_slave_inst.txdata_reg_i_2_THRU_LUT4_0, spi_slave_inst.txdata_reg_i[2] }
ble_pack spi_slave_inst.txdata_reg_i_1_LC_19_12_7 { spi_slave_inst.txdata_reg_i_1_THRU_LUT4_0, spi_slave_inst.txdata_reg_i[1] }
clb_pack LT_19_12 { spi_slave_inst.txdata_reg_i_4_LC_19_12_0, spi_slave_inst.txdata_reg_i_0_LC_19_12_1, spi_slave_inst.txdata_reg_i_2_LC_19_12_4, spi_slave_inst.txdata_reg_i_1_LC_19_12_7 }
set_location LT_19_12 19 12
ble_pack button_debounce_counter_1_LC_19_13_0 { button_debounce_counter_RNO[1], button_debounce_counter[1] }
ble_pack button_debounce_counter_0_LC_19_13_1 { button_debounce_counter_RNO[0], button_debounce_counter[0] }
clb_pack LT_19_13 { button_debounce_counter_1_LC_19_13_0, button_debounce_counter_0_LC_19_13_1 }
set_location LT_19_13 19 13
ble_pack spi_slave_inst.txdata_reg_i_3_LC_19_14_5 { spi_slave_inst.txdata_reg_i_3_THRU_LUT4_0, spi_slave_inst.txdata_reg_i[3] }
ble_pack spi_slave_inst.txdata_reg_i_6_LC_19_14_6 { spi_slave_inst.txdata_reg_i_6_THRU_LUT4_0, spi_slave_inst.txdata_reg_i[6] }
ble_pack spi_slave_inst.txdata_reg_i_5_LC_19_14_7 { spi_slave_inst.txdata_reg_i_5_THRU_LUT4_0, spi_slave_inst.txdata_reg_i[5] }
clb_pack LT_19_14 { spi_slave_inst.txdata_reg_i_3_LC_19_14_5, spi_slave_inst.txdata_reg_i_6_LC_19_14_6, spi_slave_inst.txdata_reg_i_5_LC_19_14_7 }
set_location LT_19_14 19 14
ble_pack sEEADC_freq_2_LC_19_16_0 { sEEADC_freq_2_THRU_LUT4_0, sEEADC_freq[2] }
ble_pack sEEADC_freq_RNI4KIA1_2_LC_19_16_1 { sEEADC_freq_RNI4KIA1[2] }
ble_pack sEEADC_freq_RNI01BA5_0_LC_19_16_2 { sEEADC_freq_RNI01BA5[0] }
ble_pack sEEADC_freq_3_LC_19_16_3 { sEEADC_freq_3_THRU_LUT4_0, sEEADC_freq[3] }
ble_pack sEEADC_freq_RNISBIA1_0_LC_19_16_4 { sEEADC_freq_RNISBIA1[0] }
ble_pack sEEADC_freq_0_LC_19_16_5 { sEEADC_freq_0_THRU_LUT4_0, sEEADC_freq[0] }
ble_pack sEEADC_freq_1_LC_19_16_6 { sEEADC_freq_1_THRU_LUT4_0, sEEADC_freq[1] }
ble_pack sEEADC_freq_RNIK4JA1_6_LC_19_16_7 { sEEADC_freq_RNIK4JA1[6] }
clb_pack LT_19_16 { sEEADC_freq_2_LC_19_16_0, sEEADC_freq_RNI4KIA1_2_LC_19_16_1, sEEADC_freq_RNI01BA5_0_LC_19_16_2, sEEADC_freq_3_LC_19_16_3, sEEADC_freq_RNISBIA1_0_LC_19_16_4, sEEADC_freq_0_LC_19_16_5, sEEADC_freq_1_LC_19_16_6, sEEADC_freq_RNIK4JA1_6_LC_19_16_7 }
set_location LT_19_16 19 16
ble_pack RAM_DATA_1_8_LC_19_17_4 { RAM_DATA_1_8_THRU_LUT4_0, RAM_DATA_1[8] }
ble_pack RAM_DATA_1_9_LC_19_17_5 { RAM_DATA_1_9_THRU_LUT4_0, RAM_DATA_1[9] }
ble_pack RAM_DATA_1_12_LC_19_17_7 { RAM_DATA_1_12_THRU_LUT4_0, RAM_DATA_1[12] }
clb_pack LT_19_17 { RAM_DATA_1_8_LC_19_17_4, RAM_DATA_1_9_LC_19_17_5, RAM_DATA_1_12_LC_19_17_7 }
set_location LT_19_17 19 17
ble_pack spi_slave_inst.tx_data_count_neg_sclk_i_RNIQ00Q2_0_LC_20_3_0 { spi_slave_inst.tx_data_count_neg_sclk_i_RNIQ00Q2[0] }
clb_pack LT_20_3 { spi_slave_inst.tx_data_count_neg_sclk_i_RNIQ00Q2_0_LC_20_3_0 }
set_location LT_20_3 20 3
ble_pack spi_master_inst.spi_data_path_u1.txdata_reg_i_8_LC_20_4_1 { spi_master_inst.spi_data_path_u1.txdata_reg_i_8_THRU_LUT4_0, spi_master_inst.spi_data_path_u1.txdata_reg_i[8] }
ble_pack sCounterDAC_0_LC_20_4_3 { sCounterDAC_RNO[0], sCounterDAC[0] }
clb_pack LT_20_4 { spi_master_inst.spi_data_path_u1.txdata_reg_i_8_LC_20_4_1, sCounterDAC_0_LC_20_4_3 }
set_location LT_20_4 20 4
ble_pack spi_slave_inst.spi_cs_LC_20_5_6 { spi_slave_inst.spi_cs }
clb_pack LT_20_5 { spi_slave_inst.spi_cs_LC_20_5_6 }
set_location LT_20_5 20 5
ble_pack sDAC_spi_start_LC_20_6_5 { sDAC_spi_start_RNO, sDAC_spi_start }
clb_pack LT_20_6 { sDAC_spi_start_LC_20_6_5 }
set_location LT_20_6 20 6
ble_pack spi_slave_inst.tx_data_count_neg_sclk_i_RNIOASC_5_LC_20_7_0 { spi_slave_inst.tx_data_count_neg_sclk_i_RNIOASC[5] }
ble_pack spi_slave_inst.tx_data_count_neg_sclk_i_RNI1DAJ_1_LC_20_7_1 { spi_slave_inst.tx_data_count_neg_sclk_i_RNI1DAJ[1] }
ble_pack spi_slave_inst.tx_data_count_neg_sclk_i_RNI0OVC1_1_LC_20_7_2 { spi_slave_inst.tx_data_count_neg_sclk_i_RNI0OVC1[1] }
ble_pack spi_slave_inst.tx_data_count_neg_sclk_i_RNIUCSS_1_LC_20_7_3 { spi_slave_inst.tx_data_count_neg_sclk_i_RNIUCSS[1] }
ble_pack spi_slave_inst.tx_data_count_neg_sclk_i_RNIA0LM2_0_LC_20_7_4 { spi_slave_inst.tx_data_count_neg_sclk_i_RNIA0LM2[0] }
ble_pack spi_slave_inst.txdata_reg_i_RNI1IQC_0_LC_20_7_5 { spi_slave_inst.txdata_reg_i_RNI1IQC[0] }
ble_pack spi_slave_inst.tx_data_count_neg_sclk_i_RNIQ8SS_1_LC_20_7_6 { spi_slave_inst.tx_data_count_neg_sclk_i_RNIQ8SS[1] }
clb_pack LT_20_7 { spi_slave_inst.tx_data_count_neg_sclk_i_RNIOASC_5_LC_20_7_0, spi_slave_inst.tx_data_count_neg_sclk_i_RNI1DAJ_1_LC_20_7_1, spi_slave_inst.tx_data_count_neg_sclk_i_RNI0OVC1_1_LC_20_7_2, spi_slave_inst.tx_data_count_neg_sclk_i_RNIUCSS_1_LC_20_7_3, spi_slave_inst.tx_data_count_neg_sclk_i_RNIA0LM2_0_LC_20_7_4, spi_slave_inst.txdata_reg_i_RNI1IQC_0_LC_20_7_5, spi_slave_inst.tx_data_count_neg_sclk_i_RNIQ8SS_1_LC_20_7_6 }
set_location LT_20_7 20 7
ble_pack sCounterDAC_RNI9VC2_3_LC_20_8_0 { sCounterDAC_RNI9VC2[3] }
clb_pack LT_20_8 { sCounterDAC_RNI9VC2_3_LC_20_8_0 }
set_location LT_20_8 20 8
ble_pack sCounterDAC_1_LC_20_9_0 { sCounterDAC_RNO[1], sCounterDAC[1] }
ble_pack sCounterDAC_RNIHIJ3_1_LC_20_9_1 { sCounterDAC_RNIHIJ3[1] }
ble_pack sCounterDAC_RNI4HQ4_9_LC_20_9_2 { sCounterDAC_RNI4HQ4[9] }
ble_pack sCounterDAC_RNIFI77_1_LC_20_9_3 { sCounterDAC_RNIFI77[1] }
ble_pack sCounterDAC_RNIBR1C_5_LC_20_9_4 { sCounterDAC_RNIBR1C[5] }
ble_pack sCounterDAC_RNI05RA_5_LC_20_9_5 { sCounterDAC_RNI05RA[5] }
ble_pack sCounterDAC_6_LC_20_9_6 { sCounterDAC_RNO[6], sCounterDAC[6] }
ble_pack sDAC_spi_start_RNO_0_LC_20_9_7 { sDAC_spi_start_RNO_0 }
clb_pack LT_20_9 { sCounterDAC_1_LC_20_9_0, sCounterDAC_RNIHIJ3_1_LC_20_9_1, sCounterDAC_RNI4HQ4_9_LC_20_9_2, sCounterDAC_RNIFI77_1_LC_20_9_3, sCounterDAC_RNIBR1C_5_LC_20_9_4, sCounterDAC_RNI05RA_5_LC_20_9_5, sCounterDAC_6_LC_20_9_6, sDAC_spi_start_RNO_0_LC_20_9_7 }
set_location LT_20_9 20 9
ble_pack un2_scounterdac_cry_1_c_LC_20_10_0 { un2_scounterdac_cry_1_c }
ble_pack sCounterDAC_2_LC_20_10_1 { sCounterDAC_RNO[2], sCounterDAC[2], un2_scounterdac_cry_2_c }
ble_pack sCounterDAC_3_LC_20_10_2 { sCounterDAC_RNO[3], sCounterDAC[3], un2_scounterdac_cry_3_c }
ble_pack sCounterDAC_4_LC_20_10_3 { sCounterDAC_RNO[4], sCounterDAC[4], un2_scounterdac_cry_4_c }
ble_pack sCounterDAC_5_LC_20_10_4 { sCounterDAC_RNO[5], sCounterDAC[5], un2_scounterdac_cry_5_c }
ble_pack un2_scounterdac_cry_5_THRU_LUT4_0_LC_20_10_5 { un2_scounterdac_cry_5_THRU_LUT4_0, un2_scounterdac_cry_6_c }
ble_pack sCounterDAC_7_LC_20_10_6 { sCounterDAC_RNO[7], sCounterDAC[7], un2_scounterdac_cry_7_c }
ble_pack sCounterDAC_8_LC_20_10_7 { sCounterDAC_RNO[8], sCounterDAC[8], un2_scounterdac_cry_8_c }
clb_pack LT_20_10 { un2_scounterdac_cry_1_c_LC_20_10_0, sCounterDAC_2_LC_20_10_1, sCounterDAC_3_LC_20_10_2, sCounterDAC_4_LC_20_10_3, sCounterDAC_5_LC_20_10_4, un2_scounterdac_cry_5_THRU_LUT4_0_LC_20_10_5, sCounterDAC_7_LC_20_10_6, sCounterDAC_8_LC_20_10_7 }
set_location LT_20_10 20 10
ble_pack sCounterDAC_9_LC_20_11_0 { sCounterDAC_RNO[9], sCounterDAC[9] }
clb_pack LT_20_11 { sCounterDAC_9_LC_20_11_0 }
set_location LT_20_11 20 11
ble_pack spi_slave_inst.rx_done_pos_sclk_i_LC_20_13_0 { spi_slave_inst.rx_data_count_pos_sclk_i_RNI5DOR2_3_spi_slave_inst.rx_done_pos_sclk_i_REP_LUT4_0, spi_slave_inst.rx_done_pos_sclk_i }
clb_pack LT_20_13 { spi_slave_inst.rx_done_pos_sclk_i_LC_20_13_0 }
set_location LT_20_13 20 13
ble_pack spi_slave_inst.txdata_reg_i_7_LC_20_15_1 { spi_slave_inst.txdata_reg_i_7_THRU_LUT4_0, spi_slave_inst.txdata_reg_i[7] }
clb_pack LT_20_15 { spi_slave_inst.txdata_reg_i_7_LC_20_15_1 }
set_location LT_20_15 20 15
ble_pack sEEADC_freq_6_LC_20_16_0 { sEEADC_freq_6_THRU_LUT4_0, sEEADC_freq[6] }
ble_pack sEEADC_freq_7_LC_20_16_1 { sEEADC_freq_7_THRU_LUT4_0, sEEADC_freq[7] }
clb_pack LT_20_16 { sEEADC_freq_6_LC_20_16_0, sEEADC_freq_7_LC_20_16_1 }
set_location LT_20_16 20 16
ble_pack RAM_DATA_cl_5_15_LC_20_17_3 { RAM_DATA_cl_5_RNO[15], RAM_DATA_cl_5[15] }
clb_pack LT_20_17 { RAM_DATA_cl_5_15_LC_20_17_3 }
set_location LT_20_17 20 17
ble_pack spi_slave_inst.tx_data_count_neg_sclk_i_0_LC_22_7_0 { spi_slave_inst.tx_data_count_neg_sclk_i_RNO[0], spi_slave_inst.tx_data_count_neg_sclk_i[0], spi_slave_inst.un1_tx_data_count_neg_sclk_i_cry_0_c }
ble_pack spi_slave_inst.tx_data_count_neg_sclk_i_1_LC_22_7_1 { spi_slave_inst.tx_data_count_neg_sclk_i_RNO[1], spi_slave_inst.tx_data_count_neg_sclk_i[1], spi_slave_inst.un1_tx_data_count_neg_sclk_i_cry_1_c }
ble_pack spi_slave_inst.tx_data_count_neg_sclk_i_2_LC_22_7_2 { spi_slave_inst.tx_data_count_neg_sclk_i_RNO[2], spi_slave_inst.tx_data_count_neg_sclk_i[2], spi_slave_inst.un1_tx_data_count_neg_sclk_i_cry_2_c }
ble_pack spi_slave_inst.tx_data_count_neg_sclk_i_3_LC_22_7_3 { spi_slave_inst.tx_data_count_neg_sclk_i_RNO[3], spi_slave_inst.tx_data_count_neg_sclk_i[3], spi_slave_inst.un1_tx_data_count_neg_sclk_i_cry_3_c }
ble_pack spi_slave_inst.tx_data_count_neg_sclk_i_4_LC_22_7_4 { spi_slave_inst.tx_data_count_neg_sclk_i_RNO[4], spi_slave_inst.tx_data_count_neg_sclk_i[4], spi_slave_inst.un1_tx_data_count_neg_sclk_i_cry_4_c }
ble_pack spi_slave_inst.tx_data_count_neg_sclk_i_5_LC_22_7_5 { spi_slave_inst.tx_data_count_neg_sclk_i_RNO[5], spi_slave_inst.tx_data_count_neg_sclk_i[5] }
ble_pack spi_slave_inst.tx_done_neg_sclk_i_LC_22_7_6 { spi_slave_inst.tx_done_neg_sclk_i_RNO, spi_slave_inst.tx_done_neg_sclk_i }
clb_pack LT_22_7 { spi_slave_inst.tx_data_count_neg_sclk_i_0_LC_22_7_0, spi_slave_inst.tx_data_count_neg_sclk_i_1_LC_22_7_1, spi_slave_inst.tx_data_count_neg_sclk_i_2_LC_22_7_2, spi_slave_inst.tx_data_count_neg_sclk_i_3_LC_22_7_3, spi_slave_inst.tx_data_count_neg_sclk_i_4_LC_22_7_4, spi_slave_inst.tx_data_count_neg_sclk_i_5_LC_22_7_5, spi_slave_inst.tx_done_neg_sclk_i_LC_22_7_6 }
set_location LT_22_7 22 7
ble_pack spi_slave_inst.tx_done_reg1_i_LC_22_8_5 { spi_slave_inst.tx_done_reg1_i_THRU_LUT4_0, spi_slave_inst.tx_done_reg1_i }
clb_pack LT_22_8 { spi_slave_inst.tx_done_reg1_i_LC_22_8_5 }
set_location LT_22_8 22 8
ble_pack spi_slave_inst.tx_done_reg2_i_LC_22_9_2 { spi_slave_inst.tx_done_reg2_i_THRU_LUT4_0, spi_slave_inst.tx_done_reg2_i }
ble_pack spi_slave_inst.tx_done_reg3_i_LC_22_9_5 { spi_slave_inst.tx_done_reg3_i_THRU_LUT4_0, spi_slave_inst.tx_done_reg3_i }
clb_pack LT_22_9 { spi_slave_inst.tx_done_reg2_i_LC_22_9_2, spi_slave_inst.tx_done_reg3_i_LC_22_9_5 }
set_location LT_22_9 22 9
ble_pack CONSTANT_ONE_LUT4_LC_22_10_2 { CONSTANT_ONE_LUT4 }
ble_pack spi_slave_inst.tx_ready_i_RNO_0_LC_22_10_7 { spi_slave_inst.tx_ready_i_RNO_0 }
clb_pack LT_22_10 { CONSTANT_ONE_LUT4_LC_22_10_2, spi_slave_inst.tx_ready_i_RNO_0_LC_22_10_7 }
set_location LT_22_10 22 10
ble_pack sDAC_mem_25_1_LC_22_12_0 { sDAC_mem_25_1_THRU_LUT4_0, sDAC_mem_25[1] }
clb_pack LT_22_12 { sDAC_mem_25_1_LC_22_12_0 }
set_location LT_22_12 22 12
ble_pack RAM_DATA_1_15_LC_23_17_4 { RAM_DATA_1_15_THRU_LUT4_0, RAM_DATA_1[15] }
clb_pack LT_23_17 { RAM_DATA_1_15_LC_23_17_4 }
set_location LT_23_17 23 17
set_location reset_rpi_ibuf_RNIIUT3_0 12 21
set_location un4_sacqtime_cry_23_c_RNI2CQM_0 0 11
set_location pll128M2_inst.PLLOUTCOREB_derived_clock_RNI5L14 13 0
set_location spi_sclk_inferred_clock_RNIH8F3 12 0
set_location sSPI_MSB0LSB1_RNILL2C1_0 13 21
set_location sCounterDAC_RNIBR1C_0[5] 25 10
set_location pll128M2_inst.PLLOUTCOREA_derived_clock_RNI4765 25 11
set_location button_mode_ibuf_RNIN5K7_0 0 10
set_io spi_sclk_ft 64
set_io RAM_DATA[1] 117
set_io RAM_ADD[8] 106
set_io RAM_ADD[12] 81
set_io RAM_ADD[1] 124
set_io RAM_DATA[5] 113
set_io RAM_DATA[13] 90
set_io ADC9 144
set_io spi_cs_ft 73
set_io poff 12
set_io RAM_nOE 96
set_io RAM_ADD[4] 120
set_io RAM_ADD[17] 99
set_io ADC0 134
set_io spi_mosi_flash 67
set_io RAM_DATA[11] 87
set_io trig_ft 61
set_io spi_miso_rpi 29
set_io RAM_nWE 101
set_io RAM_DATA[2] 116
set_io RAM_ADD[2] 122
set_io RAM_ADD[11] 82
set_io DAC_cs 38
set_io ADC6 141
set_io spi_select 23
set_io clk 21
set_io RAM_DATA[9] 85
set_io RAM_ADD[18] 78
set_io RAM_DATA[14] 91
set_io RAM_DATA[0] 118
set_io RAM_ADD[13] 80
set_io RAM_ADD[0] 125
set_io ADC4 138
set_io trig_rpi 22
set_io top_tour2 25
set_io spi_cs_rpi 74
set_io RAM_ADD[9] 107
set_io DAC_sclk 37
set_io ADC_clk 130
set_io ADC3 137
set_io trig_ext 16
set_io spi_mosi_rpi 31
set_io spi_mosi_ft 63
set_io cs_rpi2flash 75
set_io RAM_DATA[6] 112
set_io RAM_DATA[12] 88
set_io spi_cs_flash 71
set_io pon 11
set_io RAM_nCE 119
set_io RAM_ADD[7] 105
set_io RAM_ADD[14] 79
set_io LED3 9
set_io ADC1 135
set_io reset_rpi 47
set_io RAM_nLB 94
set_io RAM_DATA[4] 114
set_io RAM_DATA[10] 76
set_io LED_MODE 7
set_io ADC8 143
set_io spi_sclk_rpi 28
set_io RAM_DATA[3] 115
set_io RAM_ADD[5] 102
set_io RAM_ADD[16] 98
set_io ADC7 142
set_io top_tour1 24
set_io spi_miso_ft 62
set_io button_mode 3
set_io RAM_ADD[3] 121
set_io RAM_ADD[10] 83
set_io DAC_mosi 39
set_io ADC5 139
set_io RAM_DATA[8] 84
set_io LED_ACQ 2
set_io RAM_DATA[7] 110
set_io RAM_DATA[15] 93
set_io spi_sclk_flash 70
set_io RAM_nUB 95
set_io RAM_ADD[6] 104
set_io RAM_ADD[15] 97
set_io ADC2 136
