// holbroow6502.c
// Nintendo Entertainment System CPU Implementation (MOS Technology 6502)
// NOTE: This is the 2A03 cpu (NTSC 60hz at 1.79Mhz, not the "2A07 (PAL at 50hz and 1.66Mhz)"
// Will Holbrook - 20th October 2024

// Great resource, this file and its concepts are mostly developed using this datasheet.
// https://www.nesdev.org/obelisk-6502-guide

#include "CPU.h"
#include "Bus.h"
#include <stdlib.h>
#include <stddef.h>
#include <stdio.h>
#include <stdint.h>
#include <string.h>


// Define the opcode_table
const Opcode opcode_table[256] = {
    // Initialize all 256 opcodes
    // For simplicity, initialize unspecified opcodes as NOP with IMP addressing
    [0 ... 255] = {NOP, IMP, 1, 2},

    // Define specific opcodes as per the 6502 instruction set
    // Load/Store Operations
    [0xA9] = {LDA, IMM, 2, 2},
    [0xA5] = {LDA, ZP0, 2, 3},
    [0xAD] = {LDA, ABS, 3, 4},
    [0xB5] = {LDA, ZPX, 2, 4},
    [0xBD] = {LDA, ABX, 3, 4},
    [0xB9] = {LDA, ABY, 3, 4},
    [0xA1] = {LDA, IZX, 2, 6},
    [0xB1] = {LDA, IZY, 2, 5},

    [0xA2] = {LDX, IMM, 2, 2},
    [0xA6] = {LDX, ZP0, 2, 3},
    [0xAE] = {LDX, ABS, 3, 4},
    [0xB6] = {LDX, ZPY, 2, 4},
    [0xBE] = {LDX, ABY, 3, 4},

    [0xA0] = {LDY, IMM, 2, 2},
    [0xA4] = {LDY, ZP0, 2, 3},
    [0xAC] = {LDY, ABS, 3, 4},
    [0xB4] = {LDY, ZPX, 2, 4},
    [0xBC] = {LDY, ABX, 3, 4},

    [0x85] = {STA, ZP0, 2, 3},
    [0x8D] = {STA, ABS, 3, 4},
    [0x95] = {STA, ZPX, 2, 4},
    [0x9D] = {STA, ABX, 3, 5},
    [0x99] = {STA, ABY, 3, 5},
    [0x81] = {STA, IZX, 2, 6},
    [0x91] = {STA, IZY, 2, 6},

    [0x86] = {STX, ZP0, 2, 3},
    [0x8E] = {STX, ABS, 3, 4},
    [0x96] = {STX, ZPY, 2, 4},

    [0x84] = {STY, ZP0, 2, 3},
    [0x8C] = {STY, ABS, 3, 4},
    [0x94] = {STY, ZPX, 2, 4},

    // Register Transfers
    [0xAA] = {TAX, IMP, 1, 2},
    [0xA8] = {TAY, IMP, 1, 2},
    [0x8A] = {TXA, IMP, 1, 2},
    [0x98] = {TYA, IMP, 1, 2},

    // Stack Operations
    [0xBA] = {TSX, IMP, 1, 2},
    [0x9A] = {TXS, IMP, 1, 2},
    [0x48] = {PHA, IMP, 1, 3},
    [0x08] = {PHP, IMP, 1, 3},
    [0x68] = {PLA, IMP, 1, 4},
    [0x28] = {PLP, IMP, 1, 4},

    // Logical Instructions
    [0x29] = {AND, IMM, 2, 2},
    [0x25] = {AND, ZP0, 2, 3},
    [0x2D] = {AND, ABS, 3, 4},
    [0x35] = {AND, ZPX, 2, 4},
    [0x3D] = {AND, ABX, 3, 4},
    [0x39] = {AND, ABY, 3, 4},
    [0x21] = {AND, IZX, 2, 6},
    [0x31] = {AND, IZY, 2, 5},

    [0x49] = {EOR, IMM, 2, 2},
    [0x45] = {EOR, ZP0, 2, 3},
    [0x4D] = {EOR, ABS, 3, 4},
    [0x55] = {EOR, ZPX, 2, 4},
    [0x5D] = {EOR, ABX, 3, 4},
    [0x59] = {EOR, ABY, 3, 4},
    [0x41] = {EOR, IZX, 2, 6},
    [0x51] = {EOR, IZY, 2, 5},

    [0x09] = {ORA, IMM, 2, 2},
    [0x05] = {ORA, ZP0, 2, 3},
    [0x0D] = {ORA, ABS, 3, 4},
    [0x15] = {ORA, ZPX, 2, 4},
    [0x1D] = {ORA, ABX, 3, 4},
    [0x19] = {ORA, ABY, 3, 4},
    [0x01] = {ORA, IZX, 2, 6},
    [0x11] = {ORA, IZY, 2, 5},

    [0x24] = {BIT, ZP0, 2, 3},
    [0x2C] = {BIT, ABS, 3, 4},

    // Arithmetic Instructions
    [0x69] = {ADC, IMM, 2, 2},
    [0x65] = {ADC, ZP0, 2, 3},
    [0x6D] = {ADC, ABS, 3, 4},
    [0x75] = {ADC, ZPX, 2, 4},
    [0x7D] = {ADC, ABX, 3, 4},
    [0x79] = {ADC, ABY, 3, 4},
    [0x61] = {ADC, IZX, 2, 6},
    [0x71] = {ADC, IZY, 2, 5},

    [0xE9] = {SBC, IMM, 2, 2},
    [0xE5] = {SBC, ZP0, 2, 3},
    [0xED] = {SBC, ABS, 3, 4},
    [0xF5] = {SBC, ZPX, 2, 4},
    [0xFD] = {SBC, ABX, 3, 4},
    [0xF9] = {SBC, ABY, 3, 4},
    [0xE1] = {SBC, IZX, 2, 6},
    [0xF1] = {SBC, IZY, 2, 5},

    [0xC9] = {CMP, IMM, 2, 2},
    [0xC5] = {CMP, ZP0, 2, 3},
    [0xCD] = {CMP, ABS, 3, 4},
    [0xD5] = {CMP, ZPX, 2, 4},
    [0xDD] = {CMP, ABX, 3, 4},
    [0xD9] = {CMP, ABY, 3, 4},
    [0xC1] = {CMP, IZX, 2, 6},
    [0xD1] = {CMP, IZY, 2, 5},

    [0xE0] = {CPX, IMM, 2, 2},
    [0xE4] = {CPX, ZP0, 2, 3},
    [0xEC] = {CPX, ABS, 3, 4},

    [0xC0] = {CPY, IMM, 2, 2},
    [0xC4] = {CPY, ZP0, 2, 3},
    [0xCC] = {CPY, ABS, 3, 4},

    // Increments & Decrements
    [0xE6] = {INC, ZP0, 2, 5},
    [0xEE] = {INC, ABS, 3, 6},
    [0xF6] = {INC, ZPX, 2, 6},
    [0xFE] = {INC, ABX, 3, 7},

    [0xE8] = {INX, IMP, 1, 2},
    [0xC8] = {INY, IMP, 1, 2},

    [0xC6] = {DEC, ZP0, 2, 5},
    [0xCE] = {DEC, ABS, 3, 6},
    [0xD6] = {DEC, ZPX, 2, 6},
    [0xDE] = {DEC, ABX, 3, 7},

    [0xCA] = {DEX, IMP, 1, 2},
    [0x88] = {DEY, IMP, 1, 2},

    // Shifts
    [0x0A] = {ASL, ACC, 1, 2},
    [0x06] = {ASL, ZP0, 2, 5},
    [0x0E] = {ASL, ABS, 3, 6},
    [0x16] = {ASL, ZPX, 2, 6},
    [0x1E] = {ASL, ABX, 3, 7},

    [0x4A] = {LSR, ACC, 1, 2},
    [0x46] = {LSR, ZP0, 2, 5},
    [0x4E] = {LSR, ABS, 3, 6},
    [0x56] = {LSR, ZPX, 2, 6},
    [0x5E] = {LSR, ABX, 3, 7},

    [0x2A] = {ROL, ACC, 1, 2},
    [0x26] = {ROL, ZP0, 2, 5},
    [0x2E] = {ROL, ABS, 3, 6},
    [0x36] = {ROL, ZPX, 2, 6},
    [0x3E] = {ROL, ABX, 3, 7},

    [0x6A] = {ROR, ACC, 1, 2},
    [0x66] = {ROR, ZP0, 2, 5},
    [0x6E] = {ROR, ABS, 3, 6},
    [0x76] = {ROR, ZPX, 2, 6},
    [0x7E] = {ROR, ABX, 3, 7},

    // Jumps & Calls
    [0x4C] = {JMP, ABS, 3, 3},
    [0x6C] = {JMP, IND, 3, 5}, // Note: 6502 JMP indirect bug not handled here
    [0x20] = {JSR, ABS, 3, 6},
    [0x60] = {RTS, IMP, 1, 6},

    // Branches
    [0x90] = {BCC, REL, 2, 2},
    [0xB0] = {BCS, REL, 2, 2},
    [0xF0] = {BEQ, REL, 2, 2},
    [0x30] = {BMI, REL, 2, 2},
    [0xD0] = {BNE, REL, 2, 2},
    [0x10] = {BPL, REL, 2, 2},
    [0x50] = {BVC, REL, 2, 2},
    [0x70] = {BVS, REL, 2, 2},

    // Status Flag Changes
    [0x18] = {CLC, IMP, 1, 2},
    [0xD8] = {CLD, IMP, 1, 2},
    [0x58] = {CLI, IMP, 1, 2},
    [0xB8] = {CLV, IMP, 1, 2},
    [0x38] = {SEC, IMP, 1, 2},
    [0xF8] = {SED, IMP, 1, 2},
    [0x78] = {SEI, IMP, 1, 2},

    // System Functions
    [0x00] = {BRK, IMP, 1, 7},
    [0xEA] = {NOP, IMP, 1, 2},
    [0x40] = {RTI, IMP, 1, 6},

    // LAX (Load A and X simultaneously)
    [0xA7] = { LAX, ZP0, 2, 3 },
    [0xB7] = { LAX, ZPY, 2, 4 },
    [0xAF] = { LAX, ABS, 3, 4 },
    [0xBF] = { LAX, ABY, 3, 4 },  
    [0xA3] = { LAX, IZX, 2, 6 },
    [0xB3] = { LAX, IZY, 2, 5 },

    // SAX (Store A & X)
    [0x87] = { SAX, ZP0, 2, 3 },
    [0x97] = { SAX, ZPY, 2, 4 },
    [0x8F] = { SAX, ABS, 3, 4 },
    [0x83] = { SAX, IZX, 2, 6 },

    // DCP (DEC + CMP)
    [0xC7] = { DCP, ZP0, 2, 5 },
    [0xD7] = { DCP, ZPX, 2, 6 },
    [0xCF] = { DCP, ABS, 3, 6 },
    [0xDF] = { DCP, ABX, 3, 7 },
    [0xDB] = { DCP, ABY, 3, 7 },
    [0xC3] = { DCP, IZX, 2, 8 },
    [0xD3] = { DCP, IZY, 2, 8 },

    // ISB (INC + SBC)
    [0xE7] = { ISB, ZP0, 2, 5 },
    [0xF7] = { ISB, ZPX, 2, 6 },
    [0xEF] = { ISB, ABS, 3, 6 },
    [0xFF] = { ISB, ABX, 3, 7 },
    [0xFB] = { ISB, ABY, 3, 7 },
    [0xE3] = { ISB, IZX, 2, 8 },
    [0xF3] = { ISB, IZY, 2, 8 },

    // SLO (ASL + ORA)
    [0x07] = { SLO, ZP0, 2, 5 },
    [0x17] = { SLO, ZPX, 2, 6 },
    [0x0F] = { SLO, ABS, 3, 6 },
    [0x1F] = { SLO, ABX, 3, 7 },
    [0x1B] = { SLO, ABY, 3, 7 },
    [0x03] = { SLO, IZX, 2, 8 },
    [0x13] = { SLO, IZY, 2, 8 },

    // RLA (ROL + AND)
    [0x27] = { RLA, ZP0, 2, 5 },
    [0x37] = { RLA, ZPX, 2, 6 },
    [0x2F] = { RLA, ABS, 3, 6 },
    [0x3F] = { RLA, ABX, 3, 7 },
    [0x3B] = { RLA, ABY, 3, 7 },
    [0x23] = { RLA, IZX, 2, 8 },
    [0x33] = { RLA, IZY, 2, 8 },

    // SRE (LSR + EOR)
    [0x47] = { SRE, ZP0, 2, 5 },
    [0x57] = { SRE, ZPX, 2, 6 },
    [0x4F] = { SRE, ABS, 3, 6 },
    [0x5F] = { SRE, ABX, 3, 7 },
    [0x5B] = { SRE, ABY, 3, 7 },
    [0x43] = { SRE, IZX, 2, 8 },
    [0x53] = { SRE, IZY, 2, 8 },

    // RRA (ROR + ADC)
    [0x67] = { RRA, ZP0, 2, 5 },
    [0x77] = { RRA, ZPX, 2, 6 },
    [0x6F] = { RRA, ABS, 3, 6 },
    [0x7F] = { RRA, ABX, 3, 7 },
    [0x7B] = { RRA, ABY, 3, 7 },
    [0x63] = { RRA, IZX, 2, 8 },
    [0x73] = { RRA, IZY, 2, 8 },

    // SBC (0xEB) - alternate immediate SBC
    [0xEB] = { SBC_EB, IMM, 2, 2 },
};

// Define mapped 'Instruction' string names
const char *InstructionStrings[65] = {
    "LDA",
    "LDX",
    "LDY",
    "STA",
    "STX",
    "STY",
    "TAX",
    "TAY",
    "TXA",
    "TYA",
    "TSX",
    "TXS",
    "PHA",
    "PHP",
    "PLA",
    "PLP",
    "AND",
    "EOR",
    "ORA",
    "BIT",
    "ADC",
    "SBC",
    "CMP",
    "CPX",
    "CPY",
    "INC",
    "INX",
    "INY",
    "DEC",
    "DEX",
    "DEY",
    "ASL",
    "LSR",
    "ROL",
    "ROR",
    "JMP",
    "JSR",
    "RTS",
    "BCC",
    "BCS",
    "BEQ",
    "BMI",
    "BNE",
    "BPL",
    "BVC",
    "BVS",
    "CLC",
    "CLD",
    "CLI",
    "CLV",
    "SEC",
    "SED",
    "SEI",
    "BRK",
    "NOP",
    "RTI",

    // Illegal opcodes, rarely but sometimes used for NES processing (like 5 games lol)
    "LAX",
    "SAX",
    "DCP",
    "ISB",
    "SLO",
    "RLA",
    "SRE",
    "RRA",
    "SBC_EB"
};

// Define mapped 'Addressing Modes' string names
const char *AddressModeStrings[13] = {
    "IMM",
    "ZP0",
    "ABS",
    "ZPX",
    "ZPY",
    "ABX",
    "ABY",
    "IZX",
    "IZY",
    "ACC",
    "IMP",
    "REL",
    "IND"
};


// Helper Functions Implementations
uint8_t fetch_operand(Cpu* cpu, AddressingMode mode, uint16_t* address) {
    uint8_t value = 0;
    switch (mode) {
        case IMM: // checked
            value = bus_read(cpu->bus, cpu->PC++);
            break;
        case ZP0: // checked
            *address = (bus_read(cpu->bus, cpu->PC++) & 0x00FF);
            value = bus_read(cpu->bus, *address);
            break;
        case ZPX: // checked
            *address = (bus_read(cpu->bus, cpu->PC++) + cpu->X) & 0x00FF;
            value = bus_read(cpu->bus, *address);
            break;
        case ZPY: // checked
            *address = (bus_read(cpu->bus, cpu->PC++) + cpu->Y) & 0x00FF;
            value = bus_read(cpu->bus, *address);
            break;
        case ABS: // checked
            *address = bus_read(cpu->bus, cpu->PC++) | (bus_read(cpu->bus, cpu->PC++) << 8);
            value = bus_read(cpu->bus, *address);
            break;
        // case ABX:
        //     *address = (bus_read(cpu->bus, cpu->PC++) | (bus_read(cpu->bus, cpu->PC++) << 8));
        //     *address += cpu->X;
        //     *address &= 0xFFFF;  // Ensure address wraps at 16-bit boundary
        //     value = bus_read(cpu->bus, *address);
        //     break;

        // case ABY:
        //     *address = (bus_read(cpu->bus, cpu->PC++) | (bus_read(cpu->bus, cpu->PC++) << 8) + cpu->Y);
        //     *address += cpu->Y;
        //     *address &= 0xFFFF;  // Ensure address wraps at 16-bit boundary
        //     value = bus_read(cpu->bus, *address);
        //     break;
        case ABX: // checked
            *address = (bus_read(cpu->bus, cpu->PC++) | (bus_read(cpu->bus, cpu->PC++) << 8)) + cpu->X;
            value = bus_read(cpu->bus, *address);
            break;
        case ABY: // checked
            *address = (bus_read(cpu->bus, cpu->PC++) | (bus_read(cpu->bus, cpu->PC++) << 8)) + cpu->Y;
            value = bus_read(cpu->bus, *address);
            break;
        case IZX: // checked
            {
                uint16_t t = bus_read(cpu->bus, cpu->PC++);
                uint16_t lo = bus_read(cpu->bus, (uint16_t)(t + (uint16_t)cpu->X) & 0x00FF);
                uint16_t hi = bus_read(cpu->bus, (uint16_t)(t + (uint16_t)cpu->X + 1) & 0x00FF);
                *address = (hi << 8) | lo;
                value = bus_read(cpu->bus, *address);
                break;
            }
        case IZY: // checked
            {
                uint16_t t = bus_read(cpu->bus, cpu->PC++);
                uint16_t lo = bus_read(cpu->bus, t & 0x00FF);
                uint16_t hi = bus_read(cpu->bus, (t + 1) & 0x00FF);
                *address = ((hi << 8) | lo) + cpu->Y;
                value = bus_read(cpu->bus, *address);
                break;
            }
        case REL: // checked
            {
                int8_t offset = (int8_t)bus_read(cpu->bus, cpu->PC++);
                if (offset & 0x80) {      // 0x80 = 128. Here we check the 7th bit
                    offset |= 0xFF00;
                }
                // Note: Branch instructions handle the PC update
                // Here, we return the target address, but actual branching is handled in the handler
                *address = cpu->PC + offset;
            }
            break;
        case ACC: // checked
            // No operand to fetch
            break;
        case IMP: // checked
            // No operand to fetch
            break;
        default:
            // Handle unsupported addressing modes
            break;
    }
    return value;
}

void set_carry_flag(Cpu* cpu, bool set) {
    if (set) {
        cpu->STATUS |= FLAG_CARRY;
    } else {
        cpu->STATUS &= ~FLAG_CARRY;
    }
}

void set_zero_flag(Cpu* cpu, bool set) {
    if (set) {
        cpu->STATUS |= FLAG_ZERO;
    } else {
        cpu->STATUS &= ~FLAG_ZERO;
    }
}

void set_interrupt_flag(Cpu* cpu, bool set) {
    if (set) {
        cpu->STATUS |= FLAG_INTERRUPT_DISABLE;
    } else {
        cpu->STATUS &= ~FLAG_INTERRUPT_DISABLE;
    }
}

void set_decimal_flag(Cpu* cpu, bool set) {
    if (set) {
        cpu->STATUS |= FLAG_DECIMAL;
    } else {
        cpu->STATUS &= ~FLAG_DECIMAL;
    }
}

void set_negative_flag(Cpu* cpu, uint8_t value) {
    if (value & 0x80) {
        cpu->STATUS |= FLAG_NEGATIVE;
    } else {
        cpu->STATUS &= ~FLAG_NEGATIVE;
    }
}

void set_overflow_flag(Cpu* cpu, bool set) {
    if (set) {
        cpu->STATUS |= FLAG_OVERFLOW;
    } else {
        cpu->STATUS &= ~FLAG_OVERFLOW;
    }
}

void set_break_flag(Cpu* cpu, bool set) {
    if (set) {
        cpu->STATUS |= FLAG_BREAK;
    } else {
        cpu->STATUS &= ~FLAG_BREAK;
    }
}

void set_unused_flag(Cpu* cpu, bool set) {
    if (set) {
        cpu->STATUS |= FLAG_UNUSED;
    } else {
        cpu->STATUS &= ~FLAG_UNUSED;
    }
}

// Stack Operations
void push_stack(Cpu* cpu, uint8_t value) {
    bus_write(cpu->bus, 0x0100 + cpu->SP, value);
    cpu->SP--;
}

uint8_t pull_stack(Cpu* cpu) {
    cpu->SP++;
    return bus_read(cpu->bus, 0x0100 + cpu->SP);
}

// CPU Initialization and helper functions
Cpu* init_cpu(Bus* bus) {
    Cpu* cpu = (Cpu*)malloc(sizeof(Cpu));
    if (!cpu) {
        fprintf(stderr, "[CPU] Error, Failed to allocate memory for the CPU.\n");
        exit(1);
    }
    printf("[CPU] CPU allocated!\n");

    // Initialize CPU registers
    cpu->A = 0;
    cpu->X = 0;
    cpu->Y = 0;
    cpu->SP = 0xFD; // Typical reset value
    cpu->PC = 0x0000;
    cpu->STATUS = 0;
    cpu->bus = bus;
    cpu->running = true;
    cpu->cycle_count = 0;
    cpu->cycles_left = 0;

    printf("[CPU] CPU Initialised!\n");
    return cpu;
}

// Print the state of the CPU (registers)
void print_cpu(Cpu* cpu) {
    printf("|  A:%02x |  X:%02x |  Y:%02x |  SP:%04x |  PC:%04x |\n", cpu->A, cpu->X, cpu->Y, cpu->SP, cpu->PC);
    printf("| C:%01x | Z:%01x | I:%01x | D:%01x | B:%01x | - | O:%01x | N:%01x |\n", (cpu->STATUS >> 0) & 1,
                                                                                     (cpu->STATUS >> 1) & 1,
                                                                                     (cpu->STATUS >> 2) & 1,
                                                                                     (cpu->STATUS >> 3) & 1,
                                                                                     (cpu->STATUS >> 4) & 1,
                                                                                     (cpu->STATUS >> 6) & 1,
                                                                                     (cpu->STATUS >> 7) & 1);
    printf("\n");
}

// Print the current instruction being executed
void print_instruction(Cpu* cpu, Opcode c, uint8_t n) {
    // PC ADDR | INSTRUCTION | VALUE? (value of PC + 1) | ADDRESSING MODE
    if (strcmp(InstructionStrings[c.instruction], "BCC") == 0 || 
        strcmp(InstructionStrings[c.instruction], "BCS") == 0 || 
        strcmp(InstructionStrings[c.instruction], "BEQ") == 0 || 
        strcmp(InstructionStrings[c.instruction], "BMI") == 0 || 
        strcmp(InstructionStrings[c.instruction], "BNE") == 0 || 
        strcmp(InstructionStrings[c.instruction], "BPL") == 0 || 
        strcmp(InstructionStrings[c.instruction], "BVC") == 0 || 
        strcmp(InstructionStrings[c.instruction], "BVS") == 0 || 
        strcmp(InstructionStrings[c.instruction], "JMP") == 0 || 
        strcmp(InstructionStrings[c.instruction], "JSR") == 0) {
        printf("$%04x:  %s  #$%04x  {%s}\n", cpu->PC, 
                                            InstructionStrings[c.instruction], 
                                            n,
                                            AddressModeStrings[c.addressing_mode]);
    } else {
        printf("$%04x:  %s  #$%02x  {%s}\n", cpu->PC, 
                                            InstructionStrings[c.instruction], 
                                            n,
                                            AddressModeStrings[c.addressing_mode]);
    }
}

// Check for page-crossing
static inline bool page_crossed(uint16_t old_addr, uint16_t new_addr) {
    return ((old_addr & 0xFF00) != (new_addr & 0xFF00));
}

// Main CPU Clock function
void cpu_clock(Cpu* cpu, bool run_debug, int frame_num) {
    if (cpu->cycles_left == 0) {
        uint8_t opcode = bus_read(cpu->bus, cpu->PC++);
        Opcode current_opcode = opcode_table[opcode];
        
        // This was to print the next instruction during runtime, but we dont use by default
        // uint8_t next_opcode = bus_read(cpu->bus, cpu->PC++);
        // cpu->PC--;  // We increment the PC to read the next opcode, so we need to go back (I hate this...)

        // printf("Instruction: %s\n", InstructionStrings[current_opcode.instruction]);
        // printf("PC: %d\n", cpu->PC);
        //for (volatile int i = 0; i < 50000000; i++);
        
        // Debug statement to test with nestest.nes 'golden log' before we had PPU bgs and therefore GUI
        //printf("PC: %02X |  %s  |  A:%02x |  X:%02x |  Y:%02x |  SP:%04x | %d\n", cpu->PC-1, InstructionStrings[current_opcode.instruction], cpu->A, cpu->X, cpu->Y, cpu->SP, cpu->cycle_count);

        // NOTE: cpu->cycles_left is decremented within the instruction handlers, happy days!
        switch (current_opcode.instruction) {
            case LDA:
                handle_LDA(cpu, opcode);
                break;
            case LDX:
                handle_LDX(cpu, opcode);
                break;
            case LDY:
                handle_LDY(cpu, opcode);
                break;
            case STA:
                handle_STA(cpu, opcode);
                break;
            case STX:
                handle_STX(cpu, opcode);
                break;
            case STY:
                handle_STY(cpu, opcode);
                break;
            case TAX:
                handle_TAX(cpu, opcode);
                break;
            case TAY:
                handle_TAY(cpu, opcode);
                break;
            case TXA:
                handle_TXA(cpu, opcode);
                break;
            case TYA:
                handle_TYA(cpu, opcode);
                break;
            case TSX:
                handle_TSX(cpu, opcode);
                break;
            case TXS:
                handle_TXS(cpu, opcode);
                break;
            case PHA:
                handle_PHA(cpu, opcode);
                break;
            case PHP:
                handle_PHP(cpu, opcode);
                break;
            case PLA:
                handle_PLA(cpu, opcode);
                break;
            case PLP:
                handle_PLP(cpu, opcode);
                break;
            case AND:
                handle_AND(cpu, opcode);
                break;
            case EOR:
                handle_EOR(cpu, opcode);
                break;
            case ORA:
                handle_ORA(cpu, opcode);
                break;
            case BIT:
                handle_BIT(cpu, opcode);
                break;
            case ADC:
                handle_ADC(cpu, opcode);
                break;
            case SBC:
                handle_SBC(cpu, opcode);
                break;
            case CMP:
                handle_CMP(cpu, opcode);
                break;
            case CPX:
                handle_CPX(cpu, opcode);
                break;
            case CPY:
                handle_CPY(cpu, opcode);
                break;
            case INC:
                handle_INC(cpu, opcode);
                break;
            case INX:
                handle_INX(cpu, opcode);
                break;
            case INY:
                handle_INY(cpu, opcode);
                break;
            case DEC:
                handle_DEC(cpu, opcode);
                break;
            case DEX:
                handle_DEX(cpu, opcode);
                break;
            case DEY:
                handle_DEY(cpu, opcode);
                break;
            case ASL:
                handle_ASL(cpu, opcode);
                break;
            case LSR:
                handle_LSR(cpu, opcode);
                break;
            case ROL:
                handle_ROL(cpu, opcode);
                break;
            case ROR:
                handle_ROR(cpu, opcode);
                break;
            case JMP:
                handle_JMP(cpu, opcode);
                break;
            case JSR:
                handle_JSR(cpu, opcode);
                break;
            case RTS:
                handle_RTS(cpu, opcode);
                break;
            case BCC:
                handle_BCC(cpu, opcode);
                break;
            case BCS:
                handle_BCS(cpu, opcode);
                break;
            case BEQ:
                handle_BEQ(cpu, opcode);
                break;
            case BMI:
                handle_BMI(cpu, opcode);
                break;
            case BNE:
                handle_BNE(cpu, opcode);
                break;
            case BPL:
                handle_BPL(cpu, opcode);
                break;
            case BVC:
                handle_BVC(cpu, opcode);
                break;
            case BVS:
                handle_BVS(cpu, opcode);
                break;
            case CLC:
                handle_CLC(cpu, opcode);
                break;
            case CLD:
                handle_CLD(cpu, opcode);
                break;
            case CLI:
                handle_CLI(cpu, opcode);
                break;
            case CLV:
                handle_CLV(cpu, opcode);
                break;
            case SEC:
                handle_SEC(cpu, opcode);
                break;
            case SED:
                handle_SED(cpu, opcode);
                break;
            case SEI:
                handle_SEI(cpu, opcode);
                break;
            case BRK:
                handle_BRK(cpu, opcode);
                break;
            case NOP:
                handle_NOP(cpu, opcode);
                break;
            case RTI:
                handle_RTI(cpu, opcode);
                break;
            case LAX:
                handle_LAX(cpu, opcode);
                break;
            case SAX:
                handle_SAX(cpu, opcode);
                break;
            case DCP:
                handle_DCP(cpu, opcode);
                break;
            case ISB:
                handle_ISB(cpu, opcode);
                break;
            case SLO:
                handle_SLO(cpu, opcode);
                break;
            case RLA:
                handle_RLA(cpu, opcode);
                break;
            case SRE:
                handle_SRE(cpu, opcode);
                break;
            case RRA:
                handle_RRA(cpu, opcode);
                break;
            case SBC_EB:
                handle_SBC_EB(cpu, opcode);
                break;
            default:
                // Handle illegal or undefined opcode(s)
                printf("[CPU] Error, Encountered illegal or undefined opcode: 0x%02X at PC: 0x%04X\n", opcode, cpu->PC - 1);
                cpu->running = false;
                break;
        }
        
        // if (run_debug) {
        //     printf("[CPU] Instruction %d: \n", frame_num);
        //     printf("Current Opcode: %02x\n", opcode);
        //     printf("\n");
        //     print_instruction(cpu, current_opcode, next_opcode);
        //     printf("\n");
        //     print_cpu(cpu);
        // }
    }
    // Attempt to make the CPU somewhat cycle accurate (cycles_left is modified within instructions)
    cpu->cycle_count++;
    cpu->cycles_left--;
}

// CPU Reset Function
void cpu_reset(Cpu* cpu, Bus* bus) {
	uint16_t lo = bus_read(bus, 0xFFFC + 0);
	uint16_t hi = bus_read(bus, 0xFFFC + 1);
    uint16_t reset_vector = (hi << 8) | lo;
	cpu->PC = reset_vector;

	cpu->A = 0x00;
	cpu->X = 0x00;
	cpu->Y = 0x00;
	cpu->SP = 0xFD;
	cpu->STATUS = 0x00 | FLAG_UNUSED;

    cpu->cycle_count = 0;
	cpu->cycles_left = 8;
}

// CPU Interrupt Request Function
void cpu_irq(Cpu* cpu, Bus* bus) {
    if (cpu->STATUS & FLAG_INTERRUPT_DISABLE == 0){
		bus_write(bus, (0x0100) + (cpu->SP--), (cpu->PC >> 8) & 0x00FF);
		bus_write(bus, (0x0100) + (cpu->SP--), cpu->PC & 0x00FF);

        set_break_flag(cpu, false);
		set_unused_flag(cpu, true);
		set_interrupt_flag(cpu, true);
		bus_write(bus, (0x0100) + (cpu->SP--), cpu->STATUS);

		uint16_t lo = bus_read(bus, 0xFFFE + 0);
		uint16_t hi = bus_read(bus, 0xFFFE + 1);
		cpu->PC = (hi << 8) | lo;

		cpu->cycles_left = 7;
	}
}

// CPU Non-Maskable Interrupt Function
void cpu_nmi(Cpu* cpu, Bus* bus) {
    bus_write(bus, (0x0100) + (cpu->SP--), (cpu->PC >> 8) & 0x00FF);
	bus_write(bus, (0x0100) + (cpu->SP--), cpu->PC & 0x00FF);

    set_break_flag(cpu, false);
    set_unused_flag(cpu, true);
    set_interrupt_flag(cpu, true);
	bus_write(bus, (0x0100) + (cpu->SP--), cpu->STATUS);

	uint16_t lo = bus_read(bus, 0xFFFA + 0);
	uint16_t hi = bus_read(bus, 0xFFFA + 1);
	cpu->PC = (hi << 8) | lo;

	cpu->cycles_left = 8;
}


// The fully implemented '6502' 56 'Official' Instruction Set
// No extra 'un-official' opcodes have been implemented as of yet...
void handle_LDA(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    uint16_t address = 0;
    AddressingMode mode = opcode_table[opcode].addressing_mode;
    uint8_t value = fetch_operand(cpu, mode, &address);

    cpu->A = value;

    set_zero_flag(cpu, cpu->A == 0x00);
    set_negative_flag(cpu, cpu->A & 0x80);

    // Check page crossing
    if (mode == ABX) {
        uint16_t base = address - cpu->X;
        if (page_crossed(base, address)) {
            cpu->cycles_left += 1;
        }
    } else if (mode == ABY) {
        uint16_t base = address - cpu->Y;
        if (page_crossed(base, address)) {
            cpu->cycles_left += 1;
        }
    }
}

void handle_LDX(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    uint16_t address = 0;
    AddressingMode mode = opcode_table[opcode].addressing_mode;
    uint8_t value = fetch_operand(cpu, mode, &address);

    cpu->X = value;

    set_zero_flag(cpu, cpu->X == 0x00);
    set_negative_flag(cpu, cpu->X & 0x80);

    // Check page crossing
    if (mode == ABY) {
        uint16_t base = address - cpu->Y;
        if (page_crossed(base, address)) {
            cpu->cycles_left += 1;
        }
    }
}

void handle_LDY(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    uint16_t address = 0;
    AddressingMode mode = opcode_table[opcode].addressing_mode;
    uint8_t value = fetch_operand(cpu, mode, &address);

    cpu->Y = value;

    set_zero_flag(cpu, cpu->Y == 0x00);
    set_negative_flag(cpu, cpu->Y & 0x80);

    // Check page crossing
    if (mode == ABX) {
        uint16_t base = address - cpu->X;
        if (page_crossed(base, address)) {
            cpu->cycles_left += 1;
        }
    }
}

void handle_STA(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles; 
    uint16_t address = 0;
    AddressingMode mode = opcode_table[opcode].addressing_mode;

    // Address calculation
    switch(mode) {
        case ZP0:
            address = bus_read(cpu->bus, cpu->PC++);
            break;
        case ZPX:
            {
                uint8_t zp = bus_read(cpu->bus, cpu->PC++);
                address = (zp + cpu->X) & 0xFF;
            }
            break;
        case ZPY:
            {
                uint8_t zp = bus_read(cpu->bus, cpu->PC++);
                address = (zp + cpu->Y) & 0xFF;
            }
            break;
        case ABS:
            address = bus_read(cpu->bus, cpu->PC++) | (bus_read(cpu->bus, cpu->PC++) << 8);
            break;
        case ABX:
            {
                uint16_t base = bus_read(cpu->bus, cpu->PC++) | (bus_read(cpu->bus, cpu->PC++) << 8);
                address = base + cpu->X;
                // STA does NOT add a cycle for crossing in standard 6502 behavior
            }
            break;
        case ABY:
            {
                uint16_t base = bus_read(cpu->bus, cpu->PC++) | (bus_read(cpu->bus, cpu->PC++) << 8);
                address = base + cpu->Y;
                // STA does NOT add a cycle for crossing
            }
            break;
        case IZX:
            {
                uint8_t zp = bus_read(cpu->bus, cpu->PC++);
                uint16_t ptr = (zp + cpu->X) & 0xFF;
                address = bus_read(cpu->bus, ptr) | (bus_read(cpu->bus, (ptr + 1) & 0xFF) << 8);
            }
            break;
        case IZY:
            {
                uint8_t zp = bus_read(cpu->bus, cpu->PC++);
                uint16_t base = bus_read(cpu->bus, zp) | (bus_read(cpu->bus, (zp + 1) & 0xFF) << 8);
                address = base + cpu->Y;
                // STA (IZY) does not add cycle for crossing
            }
            break;
        default:
            printf("STA encountered with unsupported addressing mode: %d\n", mode);
            cpu->running = false;
            return;
    }

    bus_write(cpu->bus, address, cpu->A);
}

void handle_STX(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles; 
    uint16_t address = 0;
    AddressingMode mode = opcode_table[opcode].addressing_mode;

    switch(mode) {
        case ZP0:
            address = bus_read(cpu->bus, cpu->PC++);
            break;
        case ZPY:
            {
                uint8_t zp = bus_read(cpu->bus, cpu->PC++);
                address = (zp + cpu->Y) & 0xFF;
            }
            break;
        case ABS:
            address = bus_read(cpu->bus, cpu->PC++) | (bus_read(cpu->bus, cpu->PC++) << 8);
            break;
        default:
            printf("STX encountered with unsupported addressing mode: %d\n", mode);
            cpu->running = false;
            return;
    }

    bus_write(cpu->bus, address, cpu->X);
}

void handle_STY(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    uint16_t address = 0;
    AddressingMode mode = opcode_table[opcode].addressing_mode;

    switch(mode) {
        case ZP0:
            address = bus_read(cpu->bus, cpu->PC++);
            break;
        case ZPX:
            {
                uint8_t zp = bus_read(cpu->bus, cpu->PC++);
                address = (zp + cpu->X) & 0xFF;
            }
            break;
        case ABS:
            address = bus_read(cpu->bus, cpu->PC++) | (bus_read(cpu->bus, cpu->PC++) << 8);
            break;
        default:
            printf("STY encountered with unsupported addressing mode: %d\n", mode);
            cpu->running = false;
            return;
    }

    bus_write(cpu->bus, address, cpu->Y);
}

void handle_TAX(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    cpu->X = cpu->A;

    set_zero_flag(cpu, cpu->X == 0x00);
    set_negative_flag(cpu, cpu->X & 0x80);
}

void handle_TAY(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    cpu->Y = cpu->A;

    set_zero_flag(cpu, cpu->Y == 0x00);
    set_negative_flag(cpu, cpu->Y & 0x80);
}

void handle_TXA(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    cpu->A = cpu->X;

    set_zero_flag(cpu, cpu->A == 0x00);
    set_negative_flag(cpu, cpu->A & 0x80);
}

void handle_TYA(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;
    
    cpu->A = cpu->Y;

    set_zero_flag(cpu, cpu->A == 0x00);
    set_negative_flag(cpu, cpu->A & 0x80);
}

void handle_TSX(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    cpu->X = cpu->SP;
    
    set_zero_flag(cpu, cpu->X == 0x00);
    set_negative_flag(cpu, cpu->X & 0x80);
}

void handle_TXS(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    cpu->SP = cpu->X;
}

void handle_PHA(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    push_stack(cpu, cpu->A);
}

void handle_PHP(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    uint8_t status = cpu->STATUS | FLAG_BREAK | FLAG_UNUSED;
    set_break_flag(cpu, false);
    set_unused_flag(cpu, false);
    push_stack(cpu, status);
}

void handle_PLA(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    cpu->A = pull_stack(cpu);
    set_zero_flag(cpu, cpu->A == 0x00);
    set_negative_flag(cpu, cpu->A & 0x80);
}

void handle_PLP(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    cpu->STATUS = pull_stack(cpu);
    set_unused_flag(cpu, true);
}

void handle_AND(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    uint16_t address = 0;
    AddressingMode mode = opcode_table[opcode].addressing_mode;
    uint8_t value = fetch_operand(cpu, mode, &address);

    cpu->A = cpu->A & value;
    set_zero_flag(cpu, cpu->A == 0x00);
    set_negative_flag(cpu, cpu->A & 0x80);

    // Check page crossing
    if (mode == ABX) {
        uint16_t base = address - cpu->X;
        if (page_crossed(base, address)) cpu->cycles_left += 1;
    } else if (mode == ABY) {
        uint16_t base = address - cpu->Y;
        if (page_crossed(base, address)) cpu->cycles_left += 1;
    }
}

void handle_EOR(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    uint16_t address = 0;
    AddressingMode mode = opcode_table[opcode].addressing_mode;
    uint8_t value = fetch_operand(cpu, mode, &address);
    
    cpu->A ^= value;
    set_zero_flag(cpu, cpu->A == 0x00);
    set_negative_flag(cpu, cpu->A & 0x80);

    // Check page crossing
    if (mode == ABX) {
        uint16_t base = address - cpu->X;
        if (page_crossed(base, address)) cpu->cycles_left += 1;
    } else if (mode == ABY) {
        uint16_t base = address - cpu->Y;
        if (page_crossed(base, address)) cpu->cycles_left += 1;
    }
}

void handle_ORA(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    uint16_t address = 0;
    AddressingMode mode = opcode_table[opcode].addressing_mode;
    uint8_t value = fetch_operand(cpu, mode, &address);

    cpu->A = cpu->A | value;
    set_zero_flag(cpu, cpu->A == 0x00);
    set_negative_flag(cpu, cpu->A & 0x80);

    // Check page crossing
    if (mode == ABX) {
        uint16_t base = address - cpu->X;
        if (page_crossed(base, address)) cpu->cycles_left += 1;
    } else if (mode == ABY) {
        uint16_t base = address - cpu->Y;
        if (page_crossed(base, address)) cpu->cycles_left += 1;
    }
}

void handle_BIT(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    uint16_t address = 0;
    uint8_t value = fetch_operand(cpu, opcode_table[opcode].addressing_mode, &address);

    uint8_t result = cpu->A & value;

    set_zero_flag(cpu, (result & 0x00FF) == 0x00);
	set_negative_flag(cpu, value & (1 << 7));
	set_overflow_flag(cpu, value & (1 << 6));
}

void handle_ADC(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    AddressingMode mode = opcode_table[opcode].addressing_mode;
    uint16_t address = 0;
    uint8_t value = fetch_operand(cpu, mode, &address);
    uint16_t temp;
    
    // Add is performed in 16-bit domain for emulation to capture any
	// carry bit, which will exist in bit 8 of the 16-bit word
	temp = (uint16_t)cpu->A + (uint16_t)value + (uint16_t)(cpu->STATUS & FLAG_CARRY);
	
	// The carry flag out exists in the high byte bit 0
	set_carry_flag(cpu, temp > 255);
	
	// The Zero flag is set if the result is 0
	set_zero_flag(cpu, (temp & 0x00FF) == 0);
	
	// The signed Overflow flag is set based on all that up there! :D
	set_overflow_flag(cpu, (~((uint16_t)cpu->A ^ (uint16_t)value) & ((uint16_t)cpu->A ^ (uint16_t)temp)) & 0x0080);
	
	// The negative flag is set to the most significant bit of the result
	set_negative_flag(cpu, temp & 0x80);
	
	// Load the result into the accumulator (it's 8-bit dont forget!)
	cpu->A = temp & 0x00FF;

    // Check page crossing
    if (mode == ABX) {
        uint16_t base = address - cpu->X;
        if (page_crossed(base, address)) cpu->cycles_left += 1;
    } else if (mode == ABY) {
        uint16_t base = address - cpu->Y;
        if (page_crossed(base, address)) cpu->cycles_left += 1;
    }
}

void handle_SBC(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    AddressingMode mode = opcode_table[opcode].addressing_mode;
    uint16_t address = 0;
    uint8_t value = fetch_operand(cpu, mode, &address) ^ 0x00FF;
    uint16_t temp;
    
    // Add is performed in 16-bit domain for emulation to capture any
	// carry bit, which will exist in bit 8 of the 16-bit word
	temp = (uint16_t)cpu->A + (uint16_t)value + (uint16_t)(cpu->STATUS & FLAG_CARRY);
	
	// The carry flag out exists in the high byte bit 0
	set_carry_flag(cpu, temp > 255);
	
	// The Zero flag is set if the result is 0
	set_zero_flag(cpu, (temp & 0x00FF) == 0);
	
	// The signed Overflow flag is set based on all that up there! :D
	set_overflow_flag(cpu, (~((uint16_t)cpu->A ^ (uint16_t)value) & ((uint16_t)cpu->A ^ (uint16_t)temp)) & 0x0080);
	
	// The negative flag is set to the most significant bit of the result
	set_negative_flag(cpu, temp & 0x80);
	
	// Load the result into the accumulator (it's 8-bit dont forget!)
	cpu->A = temp & 0x00FF;

    // Check page crossing
    if (mode == ABX) {
        uint16_t base = address - cpu->X;
        if (page_crossed(base, address)) cpu->cycles_left += 1;
    } else if (mode == ABY) {
        uint16_t base = address - cpu->Y;
        if (page_crossed(base, address)) cpu->cycles_left += 1;
    }
}

void handle_CMP(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    AddressingMode mode = opcode_table[opcode].addressing_mode;
    uint16_t address = 0;
    uint8_t value = fetch_operand(cpu, opcode_table[opcode].addressing_mode, &address);

    uint16_t result = (uint16_t)cpu->A - (uint16_t)value;

    set_carry_flag(cpu, cpu->A >= value);
    set_zero_flag(cpu, (result & 0x00FF) == 0x0000);
    set_negative_flag(cpu, result & 0x0080);

    // Check page crossing
    if (mode == ABX) {
        uint16_t base = address - cpu->X;
        if (page_crossed(base, address)) cpu->cycles_left += 1;
    } else if (mode == ABY) {
        uint16_t base = address - cpu->Y;
        if (page_crossed(base, address)) cpu->cycles_left += 1;
    }
}

void handle_CPX(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    uint16_t address = 0;
    uint8_t value = fetch_operand(cpu, opcode_table[opcode].addressing_mode, &address);

    uint16_t result = (uint16_t)cpu->X - (uint16_t)value;

    set_carry_flag(cpu, cpu->X >= value);
    set_zero_flag(cpu, (result & 0x00FF) == 0x0000);
    set_negative_flag(cpu, result & 0x0080);
}

void handle_CPY(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    uint16_t address = 0;
    uint8_t value = fetch_operand(cpu, opcode_table[opcode].addressing_mode, &address);

    uint16_t result = (uint16_t)cpu->Y - (uint16_t)value;

    set_carry_flag(cpu, cpu->Y >= value);
    set_zero_flag(cpu, (result & 0x00FF) == 0x0000);
    set_negative_flag(cpu, result & 0x0080);
}

void handle_INC(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    AddressingMode mode = opcode_table[opcode].addressing_mode;
    uint16_t address = 0;
    uint8_t value = fetch_operand(cpu, mode, &address);
    uint8_t temp;

    temp = value + 1;
    bus_write(cpu->bus, address, temp & 0x00FF);
    set_zero_flag(cpu, (temp & 0x00FF) == 0x0000);
    set_negative_flag(cpu, temp & 0x0080);

    // Check page crossing
    if (mode == ABX) {
        uint16_t base = address - cpu->X;
        if (page_crossed(base, address)) cpu->cycles_left += 1;
    }
}

void handle_INX(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    cpu->X++;
    set_zero_flag(cpu, cpu->X == 0x00);
    set_negative_flag(cpu, cpu->X & 0x80);
}

void handle_INY(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    cpu->Y++;
    set_zero_flag(cpu, cpu->Y == 0x00);
    set_negative_flag(cpu, cpu->Y & 0x80);
}

void handle_DEC(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    AddressingMode mode = opcode_table[opcode].addressing_mode;
    uint16_t address = 0;
    uint8_t value = fetch_operand(cpu, mode, &address);
    uint8_t temp;

    temp = value - 1;
    bus_write(cpu->bus, address, temp & 0x00FF);
    set_zero_flag(cpu, (temp & 0x00FF) == 0x0000);
    set_negative_flag(cpu, temp & 0x0080);

    // Check page crossing
    if (mode == ABX) {
        uint16_t base = address - cpu->X;
        if (page_crossed(base, address)) cpu->cycles_left += 1;
    }
}

void handle_DEX(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    cpu->X--;
    set_zero_flag(cpu, cpu->X == 0x00);
    set_negative_flag(cpu, cpu->X & 0x80);
}

void handle_DEY(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    cpu->Y--;
    set_zero_flag(cpu, cpu->Y == 0x00);
    set_negative_flag(cpu, cpu->Y & 0x80);
}

void handle_ASL(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    uint16_t address = 0;
    uint8_t value;
    bool is_accumulator = false;
    AddressingMode mode = opcode_table[opcode].addressing_mode;

    if (mode == ACC) {
        value = cpu->A;
        is_accumulator = true;
    } else {
        value = fetch_operand(cpu, mode, &address);
    }

    set_carry_flag(cpu, (value & 0x80) != 0);

    value <<= 1;
    set_zero_flag(cpu, value == 0x00);
    set_negative_flag(cpu, value & 0x80);

    if (is_accumulator) {
        cpu->A = value;
    } else {
        bus_write(cpu->bus, address, value);
    }
}

void handle_LSR(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    uint16_t address = 0;
    uint8_t value;
    uint8_t temp;
    bool is_accumulator = false;
    AddressingMode mode = opcode_table[opcode].addressing_mode;

    if (mode == ACC) {
        value = cpu->A;
        is_accumulator = true;
    } else {
        value = fetch_operand(cpu, mode, &address);
    }

    set_carry_flag(cpu, value & 0x01);

    temp = value >> 1;
    set_zero_flag(cpu, (temp & 0x00FF) == 0x0000);
    set_negative_flag(cpu, temp & 0x0080);

    if (is_accumulator) {
        cpu->A = temp & 0x00FF;
    } else {
        bus_write(cpu->bus, address, temp & 0x00FF);
    }
}

void handle_ROL(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    uint16_t address = 0;
    uint8_t value;
    bool is_accumulator = false;
    AddressingMode mode = opcode_table[opcode].addressing_mode;

    if (mode == ACC) {
        value = cpu->A;
        is_accumulator = true;
    } else {
        value = fetch_operand(cpu, mode, &address);
    }

    uint8_t carry_in = (cpu->STATUS & FLAG_CARRY) ? 1 : 0;
    set_carry_flag(cpu, (value & 0x80) != 0);

    value = (value << 1) | carry_in;
    set_zero_flag(cpu, value == 0x00);
    set_negative_flag(cpu, value & 0x80);

    if (is_accumulator) {
        cpu->A = value;
    } else {
        bus_write(cpu->bus, address, value);
    }
}

void handle_ROR(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    uint16_t address = 0;
    uint8_t value;
    bool is_accumulator = false;
    AddressingMode mode = opcode_table[opcode].addressing_mode;

    if (mode == ACC) {
        value = cpu->A;
        is_accumulator = true;
    } else {
        value = fetch_operand(cpu, mode, &address);
    }

    uint8_t carry_in = (cpu->STATUS & FLAG_CARRY) ? 0x80 : 0;
    set_carry_flag(cpu, (value & 0x01) != 0);

    value = (value >> 1) | carry_in;
    set_zero_flag(cpu, value == 0x00);
    set_negative_flag(cpu, value & 0x80);

    if (is_accumulator) {
        cpu->A = value;
    } else {
        bus_write(cpu->bus, address, value);
    }
}

void handle_JMP(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    AddressingMode mode = opcode_table[opcode].addressing_mode;
    
    if (mode == ABS) {
        uint16_t addr = bus_read(cpu->bus, cpu->PC++) | (bus_read(cpu->bus, cpu->PC++) << 8);
        cpu->PC = addr;

    } else if (mode == IND) {
        uint16_t ptr = bus_read(cpu->bus, cpu->PC++) | (bus_read(cpu->bus, cpu->PC++) << 8);
        uint16_t addr;
        if ((ptr & 0x00FF) == 0x00FF) {
            addr = bus_read(cpu->bus, ptr) | (bus_read(cpu->bus, ptr & 0xFF00) << 8);
        } else {
            addr = bus_read(cpu->bus, ptr) | (bus_read(cpu->bus, ptr + 1) << 8);
        }
        cpu->PC = addr;

    } else {
        printf("JMP encountered with unsupported addressing mode: %d\n", mode);
        cpu->running = false;
    }
    // JMP does not have variable cycle additions based on conditions
}

void handle_JSR(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    uint16_t addr = bus_read(cpu->bus, cpu->PC++) | (bus_read(cpu->bus, cpu->PC++) << 8);
    uint16_t return_addr = cpu->PC - 1;
    push_stack(cpu, (return_addr >> 8) & 0xFF);
    push_stack(cpu, return_addr & 0xFF);
    cpu->PC = addr;
    // JSR no extra conditional cycles
}

void handle_RTS(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    uint8_t low = pull_stack(cpu);
    uint8_t high = pull_stack(cpu);
    uint16_t return_addr = (high << 8) | low;
    cpu->PC = return_addr;
    cpu->PC++;
    // RTS no extra conditional cycles
}

// Branches (subtract cycles if branch taken and possibly if page crossed)
void handle_BCC(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    int8_t offset = (int8_t)bus_read(cpu->bus, cpu->PC++);

    if (!(cpu->STATUS & FLAG_CARRY)) {
        uint16_t old_pc = cpu->PC;
        cpu->PC += offset;
        cpu->cycles_left += 1; // branch taken
        if (page_crossed(old_pc, cpu->PC)) cpu->cycles_left += 1;
    }
}

void handle_BCS(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    int8_t offset = (int8_t)bus_read(cpu->bus, cpu->PC++);

    if (cpu->STATUS & FLAG_CARRY) {
        uint16_t old_pc = cpu->PC;
        cpu->PC += offset;
        cpu->cycles_left += 1;
        if (page_crossed(old_pc, cpu->PC)) cpu->cycles_left += 1;
    }
}

void handle_BEQ(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    int8_t offset = (int8_t)bus_read(cpu->bus, cpu->PC++);


    if (cpu->STATUS & FLAG_ZERO) {
        uint16_t old_pc = cpu->PC;
        cpu->PC += offset;
        cpu->cycles_left += 1;
        if (page_crossed(old_pc, cpu->PC)) cpu->cycles_left += 1;
    }
}

void handle_BMI(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    int8_t offset = (int8_t)bus_read(cpu->bus, cpu->PC++);

    if (cpu->STATUS & FLAG_NEGATIVE) {
        uint16_t old_pc = cpu->PC;
        cpu->PC += offset;
        cpu->cycles_left += 1;
        if (page_crossed(old_pc, cpu->PC)) cpu->cycles_left += 1;
    }
}

void handle_BNE(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;
    
    int8_t offset = (int8_t)bus_read(cpu->bus, cpu->PC++);

    if (!(cpu->STATUS & FLAG_ZERO)) {
        uint16_t old_pc = cpu->PC;
        cpu->PC += offset;
        cpu->cycles_left += 1;
        if (page_crossed(old_pc, cpu->PC)) cpu->cycles_left += 1;
    }
}

void handle_BPL(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    int8_t offset = (int8_t)bus_read(cpu->bus, cpu->PC++);

    if (!(cpu->STATUS & FLAG_NEGATIVE)) {
        uint16_t old_pc = cpu->PC;
        cpu->PC += offset;
        cpu->cycles_left += 1;
        if (page_crossed(old_pc, cpu->PC)) cpu->cycles_left += 1;
    }
}

void handle_BVC(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    int8_t offset = (int8_t)bus_read(cpu->bus, cpu->PC++);

    if (!(cpu->STATUS & FLAG_OVERFLOW)) {
        uint16_t old_pc = cpu->PC;
        cpu->PC += offset;
        cpu->cycles_left += 1;
        if (page_crossed(old_pc, cpu->PC)) cpu->cycles_left += 1;
    }
}

void handle_BVS(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    int8_t offset = (int8_t)bus_read(cpu->bus, cpu->PC++);

    if (cpu->STATUS & FLAG_OVERFLOW) {
        uint16_t old_pc = cpu->PC;
        cpu->PC += offset;
        cpu->cycles_left += 1;
        if (page_crossed(old_pc, cpu->PC)) cpu->cycles_left += 1;
    }
}

void handle_CLC(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;
    set_carry_flag(cpu, false);
}

void handle_CLD(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;
    set_decimal_flag(cpu, false);
}

void handle_CLI(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;
    set_interrupt_flag(cpu, false);
}

void handle_CLV(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;
    set_overflow_flag(cpu, false);
}

void handle_SEC(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;
    set_carry_flag(cpu, true);
}

void handle_SED(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;
    set_decimal_flag(cpu, true);
}

void handle_SEI(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;
    set_interrupt_flag(cpu, true);
}

void handle_BRK(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    cpu->PC++;

    set_interrupt_flag(cpu, true);
    push_stack(cpu, (cpu->PC >> 8) & 0xFF);
    push_stack(cpu, cpu->PC & 0xFF);

    set_break_flag(cpu, true);
    push_stack(cpu, cpu->STATUS);
    set_break_flag(cpu, false);

    cpu->PC = (uint16_t)bus_read(cpu->bus, 0xFFFE) | ((uint16_t)bus_read(cpu->bus, 0xFFFF) << 8);
}

void handle_RTI(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

    cpu->STATUS = pull_stack(cpu);
    cpu->STATUS &= ~FLAG_BREAK;
    cpu->STATUS &= ~FLAG_UNUSED;
    
    uint8_t low = pull_stack(cpu);
    uint8_t high = pull_stack(cpu);
    cpu->PC = (high << 8) | low;
}

void handle_NOP(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;
    // NOP does nothing else :0)
}

// Empty functions for prospective possible implementation of some unofficial/illegal opcodes:
// NOTE: These aren't important for most, if not all, commercial NES games, but seem to be for some homebrew implementations...
    // Therefore, however, this is not too importnat to me unless I find myself with excess time (unlikely)
void handle_LAX(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

}

void handle_SAX(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

}

void handle_DCP(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

}

void handle_ISB(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

}

void handle_SLO(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

}

void handle_RLA(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

}

void handle_SRE(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

}

void handle_RRA(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

}

void handle_SBC_EB(Cpu* cpu, uint8_t opcode) {
    cpu->cycles_left += opcode_table[opcode].cycles;

}