/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] _00_;
  wire [14:0] _01_;
  reg [3:0] _02_;
  wire [33:0] _03_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  reg [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  reg [7:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_0z & in_data[62]);
  assign celloutsig_0_61z = ~(celloutsig_0_9z[6] & celloutsig_0_47z);
  assign celloutsig_1_8z = ~(celloutsig_1_4z[2] & celloutsig_1_1z[13]);
  assign celloutsig_0_0z = !(in_data[10] ? in_data[95] : in_data[28]);
  assign celloutsig_0_60z = !(celloutsig_0_8z[5] ? celloutsig_0_5z[7] : celloutsig_0_25z);
  assign celloutsig_1_2z = !(celloutsig_1_1z[11] ? in_data[140] : celloutsig_1_0z[3]);
  assign celloutsig_1_3z = !(in_data[151] ? in_data[143] : in_data[186]);
  assign celloutsig_1_14z = !(celloutsig_1_8z ? celloutsig_1_3z : celloutsig_1_11z);
  assign celloutsig_0_7z = !(in_data[76] ? celloutsig_0_5z[1] : celloutsig_0_4z);
  assign celloutsig_1_17z = !(celloutsig_1_1z[2] ? celloutsig_1_8z : celloutsig_1_11z);
  assign celloutsig_0_17z = !(celloutsig_0_2z ? celloutsig_0_12z : celloutsig_0_14z[3]);
  assign celloutsig_1_6z = { in_data[122:121], celloutsig_1_2z } + celloutsig_1_1z[6:4];
  assign celloutsig_0_8z = { celloutsig_0_5z[7:1], celloutsig_0_1z, celloutsig_0_3z } + _00_;
  assign celloutsig_0_13z = { _01_[14:2], _00_[8:7] } + { celloutsig_0_10z[1:0], celloutsig_0_5z, celloutsig_0_11z };
  reg [33:0] _18_;
  always_ff @(posedge clkin_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 34'h000000000;
    else _18_ <= { in_data[21:0], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z };
  assign { _01_[14:2], _00_, _03_[11:0] } = _18_;
  always_ff @(posedge clkin_data[128], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 4'h0;
    else _02_ <= celloutsig_1_4z;
  assign celloutsig_1_11z = celloutsig_1_1z[10:7] >= { celloutsig_1_1z[4:3], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_11z } >= { celloutsig_1_10z[13:5], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_8z, _02_ };
  assign celloutsig_1_18z = { celloutsig_1_1z[1:0], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_15z } >= { celloutsig_1_13z[0], celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_2z };
  assign celloutsig_0_25z = { 8'h00, celloutsig_0_12z } >= { celloutsig_0_13z[2:0], celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_0_3z = { in_data[80:67], celloutsig_0_0z } < in_data[58:44];
  assign celloutsig_0_47z = in_data[38:32] < { celloutsig_0_14z[5:0], celloutsig_0_17z };
  assign celloutsig_1_19z = { celloutsig_1_4z, _02_, celloutsig_1_12z } < { celloutsig_1_10z[3:0], celloutsig_1_18z, celloutsig_1_16z };
  assign celloutsig_0_1z = { in_data[92:80], celloutsig_0_0z } < { in_data[25:13], celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[82], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } < { in_data[5:3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = { celloutsig_1_0z[2:0], celloutsig_1_3z } * celloutsig_1_0z;
  assign celloutsig_0_14z = { celloutsig_0_9z[5:0], celloutsig_0_11z } * { celloutsig_0_8z[8:3], celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[104:101] | in_data[99:96];
  assign celloutsig_1_1z = { in_data[164:155], celloutsig_1_0z } | { in_data[104:99], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[151:146], celloutsig_1_7z } | in_data[120:107];
  assign celloutsig_1_13z = { celloutsig_1_10z[7:0], celloutsig_1_6z, celloutsig_1_2z } | in_data[166:155];
  assign celloutsig_1_16z = { celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z } | celloutsig_1_13z[5:2];
  assign celloutsig_0_9z = { _00_[1:0], _03_[11:7] } | { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_7z = { in_data[190:184], celloutsig_1_2z } ^ { celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_10z = _00_[7:3] ^ in_data[5:1];
  assign celloutsig_1_15z = ~((_02_[2] & celloutsig_1_14z) | celloutsig_1_11z);
  assign celloutsig_0_12z = ~((celloutsig_0_9z[6] & celloutsig_0_8z[5]) | celloutsig_0_2z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_5z = 8'h00;
    else if (!celloutsig_1_19z) celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z };
  always_latch
    if (clkin_data[32]) celloutsig_0_11z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_11z = { celloutsig_0_9z[6:4], celloutsig_0_1z, celloutsig_0_3z };
  assign _01_[1:0] = _00_[8:7];
  assign _03_[33:12] = { _01_[14:2], _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
