{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512118949248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512118949248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 10:02:28 2017 " "Processing started: Fri Dec 01 10:02:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512118949248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512118949248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Chrono -c Chrono " "Command: quartus_map --read_settings_files=on --write_settings_files=off Chrono -c Chrono" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512118949248 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1512118949733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logique programmable/chronometre/chrono/source/memoire.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /logique programmable/chronometre/chrono/source/memoire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoire-arch " "Found design unit 1: memoire-arch" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512118950294 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoire " "Found entity 1: memoire" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512118950294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512118950294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logique programmable/chronometre/chrono/source/fdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /logique programmable/chronometre/chrono/source/fdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FDIV-RTL " "Found design unit 1: FDIV-RTL" {  } { { "../source/fdiv.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/fdiv.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512118950372 ""} { "Info" "ISGN_ENTITY_NAME" "1 FDIV " "Found entity 1: FDIV" {  } { { "../source/fdiv.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/fdiv.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512118950372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512118950372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logique programmable/chronometre/chrono/source/compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /logique programmable/chronometre/chrono/source/compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-arch " "Found design unit 1: compteur-arch" {  } { { "../source/compteur.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/compteur.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512118950450 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "../source/compteur.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/compteur.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512118950450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512118950450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logique programmable/chronometre/chrono/source/afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /logique programmable/chronometre/chrono/source/afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 afficheur-arch " "Found design unit 1: afficheur-arch" {  } { { "../source/afficheur.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/afficheur.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512118950513 ""} { "Info" "ISGN_ENTITY_NAME" "1 afficheur " "Found entity 1: afficheur" {  } { { "../source/afficheur.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/afficheur.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512118950513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512118950513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logique programmable/chronometre/chrono/source/chrono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /logique programmable/chronometre/chrono/source/chrono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chrono-arch " "Found design unit 1: chrono-arch" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512118950575 ""} { "Info" "ISGN_ENTITY_NAME" "1 chrono " "Found entity 1: chrono" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512118950575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512118950575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Chrono " "Elaborating entity \"Chrono\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512118950653 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADATA chrono.vhd(51) " "VHDL Signal Declaration warning at chrono.vhd(51): used implicit default value for signal \"ADATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512118950653 "|Chrono"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RETENUE_DIX_SEC_TMP chrono.vhd(57) " "Verilog HDL or VHDL warning at chrono.vhd(57): object \"RETENUE_DIX_SEC_TMP\" assigned a value but never read" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512118950653 "|Chrono"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TICK1US chrono.vhd(61) " "Verilog HDL or VHDL warning at chrono.vhd(61): object \"TICK1US\" assigned a value but never read" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512118950653 "|Chrono"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TICK10US chrono.vhd(61) " "Verilog HDL or VHDL warning at chrono.vhd(61): object \"TICK10US\" assigned a value but never read" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512118950653 "|Chrono"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TICK1MS chrono.vhd(61) " "Verilog HDL or VHDL warning at chrono.vhd(61): object \"TICK1MS\" assigned a value but never read" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512118950669 "|Chrono"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TICK1S chrono.vhd(61) " "Verilog HDL or VHDL warning at chrono.vhd(61): object \"TICK1S\" assigned a value but never read" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512118950669 "|Chrono"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aff_compteur_CENTIEMES chrono.vhd(151) " "VHDL Process Statement warning at chrono.vhd(151): signal \"Aff_compteur_CENTIEMES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950669 "|Chrono"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aff_compteur_DIXIEMES chrono.vhd(152) " "VHDL Process Statement warning at chrono.vhd(152): signal \"Aff_compteur_DIXIEMES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950669 "|Chrono"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aff_compteur_SEC chrono.vhd(153) " "VHDL Process Statement warning at chrono.vhd(153): signal \"Aff_compteur_SEC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950669 "|Chrono"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aff_compteur_DIX_SEC chrono.vhd(154) " "VHDL Process Statement warning at chrono.vhd(154): signal \"Aff_compteur_DIX_SEC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950669 "|Chrono"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDIV FDIV:horloge " "Elaborating entity \"FDIV\" for hierarchy \"FDIV:horloge\"" {  } { { "../source/chrono.vhd" "horloge" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512118950684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur compteur:compteurCENTIEMES " "Elaborating entity \"compteur\" for hierarchy \"compteur:compteurCENTIEMES\"" {  } { { "../source/chrono.vhd" "compteurCENTIEMES" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512118950716 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp compteur.vhd(84) " "VHDL Process Statement warning at compteur.vhd(84): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/compteur.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/compteur.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950731 "|Chrono|compteur:compteurCENTIEMES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoire memoire:memoireInstance " "Elaborating entity \"memoire\" for hierarchy \"memoire:memoireInstance\"" {  } { { "../source/chrono.vhd" "memoireInstance" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512118950794 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indiceAffichage memoire.vhd(58) " "VHDL Process Statement warning at memoire.vhd(58): signal \"indiceAffichage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c0 memoire.vhd(59) " "VHDL Process Statement warning at memoire.vhd(59): signal \"c0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 memoire.vhd(60) " "VHDL Process Statement warning at memoire.vhd(60): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s0 memoire.vhd(61) " "VHDL Process Statement warning at memoire.vhd(61): signal \"s0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds0 memoire.vhd(62) " "VHDL Process Statement warning at memoire.vhd(62): signal \"ds0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indiceAffichage memoire.vhd(63) " "VHDL Process Statement warning at memoire.vhd(63): signal \"indiceAffichage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c1 memoire.vhd(64) " "VHDL Process Statement warning at memoire.vhd(64): signal \"c1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 memoire.vhd(65) " "VHDL Process Statement warning at memoire.vhd(65): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 memoire.vhd(66) " "VHDL Process Statement warning at memoire.vhd(66): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds1 memoire.vhd(67) " "VHDL Process Statement warning at memoire.vhd(67): signal \"ds1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indiceAffichage memoire.vhd(68) " "VHDL Process Statement warning at memoire.vhd(68): signal \"indiceAffichage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c2 memoire.vhd(69) " "VHDL Process Statement warning at memoire.vhd(69): signal \"c2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 memoire.vhd(70) " "VHDL Process Statement warning at memoire.vhd(70): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2 memoire.vhd(71) " "VHDL Process Statement warning at memoire.vhd(71): signal \"s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds2 memoire.vhd(72) " "VHDL Process Statement warning at memoire.vhd(72): signal \"ds2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indiceAffichage memoire.vhd(73) " "VHDL Process Statement warning at memoire.vhd(73): signal \"indiceAffichage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c3 memoire.vhd(74) " "VHDL Process Statement warning at memoire.vhd(74): signal \"c3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d3 memoire.vhd(75) " "VHDL Process Statement warning at memoire.vhd(75): signal \"d3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s3 memoire.vhd(76) " "VHDL Process Statement warning at memoire.vhd(76): signal \"s3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds3 memoire.vhd(77) " "VHDL Process Statement warning at memoire.vhd(77): signal \"ds3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indiceAffichage memoire.vhd(78) " "VHDL Process Statement warning at memoire.vhd(78): signal \"indiceAffichage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c4 memoire.vhd(79) " "VHDL Process Statement warning at memoire.vhd(79): signal \"c4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d4 memoire.vhd(80) " "VHDL Process Statement warning at memoire.vhd(80): signal \"d4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s4 memoire.vhd(81) " "VHDL Process Statement warning at memoire.vhd(81): signal \"s4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds4 memoire.vhd(82) " "VHDL Process Statement warning at memoire.vhd(82): signal \"ds4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indiceAffichage memoire.vhd(83) " "VHDL Process Statement warning at memoire.vhd(83): signal \"indiceAffichage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c5 memoire.vhd(84) " "VHDL Process Statement warning at memoire.vhd(84): signal \"c5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d5 memoire.vhd(85) " "VHDL Process Statement warning at memoire.vhd(85): signal \"d5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s5 memoire.vhd(86) " "VHDL Process Statement warning at memoire.vhd(86): signal \"s5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds5 memoire.vhd(87) " "VHDL Process Statement warning at memoire.vhd(87): signal \"ds5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indiceAffichage memoire.vhd(88) " "VHDL Process Statement warning at memoire.vhd(88): signal \"indiceAffichage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c6 memoire.vhd(89) " "VHDL Process Statement warning at memoire.vhd(89): signal \"c6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d6 memoire.vhd(90) " "VHDL Process Statement warning at memoire.vhd(90): signal \"d6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s6 memoire.vhd(91) " "VHDL Process Statement warning at memoire.vhd(91): signal \"s6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds6 memoire.vhd(92) " "VHDL Process Statement warning at memoire.vhd(92): signal \"ds6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indiceAffichage memoire.vhd(93) " "VHDL Process Statement warning at memoire.vhd(93): signal \"indiceAffichage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c7 memoire.vhd(94) " "VHDL Process Statement warning at memoire.vhd(94): signal \"c7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7 memoire.vhd(95) " "VHDL Process Statement warning at memoire.vhd(95): signal \"d7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s7 memoire.vhd(96) " "VHDL Process Statement warning at memoire.vhd(96): signal \"s7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds7 memoire.vhd(97) " "VHDL Process Statement warning at memoire.vhd(97): signal \"ds7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indiceMemoire memoire.vhd(223) " "VHDL Process Statement warning at memoire.vhd(223): signal \"indiceMemoire\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indiceAffichage memoire.vhd(224) " "VHDL Process Statement warning at memoire.vhd(224): signal \"indiceAffichage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sortieCentieme memoire.vhd(45) " "VHDL Process Statement warning at memoire.vhd(45): inferring latch(es) for signal or variable \"sortieCentieme\", which holds its previous value in one or more paths through the process" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512118950794 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sortieDixieme memoire.vhd(45) " "VHDL Process Statement warning at memoire.vhd(45): inferring latch(es) for signal or variable \"sortieDixieme\", which holds its previous value in one or more paths through the process" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sortieSEC memoire.vhd(45) " "VHDL Process Statement warning at memoire.vhd(45): inferring latch(es) for signal or variable \"sortieSEC\", which holds its previous value in one or more paths through the process" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sortieDIXSEC memoire.vhd(45) " "VHDL Process Statement warning at memoire.vhd(45): inferring latch(es) for signal or variable \"sortieDIXSEC\", which holds its previous value in one or more paths through the process" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortieDIXSEC\[0\] memoire.vhd(45) " "Inferred latch for \"sortieDIXSEC\[0\]\" at memoire.vhd(45)" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortieDIXSEC\[1\] memoire.vhd(45) " "Inferred latch for \"sortieDIXSEC\[1\]\" at memoire.vhd(45)" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortieDIXSEC\[2\] memoire.vhd(45) " "Inferred latch for \"sortieDIXSEC\[2\]\" at memoire.vhd(45)" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortieDIXSEC\[3\] memoire.vhd(45) " "Inferred latch for \"sortieDIXSEC\[3\]\" at memoire.vhd(45)" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortieSEC\[0\] memoire.vhd(45) " "Inferred latch for \"sortieSEC\[0\]\" at memoire.vhd(45)" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortieSEC\[1\] memoire.vhd(45) " "Inferred latch for \"sortieSEC\[1\]\" at memoire.vhd(45)" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortieSEC\[2\] memoire.vhd(45) " "Inferred latch for \"sortieSEC\[2\]\" at memoire.vhd(45)" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortieSEC\[3\] memoire.vhd(45) " "Inferred latch for \"sortieSEC\[3\]\" at memoire.vhd(45)" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortieDixieme\[0\] memoire.vhd(45) " "Inferred latch for \"sortieDixieme\[0\]\" at memoire.vhd(45)" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortieDixieme\[1\] memoire.vhd(45) " "Inferred latch for \"sortieDixieme\[1\]\" at memoire.vhd(45)" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortieDixieme\[2\] memoire.vhd(45) " "Inferred latch for \"sortieDixieme\[2\]\" at memoire.vhd(45)" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortieDixieme\[3\] memoire.vhd(45) " "Inferred latch for \"sortieDixieme\[3\]\" at memoire.vhd(45)" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortieCentieme\[0\] memoire.vhd(45) " "Inferred latch for \"sortieCentieme\[0\]\" at memoire.vhd(45)" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortieCentieme\[1\] memoire.vhd(45) " "Inferred latch for \"sortieCentieme\[1\]\" at memoire.vhd(45)" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortieCentieme\[2\] memoire.vhd(45) " "Inferred latch for \"sortieCentieme\[2\]\" at memoire.vhd(45)" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortieCentieme\[3\] memoire.vhd(45) " "Inferred latch for \"sortieCentieme\[3\]\" at memoire.vhd(45)" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512118950809 "|Chrono|memoire:memoireInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afficheur afficheur:afficheur_CENTIEME " "Elaborating entity \"afficheur\" for hierarchy \"afficheur:afficheur_CENTIEME\"" {  } { { "../source/chrono.vhd" "afficheur_CENTIEME" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512118950872 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CENTIEMES\[3\] CENTIEMES\[3\]~_emulated CENTIEMES\[3\]~1 " "Register \"CENTIEMES\[3\]\" is converted into an equivalent circuit using register \"CENTIEMES\[3\]~_emulated\" and latch \"CENTIEMES\[3\]~1\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512118951605 "|chrono|CENTIEMES[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CENTIEMES\[2\] CENTIEMES\[2\]~_emulated CENTIEMES\[2\]~5 " "Register \"CENTIEMES\[2\]\" is converted into an equivalent circuit using register \"CENTIEMES\[2\]~_emulated\" and latch \"CENTIEMES\[2\]~5\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512118951605 "|chrono|CENTIEMES[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CENTIEMES\[1\] CENTIEMES\[1\]~_emulated CENTIEMES\[1\]~9 " "Register \"CENTIEMES\[1\]\" is converted into an equivalent circuit using register \"CENTIEMES\[1\]~_emulated\" and latch \"CENTIEMES\[1\]~9\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512118951605 "|chrono|CENTIEMES[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CENTIEMES\[0\] CENTIEMES\[0\]~_emulated CENTIEMES\[0\]~13 " "Register \"CENTIEMES\[0\]\" is converted into an equivalent circuit using register \"CENTIEMES\[0\]~_emulated\" and latch \"CENTIEMES\[0\]~13\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512118951605 "|chrono|CENTIEMES[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DIXIEMES\[3\] DIXIEMES\[3\]~_emulated DIXIEMES\[3\]~1 " "Register \"DIXIEMES\[3\]\" is converted into an equivalent circuit using register \"DIXIEMES\[3\]~_emulated\" and latch \"DIXIEMES\[3\]~1\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512118951605 "|chrono|DIXIEMES[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DIXIEMES\[2\] DIXIEMES\[2\]~_emulated DIXIEMES\[2\]~5 " "Register \"DIXIEMES\[2\]\" is converted into an equivalent circuit using register \"DIXIEMES\[2\]~_emulated\" and latch \"DIXIEMES\[2\]~5\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512118951605 "|chrono|DIXIEMES[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DIXIEMES\[1\] DIXIEMES\[1\]~_emulated DIXIEMES\[1\]~9 " "Register \"DIXIEMES\[1\]\" is converted into an equivalent circuit using register \"DIXIEMES\[1\]~_emulated\" and latch \"DIXIEMES\[1\]~9\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512118951605 "|chrono|DIXIEMES[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DIXIEMES\[0\] DIXIEMES\[0\]~_emulated DIXIEMES\[0\]~13 " "Register \"DIXIEMES\[0\]\" is converted into an equivalent circuit using register \"DIXIEMES\[0\]~_emulated\" and latch \"DIXIEMES\[0\]~13\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512118951605 "|chrono|DIXIEMES[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SEC\[3\] SEC\[3\]~_emulated SEC\[3\]~1 " "Register \"SEC\[3\]\" is converted into an equivalent circuit using register \"SEC\[3\]~_emulated\" and latch \"SEC\[3\]~1\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512118951605 "|chrono|SEC[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SEC\[2\] SEC\[2\]~_emulated SEC\[2\]~5 " "Register \"SEC\[2\]\" is converted into an equivalent circuit using register \"SEC\[2\]~_emulated\" and latch \"SEC\[2\]~5\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512118951605 "|chrono|SEC[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SEC\[1\] SEC\[1\]~_emulated SEC\[1\]~9 " "Register \"SEC\[1\]\" is converted into an equivalent circuit using register \"SEC\[1\]~_emulated\" and latch \"SEC\[1\]~9\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512118951605 "|chrono|SEC[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SEC\[0\] SEC\[0\]~_emulated SEC\[0\]~13 " "Register \"SEC\[0\]\" is converted into an equivalent circuit using register \"SEC\[0\]~_emulated\" and latch \"SEC\[0\]~13\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512118951605 "|chrono|SEC[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DIX_SEC\[0\] DIX_SEC\[0\]~_emulated DIX_SEC\[0\]~1 " "Register \"DIX_SEC\[0\]\" is converted into an equivalent circuit using register \"DIX_SEC\[0\]~_emulated\" and latch \"DIX_SEC\[0\]~1\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512118951605 "|chrono|DIX_SEC[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DIX_SEC\[3\] DIX_SEC\[3\]~_emulated DIX_SEC\[3\]~5 " "Register \"DIX_SEC\[3\]\" is converted into an equivalent circuit using register \"DIX_SEC\[3\]~_emulated\" and latch \"DIX_SEC\[3\]~5\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512118951605 "|chrono|DIX_SEC[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DIX_SEC\[2\] DIX_SEC\[2\]~_emulated DIX_SEC\[2\]~9 " "Register \"DIX_SEC\[2\]\" is converted into an equivalent circuit using register \"DIX_SEC\[2\]~_emulated\" and latch \"DIX_SEC\[2\]~9\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512118951605 "|chrono|DIX_SEC[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DIX_SEC\[1\] DIX_SEC\[1\]~_emulated DIX_SEC\[1\]~13 " "Register \"DIX_SEC\[1\]\" is converted into an equivalent circuit using register \"DIX_SEC\[1\]~_emulated\" and latch \"DIX_SEC\[1\]~13\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512118951605 "|chrono|DIX_SEC[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1512118951605 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512118952416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512118952416 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CHRONO_LOADN " "No output dependent on input pin \"CHRONO_LOADN\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512118952541 "|chrono|CHRONO_LOADN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1512118952541 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "450 " "Implemented 450 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512118952541 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512118952541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "416 " "Implemented 416 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512118952541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512118952541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "395 " "Peak virtual memory: 395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512118952603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 10:02:32 2017 " "Processing ended: Fri Dec 01 10:02:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512118952603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512118952603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512118952603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512118952603 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512118954163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512118954163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 10:02:33 2017 " "Processing started: Fri Dec 01 10:02:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512118954163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512118954163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Chrono -c Chrono " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Chrono -c Chrono" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512118954163 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512118954241 ""}
{ "Info" "0" "" "Project  = Chrono" {  } {  } 0 0 "Project  = Chrono" 0 0 "Fitter" 0 0 1512118954241 ""}
{ "Info" "0" "" "Revision = Chrono" {  } {  } 0 0 "Revision = Chrono" 0 0 "Fitter" 0 0 1512118954241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1512118954428 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Chrono EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Chrono\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512118954740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512118954787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512118954787 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512118954881 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512118955458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512118955458 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512118955458 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/logique programmable/Chronometre/Chrono/implement/" { { 0 { 0 ""} 0 651 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512118955458 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/logique programmable/Chronometre/Chrono/implement/" { { 0 { 0 ""} 0 652 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512118955458 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/logique programmable/Chronometre/Chrono/implement/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512118955458 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512118955458 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1512118955630 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Chrono.sdc " "Synopsys Design Constraints File file not found: 'Chrono.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512118955630 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512118955630 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512118955630 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BoutondeSauvegarde (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#)) " "Automatically promoted node BoutondeSauvegarde (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512118955661 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { BoutondeSauvegarde } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "BoutondeSauvegarde" } } } } { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BoutondeSauvegarde } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/logique programmable/Chronometre/Chrono/implement/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512118955661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CHRONO_H (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CHRONO_H (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512118955661 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { CHRONO_H } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHRONO_H" } } } } { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHRONO_H } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/logique programmable/Chronometre/Chrono/implement/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512118955661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STOP (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node STOP (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512118955661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memoire:memoireInstance\|indiceAffichage\[2\] " "Destination node memoire:memoireInstance\|indiceAffichage\[2\]" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 101 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoire:memoireInstance|indiceAffichage[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/logique programmable/Chronometre/Chrono/implement/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512118955661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memoire:memoireInstance\|indiceAffichage\[1\] " "Destination node memoire:memoireInstance\|indiceAffichage\[1\]" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 101 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoire:memoireInstance|indiceAffichage[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/logique programmable/Chronometre/Chrono/implement/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512118955661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memoire:memoireInstance\|indiceMemoire\[1\] " "Destination node memoire:memoireInstance\|indiceMemoire\[1\]" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 101 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoire:memoireInstance|indiceMemoire[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/logique programmable/Chronometre/Chrono/implement/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512118955661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memoire:memoireInstance\|indiceMemoire\[2\] " "Destination node memoire:memoireInstance\|indiceMemoire\[2\]" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 101 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoire:memoireInstance|indiceMemoire[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/logique programmable/Chronometre/Chrono/implement/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512118955661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CENTIEMES\[2\]~6 " "Destination node CENTIEMES\[2\]~6" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CENTIEMES[2]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/logique programmable/Chronometre/Chrono/implement/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512118955661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CENTIEMES\[0\]~14 " "Destination node CENTIEMES\[0\]~14" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CENTIEMES[0]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/logique programmable/Chronometre/Chrono/implement/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512118955661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CENTIEMES\[3\]~2 " "Destination node CENTIEMES\[3\]~2" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CENTIEMES[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/logique programmable/Chronometre/Chrono/implement/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512118955661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CENTIEMES\[1\]~10 " "Destination node CENTIEMES\[1\]~10" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CENTIEMES[1]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/logique programmable/Chronometre/Chrono/implement/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512118955661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIXIEMES\[2\]~6 " "Destination node DIXIEMES\[2\]~6" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIXIEMES[2]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/logique programmable/Chronometre/Chrono/implement/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512118955661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIXIEMES\[0\]~14 " "Destination node DIXIEMES\[0\]~14" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIXIEMES[0]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/logique programmable/Chronometre/Chrono/implement/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512118955661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1512118955661 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1512118955661 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { STOP } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "STOP" } } } } { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { STOP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/logique programmable/Chronometre/Chrono/implement/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512118955661 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512118955754 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512118955754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512118955754 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512118955754 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512118955754 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512118955754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512118955754 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512118955754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512118955754 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1512118955770 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512118955770 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512118955770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512118957049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512118957252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512118957268 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512118958344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512118958344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512118958438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X44_Y12 X54_Y23 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } { { "loc" "" { Generic "Z:/logique programmable/Chronometre/Chrono/implement/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} 44 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1512118959982 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512118959982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512118961183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1512118961183 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512118961183 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.05 " "Total time spent on timing analysis during the Fitter is 1.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1512118961199 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512118961199 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_CENTIEMES\[0\] 0 " "Pin \"aff_CENTIEMES\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_CENTIEMES\[1\] 0 " "Pin \"aff_CENTIEMES\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_CENTIEMES\[2\] 0 " "Pin \"aff_CENTIEMES\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_CENTIEMES\[3\] 0 " "Pin \"aff_CENTIEMES\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_CENTIEMES\[4\] 0 " "Pin \"aff_CENTIEMES\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_CENTIEMES\[5\] 0 " "Pin \"aff_CENTIEMES\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_CENTIEMES\[6\] 0 " "Pin \"aff_CENTIEMES\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_DIXIEMES\[0\] 0 " "Pin \"aff_DIXIEMES\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_DIXIEMES\[1\] 0 " "Pin \"aff_DIXIEMES\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_DIXIEMES\[2\] 0 " "Pin \"aff_DIXIEMES\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_DIXIEMES\[3\] 0 " "Pin \"aff_DIXIEMES\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_DIXIEMES\[4\] 0 " "Pin \"aff_DIXIEMES\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_DIXIEMES\[5\] 0 " "Pin \"aff_DIXIEMES\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_DIXIEMES\[6\] 0 " "Pin \"aff_DIXIEMES\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_SEC\[0\] 0 " "Pin \"aff_SEC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_SEC\[1\] 0 " "Pin \"aff_SEC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_SEC\[2\] 0 " "Pin \"aff_SEC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_SEC\[3\] 0 " "Pin \"aff_SEC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_SEC\[4\] 0 " "Pin \"aff_SEC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_SEC\[5\] 0 " "Pin \"aff_SEC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_SEC\[6\] 0 " "Pin \"aff_SEC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_DIX_SEC\[0\] 0 " "Pin \"aff_DIX_SEC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_DIX_SEC\[1\] 0 " "Pin \"aff_DIX_SEC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_DIX_SEC\[2\] 0 " "Pin \"aff_DIX_SEC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_DIX_SEC\[3\] 0 " "Pin \"aff_DIX_SEC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_DIX_SEC\[4\] 0 " "Pin \"aff_DIX_SEC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_DIX_SEC\[5\] 0 " "Pin \"aff_DIX_SEC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aff_DIX_SEC\[6\] 0 " "Pin \"aff_DIX_SEC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512118961215 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1512118961215 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512118961355 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512118961386 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512118961542 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512118961917 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1512118961948 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/logique programmable/Chronometre/Chrono/implement/output_files/Chrono.fit.smsg " "Generated suppressed messages file Z:/logique programmable/Chronometre/Chrono/implement/output_files/Chrono.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512118962073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512118962400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 10:02:42 2017 " "Processing ended: Fri Dec 01 10:02:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512118962400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512118962400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512118962400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512118962400 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512118964366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512118964366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 10:02:43 2017 " "Processing started: Fri Dec 01 10:02:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512118964366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512118964366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Chrono -c Chrono " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Chrono -c Chrono" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512118964366 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512118965832 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512118965895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512118966924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 10:02:46 2017 " "Processing ended: Fri Dec 01 10:02:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512118966924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512118966924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512118966924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512118966924 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512118967658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512118968422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512118968422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 10:02:47 2017 " "Processing started: Fri Dec 01 10:02:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512118968422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512118968422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Chrono -c Chrono " "Command: quartus_sta Chrono -c Chrono" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512118968422 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1512118968500 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1512118968703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512118968734 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512118968734 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1512118968843 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Chrono.sdc " "Synopsys Design Constraints File file not found: 'Chrono.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1512118968921 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1512118968921 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BoutondeSauvegarde BoutondeSauvegarde " "create_clock -period 1.000 -name BoutondeSauvegarde BoutondeSauvegarde" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512118968921 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CHRONO_H CHRONO_H " "create_clock -period 1.000 -name CHRONO_H CHRONO_H" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512118968921 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name STOP STOP " "create_clock -period 1.000 -name STOP STOP" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512118968921 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512118968921 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1512118968921 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1512118968984 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512118969015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.143 " "Worst-case setup slack is -4.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.143       -74.351 STOP  " "   -4.143       -74.351 STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.402       -47.740 CHRONO_H  " "   -2.402       -47.740 CHRONO_H " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.672      -194.555 BoutondeSauvegarde  " "   -1.672      -194.555 BoutondeSauvegarde " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512118969030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.235 " "Worst-case hold slack is 0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235         0.000 BoutondeSauvegarde  " "    0.235         0.000 BoutondeSauvegarde " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CHRONO_H  " "    0.391         0.000 CHRONO_H " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518         0.000 STOP  " "    0.518         0.000 STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512118969046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.122 " "Worst-case recovery slack is -0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.122        -1.484 BoutondeSauvegarde  " "   -0.122        -1.484 BoutondeSauvegarde " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009        -0.009 CHRONO_H  " "   -0.009        -0.009 CHRONO_H " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512118969062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.044 " "Worst-case removal slack is -0.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044        -1.043 CHRONO_H  " "   -0.044        -1.043 CHRONO_H " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347         0.000 BoutondeSauvegarde  " "    0.347         0.000 BoutondeSauvegarde " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512118969077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -45.380 CHRONO_H  " "   -1.380       -45.380 CHRONO_H " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 STOP  " "   -1.380        -1.380 STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -151.222 BoutondeSauvegarde  " "   -1.222      -151.222 BoutondeSauvegarde " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512118969093 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1512118969358 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1512118969358 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512118969389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.608 " "Worst-case setup slack is -1.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.608       -23.736 STOP  " "   -1.608       -23.736 STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.548        -3.621 CHRONO_H  " "   -0.548        -3.621 CHRONO_H " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315       -28.570 BoutondeSauvegarde  " "   -0.315       -28.570 BoutondeSauvegarde " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512118969405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.027 " "Worst-case hold slack is 0.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027         0.000 BoutondeSauvegarde  " "    0.027         0.000 BoutondeSauvegarde " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CHRONO_H  " "    0.215         0.000 CHRONO_H " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351         0.000 STOP  " "    0.351         0.000 STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512118969420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.162 " "Worst-case recovery slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162         0.000 BoutondeSauvegarde  " "    0.162         0.000 BoutondeSauvegarde " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251         0.000 CHRONO_H  " "    0.251         0.000 CHRONO_H " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512118969436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.025 " "Worst-case removal slack is -0.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025        -0.596 CHRONO_H  " "   -0.025        -0.596 CHRONO_H " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196         0.000 BoutondeSauvegarde  " "    0.196         0.000 BoutondeSauvegarde " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512118969452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -45.380 CHRONO_H  " "   -1.380       -45.380 CHRONO_H " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 STOP  " "   -1.380        -1.380 STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -151.222 BoutondeSauvegarde  " "   -1.222      -151.222 BoutondeSauvegarde " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512118969452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512118969452 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1512118969701 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512118969764 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512118969764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512118969935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 10:02:49 2017 " "Processing ended: Fri Dec 01 10:02:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512118969935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512118969935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512118969935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512118969935 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 84 s " "Quartus II Full Compilation was successful. 0 errors, 84 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512118971604 ""}
