{
  "module_name": "gfxhub_v2_1.c",
  "hash_id": "a0491f09a7c12ce9b85ca2faa0894ffeefa6e9feb3144683b9811342dff4386f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/gfxhub_v2_1.c",
  "human_readable_source": " \n\n#include \"amdgpu.h\"\n#include \"gfxhub_v2_1.h\"\n\n#include \"gc/gc_10_3_0_offset.h\"\n#include \"gc/gc_10_3_0_sh_mask.h\"\n#include \"gc/gc_10_3_0_default.h\"\n#include \"navi10_enum.h\"\n\n#include \"soc15_common.h\"\n\n#define mmGCUTCL2_HARVEST_BYPASS_GROUPS_YELLOW_CARP\t\t\t\t0x16f8\n#define mmGCUTCL2_HARVEST_BYPASS_GROUPS_YELLOW_CARP_BASE_IDX\t0\n\nstatic const char * const gfxhub_client_ids[] = {\n\t\"CB/DB\",\n\t\"Reserved\",\n\t\"GE1\",\n\t\"GE2\",\n\t\"CPF\",\n\t\"CPC\",\n\t\"CPG\",\n\t\"RLC\",\n\t\"TCP\",\n\t\"SQC (inst)\",\n\t\"SQC (data)\",\n\t\"SQG\",\n\t\"Reserved\",\n\t\"SDMA0\",\n\t\"SDMA1\",\n\t\"GCR\",\n\t\"SDMA2\",\n\t\"SDMA3\",\n};\n\nstatic uint32_t gfxhub_v2_1_get_invalidate_req(unsigned int vmid,\n\t\t\t\t\t       uint32_t flush_type)\n{\n\tu32 req = 0;\n\n\t \n\treq = REG_SET_FIELD(req, GCVM_INVALIDATE_ENG0_REQ,\n\t\t\t    PER_VMID_INVALIDATE_REQ, 1 << vmid);\n\treq = REG_SET_FIELD(req, GCVM_INVALIDATE_ENG0_REQ, FLUSH_TYPE, flush_type);\n\treq = REG_SET_FIELD(req, GCVM_INVALIDATE_ENG0_REQ, INVALIDATE_L2_PTES, 1);\n\treq = REG_SET_FIELD(req, GCVM_INVALIDATE_ENG0_REQ, INVALIDATE_L2_PDE0, 1);\n\treq = REG_SET_FIELD(req, GCVM_INVALIDATE_ENG0_REQ, INVALIDATE_L2_PDE1, 1);\n\treq = REG_SET_FIELD(req, GCVM_INVALIDATE_ENG0_REQ, INVALIDATE_L2_PDE2, 1);\n\treq = REG_SET_FIELD(req, GCVM_INVALIDATE_ENG0_REQ, INVALIDATE_L1_PTES, 1);\n\treq = REG_SET_FIELD(req, GCVM_INVALIDATE_ENG0_REQ,\n\t\t\t    CLEAR_PROTECTION_FAULT_STATUS_ADDR,\t0);\n\n\treturn req;\n}\n\nstatic void\ngfxhub_v2_1_print_l2_protection_fault_status(struct amdgpu_device *adev,\n\t\t\t\t\t     uint32_t status)\n{\n\tu32 cid = REG_GET_FIELD(status,\n\t\t\t\tGCVM_L2_PROTECTION_FAULT_STATUS, CID);\n\n\tdev_err(adev->dev,\n\t\t\"GCVM_L2_PROTECTION_FAULT_STATUS:0x%08X\\n\",\n\t\tstatus);\n\tdev_err(adev->dev, \"\\t Faulty UTCL2 client ID: %s (0x%x)\\n\",\n\t\tcid >= ARRAY_SIZE(gfxhub_client_ids) ? \"unknown\" : gfxhub_client_ids[cid],\n\t\tcid);\n\tdev_err(adev->dev, \"\\t MORE_FAULTS: 0x%lx\\n\",\n\t\tREG_GET_FIELD(status,\n\t\tGCVM_L2_PROTECTION_FAULT_STATUS, MORE_FAULTS));\n\tdev_err(adev->dev, \"\\t WALKER_ERROR: 0x%lx\\n\",\n\t\tREG_GET_FIELD(status,\n\t\tGCVM_L2_PROTECTION_FAULT_STATUS, WALKER_ERROR));\n\tdev_err(adev->dev, \"\\t PERMISSION_FAULTS: 0x%lx\\n\",\n\t\tREG_GET_FIELD(status,\n\t\tGCVM_L2_PROTECTION_FAULT_STATUS, PERMISSION_FAULTS));\n\tdev_err(adev->dev, \"\\t MAPPING_ERROR: 0x%lx\\n\",\n\t\tREG_GET_FIELD(status,\n\t\tGCVM_L2_PROTECTION_FAULT_STATUS, MAPPING_ERROR));\n\tdev_err(adev->dev, \"\\t RW: 0x%lx\\n\",\n\t\tREG_GET_FIELD(status,\n\t\tGCVM_L2_PROTECTION_FAULT_STATUS, RW));\n}\n\nstatic u64 gfxhub_v2_1_get_fb_location(struct amdgpu_device *adev)\n{\n\tu64 base = RREG32_SOC15(GC, 0, mmGCMC_VM_FB_LOCATION_BASE);\n\n\tbase &= GCMC_VM_FB_LOCATION_BASE__FB_BASE_MASK;\n\tbase <<= 24;\n\n\treturn base;\n}\n\nstatic u64 gfxhub_v2_1_get_mc_fb_offset(struct amdgpu_device *adev)\n{\n\treturn (u64)RREG32_SOC15(GC, 0, mmGCMC_VM_FB_OFFSET) << 24;\n}\n\nstatic void gfxhub_v2_1_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid,\n\t\t\t\tuint64_t page_table_base)\n{\n\tstruct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_GFXHUB(0)];\n\n\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32,\n\t\t\t    hub->ctx_addr_distance * vmid,\n\t\t\t    lower_32_bits(page_table_base));\n\n\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32,\n\t\t\t    hub->ctx_addr_distance * vmid,\n\t\t\t    upper_32_bits(page_table_base));\n}\n\nstatic void gfxhub_v2_1_init_gart_aperture_regs(struct amdgpu_device *adev)\n{\n\tuint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo);\n\n\tgfxhub_v2_1_setup_vm_pt_regs(adev, 0, pt_base);\n\n\tWREG32_SOC15(GC, 0, mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32,\n\t\t     (u32)(adev->gmc.gart_start >> 12));\n\tWREG32_SOC15(GC, 0, mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32,\n\t\t     (u32)(adev->gmc.gart_start >> 44));\n\n\tWREG32_SOC15(GC, 0, mmGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32,\n\t\t     (u32)(adev->gmc.gart_end >> 12));\n\tWREG32_SOC15(GC, 0, mmGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32,\n\t\t     (u32)(adev->gmc.gart_end >> 44));\n}\n\nstatic void gfxhub_v2_1_init_system_aperture_regs(struct amdgpu_device *adev)\n{\n\tuint64_t value;\n\n\t \n\tWREG32_SOC15(GC, 0, mmGCMC_VM_AGP_BASE, 0);\n\tWREG32_SOC15(GC, 0, mmGCMC_VM_AGP_BOT, adev->gmc.agp_start >> 24);\n\tWREG32_SOC15(GC, 0, mmGCMC_VM_AGP_TOP, adev->gmc.agp_end >> 24);\n\n\t \n\tWREG32_SOC15(GC, 0, mmGCMC_VM_SYSTEM_APERTURE_LOW_ADDR,\n\t\t     min(adev->gmc.fb_start, adev->gmc.agp_start) >> 18);\n\tWREG32_SOC15(GC, 0, mmGCMC_VM_SYSTEM_APERTURE_HIGH_ADDR,\n\t\t     max(adev->gmc.fb_end, adev->gmc.agp_end) >> 18);\n\n\t \n\tvalue = amdgpu_gmc_vram_mc2pa(adev, adev->mem_scratch.gpu_addr);\n\tWREG32_SOC15(GC, 0, mmGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB,\n\t\t     (u32)(value >> 12));\n\tWREG32_SOC15(GC, 0, mmGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB,\n\t\t     (u32)(value >> 44));\n\n\t \n\tWREG32_SOC15(GC, 0, mmGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32,\n\t\t     (u32)(adev->dummy_page_addr >> 12));\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32,\n\t\t     (u32)((u64)adev->dummy_page_addr >> 44));\n\n\tWREG32_FIELD15(GC, 0, GCVM_L2_PROTECTION_FAULT_CNTL2,\n\t\t       ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY, 1);\n}\n\n\nstatic void gfxhub_v2_1_init_tlb_regs(struct amdgpu_device *adev)\n{\n\tuint32_t tmp;\n\n\t \n\ttmp = RREG32_SOC15(GC, 0, mmGCMC_VM_MX_L1_TLB_CNTL);\n\n\ttmp = REG_SET_FIELD(tmp, GCMC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 1);\n\ttmp = REG_SET_FIELD(tmp, GCMC_VM_MX_L1_TLB_CNTL, SYSTEM_ACCESS_MODE, 3);\n\ttmp = REG_SET_FIELD(tmp, GCMC_VM_MX_L1_TLB_CNTL,\n\t\t\t    ENABLE_ADVANCED_DRIVER_MODEL, 1);\n\ttmp = REG_SET_FIELD(tmp, GCMC_VM_MX_L1_TLB_CNTL,\n\t\t\t    SYSTEM_APERTURE_UNMAPPED_ACCESS, 0);\n\ttmp = REG_SET_FIELD(tmp, GCMC_VM_MX_L1_TLB_CNTL,\n\t\t\t    MTYPE, MTYPE_UC);  \n\n\tWREG32_SOC15(GC, 0, mmGCMC_VM_MX_L1_TLB_CNTL, tmp);\n}\n\nstatic void gfxhub_v2_1_init_cache_regs(struct amdgpu_device *adev)\n{\n\tuint32_t tmp;\n\n\t \n\tif (amdgpu_sriov_vf(adev))\n\t\treturn;\n\n\t \n\ttmp = RREG32_SOC15(GC, 0, mmGCVM_L2_CNTL);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL, ENABLE_L2_CACHE, 1);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING, 0);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL,\n\t\t\t    ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY, 1);\n\t \n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL,\n\t\t\t    L2_PDE0_CACHE_TAG_GENERATION_MODE, 0);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL, PDE_FAULT_CLASSIFICATION, 0);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL, CONTEXT1_IDENTITY_ACCESS_MODE, 1);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL, IDENTITY_MODE_FRAGMENT_SIZE, 0);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_CNTL, tmp);\n\n\ttmp = RREG32_SOC15(GC, 0, mmGCVM_L2_CNTL2);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL2, INVALIDATE_L2_CACHE, 1);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_CNTL2, tmp);\n\n\ttmp = mmGCVM_L2_CNTL3_DEFAULT;\n\tif (adev->gmc.translate_further) {\n\t\ttmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 12);\n\t\ttmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3,\n\t\t\t\t    L2_CACHE_BIGK_FRAGMENT_SIZE, 9);\n\t} else {\n\t\ttmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 9);\n\t\ttmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3,\n\t\t\t\t    L2_CACHE_BIGK_FRAGMENT_SIZE, 6);\n\t}\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_CNTL3, tmp);\n\n\ttmp = mmGCVM_L2_CNTL4_DEFAULT;\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL4, VMC_TAP_PDE_REQUEST_PHYSICAL, 0);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL4, VMC_TAP_PTE_REQUEST_PHYSICAL, 0);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_CNTL4, tmp);\n\n\ttmp = mmGCVM_L2_CNTL5_DEFAULT;\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL5, L2_CACHE_SMALLK_FRAGMENT_SIZE, 0);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_CNTL5, tmp);\n}\n\nstatic void gfxhub_v2_1_enable_system_domain(struct amdgpu_device *adev)\n{\n\tuint32_t tmp;\n\n\ttmp = RREG32_SOC15(GC, 0, mmGCVM_CONTEXT0_CNTL);\n\ttmp = REG_SET_FIELD(tmp, GCVM_CONTEXT0_CNTL, ENABLE_CONTEXT, 1);\n\ttmp = REG_SET_FIELD(tmp, GCVM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0);\n\ttmp = REG_SET_FIELD(tmp, GCVM_CONTEXT0_CNTL,\n\t\t\t    RETRY_PERMISSION_OR_INVALID_PAGE_FAULT, 0);\n\tWREG32_SOC15(GC, 0, mmGCVM_CONTEXT0_CNTL, tmp);\n}\n\nstatic void gfxhub_v2_1_disable_identity_aperture(struct amdgpu_device *adev)\n{\n\t \n\tif (amdgpu_sriov_vf(adev))\n\t\treturn;\n\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32,\n\t\t     0xFFFFFFFF);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32,\n\t\t     0x0000000F);\n\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32,\n\t\t     0);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32,\n\t\t     0);\n\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32, 0);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32, 0);\n\n}\n\nstatic void gfxhub_v2_1_setup_vmid_config(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_GFXHUB(0)];\n\tint i;\n\tuint32_t tmp;\n\n\tfor (i = 0; i <= 14; i++) {\n\t\ttmp = RREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT1_CNTL, i);\n\t\ttmp = REG_SET_FIELD(tmp, GCVM_CONTEXT1_CNTL, ENABLE_CONTEXT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, GCVM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH,\n\t\t\t\t    adev->vm_manager.num_level);\n\t\ttmp = REG_SET_FIELD(tmp, GCVM_CONTEXT1_CNTL,\n\t\t\t\tRANGE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, GCVM_CONTEXT1_CNTL,\n\t\t\t\tDUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, GCVM_CONTEXT1_CNTL,\n\t\t\t\tPDE0_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, GCVM_CONTEXT1_CNTL,\n\t\t\t\tVALID_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, GCVM_CONTEXT1_CNTL,\n\t\t\t\tREAD_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, GCVM_CONTEXT1_CNTL,\n\t\t\t\tWRITE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, GCVM_CONTEXT1_CNTL,\n\t\t\t\tEXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, GCVM_CONTEXT1_CNTL,\n\t\t\t\tPAGE_TABLE_BLOCK_SIZE,\n\t\t\t\tadev->vm_manager.block_size - 9);\n\t\t \n\t\ttmp = REG_SET_FIELD(tmp, GCVM_CONTEXT1_CNTL,\n\t\t\t\t    RETRY_PERMISSION_OR_INVALID_PAGE_FAULT,\n\t\t\t\t    !adev->gmc.noretry);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT1_CNTL,\n\t\t\t\t    i * hub->ctx_distance, tmp);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32,\n\t\t\t\t    i * hub->ctx_addr_distance, 0);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32,\n\t\t\t\t    i * hub->ctx_addr_distance, 0);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32,\n\t\t\t\t    i * hub->ctx_addr_distance,\n\t\t\t\t    lower_32_bits(adev->vm_manager.max_pfn - 1));\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32,\n\t\t\t\t    i * hub->ctx_addr_distance,\n\t\t\t\t    upper_32_bits(adev->vm_manager.max_pfn - 1));\n\t}\n\n\thub->vm_cntx_cntl = tmp;\n}\n\nstatic void gfxhub_v2_1_program_invalidation(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_GFXHUB(0)];\n\tunsigned int i;\n\n\tfor (i = 0 ; i < 18; ++i) {\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_INVALIDATE_ENG0_ADDR_RANGE_LO32,\n\t\t\t\t    i * hub->eng_addr_distance, 0xffffffff);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_INVALIDATE_ENG0_ADDR_RANGE_HI32,\n\t\t\t\t    i * hub->eng_addr_distance, 0x1f);\n\t}\n}\n\nstatic int gfxhub_v2_1_gart_enable(struct amdgpu_device *adev)\n{\n\tif (amdgpu_sriov_vf(adev)) {\n\t\t \n\t\tWREG32_SOC15(GC, 0, mmGCMC_VM_FB_LOCATION_BASE,\n\t\t\t     adev->gmc.vram_start >> 24);\n\t\tWREG32_SOC15(GC, 0, mmGCMC_VM_FB_LOCATION_TOP,\n\t\t\t     adev->gmc.vram_end >> 24);\n\t}\n\n\t \n\tgfxhub_v2_1_init_gart_aperture_regs(adev);\n\tgfxhub_v2_1_init_system_aperture_regs(adev);\n\tgfxhub_v2_1_init_tlb_regs(adev);\n\tgfxhub_v2_1_init_cache_regs(adev);\n\n\tgfxhub_v2_1_enable_system_domain(adev);\n\tgfxhub_v2_1_disable_identity_aperture(adev);\n\tgfxhub_v2_1_setup_vmid_config(adev);\n\tgfxhub_v2_1_program_invalidation(adev);\n\n\treturn 0;\n}\n\nstatic void gfxhub_v2_1_gart_disable(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_GFXHUB(0)];\n\tu32 tmp;\n\tu32 i;\n\n\t \n\tfor (i = 0; i < 16; i++)\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT0_CNTL,\n\t\t\t\t    i * hub->ctx_distance, 0);\n\n\t \n\ttmp = RREG32_SOC15(GC, 0, mmGCMC_VM_MX_L1_TLB_CNTL);\n\ttmp = REG_SET_FIELD(tmp, GCMC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 0);\n\ttmp = REG_SET_FIELD(tmp, GCMC_VM_MX_L1_TLB_CNTL,\n\t\t\t    ENABLE_ADVANCED_DRIVER_MODEL, 0);\n\tWREG32_SOC15(GC, 0, mmGCMC_VM_MX_L1_TLB_CNTL, tmp);\n\n\tif (amdgpu_sriov_vf(adev))\n\t\treturn;\n\n\t \n\tWREG32_FIELD15(GC, 0, GCVM_L2_CNTL, ENABLE_L2_CACHE, 0);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_CNTL3, 0);\n}\n\n \nstatic void gfxhub_v2_1_set_fault_enable_default(struct amdgpu_device *adev,\n\t\t\t\t\t  bool value)\n{\n\tu32 tmp;\n\n\t \n\tif (amdgpu_sriov_vf(adev))\n\t\treturn;\n\n\ttmp = RREG32_SOC15(GC, 0, mmGCVM_L2_PROTECTION_FAULT_CNTL);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t    RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t    PDE0_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t    PDE1_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t    PDE2_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t    TRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT,\n\t\t\t    value);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t    NACK_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t    DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t    VALID_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t    READ_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t    WRITE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, GCVM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t    EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\tif (!value) {\n\t\ttmp = REG_SET_FIELD(tmp, GCVM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tCRASH_ON_NO_RETRY_FAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, GCVM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tCRASH_ON_RETRY_FAULT, 1);\n\t}\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_PROTECTION_FAULT_CNTL, tmp);\n}\n\nstatic const struct amdgpu_vmhub_funcs gfxhub_v2_1_vmhub_funcs = {\n\t.print_l2_protection_fault_status = gfxhub_v2_1_print_l2_protection_fault_status,\n\t.get_invalidate_req = gfxhub_v2_1_get_invalidate_req,\n};\n\nstatic void gfxhub_v2_1_init(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_GFXHUB(0)];\n\n\thub->ctx0_ptb_addr_lo32 =\n\t\tSOC15_REG_OFFSET(GC, 0,\n\t\t\t\t mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32);\n\thub->ctx0_ptb_addr_hi32 =\n\t\tSOC15_REG_OFFSET(GC, 0,\n\t\t\t\t mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32);\n\thub->vm_inv_eng0_sem =\n\t\tSOC15_REG_OFFSET(GC, 0, mmGCVM_INVALIDATE_ENG0_SEM);\n\thub->vm_inv_eng0_req =\n\t\tSOC15_REG_OFFSET(GC, 0, mmGCVM_INVALIDATE_ENG0_REQ);\n\thub->vm_inv_eng0_ack =\n\t\tSOC15_REG_OFFSET(GC, 0, mmGCVM_INVALIDATE_ENG0_ACK);\n\thub->vm_context0_cntl =\n\t\tSOC15_REG_OFFSET(GC, 0, mmGCVM_CONTEXT0_CNTL);\n\thub->vm_l2_pro_fault_status =\n\t\tSOC15_REG_OFFSET(GC, 0, mmGCVM_L2_PROTECTION_FAULT_STATUS);\n\thub->vm_l2_pro_fault_cntl =\n\t\tSOC15_REG_OFFSET(GC, 0, mmGCVM_L2_PROTECTION_FAULT_CNTL);\n\n\thub->ctx_distance = mmGCVM_CONTEXT1_CNTL - mmGCVM_CONTEXT0_CNTL;\n\thub->ctx_addr_distance = mmGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32 -\n\t\tmmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32;\n\thub->eng_distance = mmGCVM_INVALIDATE_ENG1_REQ -\n\t\tmmGCVM_INVALIDATE_ENG0_REQ;\n\thub->eng_addr_distance = mmGCVM_INVALIDATE_ENG1_ADDR_RANGE_LO32 -\n\t\tmmGCVM_INVALIDATE_ENG0_ADDR_RANGE_LO32;\n\n\thub->vm_cntx_cntl_vm_fault = GCVM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |\n\t\tGCVM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |\n\t\tGCVM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |\n\t\tGCVM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |\n\t\tGCVM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |\n\t\tGCVM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |\n\t\tGCVM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK;\n\n\thub->vmhub_funcs = &gfxhub_v2_1_vmhub_funcs;\n}\n\nstatic int gfxhub_v2_1_get_xgmi_info(struct amdgpu_device *adev)\n{\n\tu32 xgmi_lfb_cntl = RREG32_SOC15(GC, 0, mmGCMC_VM_XGMI_LFB_CNTL);\n\tu32 max_region =\n\t\tREG_GET_FIELD(xgmi_lfb_cntl, GCMC_VM_XGMI_LFB_CNTL, PF_MAX_REGION);\n\tu32 max_num_physical_nodes   = 0;\n\tu32 max_physical_node_id     = 0;\n\n\tswitch (adev->ip_versions[XGMI_HWIP][0]) {\n\tcase IP_VERSION(4, 8, 0):\n\t\tmax_num_physical_nodes   = 4;\n\t\tmax_physical_node_id     = 3;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\t \n\tif (max_region) {\n\t\tadev->gmc.xgmi.num_physical_nodes = max_region + 1;\n\t\tif (adev->gmc.xgmi.num_physical_nodes > max_num_physical_nodes)\n\t\t\treturn -EINVAL;\n\n\t\tadev->gmc.xgmi.physical_node_id =\n\t\t\tREG_GET_FIELD(xgmi_lfb_cntl, GCMC_VM_XGMI_LFB_CNTL, PF_LFB_REGION);\n\t\tif (adev->gmc.xgmi.physical_node_id > max_physical_node_id)\n\t\t\treturn -EINVAL;\n\n\t\tadev->gmc.xgmi.node_segment_size = REG_GET_FIELD(\n\t\t\tRREG32_SOC15(GC, 0, mmGCMC_VM_XGMI_LFB_SIZE),\n\t\t\tGCMC_VM_XGMI_LFB_SIZE, PF_LFB_SIZE) << 24;\n\t}\n\n\treturn 0;\n}\n\nstatic void gfxhub_v2_1_utcl2_harvest(struct amdgpu_device *adev)\n{\n\tint i;\n\tu32 tmp = 0, disabled_sa = 0;\n\tu32 efuse_setting, vbios_setting;\n\n\tu32 max_sa_mask = amdgpu_gfx_create_bitmask(\n\t\tadev->gfx.config.max_sh_per_se *\n\t\tadev->gfx.config.max_shader_engines);\n\n\tswitch (adev->ip_versions[GC_HWIP][0]) {\n\tcase IP_VERSION(10, 3, 1):\n\tcase IP_VERSION(10, 3, 3):\n\t\t \n\t\tefuse_setting = RREG32_SOC15(GC, 0, mmCC_GC_SA_UNIT_DISABLE);\n\t\tefuse_setting &= CC_GC_SA_UNIT_DISABLE__SA_DISABLE_MASK;\n\t\tefuse_setting >>= CC_GC_SA_UNIT_DISABLE__SA_DISABLE__SHIFT;\n\n\t\t \n\t\tvbios_setting = RREG32_SOC15(GC, 0, mmGC_USER_SA_UNIT_DISABLE);\n\t\tvbios_setting &= GC_USER_SA_UNIT_DISABLE__SA_DISABLE_MASK;\n\t\tvbios_setting >>= GC_USER_SA_UNIT_DISABLE__SA_DISABLE__SHIFT;\n\n\t\tdisabled_sa |= efuse_setting | vbios_setting;\n\t\t \n\t\tdisabled_sa &= max_sa_mask;\n\n\t\tfor (i = 0; disabled_sa > 0; i++) {\n\t\t\tif (disabled_sa & 1)\n\t\t\t\ttmp |= 0x3 << (i * 2);\n\t\t\tdisabled_sa >>= 1;\n\t\t}\n\t\tdisabled_sa = tmp;\n\n\t\tWREG32_SOC15(GC, 0, mmGCUTCL2_HARVEST_BYPASS_GROUPS_YELLOW_CARP, disabled_sa);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n}\n\nstatic void gfxhub_v2_1_save_regs(struct amdgpu_device *adev)\n{\n\tint i;\n\n\tadev->gmc.VM_L2_CNTL = RREG32_SOC15(GC, 0, mmGCVM_L2_CNTL);\n\tadev->gmc.VM_L2_CNTL2 = RREG32_SOC15(GC, 0, mmGCVM_L2_CNTL2);\n\tadev->gmc.VM_DUMMY_PAGE_FAULT_CNTL = RREG32_SOC15(GC, 0, mmGCVM_DUMMY_PAGE_FAULT_CNTL);\n\tadev->gmc.VM_DUMMY_PAGE_FAULT_ADDR_LO32 = RREG32_SOC15(GC, 0, mmGCVM_DUMMY_PAGE_FAULT_ADDR_LO32);\n\tadev->gmc.VM_DUMMY_PAGE_FAULT_ADDR_HI32 = RREG32_SOC15(GC, 0, mmGCVM_DUMMY_PAGE_FAULT_ADDR_HI32);\n\tadev->gmc.VM_L2_PROTECTION_FAULT_CNTL = RREG32_SOC15(GC, 0, mmGCVM_L2_PROTECTION_FAULT_CNTL);\n\tadev->gmc.VM_L2_PROTECTION_FAULT_CNTL2 = RREG32_SOC15(GC, 0, mmGCVM_L2_PROTECTION_FAULT_CNTL2);\n\tadev->gmc.VM_L2_PROTECTION_FAULT_MM_CNTL3 = RREG32_SOC15(GC, 0, mmGCVM_L2_PROTECTION_FAULT_MM_CNTL3);\n\tadev->gmc.VM_L2_PROTECTION_FAULT_MM_CNTL4 = RREG32_SOC15(GC, 0, mmGCVM_L2_PROTECTION_FAULT_MM_CNTL4);\n\tadev->gmc.VM_L2_PROTECTION_FAULT_ADDR_LO32 = RREG32_SOC15(GC, 0, mmGCVM_L2_PROTECTION_FAULT_ADDR_LO32);\n\tadev->gmc.VM_L2_PROTECTION_FAULT_ADDR_HI32 = RREG32_SOC15(GC, 0, mmGCVM_L2_PROTECTION_FAULT_ADDR_HI32);\n\tadev->gmc.VM_DEBUG = RREG32_SOC15(GC, 0, mmGCVM_DEBUG);\n\tadev->gmc.VM_L2_MM_GROUP_RT_CLASSES = RREG32_SOC15(GC, 0, mmGCVM_L2_MM_GROUP_RT_CLASSES);\n\tadev->gmc.VM_L2_BANK_SELECT_RESERVED_CID = RREG32_SOC15(GC, 0, mmGCVM_L2_BANK_SELECT_RESERVED_CID);\n\tadev->gmc.VM_L2_BANK_SELECT_RESERVED_CID2 = RREG32_SOC15(GC, 0, mmGCVM_L2_BANK_SELECT_RESERVED_CID2);\n\tadev->gmc.VM_L2_CACHE_PARITY_CNTL = RREG32_SOC15(GC, 0, mmGCVM_L2_CACHE_PARITY_CNTL);\n\tadev->gmc.VM_L2_IH_LOG_CNTL = RREG32_SOC15(GC, 0, mmGCVM_L2_IH_LOG_CNTL);\n\n\tfor (i = 0; i <= 15; i++) {\n\t\tadev->gmc.VM_CONTEXT_CNTL[i] = RREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT0_CNTL, i);\n\t\tadev->gmc.VM_CONTEXT_PAGE_TABLE_BASE_ADDR_LO32[i] = RREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32, i * 2);\n\t\tadev->gmc.VM_CONTEXT_PAGE_TABLE_BASE_ADDR_HI32[i] = RREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32, i * 2);\n\t\tadev->gmc.VM_CONTEXT_PAGE_TABLE_START_ADDR_LO32[i] = RREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32, i * 2);\n\t\tadev->gmc.VM_CONTEXT_PAGE_TABLE_START_ADDR_HI32[i] = RREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32, i * 2);\n\t\tadev->gmc.VM_CONTEXT_PAGE_TABLE_END_ADDR_LO32[i] = RREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32, i * 2);\n\t\tadev->gmc.VM_CONTEXT_PAGE_TABLE_END_ADDR_HI32[i] = RREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32, i * 2);\n\t}\n\n\tadev->gmc.MC_VM_MX_L1_TLB_CNTL = RREG32_SOC15(GC, 0, mmGCMC_VM_MX_L1_TLB_CNTL);\n}\n\nstatic void gfxhub_v2_1_restore_regs(struct amdgpu_device *adev)\n{\n\tint i;\n\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_CNTL, adev->gmc.VM_L2_CNTL);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_CNTL2, adev->gmc.VM_L2_CNTL2);\n\tWREG32_SOC15(GC, 0, mmGCVM_DUMMY_PAGE_FAULT_CNTL, adev->gmc.VM_DUMMY_PAGE_FAULT_CNTL);\n\tWREG32_SOC15(GC, 0, mmGCVM_DUMMY_PAGE_FAULT_ADDR_LO32, adev->gmc.VM_DUMMY_PAGE_FAULT_ADDR_LO32);\n\tWREG32_SOC15(GC, 0, mmGCVM_DUMMY_PAGE_FAULT_ADDR_HI32, adev->gmc.VM_DUMMY_PAGE_FAULT_ADDR_HI32);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_PROTECTION_FAULT_CNTL, adev->gmc.VM_L2_PROTECTION_FAULT_CNTL);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_PROTECTION_FAULT_CNTL2, adev->gmc.VM_L2_PROTECTION_FAULT_CNTL2);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_PROTECTION_FAULT_MM_CNTL3, adev->gmc.VM_L2_PROTECTION_FAULT_MM_CNTL3);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_PROTECTION_FAULT_MM_CNTL4, adev->gmc.VM_L2_PROTECTION_FAULT_MM_CNTL4);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_PROTECTION_FAULT_ADDR_LO32, adev->gmc.VM_L2_PROTECTION_FAULT_ADDR_LO32);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_PROTECTION_FAULT_ADDR_HI32, adev->gmc.VM_L2_PROTECTION_FAULT_ADDR_HI32);\n\tWREG32_SOC15(GC, 0, mmGCVM_DEBUG, adev->gmc.VM_DEBUG);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_MM_GROUP_RT_CLASSES, adev->gmc.VM_L2_MM_GROUP_RT_CLASSES);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_BANK_SELECT_RESERVED_CID, adev->gmc.VM_L2_BANK_SELECT_RESERVED_CID);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_BANK_SELECT_RESERVED_CID2, adev->gmc.VM_L2_BANK_SELECT_RESERVED_CID2);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_CACHE_PARITY_CNTL, adev->gmc.VM_L2_CACHE_PARITY_CNTL);\n\tWREG32_SOC15(GC, 0, mmGCVM_L2_IH_LOG_CNTL, adev->gmc.VM_L2_IH_LOG_CNTL);\n\n\tfor (i = 0; i <= 15; i++) {\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT0_CNTL, i, adev->gmc.VM_CONTEXT_CNTL[i]);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32, i * 2, adev->gmc.VM_CONTEXT_PAGE_TABLE_BASE_ADDR_LO32[i]);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32, i * 2, adev->gmc.VM_CONTEXT_PAGE_TABLE_BASE_ADDR_HI32[i]);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32, i * 2, adev->gmc.VM_CONTEXT_PAGE_TABLE_START_ADDR_LO32[i]);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32, i * 2, adev->gmc.VM_CONTEXT_PAGE_TABLE_START_ADDR_HI32[i]);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32, i * 2, adev->gmc.VM_CONTEXT_PAGE_TABLE_END_ADDR_LO32[i]);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32, i * 2, adev->gmc.VM_CONTEXT_PAGE_TABLE_END_ADDR_HI32[i]);\n\t}\n\n\tWREG32_SOC15(GC, 0, mmGCMC_VM_FB_LOCATION_BASE, adev->gmc.vram_start >> 24);\n\tWREG32_SOC15(GC, 0, mmGCMC_VM_FB_LOCATION_TOP, adev->gmc.vram_end >> 24);\n\tWREG32_SOC15(GC, 0, mmGCMC_VM_MX_L1_TLB_CNTL, adev->gmc.MC_VM_MX_L1_TLB_CNTL);\n}\n\nstatic void gfxhub_v2_1_halt(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_GFXHUB(0)];\n\tint i;\n\tuint32_t tmp;\n\tint time = 1000;\n\n\tgfxhub_v2_1_set_fault_enable_default(adev, false);\n\n\tfor (i = 0; i <= 14; i++) {\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32,\n\t\t\t\t    i * hub->ctx_addr_distance, ~0);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32,\n\t\t\t\t    i * hub->ctx_addr_distance, ~0);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32,\n\t\t\t\t    i * hub->ctx_addr_distance,\n\t\t\t\t    0);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32,\n\t\t\t\t    i * hub->ctx_addr_distance,\n\t\t\t\t    0);\n\t}\n\ttmp = RREG32_SOC15(GC, 0, mmGRBM_STATUS2);\n\twhile ((tmp & (GRBM_STATUS2__EA_BUSY_MASK |\n\t\t      GRBM_STATUS2__EA_LINK_BUSY_MASK)) != 0 &&\n\t       time) {\n\t\tudelay(100);\n\t\ttime--;\n\t\ttmp = RREG32_SOC15(GC, 0, mmGRBM_STATUS2);\n\t}\n\n\tif (!time)\n\t\tDRM_WARN(\"failed to wait for GRBM(EA) idle\\n\");\n}\n\nconst struct amdgpu_gfxhub_funcs gfxhub_v2_1_funcs = {\n\t.get_fb_location = gfxhub_v2_1_get_fb_location,\n\t.get_mc_fb_offset = gfxhub_v2_1_get_mc_fb_offset,\n\t.setup_vm_pt_regs = gfxhub_v2_1_setup_vm_pt_regs,\n\t.gart_enable = gfxhub_v2_1_gart_enable,\n\t.gart_disable = gfxhub_v2_1_gart_disable,\n\t.set_fault_enable_default = gfxhub_v2_1_set_fault_enable_default,\n\t.init = gfxhub_v2_1_init,\n\t.get_xgmi_info = gfxhub_v2_1_get_xgmi_info,\n\t.utcl2_harvest = gfxhub_v2_1_utcl2_harvest,\n\t.mode2_save_regs = gfxhub_v2_1_save_regs,\n\t.mode2_restore_regs = gfxhub_v2_1_restore_regs,\n\t.halt = gfxhub_v2_1_halt,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}