Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Fri Dec  2 17:25:49 2022
| Host              : qce-alveo01.ewi.tudelft.nl running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx
| Design            : top_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.430        0.000                      0               132186        0.009        0.000                      0               132186        3.500        0.000                       0                 41912  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            1.430        0.000                      0               132090        0.009        0.000                      0               132090        3.500        0.000                       0                 41912  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.286        0.000                      0                   96        0.262        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.216ns  (logic 0.194ns (2.361%)  route 8.022ns (97.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 13.002 - 10.000 ) 
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.157ns (routing 1.584ns, distribution 1.573ns)
  Clock Net Delay (Destination): 2.786ns (routing 1.450ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.157     3.424    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y185         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.538 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=141, routed)         7.926    11.464    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/regslice_both_in0_V_U/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y38         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080    11.544 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/regslice_both_in0_V_U/B_V_data_1_state[0]_i_1/O
                         net (fo=1, routed)           0.096    11.640    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/regslice_both_in0_V_U/B_V_data_1_state[0]_i_1_n_3
    SLICE_X21Y38         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.786    13.002    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/regslice_both_in0_V_U/ap_clk
    SLICE_X21Y38         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[0]/C
                         clock pessimism              0.185    13.187    
                         clock uncertainty           -0.160    13.027    
    SLICE_X21Y38         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    13.070    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.033ns  (logic 0.334ns (4.158%)  route 7.699ns (95.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 13.002 - 10.000 ) 
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.157ns (routing 1.584ns, distribution 1.573ns)
  Clock Net Delay (Destination): 2.786ns (routing 1.450ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.157     3.424    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y185         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.538 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=141, routed)         7.603    11.141    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/regslice_both_in0_V_U/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X20Y43         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220    11.361 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/regslice_both_in0_V_U/B_V_data_1_state[0]_i_1__0/O
                         net (fo=1, routed)           0.096    11.457    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/regslice_both_in0_V_U/B_V_data_1_state[0]_i_1__0_n_3
    SLICE_X20Y43         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.786    13.002    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/regslice_both_in0_V_U/ap_clk
    SLICE_X20Y43         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[0]/C
                         clock pessimism              0.185    13.187    
                         clock uncertainty           -0.160    13.027    
    SLICE_X20Y43         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    13.070    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.810ns  (logic 0.197ns (2.523%)  route 7.613ns (97.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 12.854 - 10.000 ) 
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.157ns (routing 1.584ns, distribution 1.573ns)
  Clock Net Delay (Destination): 2.638ns (routing 1.450ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.157     3.424    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y185         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.538 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=141, routed)         7.543    11.081    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X26Y9          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083    11.164 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_state[0]_i_1/O
                         net (fo=1, routed)           0.070    11.234    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_state[0]_i_1_n_3
    SLICE_X26Y9          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.638    12.854    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/ap_clk
    SLICE_X26Y9          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_state_reg[0]/C
                         clock pessimism              0.185    13.039    
                         clock uncertainty           -0.160    12.879    
    SLICE_X26Y9          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    12.923    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.832ns  (logic 0.194ns (2.477%)  route 7.638ns (97.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 13.005 - 10.000 ) 
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.157ns (routing 1.584ns, distribution 1.573ns)
  Clock Net Delay (Destination): 2.789ns (routing 1.450ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.157     3.424    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y185         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.538 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=141, routed)         7.542    11.080    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/regslice_both_out_V_U/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X18Y41         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080    11.160 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/regslice_both_out_V_U/B_V_data_1_state[0]_i_1/O
                         net (fo=1, routed)           0.096    11.256    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/regslice_both_out_V_U/B_V_data_1_state[0]_i_1_n_3
    SLICE_X18Y41         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.789    13.005    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X18Y41         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[0]/C
                         clock pessimism              0.185    13.190    
                         clock uncertainty           -0.160    13.030    
    SLICE_X18Y41         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    13.073    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.073    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.631ns  (logic 0.251ns (3.289%)  route 7.380ns (96.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.157ns (routing 1.584ns, distribution 1.573ns)
  Clock Net Delay (Destination): 2.629ns (routing 1.450ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.157     3.424    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y185         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.538 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=141, routed)         7.310    10.848    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/flow_control_loop_pipe_no_ap_cont_U/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y38         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137    10.985 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_i_1/O
                         net (fo=1, routed)           0.070    11.055    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_i_1_n_3
    SLICE_X23Y38         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.629    12.845    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_clk
    SLICE_X23Y38         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_reg/C
                         clock pessimism              0.185    13.030    
                         clock uncertainty           -0.160    12.870    
    SLICE_X23Y38         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    12.914    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_reg
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.627ns  (logic 0.251ns (3.291%)  route 7.376ns (96.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.157ns (routing 1.584ns, distribution 1.573ns)
  Clock Net Delay (Destination): 2.629ns (routing 1.450ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.157     3.424    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y185         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.538 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=141, routed)         7.310    10.848    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/regslice_both_out_V_U/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y38         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137    10.985 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_state[0]_i_1__0/O
                         net (fo=1, routed)           0.066    11.051    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_state[0]_i_1__0_n_3
    SLICE_X23Y38         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.629    12.845    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X23Y38         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[0]/C
                         clock pessimism              0.185    13.030    
                         clock uncertainty           -0.160    12.870    
    SLICE_X23Y38         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    12.914    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/inst/regslice_both_out_V_U/B_V_data_1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.710ns  (logic 0.194ns (2.516%)  route 7.516ns (97.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 13.020 - 10.000 ) 
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.157ns (routing 1.584ns, distribution 1.573ns)
  Clock Net Delay (Destination): 2.804ns (routing 1.450ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.157     3.424    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y185         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.538 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=141, routed)         7.420    10.958    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/flow_control_loop_pipe_sequential_init_U/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X18Y45         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.080    11.038 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1/O
                         net (fo=1, routed)           0.096    11.134    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1_n_3
    SLICE_X18Y45         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.804    13.020    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X18Y45         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                         clock pessimism              0.185    13.205    
                         clock uncertainty           -0.160    13.045    
    SLICE_X18Y45         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    13.088    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg
  -------------------------------------------------------------------
                         required time                         13.088    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 0.264ns (3.521%)  route 7.235ns (96.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 12.849 - 10.000 ) 
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.157ns (routing 1.584ns, distribution 1.573ns)
  Clock Net Delay (Destination): 2.633ns (routing 1.450ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.157     3.424    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y185         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.538 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=141, routed)         7.210    10.748    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X26Y29         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150    10.898 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1/O
                         net (fo=1, routed)           0.025    10.923    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1_n_3
    SLICE_X26Y29         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.633    12.849    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X26Y29         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                         clock pessimism              0.185    13.034    
                         clock uncertainty           -0.160    12.874    
    SLICE_X26Y29         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    12.918    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.021ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 0.196ns (2.625%)  route 7.272ns (97.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.157ns (routing 1.584ns, distribution 1.573ns)
  Clock Net Delay (Destination): 2.629ns (routing 1.450ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.157     3.424    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y185         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.538 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=141, routed)         7.192    10.730    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_in0_V_U/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X24Y39         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082    10.812 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_in0_V_U/B_V_data_1_state[0]_i_1__0/O
                         net (fo=1, routed)           0.080    10.892    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_in0_V_U/B_V_data_1_state[0]_i_1__0_n_3
    SLICE_X24Y39         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.629    12.845    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_in0_V_U/ap_clk
    SLICE_X24Y39         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[0]/C
                         clock pessimism              0.185    13.030    
                         clock uncertainty           -0.160    12.870    
    SLICE_X24Y39         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    12.913    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.913    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  2.021    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 0.248ns (3.370%)  route 7.110ns (96.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.157ns (routing 1.584ns, distribution 1.573ns)
  Clock Net Delay (Destination): 2.629ns (routing 1.450ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.157     3.424    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y185         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.538 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=141, routed)         7.014    10.552    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_66/flow_control_loop_pipe_sequential_init_U/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X34Y50         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134    10.686 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1/O
                         net (fo=1, routed)           0.096    10.782    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1_n_3
    SLICE_X34Y50         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.629    12.845    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_66/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X34Y50         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                         clock pessimism              0.185    13.030    
                         clock uncertainty           -0.160    12.870    
    SLICE_X34Y50         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    12.913    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg
  -------------------------------------------------------------------
                         required time                         12.913    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                  2.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.114ns (52.155%)  route 0.105ns (47.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Net Delay (Source):      2.621ns (routing 1.450ns, distribution 1.171ns)
  Clock Net Delay (Destination): 2.908ns (routing 1.584ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.621     2.837    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X37Y32         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     2.951 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[135]/Q
                         net (fo=2, routed)           0.105     3.056    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/weights_V_TDATA[111]
    SLICE_X36Y32         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.908     3.175    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/ap_clk
    SLICE_X36Y32         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A_reg[135]/C
                         clock pessimism             -0.230     2.945    
    SLICE_X36Y32         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.047    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A_reg[135]
  -------------------------------------------------------------------
                         required time                         -3.047    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[155]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.112ns (49.339%)  route 0.115ns (50.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      2.729ns (routing 1.450ns, distribution 1.279ns)
  Clock Net Delay (Destination): 3.029ns (routing 1.584ns, distribution 1.445ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.729     2.945    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X43Y25         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.057 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[155]/Q
                         net (fo=1, routed)           0.115     3.172    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab[155]
    SLICE_X41Y25         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.029     3.296    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X41Y25         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[155]/C
                         clock pessimism             -0.235     3.061    
    SLICE_X41Y25         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     3.163    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[155]
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_5/inst/StreamingFIFO_17_StreamingFIFO_17/srlo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.112ns (45.714%)  route 0.133ns (54.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.827ns (routing 1.450ns, distribution 1.377ns)
  Clock Net Delay (Destination): 3.155ns (routing 1.584ns, distribution 1.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.827     3.043    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_5/inst/StreamingFIFO_17_StreamingFIFO_17/ap_clk
    SLICE_X20Y176        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_5/inst/StreamingFIFO_17_StreamingFIFO_17/srlo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.155 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_5/inst/StreamingFIFO_17_StreamingFIFO_17/srlo_reg[2]/Q
                         net (fo=2, routed)           0.133     3.288    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_Batch_1/inst/regslice_both_in0_V_U/in0_V_TDATA[2]
    SLICE_X18Y176        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.155     3.422    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_Batch_1/inst/regslice_both_in0_V_U/ap_clk
    SLICE_X18Y176        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[2]/C
                         clock pessimism             -0.244     3.177    
    SLICE_X18Y176        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.101     3.278    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.278    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/srlo_reg[259]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[259]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.112ns (51.482%)  route 0.106ns (48.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.856ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Net Delay (Source):      2.640ns (routing 1.450ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.924ns (routing 1.584ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.640     2.856    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/ap_clk
    SLICE_X33Y23         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/srlo_reg[259]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     2.968 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/srlo_reg[259]/Q
                         net (fo=2, routed)           0.106     3.073    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/in0_V_TDATA[259]
    SLICE_X34Y23         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[259]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.924     3.191    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/ap_clk
    SLICE_X34Y23         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[259]/C
                         clock pessimism             -0.230     2.961    
    SLICE_X34Y23         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     3.063    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[259]
  -------------------------------------------------------------------
                         required time                         -3.063    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/srlo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.112ns (47.408%)  route 0.124ns (52.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Net Delay (Source):      2.622ns (routing 1.450ns, distribution 1.172ns)
  Clock Net Delay (Destination): 2.925ns (routing 1.584ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.622     2.838    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/ap_clk
    SLICE_X34Y34         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/srlo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.950 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/srlo_reg[4]/Q
                         net (fo=2, routed)           0.124     3.074    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/in0_V_TDATA[4]
    SLICE_X33Y35         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.925     3.192    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/ap_clk
    SLICE_X33Y35         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[4]/C
                         clock pessimism             -0.230     2.961    
    SLICE_X33Y35         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.064    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.064    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/srlo_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.111ns (46.467%)  route 0.128ns (53.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.200ns
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Net Delay (Source):      2.626ns (routing 1.450ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.933ns (routing 1.584ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.626     2.842    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/ap_clk
    SLICE_X28Y24         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/srlo_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.953 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/srlo_reg[34]/Q
                         net (fo=2, routed)           0.128     3.081    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/in0_V_TDATA[34]
    SLICE_X29Y24         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.933     3.200    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/ap_clk
    SLICE_X29Y24         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[34]/C
                         clock pessimism             -0.230     2.970    
    SLICE_X29Y24         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     3.071    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[34]
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/regslice_both_weights_V_U/B_V_data_1_payload_B_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.111ns (53.467%)  route 0.097ns (46.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.674ns (routing 1.450ns, distribution 1.224ns)
  Clock Net Delay (Destination): 2.951ns (routing 1.584ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.674     2.890    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X37Y204        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y204        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     3.001 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[130]/Q
                         net (fo=2, routed)           0.097     3.098    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/regslice_both_weights_V_U/weights_V_TDATA[130]
    SLICE_X36Y204        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/regslice_both_weights_V_U/B_V_data_1_payload_B_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.951     3.218    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/regslice_both_weights_V_U/ap_clk
    SLICE_X36Y204        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/regslice_both_weights_V_U/B_V_data_1_payload_B_reg[130]/C
                         clock pessimism             -0.234     2.984    
    SLICE_X36Y204        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.087    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/regslice_both_weights_V_U/B_V_data_1_payload_B_reg[130]
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1066]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1066]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.601%)  route 0.134ns (54.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.819ns (routing 1.450ns, distribution 1.369ns)
  Clock Net Delay (Destination): 3.142ns (routing 1.584ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.819     3.035    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X10Y107        FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1066]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     3.147 r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1066]/Q
                         net (fo=2, routed)           0.134     3.281    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[10]
    SLICE_X8Y107         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1066]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.142     3.409    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X8Y107         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1066]/C
                         clock pessimism             -0.240     3.169    
    SLICE_X8Y107         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     3.270    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1066]
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[151]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.111ns (53.623%)  route 0.096ns (46.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.203ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.661ns (routing 1.450ns, distribution 1.211ns)
  Clock Net Delay (Destination): 2.936ns (routing 1.584ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.661     2.877    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X28Y215        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[151]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y215        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.988 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[151]/Q
                         net (fo=1, routed)           0.096     3.084    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab[151]
    SLICE_X27Y215        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.936     3.203    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X27Y215        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[151]/C
                         clock pessimism             -0.234     2.969    
    SLICE_X27Y215        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.072    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[151]
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/control_s_axi_U/int_out_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][28]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.112ns (29.287%)  route 0.270ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      2.835ns (routing 1.450ns, distribution 1.385ns)
  Clock Net Delay (Destination): 3.269ns (routing 1.584ns, distribution 1.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.835     3.051    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/control_s_axi_U/ap_clk
    SLICE_X3Y112         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/control_s_axi_U/int_out_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     3.163 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/control_s_axi_U/int_out_r_reg[28]/Q
                         net (fo=3, routed)           0.270     3.434    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/in[26]
    SLICE_X2Y122         SRL16E                                       r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][28]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.269     3.536    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/ap_clk
    SLICE_X2Y122         SRL16E                                       r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][28]_srl3/CLK
                         clock pessimism             -0.185     3.351    
    SLICE_X2Y122         SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.070     3.421    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][28]_srl3
  -------------------------------------------------------------------
                         required time                         -3.421    
                         arrival time                           3.434    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/zynq_ps/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y17  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y17  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y15  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y15  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y10  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y10  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y12  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_3/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y23  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y23  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y23  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y23  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y23  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y23  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y23  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y23  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.286ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.342ns (25.762%)  route 0.986ns (74.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.450ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.149     3.416    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.534 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.199     3.732    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y112         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     3.956 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.787     4.743    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y110         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.826    13.042    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y110         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.240    13.282    
                         clock uncertainty           -0.160    13.122    
    SLICE_X1Y110         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.093    13.029    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  8.286    

Slack (MET) :             8.286ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.342ns (25.762%)  route 0.986ns (74.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.450ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.149     3.416    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.534 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.199     3.732    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y112         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     3.956 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.787     4.743    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y110         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.826    13.042    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y110         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.240    13.282    
                         clock uncertainty           -0.160    13.122    
    SLICE_X1Y110         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    13.029    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  8.286    

Slack (MET) :             8.286ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.342ns (25.762%)  route 0.986ns (74.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.450ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.149     3.416    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.534 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.199     3.732    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y112         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     3.956 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.787     4.743    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y110         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.826    13.042    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y110         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.240    13.282    
                         clock uncertainty           -0.160    13.122    
    SLICE_X1Y110         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    13.029    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  8.286    

Slack (MET) :             8.286ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.342ns (25.762%)  route 0.986ns (74.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.450ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.149     3.416    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.534 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.199     3.732    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y112         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     3.956 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.787     4.743    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y110         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.826    13.042    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y110         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.240    13.282    
                         clock uncertainty           -0.160    13.122    
    SLICE_X1Y110         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    13.029    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  8.286    

Slack (MET) :             8.286ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.342ns (25.762%)  route 0.986ns (74.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.450ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.149     3.416    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.534 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.199     3.732    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y112         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     3.956 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.787     4.743    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y110         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.826    13.042    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y110         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.240    13.282    
                         clock uncertainty           -0.160    13.122    
    SLICE_X1Y110         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    13.029    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  8.286    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.342ns (25.821%)  route 0.983ns (74.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.450ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.149     3.416    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.534 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.199     3.732    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y112         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     3.956 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.784     4.740    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y110         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.826    13.042    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y110         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.240    13.282    
                         clock uncertainty           -0.160    13.122    
    SLICE_X1Y110         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    13.029    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.342ns (25.821%)  route 0.983ns (74.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.450ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.149     3.416    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.534 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.199     3.732    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y112         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     3.956 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.784     4.740    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y110         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.826    13.042    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y110         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.240    13.282    
                         clock uncertainty           -0.160    13.122    
    SLICE_X1Y110         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    13.029    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.342ns (25.821%)  route 0.983ns (74.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.450ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.149     3.416    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.534 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.199     3.732    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y112         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     3.956 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.784     4.740    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y110         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.826    13.042    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y110         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.240    13.282    
                         clock uncertainty           -0.160    13.122    
    SLICE_X1Y110         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    13.029    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.342ns (25.821%)  route 0.983ns (74.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.450ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.149     3.416    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.534 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.199     3.732    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y112         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     3.956 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.784     4.740    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y110         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.826    13.042    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y110         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.240    13.282    
                         clock uncertainty           -0.160    13.122    
    SLICE_X1Y110         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.093    13.029    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.342ns (25.821%)  route 0.983ns (74.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.450ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.149     3.416    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.534 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.199     3.732    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y112         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     3.956 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.784     4.740    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y110         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.826    13.042    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y110         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.240    13.282    
                         clock uncertainty           -0.160    13.122    
    SLICE_X1Y110         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    13.029    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  8.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.120ns (39.083%)  route 0.187ns (60.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.715ns (routing 0.886ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.971ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.715     1.866    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.949 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.074     2.023    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y112         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.060 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.113     2.173    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X5Y113         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.891     2.078    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y113         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.149     1.929    
    SLICE_X5Y113         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.018     1.911    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.120ns (39.083%)  route 0.187ns (60.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.715ns (routing 0.886ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.971ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.715     1.866    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.949 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.074     2.023    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y112         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.060 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.113     2.173    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X5Y113         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.891     2.078    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y113         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.149     1.929    
    SLICE_X5Y113         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     1.911    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.120ns (39.083%)  route 0.187ns (60.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.715ns (routing 0.886ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.971ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.715     1.866    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.949 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.074     2.023    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y112         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.060 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.113     2.173    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y113         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.891     2.078    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y113         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.149     1.929    
    SLICE_X5Y113         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.018     1.911    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.120ns (39.083%)  route 0.187ns (60.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.715ns (routing 0.886ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.971ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.715     1.866    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.949 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.074     2.023    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y112         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.060 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.113     2.173    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y113         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.891     2.078    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y113         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.149     1.929    
    SLICE_X5Y113         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.018     1.911    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.120ns (39.083%)  route 0.187ns (60.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.715ns (routing 0.886ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.971ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.715     1.866    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.949 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.074     2.023    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y112         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.060 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.113     2.173    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y113         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.891     2.078    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y113         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.149     1.929    
    SLICE_X5Y113         FDPE (Remov_DFF_SLICEM_C_PRE)
                                                     -0.018     1.911    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.120ns (39.083%)  route 0.187ns (60.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.715ns (routing 0.886ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.971ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.715     1.866    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.949 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.074     2.023    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y112         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.060 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.113     2.173    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y113         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.891     2.078    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y113         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.149     1.929    
    SLICE_X5Y113         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.018     1.911    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.119ns (45.109%)  route 0.145ns (54.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.726ns (routing 0.886ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.971ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.726     1.877    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.959 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.987    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y112         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.024 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.117     2.140    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y112         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.892     2.079    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y112         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.185     1.894    
    SLICE_X2Y112         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.018     1.876    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.119ns (45.109%)  route 0.145ns (54.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.726ns (routing 0.886ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.971ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.726     1.877    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.959 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.987    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y112         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.024 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.117     2.140    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y112         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.892     2.079    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y112         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.185     1.894    
    SLICE_X2Y112         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.018     1.876    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.119ns (45.109%)  route 0.145ns (54.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.726ns (routing 0.886ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.971ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.726     1.877    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.959 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.987    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y112         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.024 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.117     2.140    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y112         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.892     2.079    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y112         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.185     1.894    
    SLICE_X2Y112         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     1.876    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.119ns (45.109%)  route 0.145ns (54.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.726ns (routing 0.886ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.971ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.726     1.877    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y112         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.959 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.987    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y112         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.024 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.117     2.140    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y112         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.892     2.079    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y112         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.185     1.894    
    SLICE_X2Y112         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.018     1.876    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.264    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.283ns  (logic 0.224ns (17.459%)  route 1.059ns (82.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.887ns (routing 1.450ns, distribution 1.437ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.821     0.821    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y196         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     1.045 r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.238     1.283    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y196         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.887     3.103    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y196         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.103ns (21.548%)  route 0.375ns (78.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.928ns (routing 0.971ns, distribution 0.957ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.311     0.311    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y196         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.103     0.414 r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.064     0.478    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y196         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.928     2.115    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y196         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.766ns  (logic 0.197ns (2.537%)  route 7.569ns (97.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.157ns (routing 1.584ns, distribution 1.573ns)
  Clock Net Delay (Destination): 2.635ns (routing 1.450ns, distribution 1.185ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.157     3.424    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y185         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.538 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=141, routed)         7.166    10.704    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X23Y49         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083    10.787 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.403    11.190    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X23Y49         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.635     2.851    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X23Y49         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.710ns  (logic 0.269ns (4.711%)  route 5.441ns (95.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.157ns (routing 1.584ns, distribution 1.573ns)
  Clock Net Delay (Destination): 2.825ns (routing 1.450ns, distribution 1.375ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.157     3.424    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y185         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.538 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=141, routed)         4.991     8.529    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X7Y108         LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.155     8.684 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.450     9.134    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X9Y103         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.825     3.041    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X9Y103         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.514ns  (logic 0.266ns (7.569%)  route 3.248ns (92.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.157ns (routing 1.584ns, distribution 1.573ns)
  Clock Net Delay (Destination): 2.657ns (routing 1.450ns, distribution 1.207ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.157     3.424    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y185         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.538 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=141, routed)         2.933     6.471    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X28Y161        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.152     6.623 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.315     6.938    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X28Y161        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.657     2.873    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X28Y161        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.466ns  (logic 0.157ns (4.530%)  route 3.309ns (95.470%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.183ns (routing 1.584ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.450ns, distribution 1.371ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.183     3.450    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y191         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.563 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.412     4.975    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.019 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3310, routed)        1.897     6.916    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y112         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.821     3.037    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y112         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.466ns  (logic 0.157ns (4.530%)  route 3.309ns (95.470%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.183ns (routing 1.584ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.450ns, distribution 1.371ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.183     3.450    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y191         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.563 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.412     4.975    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.019 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3310, routed)        1.897     6.916    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y112         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.821     3.037    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y112         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.461ns  (logic 0.157ns (4.536%)  route 3.304ns (95.464%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.183ns (routing 1.584ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.824ns (routing 1.450ns, distribution 1.374ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.183     3.450    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y191         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.563 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.412     4.975    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.019 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3310, routed)        1.892     6.911    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y112         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.824     3.040    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y112         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.461ns  (logic 0.157ns (4.536%)  route 3.304ns (95.464%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.183ns (routing 1.584ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.824ns (routing 1.450ns, distribution 1.374ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.183     3.450    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y191         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.563 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.412     4.975    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.019 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3310, routed)        1.892     6.911    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y112         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.824     3.040    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y112         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 0.157ns (4.769%)  route 3.135ns (95.231%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.183ns (routing 1.584ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.879ns (routing 1.450ns, distribution 1.429ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.183     3.450    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y191         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.563 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.412     4.975    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.019 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3310, routed)        1.723     6.742    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y135         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.879     3.095    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y135         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 0.157ns (4.769%)  route 3.135ns (95.231%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.183ns (routing 1.584ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.879ns (routing 1.450ns, distribution 1.429ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.183     3.450    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y191         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.563 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.412     4.975    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.019 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3310, routed)        1.723     6.742    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y135         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.879     3.095    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y135         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.071ns  (logic 0.114ns (3.713%)  route 2.957ns (96.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns
    Source Clock Delay      (SCD):    3.402ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.135ns (routing 1.584ns, distribution 1.551ns)
  Clock Net Delay (Destination): 2.841ns (routing 1.450ns, distribution 1.391ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       3.135     3.402    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y106         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.516 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          2.957     6.472    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y80          FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.841     3.057    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y80          FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.084ns (26.004%)  route 0.239ns (73.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.971ns, distribution 0.880ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.720     1.871    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y106         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.955 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.239     2.194    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y100        FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.851     2.038    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y100        FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.084ns (26.004%)  route 0.239ns (73.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.971ns, distribution 0.880ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.720     1.871    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y106         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.955 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.239     2.194    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y100        FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.851     2.038    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y100        FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.084ns (26.004%)  route 0.239ns (73.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.971ns, distribution 0.880ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.720     1.871    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y106         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.955 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.239     2.194    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y100        FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.851     2.038    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y100        FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.084ns (23.997%)  route 0.266ns (76.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.971ns, distribution 0.885ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.720     1.871    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y106         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.955 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.266     2.221    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y100        FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.856     2.043    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y100        FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.084ns (23.997%)  route 0.266ns (76.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.971ns, distribution 0.885ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.720     1.871    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y106         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.955 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.266     2.221    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y100        FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.856     2.043    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y100        FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.084ns (23.997%)  route 0.266ns (76.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.971ns, distribution 0.885ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.720     1.871    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y106         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.955 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.266     2.221    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y100        FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.856     2.043    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y100        FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.084ns (20.535%)  route 0.325ns (79.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.971ns, distribution 0.880ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.720     1.871    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y106         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.955 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.325     2.280    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y97         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.851     2.038    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y97         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.084ns (20.535%)  route 0.325ns (79.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.971ns, distribution 0.880ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.720     1.871    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y106         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.955 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.325     2.280    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y97         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.851     2.038    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y97         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.084ns (20.535%)  route 0.325ns (79.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.971ns, distribution 0.880ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.720     1.871    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y106         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.955 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.325     2.280    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y97         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.851     2.038    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y97         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.084ns (17.963%)  route 0.384ns (82.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.971ns, distribution 0.886ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.720     1.871    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y106         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.955 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.384     2.338    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y95         FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.857     2.044    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y95         FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.274ns  (logic 3.575ns (83.645%)  route 0.699ns (16.355%))
  Logic Levels:           13  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.888ns (routing 1.450ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.518     3.248    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[26]
    SLICE_X3Y124         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.473 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9/O
                         net (fo=1, routed)           0.014     3.487    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9_n_0
    SLICE_X3Y124         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.765 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.795    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X3Y125         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.860 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.890    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X3Y126         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.955 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.985    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X3Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     4.050 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.080    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1_n_0
    SLICE_X3Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     4.241 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[60]_i_1/O[5]
                         net (fo=1, routed)           0.033     4.274    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[60]
    SLICE_X3Y128         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.888     3.104    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X3Y128         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[60]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.231ns  (logic 3.533ns (83.503%)  route 0.698ns (16.497%))
  Logic Levels:           13  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.888ns (routing 1.450ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.518     3.248    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[26]
    SLICE_X3Y124         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.473 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9/O
                         net (fo=1, routed)           0.014     3.487    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9_n_0
    SLICE_X3Y124         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.765 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.795    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X3Y125         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.860 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.890    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X3Y126         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.955 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.985    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X3Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     4.050 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.080    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1_n_0
    SLICE_X3Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     4.199 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[60]_i_1/O[4]
                         net (fo=1, routed)           0.032     4.231    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[59]
    SLICE_X3Y128         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.888     3.104    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X3Y128         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[59]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.228ns  (logic 3.528ns (83.444%)  route 0.700ns (16.556%))
  Logic Levels:           13  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.885ns (routing 1.450ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.518     3.248    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[26]
    SLICE_X3Y124         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.473 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9/O
                         net (fo=1, routed)           0.014     3.487    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9_n_0
    SLICE_X3Y124         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.765 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.795    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X3Y125         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.860 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.890    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X3Y126         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.955 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.985    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X3Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     4.050 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.080    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1_n_0
    SLICE_X3Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.194 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.034     4.228    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[58]
    SLICE_X3Y128         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.885     3.101    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X3Y128         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[58]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.219ns  (logic 3.520ns (83.432%)  route 0.699ns (16.568%))
  Logic Levels:           13  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.885ns (routing 1.450ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.518     3.248    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[26]
    SLICE_X3Y124         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.473 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9/O
                         net (fo=1, routed)           0.014     3.487    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9_n_0
    SLICE_X3Y124         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.765 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.795    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X3Y125         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.860 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.890    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X3Y126         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.955 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.985    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X3Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     4.050 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.080    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1_n_0
    SLICE_X3Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     4.186 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.033     4.219    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[56]
    SLICE_X3Y128         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.885     3.101    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X3Y128         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[56]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.207ns  (logic 3.507ns (83.361%)  route 0.700ns (16.639%))
  Logic Levels:           13  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.885ns (routing 1.450ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.518     3.248    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[26]
    SLICE_X3Y124         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.473 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9/O
                         net (fo=1, routed)           0.014     3.487    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9_n_0
    SLICE_X3Y124         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.765 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.795    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X3Y125         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.860 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.890    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X3Y126         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.955 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.985    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X3Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     4.050 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.080    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1_n_0
    SLICE_X3Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.173 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.034     4.207    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[57]
    SLICE_X3Y128         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.885     3.101    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X3Y128         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[57]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 3.520ns (84.010%)  route 0.670ns (15.990%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.889ns (routing 1.450ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.518     3.248    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[26]
    SLICE_X3Y124         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.473 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9/O
                         net (fo=1, routed)           0.014     3.487    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9_n_0
    SLICE_X3Y124         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.765 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.795    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X3Y125         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.860 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.890    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X3Y126         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.955 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.985    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X3Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     4.156 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/O[7]
                         net (fo=1, routed)           0.034     4.190    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[54]
    SLICE_X3Y127         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.889     3.105    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X3Y127         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 3.492ns (83.341%)  route 0.698ns (16.659%))
  Logic Levels:           13  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.885ns (routing 1.450ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.518     3.248    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[26]
    SLICE_X3Y124         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.473 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9/O
                         net (fo=1, routed)           0.014     3.487    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9_n_0
    SLICE_X3Y124         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.765 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.795    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X3Y125         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.860 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.890    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X3Y126         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.955 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.985    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X3Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     4.050 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.080    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1_n_0
    SLICE_X3Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.158 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.032     4.190    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[55]
    SLICE_X3Y128         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.885     3.101    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X3Y128         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[55]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.179ns  (logic 3.510ns (83.991%)  route 0.669ns (16.009%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.889ns (routing 1.450ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.518     3.248    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[26]
    SLICE_X3Y124         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.473 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9/O
                         net (fo=1, routed)           0.014     3.487    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9_n_0
    SLICE_X3Y124         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.765 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.795    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X3Y125         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.860 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.890    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X3Y126         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.955 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.985    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X3Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     4.146 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/O[5]
                         net (fo=1, routed)           0.033     4.179    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[52]
    SLICE_X3Y127         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.889     3.105    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X3Y127         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[52]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.176ns  (logic 3.506ns (83.956%)  route 0.670ns (16.044%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.889ns (routing 1.450ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.518     3.248    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[26]
    SLICE_X3Y124         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.473 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9/O
                         net (fo=1, routed)           0.014     3.487    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9_n_0
    SLICE_X3Y124         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.765 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.795    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X3Y125         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.860 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.890    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X3Y126         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.955 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.985    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X3Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     4.142 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/O[6]
                         net (fo=1, routed)           0.034     4.176    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[53]
    SLICE_X3Y127         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.889     3.105    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X3Y127         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[53]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.136ns  (logic 3.468ns (83.849%)  route 0.668ns (16.151%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.889ns (routing 1.450ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y48        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X0Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X0Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.518     3.248    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[26]
    SLICE_X3Y124         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.473 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9/O
                         net (fo=1, routed)           0.014     3.487    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[30]_i_9_n_0
    SLICE_X3Y124         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.765 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.795    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X3Y125         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.860 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.890    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X3Y126         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.955 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.985    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X3Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     4.104 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/O[4]
                         net (fo=1, routed)           0.032     4.136    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[51]
    SLICE_X3Y127         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       2.889     3.105    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X3Y127         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[51]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/totalIters_reg_78_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.280ns (78.431%)  route 0.077ns (21.569%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.887ns (routing 0.971ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X1Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.022     0.022 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.022    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X1Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[14])
                                                      0.084     0.106 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.106    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<14>
    DSP48E2_X1Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.014     0.120 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.120    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<14>
    DSP48E2_X1Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.127     0.247 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.247    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.280 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.077     0.357    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6_n_2
    SLICE_X5Y106         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/totalIters_reg_78_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.887     2.074    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/ap_clk
    SLICE_X5Y106         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/totalIters_reg_78_reg[14]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/totalIters_reg_78_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.280ns (75.881%)  route 0.089ns (24.119%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.877ns (routing 0.971ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X1Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.022     0.022 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.022    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X1Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.084     0.106 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     0.106    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<0>
    DSP48E2_X1Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.014     0.120 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     0.120    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<0>
    DSP48E2_X1Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.127     0.247 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     0.247    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<0>
    DSP48E2_X1Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.033     0.280 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.089     0.369    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6_n_16
    SLICE_X4Y105         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/totalIters_reg_78_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.877     2.064    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/ap_clk
    SLICE_X4Y105         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/totalIters_reg_78_reg[0]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/totalIters_reg_78_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.280ns (75.472%)  route 0.091ns (24.528%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.887ns (routing 0.971ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X1Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.022     0.022 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.022    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X1Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[12])
                                                      0.084     0.106 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     0.106    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<12>
    DSP48E2_X1Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.014     0.120 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     0.120    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<12>
    DSP48E2_X1Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.127     0.247 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     0.247    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.033     0.280 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.091     0.371    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6_n_4
    SLICE_X5Y106         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/totalIters_reg_78_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.887     2.074    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/ap_clk
    SLICE_X5Y106         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/totalIters_reg_78_reg[12]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/totalIters_reg_78_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.280ns (74.074%)  route 0.098ns (25.926%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.877ns (routing 0.971ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X1Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.022     0.022 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.022    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X1Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[3])
                                                      0.084     0.106 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[3]
                         net (fo=1, routed)           0.000     0.106    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<3>
    DSP48E2_X1Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[3]_U_DATA[3])
                                                      0.014     0.120 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[3]
                         net (fo=1, routed)           0.000     0.120    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<3>
    DSP48E2_X1Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[3]_ALU_OUT[3])
                                                      0.127     0.247 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     0.247    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.033     0.280 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.098     0.378    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6_n_13
    SLICE_X4Y105         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/totalIters_reg_78_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.877     2.064    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/ap_clk
    SLICE_X4Y105         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/totalIters_reg_78_reg[3]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[3]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.269ns (71.164%)  route 0.109ns (28.836%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.917ns (routing 0.971ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y58        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X2Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X2Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[3])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[3]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<3>
    DSP48E2_X2Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[3]_U_DATA[3])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[3]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<3>
    DSP48E2_X2Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[3]_ALU_OUT[3])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<3>
    DSP48E2_X2Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.109     0.378    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_43
    SLICE_X5Y144         FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.917     2.104    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X5Y144         FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[3]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/totalIters_reg_78_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.280ns (73.879%)  route 0.099ns (26.121%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.877ns (routing 0.971ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X1Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.022     0.022 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.022    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X1Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[9])
                                                      0.084     0.106 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     0.106    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<9>
    DSP48E2_X1Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.014     0.120 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     0.120    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<9>
    DSP48E2_X1Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.127     0.247 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     0.247    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<9>
    DSP48E2_X1Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.033     0.280 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.099     0.379    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6_n_7
    SLICE_X4Y105         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/totalIters_reg_78_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.877     2.064    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/ap_clk
    SLICE_X4Y105         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/totalIters_reg_78_reg[9]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[12]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.269ns (70.789%)  route 0.111ns (29.211%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.916ns (routing 0.971ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y58        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X2Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X2Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_U[13])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<13>
    DSP48E2_X2Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<13>
    DSP48E2_X2Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<13>
    DSP48E2_X2Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.111     0.380    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_33
    SLICE_X5Y144         FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.916     2.103    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X5Y144         FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[13]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[14]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.269ns (70.419%)  route 0.113ns (29.581%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.916ns (routing 0.971ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y58        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X2Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X2Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[15])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<15>
    DSP48E2_X2Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<15>
    DSP48E2_X2Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<15>
    DSP48E2_X2Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.113     0.382    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_31
    SLICE_X5Y144         FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.916     2.103    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X5Y144         FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[15]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/totalIters_reg_78_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.280ns (73.107%)  route 0.103ns (26.893%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.887ns (routing 0.971ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X1Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.022     0.022 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.022    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X1Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[11])
                                                      0.084     0.106 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.106    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<11>
    DSP48E2_X1Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.014     0.120 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.120    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<11>
    DSP48E2_X1Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.127     0.247 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     0.247    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<11>
    DSP48E2_X1Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.033     0.280 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.103     0.383    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/mul_32s_18ns_32_1_1_U6_n_5
    SLICE_X5Y106         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/totalIters_reg_78_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.887     2.074    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/ap_clk
    SLICE_X5Y106         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_256u_64u_25088u_U0/totalIters_reg_78_reg[11]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[2]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.269ns (70.052%)  route 0.115ns (29.948%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.909ns (routing 0.971ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y58        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X2Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X2Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[2])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[2]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<2>
    DSP48E2_X2Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[2]_U_DATA[2])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[2]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<2>
    DSP48E2_X2Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[2]_ALU_OUT[2])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<2>
    DSP48E2_X2Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.115     0.384    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_44
    SLICE_X6Y142         FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=42154, routed)       1.909     2.096    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X6Y142         FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[2]/C





