5 15 fd81 4 *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (mem6.vcd) 2 -o (mem6.cdd) 2 -v (mem6.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 mem6.v 9 33 1 
2 1 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 11 30f000a 1 1 0 1 3 0 8 19 0 ff 0 f0 c0 f0 0 0
1 b 2 12 7000a 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 mem6.v 14 20 1 
2 2 15 15 9000c 1 0 61004 0 0 4 16 0 0
2 3 15 15 30003 0 0 1400 0 0 32 48 0 0
2 4 15 15 10004 0 23 1410 0 3 4 18 0 f 0 0 0 0 a
2 5 15 15 1000c 1 38 16 2 4
2 6 16 16 20002 1 0 1008 0 0 32 48 5 0
2 7 16 16 10002 2 2c 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 17 17 9000c 1 0 61008 0 0 4 16 c 0
2 9 17 17 30003 1 0 1404 0 0 32 48 0 0
2 10 17 17 10004 0 23 1410 0 9 4 18 0 f 0 0 0 0 a
2 11 17 17 1000c 1 38 1a 8 10
2 12 18 18 20002 1 0 1008 0 0 32 48 5 0
2 13 18 18 10002 2 2c 900a 12 0 32 18 0 ffffffff 0 0 0 0
2 14 19 19 9000c 1 0 61008 0 0 4 16 3 0
2 15 19 19 30003 1 0 1404 0 0 32 48 0 0
2 16 19 19 10004 0 23 1410 0 15 4 18 0 f 0 0 0 0 a
2 17 19 19 1000c 1 38 1a 14 16
4 5 11 7 7 5
4 7 0 11 0 5
4 11 0 13 13 5
4 13 0 17 0 5
4 17 0 0 0 5
3 1 main.u$1 "main.u$1" 0 mem6.v 22 31 1 
