Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 29 17:09:02 2023
| Host         : Xander-Dell running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file time_multiplexing_main_timing_summary_routed.rpt -pb time_multiplexing_main_timing_summary_routed.pb -rpx time_multiplexing_main_timing_summary_routed.rpx -warn_on_violation
| Design       : time_multiplexing_main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     22          
TIMING-20  Warning           Non-clocked latch               28          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (12)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (106)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: c5/refresh_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c5/time_clock_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c7/display_0_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c7/display_0_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c7/display_0_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c7/display_1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c7/display_1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c7/display_1_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c7/display_2_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c7/display_2_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c7/display_2_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c7/display_3_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c7/display_3_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c7/display_3_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.203        0.000                      0                   76        0.250        0.000                      0                   76        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.203        0.000                      0                   76        0.250        0.000                      0                   76        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.828ns (25.039%)  route 2.479ns (74.961%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    c5/clk
    SLICE_X58Y43         FDRE                                         r  c5/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  c5/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.825     6.439    c5/COUNT_reg[10]
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.563 r  c5/time_clock_i_3/O
                         net (fo=2, routed)           0.659     7.223    c5/time_clock_i_3_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.347 f  c5/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.291     7.638    c5/COUNT[0]_i_3_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  c5/COUNT[0]_i_1/O
                         net (fo=20, routed)          0.704     8.465    c5/COUNT[0]_i_1_n_0
    SLICE_X58Y41         FDRE                                         r  c5/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    c5/clk
    SLICE_X58Y41         FDRE                                         r  c5/COUNT_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y41         FDRE (Setup_fdre_C_R)       -0.429    14.668    c5/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.828ns (25.039%)  route 2.479ns (74.961%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    c5/clk
    SLICE_X58Y43         FDRE                                         r  c5/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  c5/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.825     6.439    c5/COUNT_reg[10]
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.563 r  c5/time_clock_i_3/O
                         net (fo=2, routed)           0.659     7.223    c5/time_clock_i_3_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.347 f  c5/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.291     7.638    c5/COUNT[0]_i_3_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  c5/COUNT[0]_i_1/O
                         net (fo=20, routed)          0.704     8.465    c5/COUNT[0]_i_1_n_0
    SLICE_X58Y41         FDRE                                         r  c5/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    c5/clk
    SLICE_X58Y41         FDRE                                         r  c5/COUNT_reg[1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y41         FDRE (Setup_fdre_C_R)       -0.429    14.668    c5/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.828ns (25.039%)  route 2.479ns (74.961%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    c5/clk
    SLICE_X58Y43         FDRE                                         r  c5/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  c5/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.825     6.439    c5/COUNT_reg[10]
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.563 r  c5/time_clock_i_3/O
                         net (fo=2, routed)           0.659     7.223    c5/time_clock_i_3_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.347 f  c5/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.291     7.638    c5/COUNT[0]_i_3_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  c5/COUNT[0]_i_1/O
                         net (fo=20, routed)          0.704     8.465    c5/COUNT[0]_i_1_n_0
    SLICE_X58Y41         FDRE                                         r  c5/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    c5/clk
    SLICE_X58Y41         FDRE                                         r  c5/COUNT_reg[2]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y41         FDRE (Setup_fdre_C_R)       -0.429    14.668    c5/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.828ns (25.039%)  route 2.479ns (74.961%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    c5/clk
    SLICE_X58Y43         FDRE                                         r  c5/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  c5/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.825     6.439    c5/COUNT_reg[10]
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.563 r  c5/time_clock_i_3/O
                         net (fo=2, routed)           0.659     7.223    c5/time_clock_i_3_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.347 f  c5/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.291     7.638    c5/COUNT[0]_i_3_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  c5/COUNT[0]_i_1/O
                         net (fo=20, routed)          0.704     8.465    c5/COUNT[0]_i_1_n_0
    SLICE_X58Y41         FDRE                                         r  c5/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    c5/clk
    SLICE_X58Y41         FDRE                                         r  c5/COUNT_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y41         FDRE (Setup_fdre_C_R)       -0.429    14.668    c5/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.828ns (25.416%)  route 2.430ns (74.584%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    c5/clk
    SLICE_X58Y43         FDRE                                         r  c5/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  c5/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.825     6.439    c5/COUNT_reg[10]
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.563 r  c5/time_clock_i_3/O
                         net (fo=2, routed)           0.659     7.223    c5/time_clock_i_3_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.347 f  c5/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.291     7.638    c5/COUNT[0]_i_3_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  c5/COUNT[0]_i_1/O
                         net (fo=20, routed)          0.655     8.416    c5/COUNT[0]_i_1_n_0
    SLICE_X58Y42         FDRE                                         r  c5/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    c5/clk
    SLICE_X58Y42         FDRE                                         r  c5/COUNT_reg[4]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y42         FDRE (Setup_fdre_C_R)       -0.429    14.668    c5/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.828ns (25.416%)  route 2.430ns (74.584%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    c5/clk
    SLICE_X58Y43         FDRE                                         r  c5/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  c5/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.825     6.439    c5/COUNT_reg[10]
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.563 r  c5/time_clock_i_3/O
                         net (fo=2, routed)           0.659     7.223    c5/time_clock_i_3_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.347 f  c5/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.291     7.638    c5/COUNT[0]_i_3_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  c5/COUNT[0]_i_1/O
                         net (fo=20, routed)          0.655     8.416    c5/COUNT[0]_i_1_n_0
    SLICE_X58Y42         FDRE                                         r  c5/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    c5/clk
    SLICE_X58Y42         FDRE                                         r  c5/COUNT_reg[5]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y42         FDRE (Setup_fdre_C_R)       -0.429    14.668    c5/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.828ns (25.416%)  route 2.430ns (74.584%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    c5/clk
    SLICE_X58Y43         FDRE                                         r  c5/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  c5/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.825     6.439    c5/COUNT_reg[10]
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.563 r  c5/time_clock_i_3/O
                         net (fo=2, routed)           0.659     7.223    c5/time_clock_i_3_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.347 f  c5/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.291     7.638    c5/COUNT[0]_i_3_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  c5/COUNT[0]_i_1/O
                         net (fo=20, routed)          0.655     8.416    c5/COUNT[0]_i_1_n_0
    SLICE_X58Y42         FDRE                                         r  c5/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    c5/clk
    SLICE_X58Y42         FDRE                                         r  c5/COUNT_reg[6]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y42         FDRE (Setup_fdre_C_R)       -0.429    14.668    c5/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.828ns (25.416%)  route 2.430ns (74.584%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    c5/clk
    SLICE_X58Y43         FDRE                                         r  c5/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  c5/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.825     6.439    c5/COUNT_reg[10]
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.563 r  c5/time_clock_i_3/O
                         net (fo=2, routed)           0.659     7.223    c5/time_clock_i_3_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.347 f  c5/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.291     7.638    c5/COUNT[0]_i_3_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  c5/COUNT[0]_i_1/O
                         net (fo=20, routed)          0.655     8.416    c5/COUNT[0]_i_1_n_0
    SLICE_X58Y42         FDRE                                         r  c5/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    c5/clk
    SLICE_X58Y42         FDRE                                         r  c5/COUNT_reg[7]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y42         FDRE (Setup_fdre_C_R)       -0.429    14.668    c5/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.828ns (25.430%)  route 2.428ns (74.570%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    c5/clk
    SLICE_X58Y43         FDRE                                         r  c5/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  c5/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.825     6.439    c5/COUNT_reg[10]
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.563 r  c5/time_clock_i_3/O
                         net (fo=2, routed)           0.659     7.223    c5/time_clock_i_3_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.347 f  c5/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.291     7.638    c5/COUNT[0]_i_3_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  c5/COUNT[0]_i_1/O
                         net (fo=20, routed)          0.653     8.414    c5/COUNT[0]_i_1_n_0
    SLICE_X58Y45         FDRE                                         r  c5/COUNT_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.518    14.859    c5/clk
    SLICE_X58Y45         FDRE                                         r  c5/COUNT_reg[16]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X58Y45         FDRE (Setup_fdre_C_R)       -0.429    14.669    c5/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.828ns (25.430%)  route 2.428ns (74.570%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    c5/clk
    SLICE_X58Y43         FDRE                                         r  c5/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  c5/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.825     6.439    c5/COUNT_reg[10]
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.563 r  c5/time_clock_i_3/O
                         net (fo=2, routed)           0.659     7.223    c5/time_clock_i_3_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.347 f  c5/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.291     7.638    c5/COUNT[0]_i_3_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  c5/COUNT[0]_i_1/O
                         net (fo=20, routed)          0.653     8.414    c5/COUNT[0]_i_1_n_0
    SLICE_X58Y45         FDRE                                         r  c5/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.518    14.859    c5/clk
    SLICE_X58Y45         FDRE                                         r  c5/COUNT_reg[17]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X58Y45         FDRE (Setup_fdre_C_R)       -0.429    14.669    c5/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  6.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 c5/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/time_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.514%)  route 0.168ns (47.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.477    c5/clk
    SLICE_X58Y44         FDRE                                         r  c5/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  c5/COUNT_reg[14]/Q
                         net (fo=3, routed)           0.168     1.786    c5/COUNT_reg[14]
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  c5/time_clock_i_1/O
                         net (fo=1, routed)           0.000     1.831    c5/time_clock_i_1_n_0
    SLICE_X59Y44         FDRE                                         r  c5/time_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     1.991    c5/clk
    SLICE_X59Y44         FDRE                                         r  c5/time_clock_reg/C
                         clock pessimism             -0.501     1.490    
    SLICE_X59Y44         FDRE (Hold_fdre_C_D)         0.091     1.581    c5/time_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c5/rf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/rf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.477    c5/clk
    SLICE_X63Y42         FDRE                                         r  c5/rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  c5/rf_reg[3]/Q
                         net (fo=1, routed)           0.108     1.726    c5/rf_reg_n_0_[3]
    SLICE_X63Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  c5/rf_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.834    c5/rf_reg[0]_i_2_n_4
    SLICE_X63Y42         FDRE                                         r  c5/rf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.992    c5/clk
    SLICE_X63Y42         FDRE                                         r  c5/rf_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y42         FDRE (Hold_fdre_C_D)         0.105     1.582    c5/rf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c5/rf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/rf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    c5/clk
    SLICE_X63Y43         FDRE                                         r  c5/rf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  c5/rf_reg[4]/Q
                         net (fo=1, routed)           0.105     1.724    c5/rf_reg_n_0_[4]
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  c5/rf_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    c5/rf_reg[4]_i_1_n_7
    SLICE_X63Y43         FDRE                                         r  c5/rf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    c5/clk
    SLICE_X63Y43         FDRE                                         r  c5/rf_reg[4]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.105     1.583    c5/rf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c5/rf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/rf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.477    c5/clk
    SLICE_X63Y42         FDRE                                         r  c5/rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  c5/rf_reg[2]/Q
                         net (fo=1, routed)           0.109     1.728    c5/rf_reg_n_0_[2]
    SLICE_X63Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  c5/rf_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.839    c5/rf_reg[0]_i_2_n_5
    SLICE_X63Y42         FDRE                                         r  c5/rf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.992    c5/clk
    SLICE_X63Y42         FDRE                                         r  c5/rf_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y42         FDRE (Hold_fdre_C_D)         0.105     1.582    c5/rf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 c5/rf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/rf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    c5/clk
    SLICE_X63Y43         FDRE                                         r  c5/rf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  c5/rf_reg[7]/Q
                         net (fo=2, routed)           0.117     1.736    c5/rf_reg[7]
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  c5/rf_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    c5/rf_reg[4]_i_1_n_4
    SLICE_X63Y43         FDRE                                         r  c5/rf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    c5/clk
    SLICE_X63Y43         FDRE                                         r  c5/rf_reg[7]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.105     1.583    c5/rf_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 c5/rf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/rf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    c5/clk
    SLICE_X63Y44         FDRE                                         r  c5/rf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  c5/rf_reg[11]/Q
                         net (fo=2, routed)           0.120     1.739    c5/rf_reg[11]
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  c5/rf_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    c5/rf_reg[8]_i_1_n_4
    SLICE_X63Y44         FDRE                                         r  c5/rf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    c5/clk
    SLICE_X63Y44         FDRE                                         r  c5/rf_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    c5/rf_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c5/rf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/rf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    c5/clk
    SLICE_X63Y45         FDRE                                         r  c5/rf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  c5/rf_reg[12]/Q
                         net (fo=2, routed)           0.116     1.735    c5/rf_reg[12]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  c5/rf_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    c5/rf_reg[12]_i_1_n_7
    SLICE_X63Y45         FDRE                                         r  c5/rf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    c5/clk
    SLICE_X63Y45         FDRE                                         r  c5/rf_reg[12]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.105     1.583    c5/rf_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 c5/rf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/rf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    c5/clk
    SLICE_X63Y43         FDRE                                         r  c5/rf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  c5/rf_reg[6]/Q
                         net (fo=2, routed)           0.121     1.740    c5/rf_reg[6]
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  c5/rf_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    c5/rf_reg[4]_i_1_n_5
    SLICE_X63Y43         FDRE                                         r  c5/rf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    c5/clk
    SLICE_X63Y43         FDRE                                         r  c5/rf_reg[6]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.105     1.583    c5/rf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 c5/rf_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/rf_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    c5/clk
    SLICE_X63Y46         FDRE                                         r  c5/rf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  c5/rf_reg[16]/Q
                         net (fo=3, routed)           0.117     1.736    c5/rf_reg[16]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.851 r  c5/rf_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.851    c5/rf_reg[16]_i_1_n_7
    SLICE_X63Y46         FDRE                                         r  c5/rf_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    c5/clk
    SLICE_X63Y46         FDRE                                         r  c5/rf_reg[16]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105     1.583    c5/rf_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 c5/rf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/rf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    c5/clk
    SLICE_X63Y44         FDRE                                         r  c5/rf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  c5/rf_reg[8]/Q
                         net (fo=2, routed)           0.117     1.736    c5/rf_reg[8]
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.851 r  c5/rf_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.851    c5/rf_reg[8]_i_1_n_7
    SLICE_X63Y44         FDRE                                         r  c5/rf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    c5/clk
    SLICE_X63Y44         FDRE                                         r  c5/rf_reg[8]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    c5/rf_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y41   c5/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y43   c5/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y43   c5/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y44   c5/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y44   c5/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y44   c5/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y44   c5/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y45   c5/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y45   c5/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y41   c5/COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y41   c5/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   c5/COUNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   c5/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   c5/COUNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   c5/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y44   c5/COUNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y44   c5/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y44   c5/COUNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y44   c5/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y41   c5/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y41   c5/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   c5/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   c5/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   c5/COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   c5/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y44   c5/COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y44   c5/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y44   c5/COUNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y44   c5/COUNT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c7/display_3_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.095ns  (logic 1.826ns (20.074%)  route 7.269ns (79.926%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=23, routed)          4.731     6.185    c7/reset_IBUF
    SLICE_X60Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.309 f  c7/display_1[3]_i_5/O
                         net (fo=12, routed)          1.459     7.768    c7/display_1[3]_i_5_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.892 f  c7/display_3[3]_i_5/O
                         net (fo=2, routed)           0.507     8.399    c7/display_3[3]_i_5_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.523 r  c7/display_3[3]_i_1/O
                         net (fo=4, routed)           0.573     9.095    c7/display_3[3]_i_1_n_0
    SLICE_X65Y48         FDRE                                         r  c7/display_3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c7/display_3_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.070ns  (logic 1.826ns (20.129%)  route 7.245ns (79.871%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_IBUF_inst/O
                         net (fo=23, routed)          4.731     6.185    c7/reset_IBUF
    SLICE_X60Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.309 r  c7/display_1[3]_i_5/O
                         net (fo=12, routed)          1.386     7.695    c7/display_1[3]_i_5_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.819 r  c7/display_3[3]_i_8/O
                         net (fo=3, routed)           1.128     8.946    c7/display_3[3]_i_8_n_0
    SLICE_X65Y48         LUT5 (Prop_lut5_I2_O)        0.124     9.070 r  c7/display_3[3]_i_2/O
                         net (fo=1, routed)           0.000     9.070    c7/display_3[3]_i_2_n_0
    SLICE_X65Y48         FDRE                                         r  c7/display_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c7/display_3_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.047ns  (logic 1.826ns (20.181%)  route 7.221ns (79.819%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=23, routed)          4.731     6.185    c7/reset_IBUF
    SLICE_X60Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.309 f  c7/display_1[3]_i_5/O
                         net (fo=12, routed)          1.459     7.768    c7/display_1[3]_i_5_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.892 f  c7/display_3[3]_i_5/O
                         net (fo=2, routed)           0.507     8.399    c7/display_3[3]_i_5_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.523 r  c7/display_3[3]_i_1/O
                         net (fo=4, routed)           0.524     9.047    c7/display_3[3]_i_1_n_0
    SLICE_X65Y47         FDRE                                         r  c7/display_3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c7/display_3_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.047ns  (logic 1.826ns (20.181%)  route 7.221ns (79.819%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=23, routed)          4.731     6.185    c7/reset_IBUF
    SLICE_X60Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.309 f  c7/display_1[3]_i_5/O
                         net (fo=12, routed)          1.459     7.768    c7/display_1[3]_i_5_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.892 f  c7/display_3[3]_i_5/O
                         net (fo=2, routed)           0.507     8.399    c7/display_3[3]_i_5_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.523 r  c7/display_3[3]_i_1/O
                         net (fo=4, routed)           0.524     9.047    c7/display_3[3]_i_1_n_0
    SLICE_X65Y47         FDRE                                         r  c7/display_3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c7/display_3_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.865ns  (logic 1.826ns (20.594%)  route 7.040ns (79.406%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=23, routed)          4.731     6.185    c7/reset_IBUF
    SLICE_X60Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.309 f  c7/display_1[3]_i_5/O
                         net (fo=12, routed)          1.459     7.768    c7/display_1[3]_i_5_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.892 f  c7/display_3[3]_i_5/O
                         net (fo=2, routed)           0.507     8.399    c7/display_3[3]_i_5_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.523 r  c7/display_3[3]_i_1/O
                         net (fo=4, routed)           0.343     8.865    c7/display_3[3]_i_1_n_0
    SLICE_X63Y48         FDRE                                         r  c7/display_3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c7/display_1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.849ns  (logic 1.826ns (20.632%)  route 7.023ns (79.368%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=23, routed)          4.731     6.185    c7/reset_IBUF
    SLICE_X60Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.309 f  c7/display_1[3]_i_5/O
                         net (fo=12, routed)          1.277     7.586    c7/display_1[3]_i_5_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.710 r  c7/display_0[3]_i_4/O
                         net (fo=3, routed)           1.015     8.725    c7/display_0[3]_i_4_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.849 r  c7/display_1[3]_i_2/O
                         net (fo=1, routed)           0.000     8.849    c7/display_1[3]_i_2_n_0
    SLICE_X60Y47         FDRE                                         r  c7/display_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c7/display_3_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.835ns  (logic 1.826ns (20.666%)  route 7.009ns (79.334%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=23, routed)          4.731     6.185    c7/reset_IBUF
    SLICE_X60Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.309 f  c7/display_1[3]_i_5/O
                         net (fo=12, routed)          1.459     7.768    c7/display_1[3]_i_5_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.892 f  c7/display_3[3]_i_5/O
                         net (fo=2, routed)           0.819     8.711    c7/display_3[3]_i_5_n_0
    SLICE_X63Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.835 r  c7/display_3[0]_i_1/O
                         net (fo=1, routed)           0.000     8.835    c7/display_3[0]_i_1_n_0
    SLICE_X63Y48         FDRE                                         r  c7/display_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c7/display_2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.811ns  (logic 1.826ns (20.723%)  route 6.985ns (79.277%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=23, routed)          4.731     6.185    c7/reset_IBUF
    SLICE_X60Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.309 f  c7/display_1[3]_i_5/O
                         net (fo=12, routed)          1.277     7.586    c7/display_1[3]_i_5_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.710 r  c7/display_0[3]_i_4/O
                         net (fo=3, routed)           0.977     8.687    c7/display_0[3]_i_4_n_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.811 r  c7/display_2[3]_i_3/O
                         net (fo=1, routed)           0.000     8.811    c7/display_2[3]_i_3_n_0
    SLICE_X62Y48         FDRE                                         r  c7/display_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            c7/display_2_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.783ns  (logic 2.066ns (23.527%)  route 6.717ns (76.473%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  mode_IBUF[1]_inst/O
                         net (fo=35, routed)          4.670     6.132    c7/mode_IBUF[1]
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.154     6.286 f  c7/display_0[3]_i_15/O
                         net (fo=2, routed)           0.439     6.724    c7/display_0[3]_i_15_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I4_O)        0.327     7.051 r  c7/display_0[3]_i_5/O
                         net (fo=3, routed)           1.041     8.092    c7/display_0[3]_i_5_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.216 r  c7/display_2[3]_i_2/O
                         net (fo=4, routed)           0.567     8.783    c7/display_2[3]_i_2_n_0
    SLICE_X62Y47         FDRE                                         r  c7/display_2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            c7/display_2_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.763ns  (logic 2.066ns (23.580%)  route 6.697ns (76.420%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  mode_IBUF[1]_inst/O
                         net (fo=35, routed)          4.670     6.132    c7/mode_IBUF[1]
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.154     6.286 f  c7/display_0[3]_i_15/O
                         net (fo=2, routed)           0.439     6.724    c7/display_0[3]_i_15_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I4_O)        0.327     7.051 r  c7/display_0[3]_i_5/O
                         net (fo=3, routed)           1.041     8.092    c7/display_0[3]_i_5_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.216 r  c7/display_2[3]_i_2/O
                         net (fo=4, routed)           0.547     8.763    c7/display_2[3]_i_2_n_0
    SLICE_X64Y46         FDRE                                         r  c7/display_2_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c7/Start_Stop_grab_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            c7/strstp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE                         0.000     0.000 r  c7/Start_Stop_grab_reg/C
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c7/Start_Stop_grab_reg/Q
                         net (fo=1, routed)           0.158     0.299    c7/Start_Stop_grab
    SLICE_X59Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.344 r  c7/strstp_i_1/O
                         net (fo=1, routed)           0.000     0.344    c7/strstp_i_1_n_0
    SLICE_X59Y46         FDRE                                         r  c7/strstp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/display_2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c3/r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.209ns (57.738%)  route 0.153ns (42.262%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE                         0.000     0.000 r  c7/display_2_reg[1]/C
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  c7/display_2_reg[1]/Q
                         net (fo=22, routed)          0.153     0.317    c7/display_2[1]
    SLICE_X65Y46         LUT4 (Prop_lut4_I2_O)        0.045     0.362 r  c7/r_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.362    c3/D[1]
    SLICE_X65Y46         LDCE                                         r  c3/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c6/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDCE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X61Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.181     0.322    c6/state[0]
    SLICE_X61Y43         LUT2 (Prop_lut2_I0_O)        0.042     0.364 r  c6/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.364    c6/next_state[1]
    SLICE_X61Y43         FDCE                                         r  c6/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c6/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDCE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X61Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.181     0.322    c6/state[0]
    SLICE_X61Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.367 r  c6/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    c6/next_state[0]
    SLICE_X61Y43         FDCE                                         r  c6/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/display_1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c7/display_1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.778%)  route 0.188ns (50.222%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE                         0.000     0.000 r  c7/display_1_reg[0]/C
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c7/display_1_reg[0]/Q
                         net (fo=19, routed)          0.188     0.329    c7/display_1[0]
    SLICE_X59Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.374 r  c7/display_1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.374    c7/display_1[0]_i_1_n_0
    SLICE_X59Y47         FDRE                                         r  c7/display_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/display_0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c7/display_0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE                         0.000     0.000 r  c7/display_0_reg[1]/C
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c7/display_0_reg[1]/Q
                         net (fo=17, routed)          0.191     0.332    c7/display_0[1]
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.377 r  c7/display_0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.377    c7/display_0[1]_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  c7/display_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/display_0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c7/display_0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE                         0.000     0.000 r  c7/display_0_reg[1]/C
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c7/display_0_reg[1]/Q
                         net (fo=17, routed)          0.193     0.334    c7/display_0[1]
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  c7/display_0[2]_i_1/O
                         net (fo=1, routed)           0.000     0.379    c7/display_0[2]_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  c7/display_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/display_1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c7/display_1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.186ns (46.522%)  route 0.214ns (53.478%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE                         0.000     0.000 r  c7/display_1_reg[1]/C
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c7/display_1_reg[1]/Q
                         net (fo=20, routed)          0.214     0.355    c7/display_1[1]
    SLICE_X61Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.400 r  c7/display_1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.400    c7/display_1[1]_i_1_n_0
    SLICE_X61Y47         FDRE                                         r  c7/display_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/display_1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c7/display_1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.209ns (52.049%)  route 0.193ns (47.951%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE                         0.000     0.000 r  c7/display_1_reg[3]/C
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  c7/display_1_reg[3]/Q
                         net (fo=20, routed)          0.193     0.357    c7/display_1[3]
    SLICE_X61Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.402 r  c7/display_1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.402    c7/display_1[2]_i_1_n_0
    SLICE_X61Y47         FDRE                                         r  c7/display_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c7/display_0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c7/display_0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.685%)  route 0.221ns (54.315%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE                         0.000     0.000 r  c7/display_0_reg[0]/C
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c7/display_0_reg[0]/Q
                         net (fo=16, routed)          0.221     0.362    c7/display_0[0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.045     0.407 r  c7/display_0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.407    c7/display_0[0]_i_1_n_0
    SLICE_X58Y46         FDRE                                         r  c7/display_0_reg[0]/D
  -------------------------------------------------------------------    -------------------





