Info (10281): Verilog HDL Declaration information at LPDDR2_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at LPDDR2_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at LPDDR2_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at LPDDR2_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_009.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv Line: 48
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_009.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv Line: 49
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_010.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv Line: 48
Info (10281): Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_010.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv Line: 49
