EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# MK22FN512VLH12
#
DEF MK22FN512VLH12 U 0 40 Y Y 1 F N
F0 "U" 2100 -2300 200 H V C CNN
F1 "MK22FN512VLH12" 2100 -2550 60 H V C CNN
F2 "" 0 1950 60 H V C CNN
F3 "" 0 1950 60 H V C CNN
DRAW
S -2950 2600 3550 -2700 0 1 0 N
X PTE0/CLKOUT32K/ADC1_SE4a/SPI1_PCS1/UART1_TX/I2C1_SDA/RTC_CLKOUT 1 3750 -950 200 L 50 50 1 1 B
X PTE1/LLWU_P0/ADC1_SE5a/SPI1_SOUT/UART1_RX/I2C1_SCL/SPI1_SIN 2 3750 -1100 200 L 50 50 1 1 B
X VDD1 3 -250 2800 200 D 50 50 1 1 W
X VSS1 4 -300 -2900 200 U 50 50 1 1 W
X USB0_DP 5 -3100 -950 200 R 50 50 1 1 B
X USB0_DM 6 -3100 -1100 200 R 50 50 1 1 B
X VOUT33 7 -3100 -1450 200 R 50 50 1 1 w
X VREGIN 8 -3100 -1300 200 R 50 50 1 1 W
X ADC0_DP0/ADC1_DP3 9 -3100 -2050 200 R 50 50 1 1 I
X ADC0_DM0/ADC1_DM3 10 -3100 -2200 200 R 50 50 1 1 I
X EXTAL32 20 -3100 2300 200 R 50 50 1 1 I
X VDD2 30 -50 2800 200 D 50 50 1 1 W
X PTB17/SPI1_SIN/UART0_TX/FTM_CLKIN1/FB_AD16/~EWM_OUT~ 40 -3100 -400 200 R 50 50 1 1 B
X PTC5/LLWU_P9/SPI0_SCK/LPTMR0_ALT2/I2S0_RXD0/FB_AD10/CMP0_OUT/FTM0_CH2 50 3750 1500 200 L 50 50 1 1 B
X PTD3/SPI0_SIN/UART2_TX/FTM3_CH3/FB_AD3/LPUART0_TX/I2C0_SDA 60 3750 -50 200 L 50 50 1 1 B
X ADC1_DP0/ADC0_DP3 11 -3100 -1700 200 R 50 50 1 1 I
X VBAT 21 -450 2800 200 D 50 50 1 1 W
X VSS2 31 -150 -2900 200 U 50 50 1 1 W
X PTB18/FTM2_CH0/I2S0_TX_BCLK/FB_AD15/FTM2_QD_PHA 41 -3100 -550 200 R 50 50 1 1 B
X PTC6/LLWU_P10/CMP0_IN0/SPI0_SOUT/PDB0_EXTRG/I2S0_RX_BCLK/FB_AD9/I2S0_MCLK 51 3750 1350 200 L 50 50 1 1 B
X PTD4/LLWU_P14/SPI0_PCS1/~UART0_RTS~/FTM0_CH4/FB_AD2/EWM_IN/SPI1_PCS0 61 3750 -200 200 L 50 50 1 1 B
X ADC1_DM0/ADC0_DM3 12 -3100 -1850 200 R 50 50 1 1 I
X PTA0/JTAG_TCLK/SWD_CLK/~UART0_CTS~/FTM0_CH5 22 -3100 1950 200 R 50 50 1 1 B
X PTA18/EXTAL0/FTM0_FLT2/FTM_CLKIN0 32 -3100 750 200 R 50 50 1 1 B
X PTB19/FTM2_CH1/I2S0_TX_FS/FB_OE/FTM2_QD_PHB 42 -3100 -700 200 R 50 50 1 1 B
X PTC7/CMP0_IN1/SPI0_SIN/USB_SOF_OUT/I2S0_RX_FS/FB_AD8 52 3750 1200 200 L 50 50 1 1 B
X PTD5/SPI0_PCS2/~UART0_CTS~/FTM0_CH5/FB_AD1/EWM_OUT/SPI1_SCK 62 3750 -350 200 L 50 50 1 1 B
X VDDA 13 350 2800 200 D 50 50 1 1 W
X PTA1/JTAG_TDI/EZP_D/UART0_RX/FTM0_CH7 23 -3100 1800 200 R 50 50 1 1 B
X PTA19/XTAL0/FTM1_FLT0/FTM_CLKIN1/LPTMR0_ALT1 33 -3100 600 200 R 50 50 1 1 B
X PTC0/ADC0_SE14/SPI0_PCS4/PDB0_EXTRG/USB_SOF_OUT/FB_AD14 43 3750 2250 200 L 50 50 1 1 B
X PTC8/ADC1_SE4b/CMP0_IN2/FTM3_CH4/I2S0_MCLK/FB_AD7 53 3750 1050 200 L 50 50 1 1 B
X PTD6/LLWU_P15/ADC0_SE7b/SPI0_PCS3/UART0_RX/FTM0_CH6/FB_AD0/FTM0_FLT0/SPI1_SOUT 63 3750 -500 200 L 50 50 1 1 B
X VREFH 14 750 2800 200 D 50 50 1 1 W
X PTA2/JTAG_TDO/TRACE_SWO/EZP_DO/UART0_TX/FTM0_CH7 24 -3100 1650 200 R 50 50 1 1 B
X ~RESET 34 -3100 -2400 200 R 50 50 1 1 I
X PTC1/LLWU_P6/ADC0_SE15/SPI0_PCS3/~UART1_RTS~/FTM0_CH0/FB_AD13/I2S0_TXD0/~LPUART0_RTS 44 3750 2100 200 L 50 50 1 1 B
X PTC9/ADC1_SE5b/CMP0_IN3/FTM3_CH5/I2S0_RX_BCLK/FB_AD6/FTM2_FLT0 54 3750 900 200 L 50 50 1 1 B
X PTD7/UART0_TX/FTM0_CH7/FTM0_FLT1/SPI1_SIN 64 3750 -650 200 L 50 50 1 1 B
X VREFL 15 600 -2900 200 U 50 50 1 1 W
X PTA3/JTAG_TMS/SWD_DIO/~UART0_RTS~/FTM0_CH0 25 -3100 1500 200 R 50 50 1 1 B
X PTB0/LLWU_P5/ADC0_SE8/ADC1_SE8/I2C0_SCL/FTM1_CH0/FTM1_QD_PHA 35 -3100 350 200 R 50 50 1 1 B
X PTC2/ADC0_SE4b/CMP1_IN0/SPI0_PCS2/~UART1_CTS~/FTM0_CH1/FB_AD12/I2S0_TX_FS/~LPUART0_CTS 45 3750 1950 200 L 50 50 1 1 I
X PTC10/ADC1_SE6b/I2C1_SCL/FTM3_CH6/I2S0_RX_FS/FB_AD5 55 3750 750 200 L 50 50 1 1 B
X VSSA 16 250 -2900 200 U 50 50 1 1 W
X PTA4/LLWU_P3/NMI/~EZP_CS~/FTM0_CH1 26 -3100 1350 200 R 50 50 1 1 B
X PTB1/ADC0_SE9/ADC1_SE9/I2C0_SDA/FTM1_CH1/FTM1_QD_PHB 36 -3100 200 200 R 50 50 1 1 B
X PTC3/LLWU_P7/CMP1_IN1/SPI0_PCS1/UART1_RX/FTM0_CH2/CLKOUT/I2S0_TX_BCLK/LPUART0_RX 46 3750 1800 200 L 50 50 1 1 B
X PTC11/LLWU_P11/ADC1_SE7b/I2C1_SDA/FTM3_CH7/FB_RW 56 3750 600 200 L 50 50 1 1 B
X VREF_OUT/CMP1_IN5/CMP0_IN5/ADC1_SE18 17 3750 -1500 200 L 50 50 1 1 B
X PTA5/USB_CLKIN/FTM0_CH2/I2S0_TX_BCLK/JTAG_TRST 27 -3100 1200 200 R 50 50 1 1 B
X PTB2/ADC0_SE12/I2C0_SCL/~UART0_RTS~/FTM0_FLT3 37 -3100 50 200 R 50 50 1 1 B
X VSS3 47 0 -2900 200 U 50 50 1 1 W
X PTD0/LLWU_P12/SPI0_PCS0/~UART2_RTS~/FTM3_CH0/FB_ALE/FB_CS1/FB_TS/~LPUART0_RTS 57 3750 400 200 L 50 50 1 1 B
X DAC0_OUT/CMP1_IN3/ADC0_SE23 18 3750 -1650 200 L 50 50 1 1 B
X PTA12/FTM1_CH0/I2S0_TXD0/FTM1_QD_PHA 28 -3100 1050 200 R 50 50 1 1 B
X PTB3/ADC0_SE13/I2C0_SDA/~UART0_CTS~/FTM0_FLT0 38 -3100 -100 200 R 50 50 1 1 B
X VDD3 48 150 2800 200 D 50 50 1 1 W
X PTD1/ADC0_SE5b/SPI0_SCK/~UART2_CTS~/FTM3_CH1/FB_CS0/~LPUART0_CTS 58 3750 250 200 L 50 50 1 1 B
X XTAL32 19 -3100 2150 200 R 50 50 1 1 B
X PTA13/LLWU_P4/FTM1_CH1/I2S0_TX_FS/FTM1_QD_PHB 29 -3100 900 200 R 50 50 1 1 B
X PTB16/SPI1_SOUT/UART0_RX/FTM_CLKIN0/FB_AD17/EWM_IN 39 -3100 -250 200 R 50 50 1 1 B
X PTC4/LLWU_P8/SPI0_PCS0/UART1_TX/FTM0_CH3/FB_AD11/CMP1_OUT/LPUART0_TX 49 3750 1650 200 L 50 50 1 1 B
X PTD2/LLWU_P13/SPI0_SOUT/UART2_RX/FTM3_CH2/FB_AD4/LPUART0_RX/I2C0_SCL 59 3750 100 200 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
