Line 207: Dummy MAC CI Print [%x][%x] !!!
Line 236: TA Timer Expired, MAC[%d] Status[%d]!!!
Line 305: LTE_CMAC_PUCCH_SRS_RELEASE_IND malloc Failed !!!
Line 320: LTE_L2LTX_L2LRX_SR_CHECK_REQ malloc Failed !!!
Line 367: LTE_CMAC_SRS_RELEASE_IND malloc Failed !!!
Line 377: Notify RRC to release PUCCH SCell, sTAG id:%d
Line 382: Unknown TA timer ID %d at the [%d]Entity
Line 451: Malloc Fail LTE_L2LTX_L2LRX_CR_STATUS_IND
Line 613: RAR's R field is not zero
Line 643: |UE <- eNB|  MSG2 : Entity[%d] RAR(TA %d), MACStuts[%d]
Line 652: Forced RAR TA Add [%d] from [%d]
Line 781: RAR TA applied at the SR_RACH by DSR max Fail
Line 890: RAP on an SCell: The SCell(scellIndex:%d) belongs to pTAG. (unexpected)
Line 900: RAP on an SCell(sCellIndex:%d) is aborted because the SCell is deactivated.
Line 965: received RAR, But Twait timer expired
Line 1038: LCID[%d], Dir[%d], BitRate[%d]
Line 1052: malloc fail for IMSCC_RECOMMENDED_BIT_RATE_IND
Line 1076: malloc fail for IMSCC_RECOMMENDED_BIT_RATE_IND
Line 1097: EPSID[%d] is not RTP bearer!!!
Line 1170: l1_req is NULL
Line 1194: SCell ACT/DEACT bitmap %#x
Line 1206: MIF CLK change to BASE, OwnerMask [%d/%d]
Line 1212: CPU CLK change to SVC_PS OwnerMask [%d/%d]
Line 1247: MIF CLK change to 1GHz OwnerMask
Line 1256: CPU CLK change to OD OwnerMask
Line 1263: CPU CLK change to SVC_4G_REL12 OwnerMask : ActCC[%d]/Layer[%d]
Line 1298: Sent CCCH 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X
Line 1378: CR FAIL(UE_CR_ID mismatch, received UE CR ID 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X)!!!
Line 1434: MAC[%d]: TA MAC CE received at the UNSYNC State
Line 1485: MAC[%d]: Since sTAG of ID:%d is not configured yet, it's ignored!!! (abnormal:suspecting eNB misconfiguraiton)
Line 1538: MAC CE[0x%x] received !! Pls check
Line 1583: CI Release all: gCurrentMACStatus = %d
