%!PS-Adobe-3.0
%%BoundingBox: (atend)
%%Pages: (atend)
%%PageOrder: (atend)
%%DocumentFonts: (atend)
%%DocumentNeedsFonts: (atend)
%%DocumentSuppliedFonts: (atend)
%%Creator: Frame 5.5
%%DocumentData: Clean7Bit
%%EndComments
%%BeginProlog
%
% Frame ps_prolog 5.5, for use with Adobe Unix Frame 5.5 products
%
% This ps_prolog file is Copyright (c) 1986-1996 Adobe Systems, Incoporated.
% All rights reserved.  This ps_prolog file may be freely copied and 
% distributed in conjunction with documents created using FrameMaker, 
% FrameMaker+SGML, FrameReader, and FrameViewer as long as this 
% copyright notice is preserved.
/FMDocSave save def
%
% FrameMaker users specify the proper paper size for each print job in the
% "Print" dialog's "Printer Paper Size" "Width" and "Height~ fields.  If the
% printer that the PS file is sent to does not support the requested paper
% size, or if there is no paper tray of the proper size currently installed, 
% then the job will not be printed.  The following flag, if set to true, will
% cause the job to print on the default paper in such cases.
/FMAllowPaperSizeMismatch            false def
%
% Frame products normally print colors as their true color on a color printer
% or as shades of gray, based on luminance, on a black-and white printer. The
% following flag, if set to true, forces all non-white colors to print as pure
% black. This has no effect on bitmap images.
/FMPrintAllColorsAsBlack             false def
%
% Frame products can either set their own line screens or use a printer's 
% default settings. Three flags below control this separately for no 
% separations, spot separations and process separations. If a flag
% is true, then the default printer settings will not be changed. If it is
% false, Frame products will use their own settings from a table based on
% the printer's resolution.
/FMUseDefaultNoSeparationScreen      true  def
/FMUseDefaultSpotSeparationScreen    true  def
/FMUseDefaultProcessSeparationScreen false def
%
% For any given PostScript printer resolution, Frame products have two sets of 
% screen angles and frequencies for printing process separations, which are 
% recomended by Adobe. The following variable chooses the higher frequencies
% when set to true or the lower frequencies when set to false. This is only
% effective if the appropriate FMUseDefault...SeparationScreen flag is false.
/FMUseHighFrequencyScreens true def
%
% The following is a set of predefined optimal frequencies and angles for various
% common dpi settings. This is taken from "Advances in Color Separation Using
% PostScript Software Technology," from Adobe Systems (3/13/89 P.N. LPS 0043)
% and corrolated with information which is in various PPD (4.0) files.
%
% The "dpiranges" figure is the minimum dots per inch device resolution which
% can support this setting. The "low" and "high" values are controlled by the
% setting of the FMUseHighFrequencyScreens flag above. The "TDot" flags control
% the use of the "Yellow Triple Dot" feature whereby the frequency id divided by
% three, but the dot function is "trippled" giving a block of 3x3 dots per cell.
%
% PatFreq is a compromise pattern frequency for ps Level 2 printers which is close
% to the ideal WYSIWYG pattern frequency of 9 repetitions/inch but does not beat
% (too badly) against the screen frequencies of any separations for that DPI.
/dpiranges   [  2540    2400    1693     1270    1200     635      600      0      ] def
/CMLowFreqs  [ 100.402  94.8683 89.2289 100.402  94.8683  66.9349  63.2456 47.4342 ] def
/YLowFreqs   [  95.25   90.0    84.65    95.25   90.0     70.5556  66.6667 50.0    ] def
/KLowFreqs   [  89.8026 84.8528 79.8088  89.8026 84.8528  74.8355  70.7107 53.033  ] def
/CLowAngles  [  71.5651 71.5651 71.5651 71.5651  71.5651  71.5651  71.5651 71.5651 ] def
/MLowAngles  [  18.4349 18.4349 18.4349 18.4349  18.4349  18.4349  18.4349 18.4349 ] def
/YLowTDot    [  true    true    false    true    true     false    false   false   ] def
/CMHighFreqs [ 133.87  126.491 133.843  108.503 102.523  100.402   94.8683 63.2456 ] def
/YHighFreqs  [ 127.0   120.0   126.975  115.455 109.091   95.25    90.0    60.0    ] def
/KHighFreqs  [ 119.737 113.137 119.713  128.289 121.218   89.8026  84.8528 63.6395 ] def
/CHighAngles [  71.5651 71.5651 71.5651  70.0169 70.0169  71.5651  71.5651 71.5651 ] def
/MHighAngles [  18.4349 18.4349 18.4349  19.9831 19.9831  18.4349  18.4349 18.4349 ] def
/YHighTDot   [  false   false   true     false   false    true     true    false   ] def
/PatFreq     [	10.5833 10.0     9.4055  10.5833 10.0	  10.5833  10.0	   9.375   ] def
%
% PostScript Level 2 printers contain an "Accurate Screens" feature which can
% improve process separation rendering at the expense of compute time. This 
% flag is ignored by PostScript Level 1 printers.
/FMUseAcccurateScreens true def
%
% The following PostScript procedure defines the spot function that Frame
% products will use for process separations. You may un-comment-out one of
% the alternative functions below, or use your own.
%
% Dot function
/FMSpotFunction {abs exch abs 2 copy add 1 gt 
		{1 sub dup mul exch 1 sub dup mul add 1 sub }
		{dup mul exch dup mul add 1 exch sub }ifelse } def
%
% Line function
% /FMSpotFunction { pop } def
%
% Elipse function
% /FMSpotFunction { dup 5 mul 8 div mul exch dup mul exch add 
%		sqrt 1 exch sub } def
%
%
/FMversion (5.5) def 
/fMLevel1 /languagelevel where {pop languagelevel} {1} ifelse 2 lt def
/FMPColor
	fMLevel1 {
		false
		/colorimage where {pop pop true} if
	} {
		true
	} ifelse
def
/FrameDict 400 dict def 
systemdict /errordict known not {/errordict 10 dict def
		errordict /rangecheck {stop} put} if
% The readline in PS 23.0 doesn't recognize cr's as nl's on AppleTalk
FrameDict /tmprangecheck errordict /rangecheck get put 
errordict /rangecheck {FrameDict /bug true put} put 
FrameDict /bug false put 
mark 
% Some PS machines read past the CR, so keep the following 3 lines together!
currentfile 5 string readline
00
0000000000
cleartomark 
errordict /rangecheck FrameDict /tmprangecheck get put 
FrameDict /bug get { 
	/readline {
		/gstring exch def
		/gfile exch def
		/gindex 0 def
		{
			gfile read pop 
			dup 10 eq {exit} if 
			dup 13 eq {exit} if 
			gstring exch gindex exch put 
			/gindex gindex 1 add def 
		} loop
		pop 
		gstring 0 gindex getinterval true 
		} bind def
	} if
/FMshowpage /showpage load def
/FMquit /quit load def
/FMFAILURE { 
	2 copy exch = = flush 
	FMshowpage 
	/Helvetica findfont 12 scalefont setfont
	72 200 moveto show
	72 220 moveto show
	FMshowpage 
	FMquit 
	} def 
/FMVERSION {
	FMversion ne {
		(Adobe Frame product version does not match ps_prolog!  Check installation;)
		(also check ~/fminit and ./fminit for old versions) FMFAILURE
		} if
	} def 
/fmConcatProcs
	{
	/proc2 exch cvlit def/proc1 exch cvlit def/newproc proc1 length proc2 length add array def
	newproc 0 proc1 putinterval newproc proc1 length proc2 putinterval newproc cvx
}def
FrameDict begin [
	/ALDsave
	/FMdicttop
	/FMoptop
	/FMpointsize
	/FMsetsize
	/FMsaveobject
	/b
	/bitmapsave
	/blut
	/bpside
	/bs
	/bstring
	/bwidth
	/c
	/cf
	/cs
	/cynu
	/depth
	/edown
	/fh
	/fillvals
	/fw
	/fx
	/fy
	/g
	/gfile
	/gindex
	/grnt
	/gryt
	/gstring
	/height
	/hh
	/i
	/im
	/indx
	/is
	/k
	/kk
	/landscape
	/lb
	/len
	/llx
	/lly
	/m
	/magu
	/manualfeed
	/n
	/offbits
	/onbits
	/organgle
	/orgbangle
	/orgbfreq
	/orgbproc
	/orgbxfer
	/orgfreq
	/orggangle
	/orggfreq
	/orggproc
	/orggxfer
	/orghalftone
	/orgmatrix
	/orgproc
	/orgrangle
	/orgrfreq
	/orgrproc
	/orgrxfer
	/orgxfer
	/pagesave
	/paperheight
	/papersizedict
	/paperwidth
	/pos
	/pwid
	/r
	/rad
	/redt
	/sl
	/str
	/tran
	/u
	/urx
	/ury
	/val
	/width
	/width
	/ws
	/ww
	/x
	/x1
	/x2
	/xindex
	/xpoint
	/xscale
	/xx
	/y
	/y1
	/y2
	/yelu
	/yindex
	/ypoint
	/yscale
	/yy
	/tintGray
] { 0 def } forall
/FmBD {bind def} bind def
systemdict /pdfmark known systemdict /currentdistillerparams known and {
	/fMAcrobat true def
	
	/FmPD /pdfmark load def
	
	
	/FmPT /show load def
	
	
	currentdistillerparams /CoreDistVersion get 2000 ge {
	
		
		/FmPD2 /pdfmark load def
		
		
		
		
		
%     
% Procedure /FmPA defines named destinations. 
% In order to accommodate all possible scenarios, FrameMaker defines named destinations
% for each paragraph, which allows links to arbitrary points in already generated
% PDF documents. This feature may cause larger PDF files to be created. 
% The fmCG flag tells Distiller whether to create named destinations for each 
% paragraph. This prolog defines two versions of this flag. One of these versions must be
% commented out, and the other must be uncommented.
%     
% The following fmCG flag will cause Distiller to create a named destination for
% each paragraph. 
%     
/fmCG { false } FmBD
%     
% The following fmCG flag will cause Distiller to create a named destination only
% for each paragraph known to be a destination. If you do not want Distiller to create
% named destinations for each paragraph (thus creating smaller sized PDF documents), 
% uncomment the following statement and comment out the previous statement. 
% CAUTION: By making the following statement active, you may lose some links in the
%          resulting PDF documents.
%     
%%/fmCG { dup 127 string cvs 0 get (G) 0 get eq } FmBD 
% 
	  /FmND
	  { mark exch /Dest exch 5 3 roll /View [ /XYZ 5 -2 roll FmDC null ] /DEST FmPD 
	  }FmBD
	  /FmPA 
	  { fmCG
	    { pop pop pop }
	    { FmND } ifelse
	  } FmBD
	} {
		
		/FmPD2 /cleartomark load def
		/FmPA {pop pop pop}FmBD
		/FmND {pop pop pop}FmBD
	} ifelse
} {
	
	/fMAcrobat false def
	/FmPD /cleartomark load def
	/FmPD2 /cleartomark load def
	/FmPT /pop load def
	/FmPA {pop pop pop}FmBD
	/FmND {pop pop pop}FmBD
} ifelse
/FmDC {
	transform fMDefaultMatrix defaultmatrix itransform cvi exch cvi exch
}FmBD
/FmBx {
	dup 3 index lt {3 1 roll exch} if 
	1 index 4 index lt {4 -1 roll 3 1 roll exch 4 1 roll} if
}FmBD
/FMnone 0 def
/FMcyan 1 def
/FMmagenta 2 def
/FMyellow 3 def
/FMblack 4 def
/FMcustom 5 def
/fMNegative false def 
/FrameSepIs FMnone def 
/FrameSepBlack 0 def
/FrameSepYellow 0 def
/FrameSepMagenta 0 def
/FrameSepCyan 0 def
/FrameSepRed 1 def
/FrameSepGreen 1 def
/FrameSepBlue 1 def
/FrameCurGray 1 def
/FrameCurPat null def
/FrameCurColors [ 0 0 0 1 0 0 0 1] def 
/FrameColorEpsilon .001 def	
/eqepsilon {		
	sub dup 0 lt {neg} if
	FrameColorEpsilon le
} bind def
/FrameCmpColorsCMYK { 
	2 copy 0 get exch 0 get eqepsilon {
		2 copy 1 get exch 1 get eqepsilon {
			2 copy 2 get exch 2 get eqepsilon {
				3 get exch 3 get eqepsilon
			} {pop pop false} ifelse
		}{pop pop false} ifelse
	} {pop pop false} ifelse
} bind def
/FrameCmpColorsRGB { 
	2 copy 4 get exch 0 get eqepsilon {
		2 copy 5 get exch 1 get eqepsilon {
			6 get exch 2 get eqepsilon
		}{pop pop false} ifelse
	} {pop pop false} ifelse
} bind def
/RGBtoCMYK { 
	1 exch sub 
	3 1 roll 
	1 exch sub 
	3 1 roll 
	1 exch sub 
	3 1 roll 
	3 copy 
	2 copy 
	le { pop } { exch pop } ifelse 
	2 copy 
	le { pop } { exch pop } ifelse 
	dup dup dup 
	6 1 roll 
	4 1 roll 
	7 1 roll 
	sub 
	6 1 roll 
	sub 
	5 1 roll 
	sub 
	4 1 roll 
} bind def
/CMYKtoRGB { 
	dup dup 4 -1 roll add 						  
	5 1 roll 3 -1 roll add 						  
	4 1 roll add 								  
	1 exch sub dup 0 lt {pop 0} if 3 1 roll 	  
	1 exch sub dup 0 lt {pop 0} if exch 	      
	1 exch sub dup 0 lt {pop 0} if exch	  		  
} bind def
/FrameSepInit {
	1.0 RealSetgray
} bind def
/FrameSetSepColor { 
	/FrameSepBlue exch def
	/FrameSepGreen exch def
	/FrameSepRed exch def
	/FrameSepBlack exch def
	/FrameSepYellow exch def
	/FrameSepMagenta exch def
	/FrameSepCyan exch def
	/FrameSepIs FMcustom def
	setCurrentScreen	
} bind def
/FrameSetCyan {
	/FrameSepBlue 1.0 def
	/FrameSepGreen 1.0 def
	/FrameSepRed 0.0 def
	/FrameSepBlack 0.0 def
	/FrameSepYellow 0.0 def
	/FrameSepMagenta 0.0 def
	/FrameSepCyan 1.0 def
	/FrameSepIs FMcyan def
	setCurrentScreen	
} bind def
 
/FrameSetMagenta {
	/FrameSepBlue 1.0 def
	/FrameSepGreen 0.0 def
	/FrameSepRed 1.0 def
	/FrameSepBlack 0.0 def
	/FrameSepYellow 0.0 def
	/FrameSepMagenta 1.0 def
	/FrameSepCyan 0.0 def
	/FrameSepIs FMmagenta def
	setCurrentScreen
} bind def
 
/FrameSetYellow {
	/FrameSepBlue 0.0 def
	/FrameSepGreen 1.0 def
	/FrameSepRed 1.0 def
	/FrameSepBlack 0.0 def
	/FrameSepYellow 1.0 def
	/FrameSepMagenta 0.0 def
	/FrameSepCyan 0.0 def
	/FrameSepIs FMyellow def
	setCurrentScreen
} bind def
 
/FrameSetBlack {
	/FrameSepBlue 0.0 def
	/FrameSepGreen 0.0 def
	/FrameSepRed 0.0 def
	/FrameSepBlack 1.0 def
	/FrameSepYellow 0.0 def
	/FrameSepMagenta 0.0 def
	/FrameSepCyan 0.0 def
	/FrameSepIs FMblack def
	setCurrentScreen
} bind def
 
/FrameNoSep { 
	/FrameSepIs FMnone def
	setCurrentScreen
} bind def
/FrameSetSepColors { 
	FrameDict begin
	[ exch 1 add 1 roll ]
	/FrameSepColors  
	exch def end
	} bind def
/FrameColorInSepListCMYK { 
	FrameSepColors {  
       		exch dup 3 -1 roll 
       		FrameCmpColorsCMYK 
       		{ pop true exit } if
    	} forall 
	dup true ne {pop false} if
	} bind def
/FrameColorInSepListRGB { 
	FrameSepColors {  
       		exch dup 3 -1 roll 
       		FrameCmpColorsRGB 
       		{ pop true exit } if
    	} forall 
	dup true ne {pop false} if
	} bind def
/RealSetgray /setgray load def
/RealSetrgbcolor /setrgbcolor load def
/RealSethsbcolor /sethsbcolor load def
end 
/setgray { 
	FrameDict begin
	FrameSepIs FMnone eq
		{ RealSetgray } 
		{ 
		FrameSepIs FMblack eq 
			{ RealSetgray } 
			{ FrameSepIs FMcustom eq 
			  FrameSepRed 0 eq and
			  FrameSepGreen 0 eq and
			  FrameSepBlue 0 eq and {
			  	RealSetgray
			  } {
				1 RealSetgray pop 
			  } ifelse
			} ifelse
		} ifelse
	end
} bind def
/setrgbcolor { 
	FrameDict begin
	FrameSepIs FMnone eq
	{  RealSetrgbcolor }
	{
		3 copy [ 4 1 roll ] 
		FrameColorInSepListRGB
		{
				FrameSepBlue eq exch 
			 	FrameSepGreen eq and exch 
			 	FrameSepRed eq and
			 	{ 0 } { 1 } ifelse
		}
		{
			FMPColor {
				RealSetrgbcolor
				currentcmykcolor
			} {
				RGBtoCMYK
			} ifelse
			FrameSepIs FMblack eq
			{1.0 exch sub 4 1 roll pop pop pop} {
			FrameSepIs FMyellow eq
			{pop 1.0 exch sub 3 1 roll pop pop} {
			FrameSepIs FMmagenta eq
			{pop pop 1.0 exch sub exch pop } {
			FrameSepIs FMcyan eq
			{pop pop pop 1.0 exch sub } 
			{pop pop pop pop 1} ifelse } ifelse } ifelse } ifelse 
		} ifelse
		RealSetgray
	} 
	ifelse
	end
} bind def
/sethsbcolor {
	FrameDict begin
	FrameSepIs FMnone eq 
	{ RealSethsbcolor } 
	{
		RealSethsbcolor 
		currentrgbcolor  
		setrgbcolor 
	} 
	ifelse
	end
} bind def
FrameDict begin
/setcmykcolor where {
	pop /RealSetcmykcolor /setcmykcolor load def
} {
	/RealSetcmykcolor {
		4 1 roll
		3 { 3 index add 0 max 1 min 1 exch sub 3 1 roll} repeat 
		RealSetrgbcolor pop
	} bind def
} ifelse
userdict /setcmykcolor { 
		FrameDict begin
		FrameSepIs FMnone eq
		{ RealSetcmykcolor } 
		{
			4 copy [ 5 1 roll ]
			FrameColorInSepListCMYK
			{
				FrameSepBlack eq exch 
				FrameSepYellow eq and exch 
				FrameSepMagenta eq and exch 
				FrameSepCyan eq and 
				{ 0 } { 1 } ifelse
			}
			{
				FrameSepIs FMblack eq
				{1.0 exch sub 4 1 roll pop pop pop} {
				FrameSepIs FMyellow eq
				{pop 1.0 exch sub 3 1 roll pop pop} {
				FrameSepIs FMmagenta eq
				{pop pop 1.0 exch sub exch pop } {
				FrameSepIs FMcyan eq
				{pop pop pop 1.0 exch sub } 
				{pop pop pop pop 1} ifelse } ifelse } ifelse } ifelse 
			} ifelse
			RealSetgray
		}
		ifelse
		end
	} bind put
fMLevel1 { 
	
	
	
	/patScreenDict 7 dict dup begin
		<0f1e3c78f0e1c387> [ 45  { pop } {exch pop} 		.5   2 sqrt] FmBD
		<0f87c3e1f0783c1e> [ 135 { pop } {exch pop}			.5   2 sqrt] FmBD
		<cccccccccccccccc> [ 0   { pop } dup				.5   2	   ] FmBD
		<ffff0000ffff0000> [ 90  { pop } dup				.5   2	   ] FmBD
		<8142241818244281> [ 45  { 2 copy lt {exch} if pop}	dup .75  2 sqrt] FmBD
		<03060c183060c081> [ 45  { pop } {exch pop}			.875 2 sqrt] FmBD
		<8040201008040201> [ 135 { pop } {exch pop}			.875 2 sqrt] FmBD
	end def
} { 
	
	/patProcDict 5 dict dup begin
		<0f1e3c78f0e1c387> { 3 setlinewidth -1 -1 moveto 9 9 lineto stroke 
											4 -4 moveto 12 4 lineto stroke
											-4 4 moveto 4 12 lineto stroke} bind def
		<0f87c3e1f0783c1e> { 3 setlinewidth -1 9 moveto 9 -1 lineto stroke 
											-4 4 moveto 4 -4 lineto stroke
											4 12 moveto 12 4 lineto stroke} bind def
		<8142241818244281> { 1 setlinewidth -1 9 moveto 9 -1 lineto stroke
											-1 -1 moveto 9 9 lineto stroke } bind def
		<03060c183060c081> { 1 setlinewidth -1 -1 moveto 9 9 lineto stroke 
											4 -4 moveto 12 4 lineto stroke
											-4 4 moveto 4 12 lineto stroke} bind def
		<8040201008040201> { 1 setlinewidth -1 9 moveto 9 -1 lineto stroke 
											-4 4 moveto 4 -4 lineto stroke
											4 12 moveto 12 4 lineto stroke} bind def
	end def
	/patDict 15 dict dup begin
		/PatternType 1 def		
		/PaintType 2 def		
		/TilingType 3 def		
		/BBox [ 0 0 8 8 ] def 	
		/XStep 8 def			
		/YStep 8 def			
		/PaintProc {
			begin
			patProcDict bstring known {
				patProcDict bstring get exec
			} {
				8 8 true [1 0 0 -1 0 8] bstring imagemask
			} ifelse
			end
		} bind def
	end def
} ifelse
/tintCMYK {
	1 tintGray sub FrameCurColors 0 4 getinterval aload pop 	
	4 index mul 5 1 roll										
	3 index mul 5 1 roll										
	2 index mul 5 1 roll										
	mul 4 1 roll												
}bind def
/tintRGB {
	1 tintGray sub FrameCurColors 4 3 getinterval aload pop 	
	1 exch sub 3 index mul 1 exch sub 4 1 roll					
	1 exch sub 2 index mul 1 exch sub 4 1 roll					
	1 exch sub mul 1 exch sub 3 1 roll							
}bind def
/combineColor {
	/tintGray 1 1 FrameCurGray sub FrameCurColors 7 get mul sub def
    FrameSepIs FMnone eq
	{
		graymode fMLevel1 or not {
			
			[/Pattern [/DeviceCMYK]] setcolorspace
			tintCMYK FrameCurPat setcolor
		} {
			FrameCurColors 3 get 1.0 ge {
				tintGray RealSetgray
			} {
				fMAcrobat not FMPColor graymode and and {
					tintCMYK
					RealSetcmykcolor
				} {
					tintRGB
					RealSetrgbcolor
				} ifelse
			} ifelse
		} ifelse
	} { 
		FrameCurColors 0 4 getinterval aload
		FrameColorInSepListCMYK {
			FrameSepBlack eq exch 
			FrameSepYellow eq and exch 
			FrameSepMagenta eq and exch 
			FrameSepCyan eq and
			FrameSepIs FMcustom eq and
			{ tintGray } { 1 } ifelse
		} {
			FrameSepIs FMblack eq
			{tintGray 1.0 exch sub mul 1.0 exch sub 4 1 roll pop pop pop} {
			FrameSepIs FMyellow eq
			{pop tintGray 1.0 exch sub mul 1.0 exch sub 3 1 roll pop pop} {
			FrameSepIs FMmagenta eq
			{pop pop tintGray 1.0 exch sub mul 1.0 exch sub exch pop } {
			FrameSepIs FMcyan eq
			{pop pop pop tintGray 1.0 exch sub mul 1.0 exch sub } 
			{pop pop pop pop 1} ifelse } ifelse } ifelse } ifelse 
		} ifelse
		graymode fMLevel1 or not {
			
			[/Pattern [/DeviceGray]] setcolorspace
			FrameCurPat setcolor
		} { 
			graymode not fMLevel1 and {
				
				dup 1 lt {pop FrameCurGray} if
			} if
			RealSetgray
		} ifelse
	} ifelse
} bind def
/savematrix {
	orgmatrix currentmatrix pop
	} bind def
/restorematrix {
	orgmatrix setmatrix
	} bind def
/fMDefaultMatrix matrix def
/fMatrix2 matrix def
/dpi    72 0 fMDefaultMatrix defaultmatrix dtransform
    dup mul exch   dup mul add   sqrt def
	
/freq dpi dup 72 div round dup 0 eq {pop 1} if 8 mul div def
/sangle 1 0 fMDefaultMatrix defaultmatrix dtransform exch atan def
	sangle fMatrix2 rotate 
	fMDefaultMatrix defaultmatrix fMatrix2 concatmatrix 
	dup 0 get /sflipx exch def
	    3 get /sflipy exch def
/screenIndex {
	0 1 dpiranges length 1 sub { dup dpiranges exch get 1 sub dpi le {exit} {pop} ifelse } for
} bind def
/getCyanScreen {
	FMUseHighFrequencyScreens { CHighAngles CMHighFreqs} {CLowAngles CMLowFreqs} ifelse
		screenIndex dup 3 1 roll get 3 1 roll get /FMSpotFunction load
} bind def
/getMagentaScreen {
	FMUseHighFrequencyScreens { MHighAngles CMHighFreqs } {MLowAngles CMLowFreqs} ifelse
		screenIndex dup 3 1 roll get 3 1 roll get /FMSpotFunction load
} bind def
/getYellowScreen {
	FMUseHighFrequencyScreens { YHighTDot YHighFreqs} { YLowTDot YLowFreqs } ifelse
		screenIndex dup 3 1 roll get 3 1 roll get { 3 div
			{2 { 1 add 2 div 3 mul dup floor sub 2 mul 1 sub exch} repeat
			FMSpotFunction } } {/FMSpotFunction load } ifelse
			0.0 exch
} bind def
/getBlackScreen  {
	FMUseHighFrequencyScreens { KHighFreqs } { KLowFreqs } ifelse
		screenIndex get 45.0 /FMSpotFunction load 
} bind def
/getSpotScreen {
	getBlackScreen
} bind def
/getCompositeScreen {
	getBlackScreen
} bind def
/FMSetScreen 
	fMLevel1 { /setscreen load 
	}{ {
		8 dict begin
		/HalftoneType 1 def
		/SpotFunction exch def
		/Angle exch def
		/Frequency exch def
		/AccurateScreens FMUseAcccurateScreens def
		currentdict end sethalftone
	} bind } ifelse
def
/setDefaultScreen {
	fMLevel1 {
		FMPColor {
			orgrxfer cvx orggxfer cvx orgbxfer cvx orgxfer cvx setcolortransfer
		}
		{
			orgxfer cvx settransfer
		} ifelse
		orgfreq organgle orgproc cvx setscreen
	} {
		orghalftone sethalftone
	}ifelse
} bind def
/setCurrentScreen {
	FrameSepIs FMnone eq {
		FMUseDefaultNoSeparationScreen {
			setDefaultScreen
		} {
			getCompositeScreen FMSetScreen
		} ifelse
	} {
		FrameSepIs FMcustom eq {
			FMUseDefaultSpotSeparationScreen {
				setDefaultScreen
			} {
				getSpotScreen FMSetScreen
			} ifelse
		} {
			FMUseDefaultProcessSeparationScreen {
				setDefaultScreen
			} {
				FrameSepIs FMcyan eq {
					getCyanScreen FMSetScreen
				} {
					FrameSepIs FMmagenta eq {
						getMagentaScreen FMSetScreen
					} {
						FrameSepIs FMyellow eq {
							getYellowScreen FMSetScreen
						} {
							getBlackScreen FMSetScreen
						} ifelse
					} ifelse
				} ifelse
			} ifelse
		} ifelse
	} ifelse 
} bind def
end
	
/FMDOCUMENT { 
	array /FMfonts exch def 
	dup 1 gt {/#copies exch def} {pop} ifelse
	FrameDict begin
	0 ne /manualfeed exch def
	/paperheight exch def
	/paperwidth exch def
	0 ne /fMNegative exch def 
	0 ne /edown exch def 
	/yscale exch def
	/xscale exch def
	fMLevel1 {
		manualfeed {setmanualfeed} if
		/FMdicttop countdictstack 1 add def 
		/FMoptop count def 
		setpapername 
		manualfeed {true} {papersize} ifelse 
		{manualpapersize} {false} ifelse 
		{desperatepapersize} {false} ifelse 
		{papersizefailure} if
		count -1 FMoptop {pop pop} for
		countdictstack -1 FMdicttop {pop end} for 
		}
		{2 dict
		 dup /PageSize [paperwidth paperheight] put
		 manualfeed {dup /ManualFeed manualfeed put} if
		 {setpagedevice} stopped {papersizefailure} if
		}
	ifelse 
	
	fMLevel1 not {
		/orghalftone currenthalftone def
	}if 
	
	FMPColor {
		currentcolorscreen
			cvlit /orgproc exch def
				  /organgle exch def 
				  /orgfreq exch def
			cvlit /orgbproc exch def
				  /orgbangle exch def 
				  /orgbfreq exch def
			cvlit /orggproc exch def
				  /orggangle exch def 
				  /orggfreq exch def
			cvlit /orgrproc exch def
				  /orgrangle exch def 
				  /orgrfreq exch def
			currentcolortransfer 
			fMNegative {
				1 1 4 { 
					pop { 1 exch sub } fmConcatProcs 4 1 roll
				} for
				4 copy
				setcolortransfer
			} if
			cvlit /orgxfer exch def
			cvlit /orgbxfer exch def
			cvlit /orggxfer exch def
			cvlit /orgrxfer exch def
	} {
		currentscreen 
			cvlit /orgproc exch def
				  /organgle exch def 
				  /orgfreq exch def
				  
		currenttransfer 
		fMNegative {
			{ 1 exch sub } fmConcatProcs
			dup settransfer
		} if 
		cvlit /orgxfer exch def
	} ifelse
	end 
} def 
/FMENDDOCUMENT {
	FMDocSave restore	
} def
/FMBEGINPAGE { 
	FrameDict begin 
	/pagesave save def
	3.86 setmiterlimit
	0 0 moveto paperwidth 0 lineto paperwidth paperheight lineto 
	0 paperheight lineto 0 0 lineto 1 setgray fill
	/landscape exch 0 ne def
	landscape { 
		90 rotate 0 exch dup /pwid exch def neg translate pop 
	}{
		pop /pwid exch def
	} ifelse
	edown { [-1 0 0 1 pwid 0] concat } if
	xscale yscale scale
	/orgmatrix matrix def
	gsave 
} def 
/FMENDPAGE {
	grestore 
	pagesave restore
	end 
	showpage
	} def 
/FMFONTDEFINE { 
	FrameDict begin
	findfont 
	ReEncode 
	1 index exch 
	definefont 
	FMfonts 3 1 roll 
	put
	end 
	} def 
/FMFILLS {
	FrameDict begin dup
	array /fillvals exch def
	dict /patCache exch def
	end 
	} def 
/FMFILL {
	FrameDict begin
	 fillvals 3 1 roll put
	end 
	} def 
/FMNORMALIZEGRAPHICS { 
	newpath
	1 setlinewidth
	0 setlinecap
	0 0 0 sethsbcolor
	0 setgray 
	} bind def
/FMBEGINEPSF { 
	end 
	/FMEPSF save def 
	/showpage {} def 
	FMNORMALIZEGRAPHICS 
	[/fy /fx /fh /fw /ury /urx /lly /llx] {exch def} forall 
	fx fw 2 div add fy fh 2 div add  translate
	rotate
	fw 2 div neg fh 2 div neg translate
	fw urx llx sub div fh ury lly sub div scale 
	llx neg lly neg translate 
	/FMdicttop countdictstack 1 add def 
	/FMoptop count def 
	} bind def
/FMENDEPSF {
	count -1 FMoptop {pop pop} for 
	countdictstack -1 FMdicttop {pop end} for 
	FMEPSF restore
	FrameDict begin 
	} bind def
FrameDict begin 
/setmanualfeed {
%%BeginFeature: *ManualFeed True
	 statusdict /manualfeed true put
%%EndFeature
	} bind def
/max {2 copy lt {exch} if pop} bind def
/min {2 copy gt {exch} if pop} bind def
/inch {72 mul} def
/pagedimen { 
	paperheight sub abs 16 lt exch 
	paperwidth sub abs 16 lt and
	{/papername exch def} {pop} ifelse
	} bind def
/setpapername { 
	/papersizedict 14 dict def 
	papersizedict begin
	/papername /unknown def 
		/Letter 8.5 inch 11.0 inch pagedimen
		/LetterSmall 7.68 inch 10.16 inch pagedimen
		/Tabloid 11.0 inch 17.0 inch pagedimen
		/Ledger 17.0 inch 11.0 inch pagedimen
		/Legal 8.5 inch 14.0 inch pagedimen
		/Statement 5.5 inch 8.5 inch pagedimen
		/Executive 7.5 inch 10.0 inch pagedimen
		/A3 11.69 inch 16.5 inch pagedimen
		/A4 8.26 inch 11.69 inch pagedimen
		/A4Small 7.47 inch 10.85 inch pagedimen
		/B4 10.125 inch 14.33 inch pagedimen
		/B5 7.16 inch 10.125 inch pagedimen
	end
	} bind def
/papersize {
	papersizedict begin
		/Letter {lettertray letter} def
		/LetterSmall {lettertray lettersmall} def
		/Tabloid {11x17tray 11x17} def
		/Ledger {ledgertray ledger} def
		/Legal {legaltray legal} def
		/Statement {statementtray statement} def
		/Executive {executivetray executive} def
		/A3 {a3tray a3} def
		/A4 {a4tray a4} def
		/A4Small {a4tray a4small} def
		/B4 {b4tray b4} def
		/B5 {b5tray b5} def
		/unknown {unknown} def
	papersizedict dup papername known {papername} {/unknown} ifelse get
	end
	statusdict begin stopped end 
	} bind def
/manualpapersize {
	papersizedict begin
		/Letter {letter} def
		/LetterSmall {lettersmall} def
		/Tabloid {11x17} def
		/Ledger {ledger} def
		/Legal {legal} def
		/Statement {statement} def
		/Executive {executive} def
		/A3 {a3} def
		/A4 {a4} def
		/A4Small {a4small} def
		/B4 {b4} def
		/B5 {b5} def
		/unknown {unknown} def
	papersizedict dup papername known {papername} {/unknown} ifelse get
	end
	stopped 
	} bind def
/desperatepapersize {
	
	mark
	statusdict begin 
		/setpageparams where {
			pop
			paperwidth paperheight 0 1 
			{setpageparams} stopped 
		} { 
			true 
		} ifelse
		
		{
			
			/setpagedevice where {
				pop 
				1 dict dup begin
					/PageSize [ paperwidth paperheight ] def
				end 
				{setpagedevice} stopped
			} {
				true	
			} ifelse
		} {
			false		
		} ifelse 
	end
	{cleartomark true}{cleartomark false}ifelse
} bind def
/papersizefailure {
	FMAllowPaperSizeMismatch not
		{
(The requested paper size is not available in any currently-installed tray)
(Edit the PS file to "FMAllowPaperSizeMismatch true" to use default tray)
		 FMFAILURE } if
	} def
/DiacriticEncoding [
/.notdef /.notdef /.notdef /.notdef /.notdef /.notdef /.notdef
/.notdef /.notdef /.notdef /.notdef /.notdef /.notdef /.notdef
/.notdef /.notdef /.notdef /.notdef /.notdef /.notdef /.notdef
/.notdef /.notdef /.notdef /.notdef /.notdef /.notdef /.notdef
/.notdef /.notdef /.notdef /.notdef /space /exclam /quotedbl
/numbersign /dollar /percent /ampersand /quotesingle /parenleft
/parenright /asterisk /plus /comma /hyphen /period /slash /zero /one
/two /three /four /five /six /seven /eight /nine /colon /semicolon
/less /equal /greater /question /at /A /B /C /D /E /F /G /H /I /J /K
/L /M /N /O /P /Q /R /S /T /U /V /W /X /Y /Z /bracketleft /backslash
/bracketright /asciicircum /underscore /grave /a /b /c /d /e /f /g /h
/i /j /k /l /m /n /o /p /q /r /s /t /u /v /w /x /y /z /braceleft /bar
/braceright /asciitilde /.notdef /Adieresis /Aring /Ccedilla /Eacute
/Ntilde /Odieresis /Udieresis /aacute /agrave /acircumflex /adieresis
/atilde /aring /ccedilla /eacute /egrave /ecircumflex /edieresis
/iacute /igrave /icircumflex /idieresis /ntilde /oacute /ograve
/ocircumflex /odieresis /otilde /uacute /ugrave /ucircumflex
/udieresis /dagger /.notdef /cent /sterling /section /bullet
/paragraph /germandbls /registered /copyright /trademark /acute
/dieresis /.notdef /AE /Oslash /.notdef /.notdef /.notdef /.notdef
/yen /.notdef /.notdef /.notdef /.notdef /.notdef /.notdef
/ordfeminine /ordmasculine /.notdef /ae /oslash /questiondown
/exclamdown /logicalnot /.notdef /florin /.notdef /.notdef
/guillemotleft /guillemotright /ellipsis /.notdef /Agrave /Atilde
/Otilde /OE /oe /endash /emdash /quotedblleft /quotedblright
/quoteleft /quoteright /.notdef /.notdef /ydieresis /Ydieresis
/fraction /currency /guilsinglleft /guilsinglright /fi /fl /daggerdbl
/periodcentered /quotesinglbase /quotedblbase /perthousand
/Acircumflex /Ecircumflex /Aacute /Edieresis /Egrave /Iacute
/Icircumflex /Idieresis /Igrave /Oacute /Ocircumflex /.notdef /Ograve
/Uacute /Ucircumflex /Ugrave /dotlessi /circumflex /tilde /macron
/breve /dotaccent /ring /cedilla /hungarumlaut /ogonek /caron
] def
/ReEncode { 
	dup 
	length 
	dict begin 
	{
	1 index /FID ne 
		{def} 
		{pop pop} ifelse 
	} forall 
	0 eq {/Encoding DiacriticEncoding def} if 
	currentdict 
	end 
	} bind def
FMPColor 
	
	{
	/BEGINBITMAPCOLOR { 
		BITMAPCOLOR} def
	/BEGINBITMAPCOLORc { 
		BITMAPCOLORc} def
	/BEGINBITMAPTRUECOLOR { 
		BITMAPTRUECOLOR } def
	/BEGINBITMAPTRUECOLORc { 
		BITMAPTRUECOLORc } def
	/BEGINBITMAPCMYK { 
		BITMAPCMYK } def
	/BEGINBITMAPCMYKc { 
		BITMAPCMYKc } def
	}
	
	{
	/BEGINBITMAPCOLOR { 
		BITMAPGRAY} def
	/BEGINBITMAPCOLORc { 
		BITMAPGRAYc} def
	/BEGINBITMAPTRUECOLOR { 
		BITMAPTRUEGRAY } def
	/BEGINBITMAPTRUECOLORc { 
		BITMAPTRUEGRAYc } def
	/BEGINBITMAPCMYK { 
		BITMAPCMYKGRAY } def
	/BEGINBITMAPCMYKc { 
		BITMAPCMYKGRAYc } def
	}
ifelse
/K { 
	FMPrintAllColorsAsBlack {
		8 1 roll
		dup 1 eq 2 index 1 eq and 3 index 1 eq and not
			{7 {pop} repeat 0 0 0 1 0 0 0} if
		8 -1 roll
	} if 
	FrameCurColors astore 
	pop combineColor
} bind def
/graymode true def
fMLevel1 {
	/fmGetFlip {
		fMatrix2 exch get mul 0 lt { -1 } { 1 } ifelse
	} FmBD
} if
/setPatternMode {
	fMLevel1 {
		2 index patScreenDict exch known {
			pop pop
			patScreenDict exch get aload pop 
			freq 								
			mul									
			5 2 roll							
			fMatrix2 currentmatrix 1 get 0 ne {
				3 -1 roll 90 add 3 1 roll 		
				sflipx 1 fmGetFlip sflipy 2 fmGetFlip neg mul
			} {  								
				sflipx 0 fmGetFlip sflipy 3 fmGetFlip mul 
			} ifelse
			0 lt {exch pop} {pop} ifelse 		
			fMNegative { 
				{neg} fmConcatProcs 			
			} if
			bind
			
			
			
			systemdict /setscreen get exec		
			/FrameCurGray exch def
		} {
			/bwidth  exch def
			/bpside  exch def
			/bstring exch def
			/onbits 0 def  /offbits 0 def
			freq sangle landscape {90 add} if 
				{/ypoint exch def
				 /xpoint exch def
				 /xindex xpoint 1 add 2 div bpside mul cvi def
				 /yindex ypoint 1 add 2 div bpside mul cvi def
				 bstring yindex bwidth mul xindex 8 idiv add get
				 1 7 xindex 8 mod sub bitshift and 0 ne fMNegative {not} if
				 {/onbits  onbits  1 add def 1}
				 {/offbits offbits 1 add def 0}
				 ifelse
				}
				setscreen
			offbits offbits onbits add dup 0 ne {div} {pop pop .5} ifelse fMNegative {1.0 exch sub} if
			/FrameCurGray exch def
		} ifelse
	} { 
		pop pop
		dup patCache exch known {
			patCache exch get
		} { 
			dup
			patDict /bstring 3 -1 roll put
			patDict 
			9 PatFreq screenIndex get div dup matrix scale
			makepattern
			dup 
			patCache 4 -1 roll 3 -1 roll put
		} ifelse
		/FrameCurGray 0 def
		/FrameCurPat exch def
	} ifelse
	/graymode false def
	combineColor
} bind def
/setGrayScaleMode {
	graymode not {
		/graymode true def
		fMLevel1 {
			setCurrentScreen
		} if
	} if
	/FrameCurGray exch def
	combineColor
} bind def
/normalize {
	transform round exch round exch itransform
	} bind def
/dnormalize {
	dtransform round exch round exch idtransform
	} bind def
/lnormalize { 
	0 dtransform exch cvi 2 idiv 2 mul 1 add exch idtransform pop
	} bind def
/H { 
	lnormalize setlinewidth
	} bind def
/Z {
	setlinecap
	} bind def
	
/PFill {
	graymode fMLevel1 or not {
		gsave 1 setgray eofill grestore
	} if
} bind def
/PStroke {
	graymode fMLevel1 or not {
		gsave 1 setgray stroke grestore
	} if
	stroke
} bind def
/X { 
	fillvals exch get
	dup type /stringtype eq
	{8 1 setPatternMode} 
	{setGrayScaleMode}
	ifelse
	} bind def
/V { 
	PFill gsave eofill grestore
	} bind def
/Vclip {
	clip
	} bind def
/Vstrk {
	currentlinewidth exch setlinewidth PStroke setlinewidth
	} bind def
/N { 
	PStroke
	} bind def
/Nclip {
	strokepath clip newpath
	} bind def
/Nstrk {
	currentlinewidth exch setlinewidth PStroke setlinewidth
	} bind def
/M {newpath moveto} bind def
/E {lineto} bind def
/D {curveto} bind def
/O {closepath} bind def
/L { 
 	/n exch def
	newpath
	normalize
	moveto 
	2 1 n {pop normalize lineto} for
	} bind def
/Y { 
	L 
	closepath
	} bind def
/R { 
	/y2 exch def
	/x2 exch def
	/y1 exch def
	/x1 exch def
	x1 y1
	x2 y1
	x2 y2
	x1 y2
	4 Y 
	} bind def
/rarc 
	{rad 
	 arcto
	} bind def
/RR { 
	/rad exch def
	normalize
	/y2 exch def
	/x2 exch def
	normalize
	/y1 exch def
	/x1 exch def
	mark
	newpath
	{
	x1 y1 rad add moveto
	x1 y2 x2 y2 rarc
	x2 y2 x2 y1 rarc
	x2 y1 x1 y1 rarc
	x1 y1 x1 y2 rarc
	closepath
	} stopped {x1 y1 x2 y2 R} if 
	cleartomark
	} bind def
/RRR { 
	/rad exch def
	normalize /y4 exch def /x4 exch def
	normalize /y3 exch def /x3 exch def
	normalize /y2 exch def /x2 exch def
	normalize /y1 exch def /x1 exch def
	newpath
	normalize moveto 
	mark
	{
	x2 y2 x3 y3 rarc
	x3 y3 x4 y4 rarc
	x4 y4 x1 y1 rarc
	x1 y1 x2 y2 rarc
	closepath
	} stopped
	 {x1 y1 x2 y2 x3 y3 x4 y4 newpath moveto lineto lineto lineto closepath} if
	cleartomark
	} bind def
/C { 
	grestore
	gsave
	R 
	clip
	setCurrentScreen
} bind def
/CP { 
	grestore
	gsave
	Y 
	clip
	setCurrentScreen
} bind def
/F { 
	FMfonts exch get
	[FMsetsize 0 0 FMpointsize 0 0] makefont
	setfont
	} bind def
/Q { 
	/FMpointsize exch def
	/FMsetsize FMpointsize def
	F 
	} bind def
/QQ { 
	/FMsetsize exch def
	/FMpointsize exch def
	F 
	} bind def
/T { 
	moveto show
	} bind def
/RF { 
	rotate
	0 ne {-1 1 scale} if
	} bind def
/TF { 
	gsave
	moveto 
	RF
	show
	grestore
	} bind def
/P { 
	moveto
	0 32 3 2 roll widthshow
	} bind def
/PF { 
	gsave
	moveto 
	RF
	0 32 3 2 roll widthshow
	grestore
	} bind def
/S { 
	moveto
	0 exch ashow
	} bind def
/SF { 
	gsave
	moveto
	RF
	0 exch ashow
	grestore
	} bind def
/B { 
	moveto
	0 32 4 2 roll 0 exch awidthshow
	} bind def
/BF { 
	gsave
	moveto
	RF
	0 32 4 2 roll 0 exch awidthshow
	grestore
	} bind def
/G { 
	gsave
	newpath
	normalize translate 0.0 0.0 moveto 
	dnormalize scale 
	0.0 0.0 1.0 5 3 roll arc 
	closepath 
	PFill fill
	grestore
	} bind def
/Gstrk {
	savematrix
    newpath
    2 index 2 div add exch 3 index 2 div sub exch 
    normalize 2 index 2 div sub exch 3 index 2 div add exch 
    translate
    scale 
    0.0 0.0 1.0 5 3 roll arc 
    restorematrix
    currentlinewidth exch setlinewidth PStroke setlinewidth
    } bind def
/Gclip { 
	newpath
	savematrix
	normalize translate 0.0 0.0 moveto 
	dnormalize scale 
	0.0 0.0 1.0 5 3 roll arc 
	closepath 
	clip newpath
	restorematrix
	} bind def
/GG { 
	gsave
	newpath
	normalize translate 0.0 0.0 moveto 
	rotate 
	dnormalize scale 
	0.0 0.0 1.0 5 3 roll arc 
	closepath
	PFill
	fill
	grestore
	} bind def
/GGclip { 
	savematrix
	newpath
    normalize translate 0.0 0.0 moveto 
    rotate 
    dnormalize scale 
    0.0 0.0 1.0 5 3 roll arc 
    closepath
	clip newpath
	restorematrix
	} bind def
/GGstrk { 
	savematrix
    newpath
    normalize translate 0.0 0.0 moveto 
    rotate 
    dnormalize scale 
    0.0 0.0 1.0 5 3 roll arc 
    closepath 
	restorematrix
    currentlinewidth exch setlinewidth PStroke setlinewidth
	} bind def
/A { 
	gsave
	savematrix
	newpath
	2 index 2 div add exch 3 index 2 div sub exch 
	normalize 2 index 2 div sub exch 3 index 2 div add exch 
	translate 
	scale 
	2 copy 0.0 0.0 1.0 5 3 roll arc 
	round cvi 360 mod exch round cvi 360 mod eq {closepath} if 
	restorematrix
	PStroke
	grestore
	} bind def
/Aclip {
	newpath
	savematrix
	normalize translate 0.0 0.0 moveto 
	dnormalize scale 
	0.0 0.0 1.0 5 3 roll arc 
	closepath 
	strokepath clip newpath
	restorematrix
} bind def
/Astrk {
	Gstrk
} bind def
/AA { 
	gsave
	savematrix
	newpath
	
	3 index 2 div add exch 4 index 2 div sub exch 
	
	normalize 3 index 2 div sub exch 4 index 2 div add exch
	translate 
	rotate 
	scale 
	0.0 0.0 1.0 5 3 roll arc 
	restorematrix
	PStroke
	grestore
	} bind def
/AAclip {
	savematrix
	newpath
    normalize translate 0.0 0.0 moveto 
    rotate 
    dnormalize scale 
    0.0 0.0 1.0 5 3 roll arc 
    closepath
	strokepath clip newpath
	restorematrix
} bind def
/AAstrk {
	GGstrk
} bind def
/BEGINPRINTCODE { 
	/FMdicttop countdictstack 1 add def 
	/FMoptop count 7 sub def 
	/FMsaveobject save def
	userdict begin 
	/showpage {} def 
	FMNORMALIZEGRAPHICS 
	3 index neg 3 index neg translate
	} bind def
/ENDPRINTCODE {
	count -1 FMoptop {pop pop} for 
	countdictstack -1 FMdicttop {pop end} for 
	FMsaveobject restore 
	} bind def
/gn { 
	0 
	{	46 mul 
		cf read pop 
		32 sub 
		dup 46 lt {exit} if 
		46 sub add 
		} loop
	add 
	} bind def
/cfs { 
	/str sl string def 
	0 1 sl 1 sub {str exch val put} for 
	str def 
	} bind def
/ic [ 
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0223
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0223
	0
	{0 hx} {1 hx} {2 hx} {3 hx} {4 hx} {5 hx} {6 hx} {7 hx} {8 hx} {9 hx}
	{10 hx} {11 hx} {12 hx} {13 hx} {14 hx} {15 hx} {16 hx} {17 hx} {18 hx}
	{19 hx} {gn hx} {0} {1} {2} {3} {4} {5} {6} {7} {8} {9} {10} {11} {12}
	{13} {14} {15} {16} {17} {18} {19} {gn} {0 wh} {1 wh} {2 wh} {3 wh}
	{4 wh} {5 wh} {6 wh} {7 wh} {8 wh} {9 wh} {10 wh} {11 wh} {12 wh}
	{13 wh} {14 wh} {gn wh} {0 bl} {1 bl} {2 bl} {3 bl} {4 bl} {5 bl} {6 bl}
	{7 bl} {8 bl} {9 bl} {10 bl} {11 bl} {12 bl} {13 bl} {14 bl} {gn bl}
	{0 fl} {1 fl} {2 fl} {3 fl} {4 fl} {5 fl} {6 fl} {7 fl} {8 fl} {9 fl}
	{10 fl} {11 fl} {12 fl} {13 fl} {14 fl} {gn fl}
	] def
/ms { 
	/sl exch def 
	/val 255 def 
	/ws cfs 
	/im cfs 
	/val 0 def 
	/bs cfs 
	/cs cfs 
	} bind def
400 ms 
/ip { 
	is 
	0 
	cf cs readline pop 
	{	ic exch get exec 
		add 
		} forall 
	pop 
	
	} bind def
/rip { 
	   
	  
	  bis ris copy pop 
      is
      0
      cf cs readline pop 
      {       ic exch get exec 
              add 
              } forall 
	  pop pop 
	  ris gis copy pop 
	  dup is exch 
	  
      cf cs readline pop 
      {       ic exch get exec 
              add 
              } forall 
	  pop pop
	  gis bis copy pop 
	  dup add is exch 
	  
      cf cs readline pop 
      {       ic exch get exec 
              add 
              } forall 
      pop 
      
      } bind def
/rip4 { 
	   
	  
	  kis cis copy pop 
      is
      0
      cf cs readline pop 
      {       ic exch get exec 
              add 
              } forall 
	  pop pop 
	  cis mis copy pop 
	  dup is exch 
	  
      cf cs readline pop 
      {       ic exch get exec 
              add 
              } forall 
	  pop pop
	  mis yis copy pop 
	  dup dup add is exch 
	  
      cf cs readline pop 
      {       ic exch get exec 
              add 
              } forall 
	  pop pop
	  yis kis copy pop 
	  3 mul is exch 
	  
      cf cs readline pop 
      {       ic exch get exec 
              add 
              } forall 
      pop 
      
      } bind def
/wh { 
	/len exch def 
	/pos exch def 
	ws 0 len getinterval im pos len getinterval copy pop
	pos len 
	} bind def
/bl { 
	/len exch def 
	/pos exch def 
	bs 0 len getinterval im pos len getinterval copy pop
	pos len 
	} bind def
/s1 1 string def
/fl { 
	/len exch def 
	/pos exch def 
	/val cf s1 readhexstring pop 0 get def
	pos 1 pos len add 1 sub {im exch val put} for
	pos len 
	} bind def
/hx { 
	3 copy getinterval 
	cf exch readhexstring pop pop 
	} bind def
/wbytes { 
      dup dup
      8 gt { pop 8 idiv mul }
      { 8 eq {pop} {1 eq {7 add 8 idiv} {3 add 4 idiv} ifelse} ifelse } ifelse
	} bind def
/BEGINBITMAPBWc { 
	1 {} COMMONBITMAPc
	} bind def
/BEGINBITMAPGRAYc { 
	8 {} COMMONBITMAPc
	} bind def
/BEGINBITMAP2BITc { 
	2 {} COMMONBITMAPc
	} bind def
/COMMONBITMAPc { 
		 
	/cvtProc exch def
	/depth exch def
	gsave
	
	3 index 2 div add exch	
	4 index 2 div add exch	
	translate		
	rotate			
	1 index 2 div neg	
	1 index 2 div neg	
	translate		
	scale			
	/height exch def /width exch def
	/lb width depth wbytes def 
	sl lb lt {lb ms} if 
	/bitmapsave save def 
	cvtProc                
	/is im 0 lb getinterval def 
	ws 0 lb getinterval is copy pop 
	/cf currentfile def 
	width height depth [width 0 0 height neg 0 height] 
	{ip} image 
	bitmapsave restore 
	grestore
	} bind def
/BEGINBITMAPBW { 
	1 {} COMMONBITMAP
	} bind def
/BEGINBITMAPGRAY { 
	8 {} COMMONBITMAP
	} bind def
/BEGINBITMAP2BIT { 
	2 {} COMMONBITMAP
	} bind def
/COMMONBITMAP { 
	/cvtProc exch def
	/depth exch def
	gsave
	
	3 index 2 div add exch	
	4 index 2 div add exch	
	translate		
	rotate			
	1 index 2 div neg	
	1 index 2 div neg	
	translate		
	scale			
	/height exch def /width exch def
	/bitmapsave save def 
	cvtProc              
	/is width depth wbytes string def
	/cf currentfile def 
	width height depth [width 0 0 height neg 0 height] 
	{cf is readhexstring pop} image
	bitmapsave restore 
	grestore
	} bind def
/ngrayt 256 array def
/nredt 256 array def
/nbluet 256 array def
/ngreent 256 array def
fMLevel1 {
/colorsetup {
	currentcolortransfer
	/gryt exch def
	/blut exch def
	/grnt exch def
	/redt exch def
	0 1 255 {
		/indx exch def
		/cynu 1 red indx get 255 div sub def
		/magu 1 green indx get 255 div sub def
		/yelu 1 blue indx get 255 div sub def
		/kk cynu magu min yelu min def
		/u kk currentundercolorremoval exec def
%		/u 0 def
		nredt indx 1 0 cynu u sub max sub redt exec put
		ngreent indx 1 0 magu u sub max sub grnt exec put
		nbluet indx 1 0 yelu u sub max sub blut exec put
		ngrayt indx 1 kk currentblackgeneration exec sub gryt exec put
	} for
	{255 mul cvi nredt exch get}
	{255 mul cvi ngreent exch get}
	{255 mul cvi nbluet exch get}
	{255 mul cvi ngrayt exch get}
	setcolortransfer
	{pop 0} setundercolorremoval
	{} setblackgeneration
	} bind def
}
{
/colorSetup2 {
	[ /Indexed /DeviceRGB 255 
		{dup red exch get 255 div 
		 exch dup green exch get 255 div 
		 exch blue exch get 255 div}
	] setcolorspace
} bind def
} ifelse
/fakecolorsetup {
	/tran 256 string def
	0 1 255 {/indx exch def 
		tran indx
		red indx get 77 mul
		green indx get 151 mul
		blue indx get 28 mul
		add add 256 idiv put} for
	currenttransfer
	{255 mul cvi tran exch get 255.0 div}
	exch fmConcatProcs settransfer
} bind def
/BITMAPCOLOR { 
	/depth 8 def
	gsave
	
	3 index 2 div add exch	
	4 index 2 div add exch	
	translate		
	rotate			
	1 index 2 div neg	
	1 index 2 div neg	
	translate		
	scale			
	/height exch def /width exch def
	/bitmapsave save def
	fMLevel1 {	
		colorsetup
		/is width depth wbytes string def
		/cf currentfile def 
		width height depth [width 0 0 height neg 0 height] 
		{cf is readhexstring pop} {is} {is} true 3 colorimage 
	} {
		colorSetup2
		/is width depth wbytes string def
		/cf currentfile def 
		7 dict dup begin
			/ImageType 1 def
			/Width width def
			/Height height def
			/ImageMatrix [width 0 0 height neg 0 height] def
			/DataSource {cf is readhexstring pop} bind def
			/BitsPerComponent depth def
			/Decode [0 255] def
		end image	
	} ifelse
	bitmapsave restore 
	grestore
	} bind def
/BITMAPCOLORc { 
	/depth 8 def
	gsave
	
	3 index 2 div add exch	
	4 index 2 div add exch	
	translate		
	rotate			
	1 index 2 div neg	
	1 index 2 div neg	
	translate		
	scale			
	/height exch def /width exch def
	/lb width depth wbytes def 
	sl lb lt {lb ms} if 
	/bitmapsave save def 
	fMLevel1 {	
		colorsetup
		/is im 0 lb getinterval def 
		ws 0 lb getinterval is copy pop 
		/cf currentfile def 
		width height depth [width 0 0 height neg 0 height] 
		{ip} {is} {is} true 3 colorimage
	} {
		colorSetup2
		/is im 0 lb getinterval def 
		ws 0 lb getinterval is copy pop 
		/cf currentfile def 
		7 dict dup begin
			/ImageType 1 def
			/Width width def
			/Height height def
			/ImageMatrix [width 0 0 height neg 0 height] def
			/DataSource {ip} bind def
			/BitsPerComponent depth def
			/Decode [0 255] def
		end image	
	} ifelse
	bitmapsave restore 
	grestore
	} bind def
/BITMAPTRUECOLORc { 
	/depth 24 def
        gsave
 	
	3 index 2 div add exch	
	4 index 2 div add exch	
	translate		
	rotate			
	1 index 2 div neg	
	1 index 2 div neg	
	translate		
	scale			
	/height exch def /width exch def
	/lb width depth wbytes def 
	sl lb lt {lb ms} if 
	/bitmapsave save def 
        
	/is im 0 lb getinterval def	
	/ris im 0 width getinterval def	
	/gis im width width getinterval def	
	/bis im width 2 mul width getinterval def 
        
	ws 0 lb getinterval is copy pop 
	/cf currentfile def 
	width height 8 [width 0 0 height neg 0 height] 
	{width rip pop ris} {gis} {bis} true 3 colorimage
	bitmapsave restore 
	grestore
	} bind def
/BITMAPCMYKc { 
	/depth 32 def
        gsave
 	
	3 index 2 div add exch	
	4 index 2 div add exch	
	translate		
	rotate			
	1 index 2 div neg	
	1 index 2 div neg	
	translate		
	scale			
	/height exch def /width exch def
	/lb width depth wbytes def 
	sl lb lt {lb ms} if 
	/bitmapsave save def 
        
	/is im 0 lb getinterval def	
	/cis im 0 width getinterval def	
	/mis im width width getinterval def	
	/yis im width 2 mul width getinterval def 
	/kis im width 3 mul width getinterval def 
        
	ws 0 lb getinterval is copy pop 
	/cf currentfile def 
	width height 8 [width 0 0 height neg 0 height] 
	{width rip4 pop cis} {mis} {yis} {kis} true 4 colorimage
	bitmapsave restore 
	grestore
	} bind def
/BITMAPTRUECOLOR { 
        gsave
		
		3 index 2 div add exch	
		4 index 2 div add exch	
		translate		
		rotate			
		1 index 2 div neg	
		1 index 2 div neg	
		translate		
		scale			
		/height exch def /width exch def
        /bitmapsave save def 
        /is width string def
        /gis width string def
        /bis width string def
        /cf currentfile def 
        width height 8 [width 0 0 height neg 0 height] 
        { cf is readhexstring pop } 
        { cf gis readhexstring pop } 
        { cf bis readhexstring pop } 
        true 3 colorimage 
        bitmapsave restore 
        grestore
        } bind def
/BITMAPCMYK { 
        gsave
		
		3 index 2 div add exch	
		4 index 2 div add exch	
		translate		
		rotate			
		1 index 2 div neg	
		1 index 2 div neg	
		translate		
		scale			
		/height exch def /width exch def
        /bitmapsave save def 
        /is width string def
        /mis width string def
        /yis width string def
        /kis width string def
        /cf currentfile def 
        width height 8 [width 0 0 height neg 0 height] 
        { cf is readhexstring pop } 
        { cf mis readhexstring pop } 
        { cf yis readhexstring pop } 
        { cf kis readhexstring pop } 
        true 4 colorimage 
        bitmapsave restore 
        grestore
        } bind def
/BITMAPTRUEGRAYc { 
	/depth 24 def
        gsave
	
	3 index 2 div add exch	
	4 index 2 div add exch	
	translate		
	rotate			
	1 index 2 div neg	
	1 index 2 div neg	
	translate		
	scale			
	/height exch def /width exch def
	/lb width depth wbytes def 
	sl lb lt {lb ms} if 
        /bitmapsave save def 
        
	/is im 0 lb getinterval def	
	/ris im 0 width getinterval def	
	/gis im width width getinterval def	
	/bis im width 2 mul width getinterval def 
        ws 0 lb getinterval is copy pop 
        /cf currentfile def 
        width height 8 [width 0 0 height neg 0 height] 
        {width rip pop ris gis bis width gray} image
        bitmapsave restore 
        grestore
        } bind def
/BITMAPCMYKGRAYc { 
	/depth 32 def
        gsave
	
	3 index 2 div add exch	
	4 index 2 div add exch	
	translate		
	rotate			
	1 index 2 div neg	
	1 index 2 div neg	
	translate		
	scale			
	/height exch def /width exch def
	/lb width depth wbytes def 
	sl lb lt {lb ms} if 
        /bitmapsave save def 
        
	/is im 0 lb getinterval def	
	/cis im 0 width getinterval def	
	/mis im width width getinterval def	
	/yis im width 2 mul width getinterval def 
	/kis im width 3 mul width getinterval def 
        ws 0 lb getinterval is copy pop 
        /cf currentfile def 
        width height 8 [width 0 0 height neg 0 height] 
        {width rip pop cis mis yis kis width cgray} image
        bitmapsave restore 
        grestore
        } bind def
/cgray { 
        /ww exch def
        /k exch def
        /y exch def
        /m exch def
        /c exch def
        0 1 ww 1 sub { /i exch def c i get m i get y i get k i get CMYKtoRGB
				.144 mul 3 1 roll .587 mul 3 1 roll .299 mul add add
				c i 3 -1 roll floor cvi put } for
        c
 		} bind def
/gray { 
        /ww exch def
        /b exch def
        /g exch def
        /r exch def
        0 1 ww 1 sub { /i exch def r i get .299 mul g i get .587 mul
			b i get .114 mul add add r i 3 -1 roll floor cvi put } for
        r
        } bind def
/BITMAPTRUEGRAY { 
        gsave
		
		3 index 2 div add exch	
		4 index 2 div add exch	
		translate		
		rotate			
		1 index 2 div neg	
		1 index 2 div neg	
		translate		
		scale			
		/height exch def /width exch def
        /bitmapsave save def 
        /is width string def
        /gis width string def
        /bis width string def
        /cf currentfile def 
        width height 8 [width 0 0 height neg 0 height] 
        { cf is readhexstring pop 
          cf gis readhexstring pop 
          cf bis readhexstring pop width gray}  image
        bitmapsave restore 
        grestore
        } bind def
/BITMAPCMYKGRAY { 
        gsave
		
		3 index 2 div add exch	
		4 index 2 div add exch	
		translate		
		rotate			
		1 index 2 div neg	
		1 index 2 div neg	
		translate		
		scale			
		/height exch def /width exch def
        /bitmapsave save def 
        /is width string def
        /yis width string def
        /mis width string def
        /kis width string def
        /cf currentfile def 
        width height 8 [width 0 0 height neg 0 height] 
        { cf is readhexstring pop 
          cf mis readhexstring pop 
          cf yis readhexstring pop 
          cf kis readhexstring pop width cgray}  image
        bitmapsave restore 
        grestore
        } bind def
/BITMAPGRAY { 
	8 {fakecolorsetup} COMMONBITMAP
	} bind def
/BITMAPGRAYc { 
	8 {fakecolorsetup} COMMONBITMAPc
	} bind def
/ENDBITMAP {
	} bind def
end 
	/ALDmatrix matrix def ALDmatrix currentmatrix pop
/StartALD {
	/ALDsave save def
	 savematrix
	 ALDmatrix setmatrix
	} bind def
/InALD {
	 restorematrix
	} bind def
/DoneALD {
	 ALDsave restore
	} bind def
/I { setdash } bind def
/J { [] 0 setdash } bind def
%%EndProlog
%%BeginSetup
(5.5) FMVERSION
1 1 0 0 612 792 0 1 17 FMDOCUMENT
%%IncludeFont: AvantGarde-Demi
0 0 /AvantGarde-Demi FMFONTDEFINE
%%IncludeFont: Palatino-Bold
1 0 /Palatino-Bold FMFONTDEFINE
%%IncludeFont: Palatino-Roman
2 0 /Palatino-Roman FMFONTDEFINE
%%IncludeFont: Times-Bold
3 0 /Times-Bold FMFONTDEFINE
%%IncludeFont: Times-Roman
4 0 /Times-Roman FMFONTDEFINE
%%IncludeFont: Times-Italic
5 0 /Times-Italic FMFONTDEFINE
%%IncludeFont: Courier
6 0 /Courier FMFONTDEFINE
%%IncludeFont: Times-BoldItalic
7 0 /Times-BoldItalic FMFONTDEFINE
32 FMFILLS
0 0 FMFILL
1 0.1 FMFILL
2 0.3 FMFILL
3 0.5 FMFILL
4 0.7 FMFILL
5 0.9 FMFILL
6 0.97 FMFILL
7 1 FMFILL
8 <0f1e3c78f0e1c387> FMFILL
9 <0f87c3e1f0783c1e> FMFILL
10 <cccccccccccccccc> FMFILL
11 <ffff0000ffff0000> FMFILL
12 <8142241818244281> FMFILL
13 <03060c183060c081> FMFILL
14 <8040201008040201> FMFILL
16 1 FMFILL
17 0.9 FMFILL
18 0.7 FMFILL
19 0.5 FMFILL
20 0.3 FMFILL
21 0.1 FMFILL
22 0.03 FMFILL
23 0 FMFILL
24 <f0e1c3870f1e3c78> FMFILL
25 <f0783c1e0f87c3e1> FMFILL
26 <3333333333333333> FMFILL
27 <0000ffff0000ffff> FMFILL
28 <7ebddbe7e7dbbd7e> FMFILL
29 <fcf9f3e7cf9f3f7e> FMFILL
30 <7fbfdfeff7fbfdfe> FMFILL
%%EndSetup
%%Page: "1" 1
%%BeginPaperSize: Letter
%%EndPaperSize
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
[
/Creator (FrameMaker 5.5.6.)
/CreationDate (D:19900920125017)
/ModDate (D:19981116092700)
/DOCINFO FmPD2
FrameNoSep
0 0 0 1 0 0 0 1 K
J
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
72 594 540 606 C
0 0 0 1 0 0 0 1 K
72 605 540 605 2 L
1 H
2 Z
0 X
N
72 602 540 602 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(Implementa) 266.31 612 T
(tion Character) 372.6 612 T
(istics) 498.6 612 T
72 553 540 565 C
0 0 0 1 0 0 0 1 K
72 564 540 564 2 L
1 H
2 Z
0 X
N
72 561 540 561 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(of Curr) 216.34 571 T
(ent SP) 274.23 571 T
(ARC-V9 -based Pr) 324.63 571 T
(oducts) 480.96 571 T
72 72 540 531 R
7 X
V
0.5 H
2 Z
0 X
N
72 648 540 720 R
7 X
V
0 X
N
0 100 Q
(V9) 132 164 T
0 18 Q
(SP) 337.19 85.7 T
(ARC INTERNA) 354.83 85.7 T
(TIONAL) 469.58 85.7 T
1 10 Q
(V) 459 542.33 T
(ersion:) 465.67 542.33 T
2 F
( 2-9-99) 496.5 542.33 T
FMENDPAGE
%%EndPage: "1" 1
%%Page: "2" 2
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
FMENDPAGE
%%EndPage: "2" 2
%%Page: "3" 3
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
1 9 Q
0 X
(\251 1998 SP) 72 714 T
(ARC International Inc.) 111.56 714 T
2 F
(All) 72 682 T
(rights) 86.45 682 T
(r) 111.82 682 T
(eserved.) 115.21 682 T
(No) 150.56 682 T
(part) 165.15 682 T
(of) 183.76 682 T
(this) 193.88 682 T
(publication) 210.69 682 T
(may) 258.15 682 T
(be) 277.81 682 T
(r) 289.3 682 T
(epr) 292.69 682 T
(oduced,) 305.81 682 T
(stor) 339.91 682 T
(ed) 354.96 682 T
(in) 366.98 682 T
(a) 377.05 682 T
(r) 383.75 682 T
(etrieval) 387.14 682 T
(system,) 419.29 682 T
(or) 451.57 682 T
(transmitted,) 462.24 682 T
(in) 512.99 682 T
(any) 523.05 682 T
(form or by any means, electr) 72 671 T
(onic, mechanical, photocopying, r) 185.48 671 T
(ecor) 319.7 671 T
(ding or otherwise, without the prior permission of) 336.31 671 T
(the copyright owners.) 72 660 T
(Any comments r) 72 628 T
(elating to the material contained her) 138.24 628 T
(ein may be submitted to:) 282.22 628 T
(SP) 72 612 T
(ARC International Inc.) 81.33 612 T
(3333 Bowers A) 72 596 T
(ve., Suite 280) 130.27 596 T
(Santa Clara, CA 95054-2913) 72 580 T
(TEL \050408\051 748-91) 72 564 T
(1) 137.51 564 T
(1) 141.52 564 T
(F) 72 548 T
(AX \050408\051 748-9777) 76.34 548 T
(A) 72 532 T
(TTN: Ghassan Abbas \050abbas@spar) 78.34 532 T
(c.com\051) 214.7 532 T
1 F
(T) 72 500 T
(rademarks) 77 500 T
2 F
(SP) 72 468 T
(ARC\250 is a r) 81.33 468 T
(egister) 128.53 468 T
(ed trademark of SP) 154.92 468 T
(ARC International, Inc.) 230.53 468 T
(SP) 72 452 T
(ARCstation\252, UltraSP) 81.33 452 T
(ARC, SP) 170.94 452 T
(ARC 64 ar) 204.16 452 T
(e trademark of SP) 244.95 452 T
(ARC International, Inc.) 315.06 452 T
(Pr) 72 436 T
(oducts bearing SP) 80.83 436 T
(ARC\250 trademarks ar) 151.45 436 T
(e based on an ar) 235.58 436 T
(chitectur) 299.78 436 T
(e developed by Sun Micr) 334.63 436 T
(osystems, Inc.) 433.79 436 T
(ONC\252, Solaris and SunOS\252 ar) 72 420 T
(e trademarks of Sun Micr) 198.87 420 T
(osystems, Inc.) 299.63 420 T
(NFS\250 is a r) 72 404 T
(egister) 117.01 404 T
(ed trademark of Sun Micr) 143.4 404 T
(osystems, Inc.) 245.84 404 T
(All other pr) 72 388 T
(oducts or services mentioned in this document ar) 118.49 388 T
(e identi\336ed by the trademarks or service marks of their) 314.44 388 T
(r) 72 377 T
(espective companies or or) 75.39 377 T
(ganizations. SP) 178.46 377 T
(ARC International, Inc. disclaims any r) 238.18 377 T
(esponsibility for specifying which) 392.79 377 T
(trademarks ar) 72 366 T
(e owned by which companies or or) 127.76 366 T
(ganizations.) 267.15 366 T
FMENDPAGE
%%EndPage: "3" 3
%%Page: "4" 4
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
FMENDPAGE
%%EndPage: "4" 4
%%Page: "5" 5
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          TABLE OF CONTENTS) 407.2 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(5) 535 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 12 Q
(Preface) 72 712 T
(19) 504 712 T
4 10 Q
(Audience and Purpose) 189 696.33 T
3 F
(19) 504 696.33 T
4 F
(Or) 189 681.33 T
(g) 199.37 681.33 T
(anization and Content) 204.32 681.33 T
3 F
(19) 504 681.33 T
3 12 Q
(CHAPTER 1:   HAL SPARC64) 72 653 T
(23) 504 653 T
4 10 Q
(0. Introduction) 189 637.33 T
3 F
(23) 504 637.33 T
4 F
(1. Softw) 189 622.33 T
(are emulated instructions) 222.79 622.33 T
3 F
(23) 504 622.33 T
4 F
(2. Number of IU re) 189 607.33 T
(gisters) 265.77 607.33 T
3 F
(24) 504 607.33 T
4 F
(3. Incorrect IEEE Std 754-1985 results) 189 592.33 T
3 F
(24) 504 592.33 T
4 F
(4-5. Reserv) 189 577.33 T
(ed) 234.95 577.33 T
3 F
(25) 504 577.33 T
4 F
(6. I/O re) 189 562.33 T
(gisters pri) 222.45 562.33 T
(vile) 261.92 562.33 T
(ged status) 276.77 562.33 T
3 F
(25) 504 562.33 T
4 F
(7. I/O re) 189 547.33 T
(gister de\336nitions) 222.45 547.33 T
3 F
(25) 504 547.33 T
4 F
(8-9. RD) 189 532.33 T
(ASR/WRASR tar) 220.82 532.33 T
(get re) 291.48 532.33 T
(gisters and pri) 313.82 532.33 T
(vile) 370.23 532.33 T
(ged status) 385.08 532.33 T
3 F
(25) 504 532.33 T
4 F
(10-12 Reserv) 189 517.33 T
(ed) 242.45 517.33 T
3 F
(25) 504 517.33 T
4 F
(13. VER.impl) 189 502.33 T
3 F
(26) 504 502.33 T
4 F
(14-15 Reserv) 189 487.33 T
(ed) 242.45 487.33 T
3 F
(26) 504 487.33 T
4 F
(16. IU deferred-trap queue) 189 472.33 T
3 F
(26) 504 472.33 T
4 F
(17. Reserv) 189 457.33 T
(ed) 231.62 457.33 T
3 F
(26) 504 457.33 T
4 F
(18. Nonstandard IEEE 754-1985 results) 189 442.33 T
3 F
(26) 504 442.33 T
4 F
(19. FPU v) 189 427.33 T
(ersion, FSR.v) 229.69 427.33 T
(er) 284.27 427.33 T
3 F
(26) 504 427.33 T
4 F
(20-21. Reserv) 189 412.33 T
(ed) 244.95 412.33 T
3 F
(26) 504 412.33 T
4 F
(22. FPU TEM, ce) 189 397.33 T
(xc, and ae) 259.68 397.33 T
(xc) 299.79 397.33 T
3 F
(26) 504 397.33 T
4 F
(23. Floating-point traps) 189 382.33 T
3 F
(27) 504 382.33 T
4 F
(24. FPU deferred-trap queue \050FQ\051) 189 367.33 T
3 F
(27) 504 367.33 T
4 F
(25. RDPR of FQ with none) 189 352.33 T
(xistent FQ) 298.3 352.33 T
3 F
(27) 504 352.33 T
4 F
(26-28. Reserv) 189 337.33 T
(ed) 244.95 337.33 T
3 F
(27) 504 337.33 T
4 F
(29,30. Address space identi\336er \050ASI\051 de\336nitions and ASI address decoding) 189 322.33 T
3 F
(27) 504 322.33 T
4 F
(31. Catastrophic error e) 189 307.33 T
(xceptions) 283.27 307.33 T
3 F
(29) 504 307.33 T
4 F
(32. Deferred traps) 189 292.33 T
3 F
(29) 504 292.33 T
4 F
(33. T) 189 277.33 T
(rap precision) 209.76 277.33 T
3 F
(29) 504 277.33 T
4 F
(34. Interrupt clearing) 189 262.33 T
3 F
(29) 504 262.33 T
4 F
(35,36. Implementation-dependent traps and priorities) 189 247.33 T
3 F
(30) 504 247.33 T
4 F
(37. Reset trap) 189 232.33 T
3 F
(31) 504 232.33 T
4 F
(38. Ef) 189 217.33 T
(fect of reset trap on implementation-dependent re) 213.19 217.33 T
(gisters) 410.77 217.33 T
3 F
(31) 504 217.33 T
4 F
( 39. Entering error_state on implementation-dependent errors) 189 202.33 T
3 F
(31) 504 202.33 T
4 F
(40. Error_state processor state) 189 187.33 T
3 F
(31) 504 187.33 T
4 F
(41. Reserv) 189 172.33 T
(ed) 231.62 172.33 T
3 F
(31) 504 172.33 T
4 F
(42. FLUSH instruction) 189 157.33 T
3 F
(31) 504 157.33 T
4 F
(43. Reserv) 189 142.33 T
(ed) 231.62 142.33 T
3 F
(32) 504 142.33 T
4 F
(44. Data access FPU trap) 189 127.33 T
3 F
(32) 504 127.33 T
4 F
(45-46. Reserv) 189 112.33 T
(ed) 244.95 112.33 T
3 F
(32) 504 112.33 T
4 F
(47. RD) 189 97.33 T
(ASR) 217.49 97.33 T
3 F
(32) 504 97.33 T
FMENDPAGE
%%EndPage: "5" 5
%%Page: "6" 6
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(6) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
72 63 540 63 2 L
0.5 H
2 Z
N
(SPARC International) 72 749.33 T
(          TABLE OF CONTENTS) 407.2 749.33 T
72 738 540 738 2 L
N
4 F
(48. WRASR) 189 713.33 T
3 F
(32) 504 713.33 T
4 F
(49-54 Reserv) 189 698.33 T
(ed) 242.45 698.33 T
3 F
(33) 504 698.33 T
4 F
(55. Floating-point under\337o) 189 683.33 T
(w detection) 296.81 683.33 T
3 F
(33) 504 683.33 T
4 F
(56-100. Reserv) 189 668.33 T
(ed) 249.95 668.33 T
3 F
(33) 504 668.33 T
4 F
(101. Maximum trap le) 189 653.33 T
(v) 278.19 653.33 T
(el) 283.04 653.33 T
3 F
(33) 504 653.33 T
4 F
(102. Clean windo) 189 638.33 T
(w trap) 259.58 638.33 T
3 F
(33) 504 638.33 T
4 F
(103. Prefetch instructions) 189 623.33 T
3 F
(33) 504 623.33 T
4 F
(104. VER.manuf) 189 608.33 T
3 F
(34) 504 608.33 T
4 F
(105. TICK re) 189 593.33 T
(gister) 242.45 593.33 T
3 F
(34) 504 593.33 T
4 F
(106. IMPDEPn instructions) 189 578.33 T
3 F
(35) 504 578.33 T
4 F
(107. Unimplemented LDD trap) 189 563.33 T
3 F
(35) 504 563.33 T
4 F
(108. Unimplemented STD trap) 189 548.33 T
3 F
(35) 504 548.33 T
4 F
(109. LDDF_mem_address_not_aligned) 189 533.33 T
3 F
(35) 504 533.33 T
4 F
(110. STDF_mem_address_not_aligned) 189 518.33 T
3 F
(36) 504 518.33 T
4 F
(111. LDQF_mem_address_not_aligned) 189 503.33 T
3 F
(36) 504 503.33 T
4 F
(112. STQF_mem_address_not_aligned) 189 488.33 T
3 F
(36) 504 488.33 T
4 F
(113. Implemented memory models) 189 473.33 T
3 F
(36) 504 473.33 T
4 F
(114. RED_state trap v) 189 458.33 T
(ector address \050RSTV) 277.73 458.33 T
(addr\051) 360.49 458.33 T
3 F
(36) 504 458.33 T
4 F
(115. RED_state processor state) 189 443.33 T
3 F
(37) 504 443.33 T
4 F
(116. SIR_enable control \337ag) 189 428.33 T
3 F
(37) 504 428.33 T
4 F
(117. MMU disabled prefetch beha) 189 413.33 T
(vior) 326.27 413.33 T
3 F
(37) 504 413.33 T
4 F
(118. Identifying I/O locations) 189 398.33 T
3 F
(38) 504 398.33 T
4 F
(119. Unimplemented v) 189 383.33 T
(alues for PST) 280.69 383.33 T
(A) 334.2 383.33 T
(TE.MM) 340.31 383.33 T
3 F
(38) 504 383.33 T
4 F
(120. Coherence and atomicity of memory operations) 189 368.33 T
3 F
(38) 504 368.33 T
4 F
(121. Implementation-dependent memory model) 189 353.33 T
3 F
(38) 504 353.33 T
4 F
(122. FLUSH latenc) 189 338.33 T
(y) 266.9 338.33 T
3 F
(38) 504 338.33 T
4 F
(123. Input/output \050I/O\051 semantics) 189 323.33 T
3 F
(39) 504 323.33 T
4 F
(124. Implicit ASI when TL>0) 189 308.33 T
3 F
(39) 504 308.33 T
4 F
(125. Address masking) 189 293.33 T
3 F
(39) 504 293.33 T
4 F
(126. TST) 189 278.33 T
(A) 225.85 278.33 T
(TE bits 19:18) 231.96 278.33 T
3 F
(39) 504 278.33 T
4 F
(127. PST) 189 263.33 T
(A) 225.3 263.33 T
(TE bits 11:10) 231.41 263.33 T
3 F
(39) 504 263.33 T
4 F
(128. CLEANWIN re) 189 248.33 T
(gister update) 272.44 248.33 T
3 F
(40) 504 248.33 T
3 12 Q
(CHAPTER 2:   SUN ULTRASPARC) 72 220 T
(43) 504 220 T
4 10 Q
(1. Softw) 189 204.33 T
(are emulation of instructions) 222.79 204.33 T
3 F
(43) 504 204.33 T
4 F
(2. Number of IU re) 189 189.33 T
(gisters) 265.77 189.33 T
3 F
(44) 504 189.33 T
4 F
(3. Incorrect IEEE Std 754-1985 results) 189 174.33 T
3 F
(44) 504 174.33 T
4 F
(6. I/O re) 189 159.33 T
(gisters pri) 222.45 159.33 T
(vile) 261.92 159.33 T
(ged status) 276.77 159.33 T
3 F
(45) 504 159.33 T
4 F
(7. I/O re) 189 144.33 T
(gister de\336nitions) 222.45 144.33 T
3 F
(45) 504 144.33 T
4 F
(8. RD) 189 129.33 T
(ASR/WRASR tar) 212.49 129.33 T
(get re) 283.15 129.33 T
(gisters) 305.49 129.33 T
3 F
(46) 504 129.33 T
4 F
(9.  RD) 189 114.33 T
(ASR/WRASR pri) 214.99 114.33 T
(vile) 286.14 114.33 T
(ged status) 300.99 114.33 T
3 F
(46) 504 114.33 T
4 F
(10 - 12. Reserv) 189 99.33 T
(ed) 249.95 99.33 T
3 F
(47) 504 99.33 T
FMENDPAGE
%%EndPage: "6" 6
%%Page: "7" 7
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          TABLE OF CONTENTS) 407.2 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(7) 535 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 F
(13. VER.impl) 189 713.33 T
3 F
(47) 504 713.33 T
4 F
(14 - 15. Reserv) 189 698.33 T
(ed) 249.95 698.33 T
3 F
(47) 504 698.33 T
4 F
(16. IU deferred-trap queue) 189 683.33 T
3 F
(47) 504 683.33 T
4 F
(17. Reserv) 189 668.33 T
(ed) 231.62 668.33 T
3 F
(48) 504 668.33 T
4 F
(18. Nonstandard IEEE 754-1985 results) 189 653.33 T
3 F
(48) 504 653.33 T
4 F
(19. FPU v) 189 638.33 T
(ersion, FSR.v) 229.69 638.33 T
(er) 284.27 638.33 T
3 F
(48) 504 638.33 T
4 F
(20 - 21. Reserv) 189 623.33 T
(ed) 249.95 623.33 T
3 F
(48) 504 623.33 T
4 F
(22. FPU TEM. ce) 189 608.33 T
(xc. and ae) 259.68 608.33 T
(xc) 299.79 608.33 T
3 F
(48) 504 608.33 T
4 F
(23. Floating-point traps) 189 593.33 T
3 F
(48) 504 593.33 T
4 F
(24. FPU deferred-trap queue \050FQ\051) 189 578.33 T
3 F
(49) 504 578.33 T
4 F
(25. RDPR of FQ with none) 189 563.33 T
(xistent FQ) 298.3 563.33 T
3 F
(49) 504 563.33 T
4 F
(26 - 28. Reserv) 189 548.33 T
(ed) 249.95 548.33 T
3 F
(49) 504 548.33 T
4 F
(29 Address space identi\336er \050ASI\051 de\336nitions) 189 533.33 T
3 F
(49) 504 533.33 T
4 F
(30.  ASI address decoding) 189 518.33 T
3 F
(50) 504 518.33 T
4 F
(31. Catastrophic error e) 189 503.33 T
(xceptions) 283.27 503.33 T
3 F
(50) 504 503.33 T
4 F
(32. Deferred traps) 189 488.33 T
3 F
(50) 504 488.33 T
4 F
(33. T) 189 473.33 T
(rap precision) 209.76 473.33 T
3 F
(51) 504 473.33 T
4 F
(34. Interrupt clearing) 189 458.33 T
3 F
(51) 504 458.33 T
4 F
(35. Implementation-dependent traps) 189 443.33 T
3 F
(51) 504 443.33 T
4 F
(36. T) 189 428.33 T
(rap priorities) 209.76 428.33 T
3 F
(52) 504 428.33 T
4 F
(37. Reset trap) 189 413.33 T
3 F
(52) 504 413.33 T
4 F
(38. Ef) 189 398.33 T
(fect of reset trap on implementation-dependent re) 213.19 398.33 T
(gisters) 410.77 398.33 T
3 F
(52) 504 398.33 T
4 F
(39. Entering error_state on implementation-dependent errors) 189 383.33 T
3 F
(52) 504 383.33 T
4 F
(40. Error_state processor state) 189 368.33 T
3 F
(53) 504 368.33 T
4 F
(41. Reserv) 189 353.33 T
(ed) 231.62 353.33 T
3 F
(53) 504 353.33 T
4 F
(42. FLUSH instruction) 189 338.33 T
3 F
(53) 504 338.33 T
4 F
(43. Reserv) 189 323.33 T
(ed) 231.62 323.33 T
3 F
(53) 504 323.33 T
4 F
(44. Data access FPU trap) 189 308.33 T
3 F
(53) 504 308.33 T
4 F
(45-46. Reserv) 189 293.33 T
(ed) 244.95 293.33 T
3 F
(54) 504 293.33 T
4 F
(47. RD) 189 278.33 T
(ASR) 217.49 278.33 T
3 F
(54) 504 278.33 T
4 F
(48. WRASR) 189 263.33 T
3 F
(54) 504 263.33 T
4 F
(49-54. Reserv) 189 248.33 T
(ed) 244.95 248.33 T
3 F
(54) 504 248.33 T
4 F
(55. Floating-point under\337o) 189 233.33 T
(w detection) 296.81 233.33 T
3 F
(54) 504 233.33 T
4 F
(56 - 100. Reserv) 189 218.33 T
(ed) 254.95 218.33 T
3 F
(55) 504 218.33 T
4 F
(101. Maximum trap le) 189 203.33 T
(v) 278.19 203.33 T
(el) 283.04 203.33 T
3 F
(55) 504 203.33 T
4 F
(102. Clean windo) 189 188.33 T
(w trap) 259.58 188.33 T
3 F
(55) 504 188.33 T
4 F
(103. Prefetch instructions) 189 173.33 T
3 F
(55) 504 173.33 T
4 F
(104. VER.manuf) 189 158.33 T
3 F
(55) 504 158.33 T
4 F
(105. TICK re) 189 143.33 T
(gister) 242.45 143.33 T
3 F
(56) 504 143.33 T
4 F
(106. IMPDEP1 instructions) 189 128.33 T
3 F
(56) 504 128.33 T
4 F
(107. Unimplemented LDD trap) 189 113.33 T
3 F
(58) 504 113.33 T
4 F
(108. Unimplemented STD trap) 189 98.33 T
3 F
(58) 504 98.33 T
FMENDPAGE
%%EndPage: "7" 7
%%Page: "8" 8
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(8) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
72 63 540 63 2 L
0.5 H
2 Z
N
(SPARC International) 72 749.33 T
(          TABLE OF CONTENTS) 407.2 749.33 T
72 738 540 738 2 L
N
4 F
(109. LDDF_mem_address_not_aligned) 189 713.33 T
3 F
(59) 504 713.33 T
4 F
(110. STDF_mem_address_not_aligned) 189 698.33 T
3 F
(59) 504 698.33 T
4 F
(111. LDQF_mem_address_not_aligned) 189 683.33 T
3 F
(59) 504 683.33 T
4 F
(112. STQF_mem_address_not_aligned) 189 668.33 T
3 F
(59) 504 668.33 T
4 F
(113. Implemented memory models) 189 653.33 T
3 F
(60) 504 653.33 T
4 F
(114. RED_state trap v) 189 638.33 T
(ector address \050RSTV) 277.73 638.33 T
(addr\051) 360.49 638.33 T
3 F
(60) 504 638.33 T
4 F
(115. RED_state processor state) 189 623.33 T
3 F
(60) 504 623.33 T
4 F
(116. SIR_enable control \337ag) 189 608.33 T
3 F
(60) 504 608.33 T
4 F
(117. MMU disabled prefetch beha) 189 593.33 T
(vior) 326.27 593.33 T
3 F
(61) 504 593.33 T
4 F
(118. Identifying I/O locations) 189 578.33 T
3 F
(61) 504 578.33 T
4 F
(119. Unimplemented v) 189 563.33 T
(alues for PST) 280.69 563.33 T
(A) 334.2 563.33 T
(TE.MM) 340.31 563.33 T
3 F
(61) 504 563.33 T
4 F
(120. Coherence and atomicity of memory operations) 189 548.33 T
3 F
(61) 504 548.33 T
4 F
(121. Implementation-dependent memory model) 189 533.33 T
3 F
(62) 504 533.33 T
4 F
(122. FLUSH latenc) 189 518.33 T
(y) 266.9 518.33 T
3 F
(62) 504 518.33 T
4 F
(123. Input/output \050I/O\051 semantics) 189 503.33 T
3 F
(62) 504 503.33 T
4 F
(124. Implicit ASI when TL>0) 189 488.33 T
3 F
(62) 504 488.33 T
4 F
(125. Address masking) 189 473.33 T
3 F
(63) 504 473.33 T
4 F
(126. TST) 189 458.33 T
(A) 225.85 458.33 T
(TE bits 19:18) 231.96 458.33 T
3 F
(63) 504 458.33 T
4 F
(127. PST) 189 443.33 T
(A) 225.3 443.33 T
(TE bits 11:10) 231.41 443.33 T
3 F
(63) 504 443.33 T
3 12 Q
(CHAPTER 3:   HAL SPARC64-II) 72 415 T
(67) 504 415 T
4 10 Q
(0. Introduction) 189 399.33 T
3 F
(67) 504 399.33 T
4 F
(1. Softw) 189 384.33 T
(are emulated instructions) 222.79 384.33 T
3 F
(67) 504 384.33 T
4 F
(2. Number of IU re) 189 369.33 T
(gisters) 265.77 369.33 T
3 F
(68) 504 369.33 T
4 F
(3. Incorrect IEEE Std 754-1985 results) 189 354.33 T
3 F
(68) 504 354.33 T
4 F
(4-5. Reserv) 189 339.33 T
(ed) 234.95 339.33 T
3 F
(68) 504 339.33 T
4 F
(6. I/O re) 189 324.33 T
(gisters pri) 222.45 324.33 T
(vile) 261.92 324.33 T
(ged status) 276.77 324.33 T
3 F
(68) 504 324.33 T
4 F
(7. I/O re) 189 309.33 T
(gister de\336nitions) 222.45 309.33 T
3 F
(69) 504 309.33 T
4 F
(8,9. RD) 189 294.33 T
(ASR/WRASR tar) 219.99 294.33 T
(get re) 290.65 294.33 T
(gisters and pri) 312.99 294.33 T
(vile) 369.4 294.33 T
(ged status) 384.25 294.33 T
3 F
(69) 504 294.33 T
4 F
(10-12 Reserv) 189 279.33 T
(ed) 242.45 279.33 T
3 F
(70) 504 279.33 T
4 F
(13. VER.impl) 189 264.33 T
3 F
(70) 504 264.33 T
4 F
(14-15 Reserv) 189 249.33 T
(ed) 242.45 249.33 T
3 F
(70) 504 249.33 T
4 F
(16. IU deferred-trap queue) 189 234.33 T
3 F
(70) 504 234.33 T
4 F
(17. Reserv) 189 219.33 T
(ed) 231.62 219.33 T
3 F
(70) 504 219.33 T
4 F
(18. Nonstandard IEEE 754-1985 results) 189 204.33 T
3 F
(70) 504 204.33 T
4 F
(19. FPU v) 189 189.33 T
(ersion, FSR.v) 229.69 189.33 T
(er) 284.27 189.33 T
3 F
(71) 504 189.33 T
4 F
(20-21. Reserv) 189 174.33 T
(ed) 244.95 174.33 T
3 F
(71) 504 174.33 T
4 F
(22. FPU TEM, ce) 189 159.33 T
(xc, and ae) 259.68 159.33 T
(xc) 299.79 159.33 T
3 F
(71) 504 159.33 T
4 F
(23. Floating-point traps) 189 144.33 T
3 F
(71) 504 144.33 T
4 F
(24. FPU deferred-trap queue \050FQ\051) 189 129.33 T
3 F
(71) 504 129.33 T
4 F
(25. RDPR of FQ with none) 189 114.33 T
(xistent FQ) 298.3 114.33 T
3 F
(72) 504 114.33 T
4 F
(26-28. Reserv) 189 99.33 T
(ed) 244.95 99.33 T
3 F
(72) 504 99.33 T
FMENDPAGE
%%EndPage: "8" 8
%%Page: "9" 9
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          TABLE OF CONTENTS) 407.2 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(9) 535 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 F
(29,30. Address space identi\336er \050ASI\051 de\336nitions and ASI address decoding) 189 713.33 T
3 F
(72) 504 713.33 T
4 F
(31. Catastrophic error e) 189 698.33 T
(xceptions) 283.27 698.33 T
3 F
(73) 504 698.33 T
4 F
(32. Deferred traps) 189 683.33 T
3 F
(73) 504 683.33 T
4 F
(33. T) 189 668.33 T
(rap precision) 209.76 668.33 T
3 F
(74) 504 668.33 T
4 F
(34. Interrupt clearing) 189 653.33 T
3 F
(74) 504 653.33 T
4 F
(35,36. Implementation-dependent traps and priorities) 189 638.33 T
3 F
(74) 504 638.33 T
4 F
(37. Reset trap) 189 623.33 T
3 F
(75) 504 623.33 T
4 F
(38. Ef) 189 608.33 T
(fect of reset trap on implementation-dependent re) 213.19 608.33 T
(gisters) 410.77 608.33 T
3 F
(75) 504 608.33 T
4 F
( 39. Entering error_state on implementation-dependent errors) 189 593.33 T
3 F
(75) 504 593.33 T
4 F
(40. Error_state processor state) 189 578.33 T
3 F
(76) 504 578.33 T
4 F
(41. Reserv) 189 563.33 T
(ed) 231.62 563.33 T
3 F
(76) 504 563.33 T
4 F
(42. FLUSH instruction) 189 548.33 T
3 F
(76) 504 548.33 T
4 F
(43. Reserv) 189 533.33 T
(ed) 231.62 533.33 T
3 F
(76) 504 533.33 T
4 F
(44. Data access FPU trap) 189 518.33 T
3 F
(76) 504 518.33 T
4 F
(45-46. Reserv) 189 503.33 T
(ed) 244.95 503.33 T
3 F
(77) 504 503.33 T
4 F
(47. RD) 189 488.33 T
(ASR) 217.49 488.33 T
3 F
(77) 504 488.33 T
4 F
(48. WRASR) 189 473.33 T
3 F
(77) 504 473.33 T
4 F
(49-54 Reserv) 189 458.33 T
(ed) 242.45 458.33 T
3 F
(77) 504 458.33 T
4 F
(55. Floating-point under\337o) 189 443.33 T
(w detection) 296.81 443.33 T
3 F
(77) 504 443.33 T
4 F
(56-100. Reserv) 189 428.33 T
(ed) 249.95 428.33 T
3 F
(78) 504 428.33 T
4 F
(101. Maximum trap le) 189 413.33 T
(v) 278.19 413.33 T
(el) 283.04 413.33 T
3 F
(78) 504 413.33 T
4 F
(102. Clean windo) 189 398.33 T
(w trap) 259.58 398.33 T
3 F
(78) 504 398.33 T
4 F
(103. Prefetch instructions) 189 383.33 T
3 F
(78) 504 383.33 T
4 F
(104. VER.manuf) 189 368.33 T
3 F
(79) 504 368.33 T
4 F
(105. TICK re) 189 353.33 T
(gister) 242.45 353.33 T
3 F
(79) 504 353.33 T
4 F
(106. IMPDEPn instructions) 189 338.33 T
3 F
(80) 504 338.33 T
4 F
(107. Unimplemented LDD trap) 189 323.33 T
3 F
(80) 504 323.33 T
4 F
(108. Unimplemented STD trap) 189 308.33 T
3 F
(80) 504 308.33 T
4 F
(109. LDDF_mem_address_not_aligned) 189 293.33 T
3 F
(81) 504 293.33 T
4 F
(110. STDF_mem_address_not_aligned) 189 278.33 T
3 F
(81) 504 278.33 T
4 F
(111. LDQF_mem_address_not_aligned) 189 263.33 T
3 F
(81) 504 263.33 T
4 F
(112. STQF_mem_address_not_aligned) 189 248.33 T
3 F
(81) 504 248.33 T
4 F
(113. Implemented memory models) 189 233.33 T
3 F
(82) 504 233.33 T
4 F
(114. RED_state trap v) 189 218.33 T
(ector address \050RSTV) 277.73 218.33 T
(addr\051) 360.49 218.33 T
3 F
(82) 504 218.33 T
4 F
(115. RED_state processor state) 189 203.33 T
3 F
(82) 504 203.33 T
4 F
(116. SIR_enable control \337ag) 189 188.33 T
3 F
(83) 504 188.33 T
4 F
(117. MMU disabled prefetch beha) 189 173.33 T
(vior) 326.27 173.33 T
3 F
(83) 504 173.33 T
4 F
(118. Identifying I/O locations) 189 158.33 T
3 F
(83) 504 158.33 T
4 F
(119. Unimplemented v) 189 143.33 T
(alues for PST) 280.69 143.33 T
(A) 334.2 143.33 T
(TE.MM) 340.31 143.33 T
3 F
(83) 504 143.33 T
4 F
(120. Coherence and atomicity of memory operations) 189 128.33 T
3 F
(83) 504 128.33 T
4 F
(121. Implementation-dependent memory model) 189 113.33 T
3 F
(84) 504 113.33 T
4 F
(122. FLUSH latenc) 189 98.33 T
(y) 266.9 98.33 T
3 F
(84) 504 98.33 T
FMENDPAGE
%%EndPage: "9" 9
%%Page: "10" 10
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(10) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
72 63 540 63 2 L
0.5 H
2 Z
N
(SPARC International) 72 749.33 T
(          TABLE OF CONTENTS) 407.2 749.33 T
72 738 540 738 2 L
N
4 F
(123. Input/output \050I/O\051 semantics) 189 713.33 T
3 F
(84) 504 713.33 T
4 F
(124. Implicit ASI when TL>0) 189 698.33 T
3 F
(84) 504 698.33 T
4 F
(125. Address masking) 189 683.33 T
3 F
(85) 504 683.33 T
4 F
(126. TST) 189 668.33 T
(A) 225.85 668.33 T
(TE bits 19:18) 231.96 668.33 T
3 F
(85) 504 668.33 T
4 F
(127. PST) 189 653.33 T
(A) 225.3 653.33 T
(TE bits 11:10) 231.41 653.33 T
3 F
(85) 504 653.33 T
4 F
(128. CLEANWIN re) 189 638.33 T
(gister update) 272.44 638.33 T
3 F
(85) 504 638.33 T
3 12 Q
(CHAPTER 4:   SUN ULTRASPARC II) 72 610 T
(89) 504 610 T
4 10 Q
(1. Softw) 189 594.33 T
(are emulation of instructions) 222.79 594.33 T
3 F
(89) 504 594.33 T
4 F
(2. Number of IU re) 189 579.33 T
(gisters) 265.77 579.33 T
3 F
(90) 504 579.33 T
4 F
(3. Incorrect IEEE Std 754-1985 results) 189 564.33 T
3 F
(91) 504 564.33 T
4 F
(4-5. Reserv) 189 549.33 T
(ed) 234.95 549.33 T
3 F
(92) 504 549.33 T
4 F
(6. I/O re) 189 534.33 T
(gisters pri) 222.45 534.33 T
(vile) 261.92 534.33 T
(ged status) 276.77 534.33 T
3 F
(92) 504 534.33 T
4 F
(7. I/O re) 189 519.33 T
(gister de\336nitions) 222.45 519.33 T
3 F
(92) 504 519.33 T
4 F
(8. RD) 189 504.33 T
(ASR/WRASR tar) 212.49 504.33 T
(get re) 283.15 504.33 T
(gisters) 305.49 504.33 T
3 F
(92) 504 504.33 T
4 F
(9. RD) 189 489.33 T
(ASR/WRASR pri) 212.49 489.33 T
(vile) 283.64 489.33 T
(ged status) 298.49 489.33 T
3 F
(93) 504 489.33 T
4 F
(10-12. Reserv) 189 474.33 T
(ed) 244.95 474.33 T
3 F
(93) 504 474.33 T
4 F
(13. VER.impl) 189 459.33 T
3 F
(93) 504 459.33 T
4 F
(14-15. Reserv) 189 444.33 T
(ed) 244.95 444.33 T
3 F
(94) 504 444.33 T
4 F
(16. IU deferred-trap queue) 189 429.33 T
3 F
(94) 504 429.33 T
4 F
(17. Reserv) 189 414.33 T
(ed) 231.62 414.33 T
3 F
(94) 504 414.33 T
4 F
(18. Nonstandard IEEE 754-1985 results) 189 399.33 T
3 F
(94) 504 399.33 T
4 F
(19. FPU v) 189 384.33 T
(ersion, FSR.v) 229.69 384.33 T
(er) 284.27 384.33 T
3 F
(94) 504 384.33 T
4 F
(20-21. Reserv) 189 369.33 T
(ed) 244.95 369.33 T
3 F
(94) 504 369.33 T
4 F
(22. FPU TEM, ce) 189 354.33 T
(xc, and ae) 259.68 354.33 T
(xc) 299.79 354.33 T
3 F
(95) 504 354.33 T
4 F
(23. Floating-point traps) 189 339.33 T
3 F
(95) 504 339.33 T
4 F
(24. FPU deferred-trap queue \050FQ\051) 189 324.33 T
3 F
(95) 504 324.33 T
4 F
(25. RDPR of FQ with none) 189 309.33 T
(xistent FQ) 298.3 309.33 T
3 F
(95) 504 309.33 T
4 F
(26-28. Reserv) 189 294.33 T
(ed) 244.95 294.33 T
3 F
(95) 504 294.33 T
4 F
(29. Address space identi\336er \050ASI\051 de\336nitions) 189 279.33 T
3 F
(96) 504 279.33 T
4 F
(30. ASI address decoding) 189 264.33 T
3 F
(96) 504 264.33 T
4 F
(31. Catastrophic error e) 189 249.33 T
(xceptions) 283.27 249.33 T
3 F
(97) 504 249.33 T
4 F
(32. Deferred traps) 189 234.33 T
3 F
(97) 504 234.33 T
4 F
(33. T) 189 219.33 T
(rap precision) 209.76 219.33 T
3 F
(97) 504 219.33 T
4 F
(34. Interrupt clearing) 189 204.33 T
3 F
(97) 504 204.33 T
4 F
(35. Implementation-dependent traps) 189 189.33 T
3 F
(98) 504 189.33 T
4 F
(36. T) 189 174.33 T
(rap priorities) 209.76 174.33 T
3 F
(98) 504 174.33 T
4 F
(37. Reset trap) 189 159.33 T
3 F
(98) 504 159.33 T
4 F
(38. Ef) 189 144.33 T
(fect of reset trap on implementation-dependent re) 213.19 144.33 T
(gisters) 410.77 144.33 T
3 F
(99) 504 144.33 T
4 F
(39. Entering error_state on implementation-dependent errors) 189 129.33 T
3 F
(99) 504 129.33 T
4 F
(40. Error_state processor state) 189 114.33 T
3 F
(99) 504 114.33 T
4 F
(41. Reserv) 189 99.33 T
(ed) 231.62 99.33 T
3 F
(99) 504 99.33 T
FMENDPAGE
%%EndPage: "10" 10
%%Page: "11" 11
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          TABLE OF CONTENTS) 407.2 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(11) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 F
(42. FLUSH instruction) 189 713.33 T
3 F
(99) 504 713.33 T
4 F
(43. Reserv) 189 698.33 T
(ed) 231.62 698.33 T
3 F
(100) 504 698.33 T
4 F
(44. Data access FPU trap) 189 683.33 T
3 F
(100) 504 683.33 T
4 F
(45-46. Reserv) 189 668.33 T
(ed) 244.95 668.33 T
3 F
(100) 504 668.33 T
4 F
(47. RD) 189 653.33 T
(ASR) 217.49 653.33 T
3 F
(100) 504 653.33 T
4 F
(48. WRASR) 189 638.33 T
3 F
(100) 504 638.33 T
4 F
(49-54. Reserv) 189 623.33 T
(ed) 244.95 623.33 T
3 F
(101) 504 623.33 T
4 F
(55. Floating-point under\337o) 189 608.33 T
(w detection) 296.81 608.33 T
3 F
(101) 504 608.33 T
4 F
(56-100. Reserv) 189 593.33 T
(ed) 249.95 593.33 T
3 F
(101) 504 593.33 T
4 F
(101. Maximum trap le) 189 578.33 T
(v) 278.19 578.33 T
(el) 283.04 578.33 T
3 F
(101) 504 578.33 T
4 F
(102. Clean windo) 189 563.33 T
(w trap) 259.58 563.33 T
3 F
(101) 504 563.33 T
4 F
(103. Prefetch instructions) 189 548.33 T
3 F
(102) 504 548.33 T
4 F
(104. VER.manuf) 189 533.33 T
3 F
(102) 504 533.33 T
4 F
(105. TICK re) 189 518.33 T
(gister) 242.45 518.33 T
3 F
(102) 504 518.33 T
4 F
(106. IMPDEPn instructions) 189 503.33 T
3 F
(103) 504 503.33 T
4 F
(107. Unimplemented LDD trap) 189 488.33 T
3 F
(105) 504 488.33 T
4 F
(108. Unimplemented STD trap) 189 473.33 T
3 F
(105) 504 473.33 T
4 F
(109. LDDF_mem_address_not_aligned) 189 458.33 T
3 F
(105) 504 458.33 T
4 F
(110. STDF_mem_address_not_aligned) 189 443.33 T
3 F
(105) 504 443.33 T
4 F
(111. LDQF_mem_address_not_aligned) 189 428.33 T
3 F
(106) 504 428.33 T
4 F
(112. STQF_mem_address_not_aligned) 189 413.33 T
3 F
(106) 504 413.33 T
4 F
(113. Implemented memory models) 189 398.33 T
3 F
(106) 504 398.33 T
4 F
(114. RED_state trap v) 189 383.33 T
(ector address \050RSTV) 277.73 383.33 T
(addr\051) 360.49 383.33 T
3 F
(106) 504 383.33 T
4 F
(115. RED_state processor state) 189 368.33 T
3 F
(107) 504 368.33 T
4 F
(116. SIR_enable control \337ag) 189 353.33 T
3 F
(107) 504 353.33 T
4 F
(117. MMU disabled prefetch beha) 189 338.33 T
(vior) 326.27 338.33 T
3 F
(107) 504 338.33 T
4 F
(118. Identifying I/O locations) 189 323.33 T
3 F
(107) 504 323.33 T
4 F
(119. Unimplemented v) 189 308.33 T
(alues for PST) 280.69 308.33 T
(A) 334.2 308.33 T
(TE.MM) 340.31 308.33 T
3 F
(108) 504 308.33 T
4 F
(120. Coherence and atomicity of memory operations) 189 293.33 T
3 F
(108) 504 293.33 T
4 F
(121. Implementation-dependent memory model) 189 278.33 T
3 F
(108) 504 278.33 T
4 F
(122. FLUSH latenc) 189 263.33 T
(y) 266.9 263.33 T
3 F
(108) 504 263.33 T
4 F
(123. Input/output \050I/O\051 semantics) 189 248.33 T
3 F
(109) 504 248.33 T
4 F
(124. Implicit ASI when TL > 0) 189 233.33 T
3 F
(109) 504 233.33 T
4 F
(125. Address masking) 189 218.33 T
3 F
(109) 504 218.33 T
4 F
(126. TST) 189 203.33 T
(A) 225.85 203.33 T
(TE bits 19:18) 231.96 203.33 T
3 F
(109) 504 203.33 T
4 F
(127. PST) 189 188.33 T
(A) 225.3 188.33 T
(TE bits 11:10) 231.41 188.33 T
3 F
(110) 504 188.33 T
3 12 Q
(CHAPTER 5:   SUN ULTRASPARC IIi) 72 160 T
(113) 504 160 T
4 10 Q
(1. Softw) 189 144.33 T
(are emulation of instructions) 222.79 144.33 T
3 F
(113) 504 144.33 T
4 F
(2. Number of IU re) 189 129.33 T
(gisters) 265.77 129.33 T
3 F
(114) 504 129.33 T
4 F
(3. Incorrect IEEE Std 754-1985 results) 189 114.33 T
3 F
(115) 504 114.33 T
4 F
(4-5. Reserv) 189 99.33 T
(ed) 234.95 99.33 T
3 F
(116) 504 99.33 T
FMENDPAGE
%%EndPage: "11" 11
%%Page: "12" 12
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(12) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
72 63 540 63 2 L
0.5 H
2 Z
N
(SPARC International) 72 749.33 T
(          TABLE OF CONTENTS) 407.2 749.33 T
72 738 540 738 2 L
N
4 F
(6. I/O re) 189 713.33 T
(gisters pri) 222.45 713.33 T
(vile) 261.92 713.33 T
(ged status) 276.77 713.33 T
3 F
(116) 504 713.33 T
4 F
(7. I/O re) 189 698.33 T
(gister de\336nitions) 222.45 698.33 T
3 F
(116) 504 698.33 T
4 F
(8. RD) 189 683.33 T
(ASR/WRASR tar) 212.49 683.33 T
(get re) 283.15 683.33 T
(gisters) 305.49 683.33 T
3 F
(116) 504 683.33 T
4 F
(9. RD) 189 668.33 T
(ASR/WRASR pri) 212.49 668.33 T
(vile) 283.64 668.33 T
(ged status) 298.49 668.33 T
3 F
(117) 504 668.33 T
4 F
(10-12. Reserv) 189 653.33 T
(ed) 244.95 653.33 T
3 F
(117) 504 653.33 T
4 F
(13. VER.impl) 189 638.33 T
3 F
(117) 504 638.33 T
4 F
(14-15. Reserv) 189 623.33 T
(ed) 244.95 623.33 T
3 F
(118) 504 623.33 T
4 F
(16. IU deferred-trap queue) 189 608.33 T
3 F
(118) 504 608.33 T
4 F
(17. Reserv) 189 593.33 T
(ed) 231.62 593.33 T
3 F
(118) 504 593.33 T
4 F
(18. Nonstandard IEEE 754-1985 results) 189 578.33 T
3 F
(118) 504 578.33 T
4 F
(19. FPU v) 189 563.33 T
(ersion, FSR.v) 229.69 563.33 T
(er) 284.27 563.33 T
3 F
(118) 504 563.33 T
4 F
(20-21. Reserv) 189 548.33 T
(ed) 244.95 548.33 T
3 F
(118) 504 548.33 T
4 F
(22. FPU TEM, ce) 189 533.33 T
(xc, and ae) 259.68 533.33 T
(xc) 299.79 533.33 T
3 F
(119) 504 533.33 T
4 F
(23. Floating-point traps) 189 518.33 T
3 F
(119) 504 518.33 T
4 F
(24. FPU deferred-trap queue \050FQ\051) 189 503.33 T
3 F
(119) 504 503.33 T
4 F
(25. RDPR of FQ with none) 189 488.33 T
(xistent FQ) 298.3 488.33 T
3 F
(119) 504 488.33 T
4 F
(26-28. Reserv) 189 473.33 T
(ed) 244.95 473.33 T
3 F
(119) 504 473.33 T
4 F
(29. Address space identi\336er \050ASI\051 de\336nitions) 189 458.33 T
3 F
(120) 504 458.33 T
4 F
(30. ASI address decoding) 189 443.33 T
3 F
(120) 504 443.33 T
4 F
(31. Catastrophic error e) 189 428.33 T
(xceptions) 283.27 428.33 T
3 F
(120) 504 428.33 T
4 F
(32. Deferred traps) 189 413.33 T
3 F
(121) 504 413.33 T
4 F
(33. T) 189 398.33 T
(rap precision) 209.76 398.33 T
3 F
(121) 504 398.33 T
4 F
(34. Interrupt clearing) 189 383.33 T
3 F
(121) 504 383.33 T
4 F
(35. Implementation-dependent traps) 189 368.33 T
3 F
(122) 504 368.33 T
4 F
(36. T) 189 353.33 T
(rap priorities) 209.76 353.33 T
3 F
(122) 504 353.33 T
4 F
(37. Reset trap) 189 338.33 T
3 F
(122) 504 338.33 T
4 F
(38. Ef) 189 323.33 T
(fect of reset trap on implementation-dependent re) 213.19 323.33 T
(gisters) 410.77 323.33 T
3 F
(123) 504 323.33 T
4 F
(39. Entering error_state on implementation-dependent errors) 189 308.33 T
3 F
(123) 504 308.33 T
4 F
(40. Error_state processor state) 189 293.33 T
3 F
(123) 504 293.33 T
4 F
(41. Reserv) 189 278.33 T
(ed) 231.62 278.33 T
3 F
(123) 504 278.33 T
4 F
(42. FLUSH instruction) 189 263.33 T
3 F
(123) 504 263.33 T
4 F
(43. Reserv) 189 248.33 T
(ed) 231.62 248.33 T
3 F
(124) 504 248.33 T
4 F
(44. Data access FPU trap) 189 233.33 T
3 F
(124) 504 233.33 T
4 F
(45-46. Reserv) 189 218.33 T
(ed) 244.95 218.33 T
3 F
(124) 504 218.33 T
4 F
(47. RD) 189 203.33 T
(ASR) 217.49 203.33 T
3 F
(124) 504 203.33 T
4 F
(48. WRASR) 189 188.33 T
3 F
(124) 504 188.33 T
4 F
(49-54. Reserv) 189 173.33 T
(ed) 244.95 173.33 T
3 F
(125) 504 173.33 T
4 F
(55. Floating-point under\337o) 189 158.33 T
(w detection) 296.81 158.33 T
3 F
(125) 504 158.33 T
4 F
(56-100. Reserv) 189 143.33 T
(ed) 249.95 143.33 T
3 F
(125) 504 143.33 T
4 F
(101. Maximum trap le) 189 128.33 T
(v) 278.19 128.33 T
(el) 283.04 128.33 T
3 F
(125) 504 128.33 T
4 F
(102. Clean windo) 189 113.33 T
(w trap) 259.58 113.33 T
3 F
(125) 504 113.33 T
4 F
(103. Prefetch instructions) 189 98.33 T
3 F
(125) 504 98.33 T
FMENDPAGE
%%EndPage: "12" 12
%%Page: "13" 13
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          TABLE OF CONTENTS) 407.2 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(13) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 F
(104. VER.manuf) 189 713.33 T
3 F
(126) 504 713.33 T
4 F
(105. TICK re) 189 698.33 T
(gister) 242.45 698.33 T
3 F
(127) 504 698.33 T
4 F
(106. IMPDEPn instructions) 189 683.33 T
3 F
(127) 504 683.33 T
4 F
(107. Unimplemented LDD trap) 189 668.33 T
3 F
(129) 504 668.33 T
4 F
(108. Unimplemented STD trap) 189 653.33 T
3 F
(129) 504 653.33 T
4 F
(109. LDDF_mem_address_not_aligned) 189 638.33 T
3 F
(129) 504 638.33 T
4 F
(110. STDF_mem_address_not_aligned) 189 623.33 T
3 F
(130) 504 623.33 T
4 F
(111. LDQF_mem_address_not_aligned) 189 608.33 T
3 F
(130) 504 608.33 T
4 F
(112. STQF_mem_address_not_aligned) 189 593.33 T
3 F
(130) 504 593.33 T
4 F
(113. Implemented memory models) 189 578.33 T
3 F
(131) 504 578.33 T
4 F
(114. RED_state trap v) 189 563.33 T
(ector address \050RSTV) 277.73 563.33 T
(addr\051) 360.49 563.33 T
3 F
(131) 504 563.33 T
4 F
(115. RED_state processor state) 189 548.33 T
3 F
(131) 504 548.33 T
4 F
(116. SIR_enable control \337ag) 189 533.33 T
3 F
(131) 504 533.33 T
4 F
(117. MMU disabled prefetch beha) 189 518.33 T
(vior) 326.27 518.33 T
3 F
(131) 504 518.33 T
4 F
(118. Identifying I/O locations) 189 503.33 T
3 F
(132) 504 503.33 T
4 F
(119. Unimplemented v) 189 488.33 T
(alues for PST) 280.69 488.33 T
(A) 334.2 488.33 T
(TE.MM) 340.31 488.33 T
3 F
(132) 504 488.33 T
4 F
(120. Coherence and atomicity of memory operations) 189 473.33 T
3 F
(132) 504 473.33 T
4 F
(121. Implementation-dependent memory model) 189 458.33 T
3 F
(132) 504 458.33 T
4 F
(122. FLUSH latenc) 189 443.33 T
(y) 266.9 443.33 T
3 F
(133) 504 443.33 T
4 F
(123. Input/output \050I/O\051 semantics) 189 428.33 T
3 F
(133) 504 428.33 T
4 F
(124. Implicit ASI when TL > 0) 189 413.33 T
3 F
(133) 504 413.33 T
4 F
(125. Address masking) 189 398.33 T
3 F
(133) 504 398.33 T
4 F
(126. TST) 189 383.33 T
(A) 225.85 383.33 T
(TE bits 19:18) 231.96 383.33 T
3 F
(134) 504 383.33 T
4 F
(127. PST) 189 368.33 T
(A) 225.3 368.33 T
(TE bits 11:10) 231.41 368.33 T
3 F
(134) 504 368.33 T
3 12 Q
(CHAPTER 6:   HAL SPARC64-III 137) 72 340 T
4 10 Q
(0. Introduction) 189 324.33 T
3 F
(137) 504 324.33 T
4 F
(1. Softw) 189 309.33 T
(are emulated instructions) 222.79 309.33 T
3 F
(137) 504 309.33 T
4 F
(2. Number of IU re) 189 294.33 T
(gisters) 265.77 294.33 T
3 F
(137) 504 294.33 T
4 F
(3. Incorrect IEEE Std 754-1985 results) 189 279.33 T
3 F
(138) 504 279.33 T
4 F
(4-5. Reserv) 189 264.33 T
(ed) 234.95 264.33 T
3 F
(138) 504 264.33 T
4 F
(6. I/O re) 189 249.33 T
(gisters pri) 222.45 249.33 T
(vile) 261.92 249.33 T
(ged status) 276.77 249.33 T
3 F
(138) 504 249.33 T
4 F
(7. I/O re) 189 234.33 T
(gister de\336nitions) 222.45 234.33 T
3 F
(138) 504 234.33 T
4 F
(8,9. RD) 189 219.33 T
(ASR/WRASR tar) 219.99 219.33 T
(get re) 290.65 219.33 T
(gisters and pri) 312.99 219.33 T
(vile) 369.4 219.33 T
(ged status) 384.25 219.33 T
3 F
(139) 504 219.33 T
4 F
(10-12 Reserv) 189 204.33 T
(ed) 242.45 204.33 T
3 F
(139) 504 204.33 T
4 F
(13. VER.impl) 189 189.33 T
3 F
(139) 504 189.33 T
4 F
(14-15 Reserv) 189 174.33 T
(ed) 242.45 174.33 T
3 F
(140) 504 174.33 T
4 F
(16. IU deferred-trap queue) 189 159.33 T
3 F
(140) 504 159.33 T
4 F
(17. Reserv) 189 144.33 T
(ed) 231.62 144.33 T
3 F
(140) 504 144.33 T
4 F
(18. Nonstandard IEEE 754-1985 results) 189 129.33 T
3 F
(140) 504 129.33 T
4 F
(19. FPU v) 189 114.33 T
(ersion, FSR.v) 229.69 114.33 T
(er) 284.27 114.33 T
3 F
(140) 504 114.33 T
4 F
(20-21. Reserv) 189 99.33 T
(ed) 244.95 99.33 T
3 F
(140) 504 99.33 T
FMENDPAGE
%%EndPage: "13" 13
%%Page: "14" 14
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(14) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
72 63 540 63 2 L
0.5 H
2 Z
N
(SPARC International) 72 749.33 T
(          TABLE OF CONTENTS) 407.2 749.33 T
72 738 540 738 2 L
N
4 F
(22. FPU TEM, ce) 189 713.33 T
(xc, and ae) 259.68 713.33 T
(xc) 299.79 713.33 T
3 F
(140) 504 713.33 T
4 F
(23. Floating-point traps) 189 698.33 T
3 F
(141) 504 698.33 T
4 F
(24. FPU deferred-trap queue \050FQ\051) 189 683.33 T
3 F
(141) 504 683.33 T
4 F
(25. RDPR of FQ with none) 189 668.33 T
(xistent FQ) 298.3 668.33 T
3 F
(141) 504 668.33 T
4 F
(26-28. Reserv) 189 653.33 T
(ed) 244.95 653.33 T
3 F
(141) 504 653.33 T
4 F
(29,30. Address space identi\336er \050ASI\051 de\336nitions and ASI address decoding) 189 638.33 T
3 F
(141) 504 638.33 T
4 F
(31. Catastrophic error e) 189 623.33 T
(xceptions) 283.27 623.33 T
3 F
(142) 504 623.33 T
4 F
(32. Deferred traps) 189 608.33 T
3 F
(142) 504 608.33 T
4 F
(33. T) 189 593.33 T
(rap precision) 209.76 593.33 T
3 F
(142) 504 593.33 T
4 F
(34. Interrupt clearing) 189 578.33 T
3 F
(143) 504 578.33 T
4 F
(35,36. Implementation-dependent traps and priorities) 189 563.33 T
3 F
(143) 504 563.33 T
4 F
(37. Reset trap) 189 548.33 T
3 F
(143) 504 548.33 T
4 F
(38. Ef) 189 533.33 T
(fect of reset trap on implementation-dependent re) 213.19 533.33 T
(gisters) 410.77 533.33 T
3 F
(144) 504 533.33 T
4 F
( 39. Entering error_state on implementation-dependent errors) 189 518.33 T
3 F
(144) 504 518.33 T
4 F
(40. Error_state processor state) 189 503.33 T
3 F
(144) 504 503.33 T
4 F
(41. Reserv) 189 488.33 T
(ed) 231.62 488.33 T
3 F
(144) 504 488.33 T
4 F
(42. FLUSH instruction) 189 473.33 T
3 F
(144) 504 473.33 T
4 F
(43. Reserv) 189 458.33 T
(ed) 231.62 458.33 T
3 F
(145) 504 458.33 T
4 F
(44. Data access FPU trap) 189 443.33 T
3 F
(145) 504 443.33 T
4 F
(45-46. Reserv) 189 428.33 T
(ed) 244.95 428.33 T
3 F
(145) 504 428.33 T
4 F
(47. RD) 189 413.33 T
(ASR) 217.49 413.33 T
3 F
(145) 504 413.33 T
4 F
(48. WRASR) 189 398.33 T
3 F
(145) 504 398.33 T
4 F
(49-54 Reserv) 189 383.33 T
(ed) 242.45 383.33 T
3 F
(146) 504 383.33 T
4 F
(55. Floating-point under\337o) 189 368.33 T
(w detection) 296.81 368.33 T
3 F
(146) 504 368.33 T
4 F
(56-100. Reserv) 189 353.33 T
(ed) 249.95 353.33 T
3 F
(146) 504 353.33 T
4 F
(101. Maximum trap le) 189 338.33 T
(v) 278.19 338.33 T
(el) 283.04 338.33 T
3 F
(146) 504 338.33 T
4 F
(102. Clean windo) 189 323.33 T
(w trap) 259.58 323.33 T
3 F
(146) 504 323.33 T
4 F
(103. Prefetch instructions) 189 308.33 T
3 F
(146) 504 308.33 T
4 F
(104. VER.manuf) 189 293.33 T
3 F
(147) 504 293.33 T
4 F
(105. TICK re) 189 278.33 T
(gister) 242.45 278.33 T
3 F
(148) 504 278.33 T
4 F
(106. IMPDEPn instructions) 189 263.33 T
3 F
(148) 504 263.33 T
4 F
(107. Unimplemented LDD trap) 189 248.33 T
3 F
(148) 504 248.33 T
4 F
(108. Unimplemented STD trap) 189 233.33 T
3 F
(148) 504 233.33 T
4 F
(109. LDDF_mem_address_not_aligned) 189 218.33 T
3 F
(149) 504 218.33 T
4 F
(110. STDF_mem_address_not_aligned) 189 203.33 T
3 F
(149) 504 203.33 T
4 F
(111. LDQF_mem_address_not_aligned) 189 188.33 T
3 F
(149) 504 188.33 T
4 F
(112. STQF_mem_address_not_aligned) 189 173.33 T
3 F
(149) 504 173.33 T
4 F
(113. Implemented memory models) 189 158.33 T
3 F
(150) 504 158.33 T
4 F
(114. RED_state trap v) 189 143.33 T
(ector address \050RSTV) 277.73 143.33 T
(addr\051) 360.49 143.33 T
3 F
(150) 504 143.33 T
4 F
(115. RED_state processor state) 189 128.33 T
3 F
(150) 504 128.33 T
4 F
(116. SIR_enable control \337ag) 189 113.33 T
3 F
(150) 504 113.33 T
4 F
(117. MMU disabled prefetch beha) 189 98.33 T
(vior) 326.27 98.33 T
3 F
(151) 504 98.33 T
FMENDPAGE
%%EndPage: "14" 14
%%Page: "15" 15
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          TABLE OF CONTENTS) 407.2 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(15) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 F
(118. Identifying I/O locations) 189 713.33 T
3 F
(151) 504 713.33 T
4 F
(119. Unimplemented v) 189 698.33 T
(alues for PST) 280.69 698.33 T
(A) 334.2 698.33 T
(TE.MM) 340.31 698.33 T
3 F
(151) 504 698.33 T
4 F
(120. Coherence and atomicity of memory operations) 189 683.33 T
3 F
(151) 504 683.33 T
4 F
(121. Implementation-dependent memory model) 189 668.33 T
3 F
(151) 504 668.33 T
4 F
(122. FLUSH latenc) 189 653.33 T
(y) 266.9 653.33 T
3 F
(152) 504 653.33 T
4 F
(123. Input/output \050I/O\051 semantics) 189 638.33 T
3 F
(152) 504 638.33 T
4 F
(124. Implicit ASI when TL>0) 189 623.33 T
3 F
(152) 504 623.33 T
4 F
(125. Address masking) 189 608.33 T
3 F
(152) 504 608.33 T
4 F
(126. TST) 189 593.33 T
(A) 225.85 593.33 T
(TE bits 19:18) 231.96 593.33 T
3 F
(153) 504 593.33 T
4 F
(127. PST) 189 578.33 T
(A) 225.3 578.33 T
(TE bits 11:10) 231.41 578.33 T
3 F
(153) 504 578.33 T
4 F
(128. CLEANWIN re) 189 563.33 T
(gister update) 272.44 563.33 T
3 F
(153) 504 563.33 T
3 12 Q
(APPENDIX A: VER.impl/VER.manuf) 72 535 T
(157) 504 535 T
(APPENDIX B: SPARC V9 Arch Book Changes) 72 507 T
(161) 504 507 T
4 10 Q
(Change to page 13) 189 477.33 T
3 F
(161) 504 477.33 T
4 F
(Change to page 21\050r142\051) 189 462.33 T
3 F
(161) 504 462.33 T
4 F
(Change to page 28\050r142\051) 189 447.33 T
3 F
(161) 504 447.33 T
4 F
(Change to page 30\050r142\051) 189 432.33 T
3 F
(161) 504 432.33 T
4 F
(Change to page 40\050r142\051,) 189 417.33 T
3 F
(161) 504 417.33 T
4 F
(Change to page 51) 189 402.33 T
3 F
(162) 504 402.33 T
4 F
(Change to page 52\050r142\051) 189 387.33 T
3 F
(162) 504 387.33 T
4 F
(Change to page 55\050r142\051) 189 372.33 T
3 F
(162) 504 372.33 T
4 F
(Change to page 56\050r142\051) 189 357.33 T
3 F
(162) 504 357.33 T
4 F
(Change to page 57\050r142\051) 189 342.33 T
3 F
(163) 504 342.33 T
4 F
(Change to page 58-9\050r142\051) 189 327.33 T
3 F
(163) 504 327.33 T
4 F
(Change to page 76,) 189 312.33 T
3 F
(163) 504 312.33 T
4 F
(Change to page 80\050r142\051, 6.3.6.4\050r142\051) 189 297.33 T
3 F
(163) 504 297.33 T
4 F
(Change to page 81\050r141/r142\051:) 189 282.33 T
3 F
(163) 504 282.33 T
4 F
(Change to page 81\050r141/r142\051:) 189 267.33 T
3 F
(163) 504 267.33 T
4 F
(Change to page 121\050r141/r142\051:) 189 252.33 T
3 F
(163) 504 252.33 T
4 F
(Change to page 151\050r142\051, A.9\050r142\051,) 189 237.33 T
3 F
(164) 504 237.33 T
4 F
(Change to page 171) 189 222.33 T
3 F
(164) 504 222.33 T
4 F
(Change to page 181\050r141/r142\051:) 189 207.33 T
3 F
(164) 504 207.33 T
4 F
(Change to page 191\050r141/r142\051:) 189 192.33 T
3 F
(164) 504 192.33 T
4 F
(Change to page 195\050r141/r142\051:) 189 177.33 T
3 F
(164) 504 177.33 T
4 F
(Change to page 212\050r14[123]\051 A.43\050r14[12]\051/A.44\050r143\051,) 189 162.33 T
3 F
(164) 504 162.33 T
4 F
(Change to page 216\050r142\051, A.46\050r142\051,) 189 147.33 T
3 F
(164) 504 147.33 T
4 F
(Change to page 220\050r142\051/A.49\050r142\051) 189 132.33 T
3 F
(165) 504 132.33 T
4 F
(Change to page 228\050r141/r142\051:) 189 117.33 T
3 F
(165) 504 117.33 T
4 F
(Change to page 229\050r142\051/A.55\050r142\051,) 189 102.33 T
3 F
(165) 504 102.33 T
FMENDPAGE
%%EndPage: "15" 15
%%Page: "16" 16
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(16) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
72 63 540 63 2 L
0.5 H
2 Z
N
(SPARC International) 72 749.33 T
(          TABLE OF CONTENTS) 407.2 749.33 T
72 738 540 738 2 L
N
4 F
(Change to page 231\050r142\051/233\050r143\051,) 189 713.33 T
3 F
(165) 504 713.33 T
4 F
(Change to page 234, A.58\050r14[12]\051/A.59\050r143\051) 189 698.33 T
3 F
(165) 504 698.33 T
4 F
(Change to page 241\050r142\051, A.62\050r142\051,) 189 683.33 T
3 F
(165) 504 683.33 T
4 F
(Change to page 242\050r142\051, A.62\050r142\051) 189 668.33 T
3 F
(166) 504 668.33 T
4 F
(Change to page 253\050r142\051) 189 653.33 T
3 F
(166) 504 653.33 T
4 F
(Change to page 253\0504142\051) 189 638.33 T
3 F
(166) 504 638.33 T
4 F
(Change to page 255\050r142\051) 189 623.33 T
3 F
(166) 504 623.33 T
4 F
(Change to page 258\050r142\051) 189 608.33 T
3 F
(166) 504 608.33 T
4 F
(Change to page 268\050r142\051) 189 593.33 T
3 F
(167) 504 593.33 T
4 F
(Change to page 290\050r142\051) 189 578.33 T
3 F
(167) 504 578.33 T
4 F
(Change to page 312\050r142\051) 189 563.33 T
3 F
(167) 504 563.33 T
FMENDPAGE
%%EndPage: "16" 16
%%Page: "17" 17
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
72 594 540 606 C
0 0 0 1 0 0 0 1 K
72 605 540 605 2 L
1 H
2 Z
0 X
N
72 602 540 602 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(Pr) 473.02 612 T
(ef) 488.79 612 T
(ace) 505.08 612 T
72 72 540 576 R
7 X
V
0.5 H
2 Z
0 X
N
72 648 540 720 R
7 X
V
0 X
N
0 100 Q
(V9) 117 153 T
FMENDPAGE
%%EndPage: "17" 17
%%Page: "18" 18
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
FMENDPAGE
%%EndPage: "18" 18
%%Page: "19" 19
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
( PREFACE) 490.28 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(19) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 18 Q
(Pr) 277.18 708 T
(eface) 295.85 708 T
3 14 Q
(A) 72 672.67 T
(udience and Pur) 81.41 672.67 T
(pose) 179.28 672.67 T
4 12 Q
(The) 90 652 T
2 9 Q
(SP) 111.66 652 T
(ARC) 120.99 652 T
4 12 Q
( International) 140.39 652 T
5 F
(Implementation Char) 207.71 652 T
(acateristics of Curr) 310.52 652 T
(ent SP) 404.09 652 T
(ARC-V9-based Pr) 434 652 T
(od-) 520.45 652 T
(ucts) 180 638 T
2 9 Q
(is intended as companion to the SP) 202.33 638 T
(ARC Ar) 340.67 638 T
(chitectur) 372.71 638 T
(e Book V) 407.56 638 T
(ersion 9.) 442.2 638 T
3 14 Q
(Or) 72 594.67 T
(ganization and Content) 88.97 594.67 T
4 12 Q
(This document has been di) 90 574 T
(vided as follo) 218.35 574 T
(ws) 283.38 574 T
2 9 Q
(T) 90 543 T
(able of Content) 94.69 543 T
(Pr) 90 527 T
(eface) 98.83 527 T
(Chapter 1:) 90 511 T
(HAL SP) 216 511 T
(ARC64) 247.57 511 T
(Chapter 2:) 90 495 T
(SUN UL) 216 495 T
(TRASP) 249.29 495 T
(ARC) 277.15 495 T
(Chapter 3:) 90 479 T
(HAL SP) 216 479 T
(ARC64-II) 247.57 479 T
(APPENDIX A:) 90 463 T
(VER.impl/VER.manuf) 216 463 T
(APPENDIX B:) 90 447 T
(SP) 216 447 T
(ARC V9 Ar) 225.33 447 T
(ch Book Changes) 270.62 447 T
(Index) 90 431 T
FMENDPAGE
%%EndPage: "19" 19
%%Page: "20" 20
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(20) 72 48 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 48 T
(2/9/99) 514.44 48 T
72 63 540 63 2 L
1 H
2 Z
N
(SPARC International) 72 749.33 T
( PREFACE) 490.28 749.33 T
72 738 540 738 2 L
0.5 H
N
FMENDPAGE
%%EndPage: "20" 20
%%Page: "21" 21
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
72 594 540 606 C
0 0 0 1 0 0 0 1 K
72 605 540 605 2 L
1 H
2 Z
0 X
N
72 602 540 602 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(Cha) 104.51 612 T
(pter 1: HAL Implementa) 141.59 612 T
(tion of V9 Ar) 346.16 612 T
(chitectur) 451.51 612 T
(e) 528.48 612 T
72 553 540 565 C
0 0 0 1 0 0 0 1 K
72 564 540 564 2 L
1 H
2 Z
0 X
N
72 561 540 561 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(SP) 459.36 571 T
(ARC 64) 477 571 T
72 72 540 540 R
7 X
V
0.5 H
2 Z
0 X
N
72 648 540 720 R
7 X
V
0 X
N
0 100 Q
(V9) 132 164 T
0 18 Q
(SP) 337.19 85.7 T
(ARC INTERNA) 354.83 85.7 T
(TIONAL) 469.58 85.7 T
FMENDPAGE
%%EndPage: "21" 21
%%Page: "22" 22
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
FMENDPAGE
%%EndPage: "22" 22
%%Page: "23" 23
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(SPARC 64) 494.17 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 144 47.33 T
(23) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 18 Q
(CHAPTER 1:   HAL SP) 185.42 670 T
(ARC64) 369.59 670 T
3 14 Q
(0. Intr) 72 608.67 T
(oduction) 109.86 608.67 T
4 12 Q
(This document describes the implementation details of the) 90 574 T
5 F
(SP) 373.31 574 T
(ARC64) 385.56 574 T
5 5.6 Q
(TM) 420.23 576.8 T
4 12 Q
( processor de) 428.01 574 T
(v) 491.02 574 T
(eloped) 496.84 574 T
(by) 90 560 T
5 F
(HAL) 105 560 T
(Computer Systems) 130.67 560 T
4 F
(. The items listed belo) 219.66 560 T
(w correspond to the implementation depen-) 325.69 560 T
(dencies as listed in the te) 90 546 T
(xt and by number in Appendix C of \322) 209.47 546 T
5 F
(The SP) 388.79 546 T
(ARC Ar) 422.04 546 T
(c) 459.26 546 T
(hitectur) 464.41 546 T
(e Man-) 501.3 546 T
(ual - V) 90 532 T
(er) 121.33 532 T
(sion 9) 131.21 532 T
4 F
(\323 by) 160.21 532 T
5 F
(SP) 183.54 532 T
(ARC International) 195.79 532 T
4 F
(, along with the description of the implementation) 284.8 532 T
(dependenc) 90 518 T
(y) 141.13 518 T
(.) 146.35 518 T
(The) 152.08 518 T
(\322Implementation\323) 173.46 518 T
(section) 262.84 518 T
(for) 299.56 518 T
(each) 316.28 518 T
(item) 340.99 518 T
(describes) 365.05 518 T
(the) 412.43 518 T
(implementation) 429.82 518 T
(on) 507.88 518 T
(the) 522.61 518 T
(SP) 90 504 T
(ARC64 processor) 102.24 504 T
(.) 187.24 504 T
3 14 Q
(1. Softwar) 72 474.67 T
(e emulated instructions) 133.18 474.67 T
4 12 Q
(Description:) 90 454 T
(Whether an instruction is implemented directly by hardw) 180 454 T
(are, simulated by) 454.18 454 T
(softw) 180 440 T
(are, or emulated by \336rmw) 206.54 440 T
(are is implementation-dependent.) 330.73 440 T
(Implementation:) 90 412 T
(SP) 180 412 T
(ARC64 does not implement the follo) 192.24 412 T
(wing instructions in hardw) 369.61 412 T
(are:) 497.82 412 T
(All \337oating point instructions with quad operands or results) 180 398 T
(These operations will tak) 180 370 T
(e an) 300.86 370 T
5 F
(fp_e) 323.52 370 T
(xception_other) 343.94 370 T
4 F
( trap with) 415.93 370 T
5 F
(FSR.ftt =) 464.93 370 T
(unimplemented_FP) 180 356 T
(op.) 273.02 356 T
4 F
(The) 290.57 356 T
(k) 311.78 356 T
(ernel) 317.66 356 T
(will) 344.2 356 T
(then) 365.41 356 T
(emulate) 388.63 356 T
(the) 429.17 356 T
(quad) 446.38 356 T
(operation) 472.25 356 T
(and) 520.12 356 T
(store) 180 342 T
(the) 206.18 342 T
(result) 223.7 342 T
(into) 253.21 342 T
(a) 274.74 342 T
(quad-aligned) 282.92 342 T
(set) 348.42 342 T
(of) 364.6 342 T
(\337oating-point) 377.45 342 T
(re) 445.64 342 T
(gisters) 454.79 342 T
(as) 488.97 342 T
(de\336ned) 501.82 342 T
(by SP) 180 328 T
(ARC-V9 manual.) 207.24 328 T
5 F
(fsqrtd, fsqrts:) 183 300 T
4 F
(Ex) 250.68 300 T
(ecuting) 263.83 300 T
(these) 301.61 300 T
(instructions) 328.71 300 T
(will) 387.16 300 T
(cause) 408.27 300 T
(a) 437.37 300 T
5 F
(fp_e) 445.14 300 T
(xception_other) 465.57 300 T
4 F
(e) 180 286 T
(xception with FSR.) 185.15 286 T
5 F
(ftt = unimplemented_FP) 278.16 286 T
(op) 395.29 286 T
4 F
(. In this case k) 407.29 286 T
(ernel emula-) 476.16 286 T
(tion routines are pro) 180 272 T
(vided to complete the instructions.) 276.8 272 T
(\337ush:) 180 244 T
(This instruction will cause an) 216 244 T
5 F
(ille) 360.32 244 T
(gal_instruction) 375.18 244 T
4 F
( trap if e) 448.52 244 T
(x) 488.66 244 T
(ecuted.) 494.48 244 T
(K) 180 230 T
(ernel) 188.36 230 T
(emulation) 215.26 230 T
(routines) 266.18 230 T
(will) 307.75 230 T
(be) 329.34 230 T
(pro) 343.58 230 T
(vided) 359.39 230 T
(to) 388.97 230 T
(\337ush) 401.22 230 T
(the) 427.47 230 T
(cache) 445.05 230 T
(line) 475.27 230 T
(from) 496.18 230 T
(the) 522.42 230 T
(data) 180 216 T
(cache) 202.85 216 T
(and) 233.01 216 T
(in) 253.19 216 T
(v) 262.05 216 T
(alidate) 267.75 216 T
(an) 302.59 216 T
(y) 313.74 216 T
(matching) 322.59 216 T
(cache) 370.11 216 T
(lines) 400.27 216 T
(in) 425.79 216 T
(the) 437.98 216 T
(instruction) 455.5 216 T
(cache.) 509.69 216 T
(ldd, ldda, std, stda: Ex) 180 188 T
(ecuting these instructions in normal mode w) 286.82 188 T
(ould) 499.36 188 T
(generate) 180 174 T
5 F
(unimplemented_LDD) 223.64 174 T
4 F
( and) 326.96 174 T
5 F
(unimplemented_STD) 350.29 174 T
4 F
( trap. K) 450.95 174 T
(ernel emu-) 486.97 174 T
(lation routines will be pro) 180 160 T
(vided to complete the instructions. SP) 303.82 160 T
(ARC64) 484.72 160 T
(also implements a special accelerated emulation trap handling for certain) 180 146 T
(LDD and STD instructions, if a special mode is chosen.) 180 132 T
(popc: This instruction will cause an) 180 104 T
5 F
(ille) 353.99 104 T
(gal_instruction) 368.84 104 T
4 F
( trap if e) 442.19 104 T
(x) 482.33 104 T
(ecuted.) 488.15 104 T
FMENDPAGE
%%EndPage: "23" 23
%%Page: "24" 24
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(SPARC 64) 494.17 749.33 T
(24) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 144 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(K) 180 712 T
(ernel emulation routines will be pro) 188.36 712 T
(vided to complete the action.) 359.83 712 T
3 14 Q
(2. Number of IU r) 72 682.67 T
(egisters) 179.45 682.67 T
4 12 Q
(Description:) 90 662 T
(An implementation of the IU may contain from 64 to 258 general purpose) 180 662 T
(64 bit r re) 180 648 T
(gisters. This corresponds to a grouping of the re) 226.81 648 T
(gisters into tw) 456.26 648 T
(o) 524.15 648 T
(sets) 180 634 T
(of) 200.95 634 T
(eight) 213.9 634 T
(global) 240.85 634 T
(r) 273.81 634 T
(re) 280.76 634 T
(gisters,) 289.9 634 T
(plus) 327.18 634 T
(a) 350.14 634 T
(circular) 358.42 634 T
(stack) 398.02 634 T
(of) 425.64 634 T
(from) 438.58 634 T
(three) 464.86 634 T
(to) 491.81 634 T
(32) 504.09 634 T
(sets) 519.05 634 T
(of) 180 620 T
(16) 192.76 620 T
(re) 207.53 620 T
(gisters) 216.68 620 T
(each,) 250.78 620 T
(kno) 278.53 620 T
(wn) 296.23 620 T
(as) 313.66 620 T
(re) 326.42 620 T
(gister) 335.57 620 T
(windo) 365 620 T
(ws.) 394.7 620 T
(Since) 413.8 620 T
(the) 443.23 620 T
(number) 460.66 620 T
(of) 500.09 620 T
(re) 512.86 620 T
(gis-) 522 620 T
(ter windo) 180 606 T
(ws present \050NWINDO) 225.36 606 T
(WS\051 is implementation-dependent, the) 332.9 606 T
(total number of re) 180 592 T
(gisters is also implementation-dependent.) 266.14 592 T
(Implementation:) 90 564 T
(SP) 180 564 T
(ARC64 implements 4 16-re) 192.24 564 T
(gister sets \050windo) 325.06 564 T
(ws\051 in hardw) 409.42 564 T
(are. Thus) 471.95 564 T
(there are a total of 80 inte) 180 550 T
(ger re) 303.12 550 T
(gisters visible to softw) 330.59 550 T
(are. The) 438.8 550 T
(y are:) 477.94 550 T
(8 global re) 216 536 T
(gisters) 267.14 536 T
(8 alternate global re) 216 522 T
(gisters) 311.46 522 T
(4 windo) 216 508 T
(ws of 16 re) 254.7 508 T
(gisters each \050=64 re) 308.17 508 T
(gisters\051) 402.4 508 T
3 14 Q
(3. Incorr) 72 478.67 T
(ect IEEE Std 754-1985 r) 124.63 478.67 T
(esults) 269.04 478.67 T
4 12 Q
(Description:) 90 458 T
(An implementation may indicate that a \337oating-point instruction did not) 180 458 T
(produce a correct ANSI/IEEE Standard 754-1985 result by generating a) 180 444 T
(special) 180 430 T
(\337oating-point) 216.24 430 T
(un\336nished) 284.49 430 T
(or) 337.4 430 T
(unimplemented) 350.31 430 T
(e) 427.89 430 T
(xception.) 433.04 430 T
(In) 480.28 430 T
(this) 493.18 430 T
(case,) 513.44 430 T
(pri) 180 416 T
(vile) 193.03 416 T
(ged) 210.85 416 T
(mode) 230.98 416 T
(softw) 260.45 416 T
(are) 286.99 416 T
(shall) 304.45 416 T
(emulate) 329.92 416 T
(an) 370.71 416 T
(y) 381.86 416 T
(functionality) 390.66 416 T
(not) 454.8 416 T
(present) 472.94 416 T
(in) 510.39 416 T
(the) 522.53 416 T
(hardw) 180 402 T
(are.) 209.87 402 T
(Implementation:) 90 374 T
(SP) 180 374 T
(ARC64 in conjunction with the k) 192.24 374 T
(ernel emulation code produces the cor-) 351.79 374 T
(rect IEEE 754 results required in this section.) 180 360 T
(1\051T) 180 332 T
(raps Inhibit Results) 196.91 332 T
(SP) 180 318 T
(ARC64 in conjunction with the k) 192.24 318 T
(ernel emulation code produces results) 351.79 318 T
(required.) 180 304 T
(2\051T) 180 276 T
(rapped Under\337o) 196.91 276 T
(w De\336nition \050UFM=1\051) 274.92 276 T
(SP) 180 262 T
(ARC64 detects \322tininess\323 before rounding as recommended.) 192.24 262 T
(3\051 Untrapped Under\337o) 180 234 T
(w De\336nition \050UFM=0\051) 289.01 234 T
(SP) 180 220 T
(ARC64) 192.24 220 T
(meets) 231.72 220 T
(these) 262.52 220 T
(requirements) 289.99 220 T
(with) 355.45 220 T
(some) 379.6 220 T
(help) 407.74 220 T
(from) 431.21 220 T
(the) 457.34 220 T
(k) 474.82 220 T
(ernel) 480.7 220 T
(di) 507.49 220 T
(vide) 516.53 220 T
(\336xup code.) 180 206 T
(4\051 Floating-Point Non standard Mode) 180 178 T
(SP) 180 164 T
(ARC64) 192.24 164 T
(FPU) 231.53 164 T
(is) 256.16 164 T
(\322standard\323,) 266.78 164 T
(and) 323.71 164 T
(therefore) 343.66 164 T
(does) 389.59 164 T
(not) 414.2 164 T
(support) 432.16 164 T
(a) 470.78 164 T
(nonstandard) 478.73 164 T
(mode.) 180 150 T
FMENDPAGE
%%EndPage: "24" 24
%%Page: "25" 25
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(SPARC 64) 494.17 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 144 47.33 T
(25) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(4-5. Reser) 72 710.67 T
(v) 131.72 710.67 T
(ed) 138.58 710.67 T
(6. I/O r) 72 680.67 T
(egisters pri) 115.69 680.67 T
(vileged status) 182.04 680.67 T
4 12 Q
(Description:) 90 660 T
(Whether) 180 660 T
(I/O) 224.17 660 T
(re) 243.02 660 T
(gisters) 252.17 660 T
(can) 286.36 660 T
(be) 305.87 660 T
(accessed) 320.05 660 T
(by) 364.88 660 T
(non) 379.74 660 T
(pri) 400.6 660 T
(vile) 413.63 660 T
(ged) 431.45 660 T
(code) 451.63 660 T
(is) 477.14 660 T
(implemen-) 488 660 T
(tation-dependent.) 180 646 T
(Implementation:) 90 618 T
(In SP) 180 618 T
(ARC64 some I/O re) 205.24 618 T
(gisters can be accessed by non pri) 301.38 618 T
(vile) 463.7 618 T
(ged code.) 481.52 618 T
3 14 Q
(7. I/O r) 72 588.67 T
(egister de\336nitions) 115.69 588.67 T
4 12 Q
(Description:) 90 568 T
(The contents and addresses of I/O re) 180 568 T
(gisters are implementation-dependent.) 355.1 568 T
(Implementation:) 90 540 T
(Please contact HAL for details of I/O re) 180 540 T
(gisters.) 371.44 540 T
3 14 Q
(8-9. RD) 72 510.67 T
(ASR/WRASR tar) 117.39 510.67 T
(get r) 222.63 510.67 T
(egisters and pri) 249.97 510.67 T
(vileged status) 342.38 510.67 T
4 12 Q
(Description:) 90 490 T
(Softw) 180 490 T
(are can use read/write ancillary state re) 208.55 490 T
(gister instructions to read/) 395.63 490 T
(write implementation-dependent processor re) 180 476 T
(gisters \050ASRs 16-31\051.) 397.44 476 T
(Whether each of the implementation-dependent read/write ancillary state) 180 462 T
(re) 180 448 T
(gister instructions \050for ASRs 16-31\051 is pri) 189.14 448 T
(vile) 388.84 448 T
(ged is implementation) 406.66 448 T
(dependent.) 180 434 T
(Implementation:) 90 406 T
(SP) 180 406 T
(ARC64 implements 7 implementation-dependent ASR re) 192.24 406 T
(gisters. LDD) 467.05 406 T
(T) 180 392 T
(rap Base Address \050ASR24\051 This pri) 186.91 392 T
(vile) 357.59 392 T
(ged read/write re) 375.41 392 T
(gister speci\336es a) 456.53 392 T
(special trap base address for some) 180 378 T
5 F
(unimplemented_LDD) 346.62 378 T
4 F
( and) 449.94 378 T
5 F
(unimplemented_STD) 180 364 T
4 F
( traps. Instruction Emulation Re) 280.66 364 T
(gister \050ASR25\051 This) 434.14 364 T
(read) 180 350 T
(only) 203.5 350 T
(re) 227.68 350 T
(gister) 236.83 350 T
(is) 266.34 350 T
(written) 277.19 350 T
(by) 314.04 350 T
(CPU) 328.88 350 T
(on) 355.07 350 T
(a) 369.92 350 T
(trap) 378.09 350 T
(for) 399.6 350 T
(a) 416.44 350 T
(LDD/STD) 424.62 350 T
(that) 478.13 350 T
(uses) 498.98 350 T
(the) 522.49 350 T
(LDD T) 180 336 T
(rap Base Address described abo) 214.57 336 T
(v) 367.68 336 T
(e. Data Breakpoint Re) 373.5 336 T
(gister) 479.96 336 T
(\050ASR26\051 This pri) 180 322 T
(vile) 263.7 322 T
(ged write-only re) 281.52 322 T
(gister is used to trap an) 363.98 322 T
(y data) 474.79 322 T
(accesses to a double w) 180 308 T
(ord aligned breakpoint address. Softw) 288.52 308 T
(are Initiated) 470.7 308 T
(Reset \050ASR27\051 A write to this re) 180 294 T
(gister with a WRASR instruction will) 337.14 294 T
(cause a softw) 180 280 T
(are initiated reset \050SIR\051. An SIR is a precise trap. ASR27 is) 244.52 280 T
(pri) 180 266 T
(vile) 193.03 266 T
(ged and write-only) 210.85 266 T
(. F) 300.72 266 T
(ault Address Re) 313.21 266 T
(gister \050ASR28\051 and F) 389.69 266 T
(ault) 492.5 266 T
(Access T) 180 252 T
(ype \050ASR29\051 These re) 223.36 252 T
(gisters f) 330.82 252 T
(acilitate the handling of traps that) 369.02 252 T
(in) 180 238 T
(v) 188.86 238 T
(olv) 194.62 238 T
(e a data memory access. The re) 209.77 238 T
(gisters are pri) 359.87 238 T
(vile) 424.88 238 T
(ged and read-only) 442.7 238 T
(.) 528.56 238 T
(System softw) 180 224 T
(are must tak) 244.88 224 T
(e care to read these re) 303.42 224 T
(gisters on entry to a f) 407.52 224 T
(ault) 509.05 224 T
(handler before an) 180 210 T
(y other f) 263.78 210 T
(ault can occur that w) 304.32 210 T
(ould o) 404.17 210 T
(v) 434.33 210 T
(erwrite them. State) 440.15 210 T
(Control Re) 180 196 T
(gister \050ASR31\051 ASR31 is a 16bit implementation speci\336c re) 232.82 196 T
(gis-) 521.3 196 T
(ter that contains a set of \337ags for controlling the state of the CPU, MMU) 180 182 T
(and Caches. The re) 180 168 T
(gister is pri) 271.79 168 T
(vile) 325.49 168 T
(ged and can be read/written.) 343.31 168 T
3 14 Q
(10-12 Reser) 72 138.67 T
(v) 142.22 138.67 T
(ed) 149.08 138.67 T
FMENDPAGE
%%EndPage: "25" 25
%%Page: "26" 26
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(SPARC 64) 494.17 749.33 T
(26) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 144 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 14 Q
(13. VER.impl) 72 710.67 T
4 12 Q
(Description:) 90 690 T
(VER.impl uniquely identi\336es an implementation or class of softw) 180 690 T
(are-com-) 495.54 690 T
(patible implementations of the architecture. V) 180 676 T
(alues FFF0\050he) 399.3 676 T
(x\051..FFFF\050he) 468.12 676 T
(x\051) 525.95 676 T
(are reserv) 180 662 T
(ed and are not a) 226.79 662 T
(v) 302.52 662 T
(ailable for assignment.) 308.22 662 T
(Implementation:) 90 634 T
(SP) 180 634 T
(ARC64 uses a v) 192.24 634 T
(ersion number of 1.) 269.72 634 T
3 14 Q
(14-15 Reser) 72 604.67 T
(v) 142.22 604.67 T
(ed) 149.08 604.67 T
(16. IU deferr) 72 574.67 T
(ed-trap queue) 149.11 574.67 T
4 12 Q
(Description:) 90 540 T
(The e) 180 540 T
(xistence, contents, and operation of an IU deferred-trap queue are) 206.81 540 T
(implementation-dependent; it is not visible to user application programs) 180 526 T
(under normal operating conditions) 180 512 T
(Implementation:) 90 484 T
(SP) 180 484 T
(ARC64 does not need and therefore does not implement an IU deferred-) 192.24 484 T
(trap queue.) 180 470 T
3 14 Q
(17. Reser) 72 440.67 T
(v) 127.06 440.67 T
(ed) 133.92 440.67 T
(18. Nonstandard IEEE 754-1985 r) 72 410.67 T
(esults) 275.15 410.67 T
4 12 Q
(Description:) 90 376 T
(Bit 22 of the FSR, FSR_nonstandard_fp \050NS\051, when set to 1, causes the) 180 376 T
(FPU) 180 362 T
(to) 204.74 362 T
(produce) 216.82 362 T
(implementation-de\336ned) 258.2 362 T
(results) 375.6 362 T
(that) 409.67 362 T
(may) 430.4 362 T
(not) 453.8 362 T
(correspond) 471.88 362 T
(to) 527.93 362 T
(IEEE Standard 754-1985.) 180 348 T
(Implementation:) 90 320 T
(SP) 180 320 T
(ARC64) 192.24 320 T
(FPU) 231.53 320 T
(is) 256.16 320 T
(\322standard\323,) 266.78 320 T
(and) 323.71 320 T
(therefore) 343.66 320 T
(does) 389.59 320 T
(not) 414.2 320 T
(support) 432.16 320 T
(a) 470.78 320 T
(nonstandard) 478.73 320 T
(mode.) 180 306 T
3 14 Q
(19. FPU v) 72 276.67 T
(ersion, FSR.v) 130.58 276.67 T
(er) 210.94 276.67 T
4 12 Q
(Description:) 90 256 T
(Bits 19:17 of the FSR, FSR.v) 180 256 T
(er) 320.86 256 T
(, identify one or more implementations of) 329.7 256 T
(the FPU architecture.) 180 242 T
(Implementation:) 90 214 T
(SP) 180 214 T
(ARC64 uses the v) 192.24 214 T
(alue of 0 for this \336eld.) 278.94 214 T
3 14 Q
(20-21. Reser) 72 184.67 T
(v) 145.72 184.67 T
(ed) 152.58 184.67 T
(22. FPU TEM, cexc, and aexc) 72 134.67 T
4 12 Q
(Description:) 90 114 T
(An implementation may choose to implement the TEM, ce) 180 114 T
(xc, and ae) 462.13 114 T
(xc) 510.26 114 T
(\336elds) 180 100 T
(in) 208.56 100 T
(hardw) 220.45 100 T
(are) 250.31 100 T
(in) 267.52 100 T
(either) 279.4 100 T
(of) 309.28 100 T
(tw) 321.83 100 T
(o) 333.71 100 T
(w) 342.26 100 T
(ays) 350.81 100 T
(\050see) 369.35 100 T
(section) 391.23 100 T
(5.1.7.11) 427.77 100 T
(of) 469.33 100 T
(SP) 481.88 100 T
(ARC-V9) 494.11 100 T
FMENDPAGE
%%EndPage: "26" 26
%%Page: "27" 27
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(SPARC 64) 494.17 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 144 47.33 T
(27) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(Architecture Manual for details\051.) 180 712 T
(Implementation:) 90 684 T
(SP) 180 684 T
(ARC64 implements TEM, ce) 192.24 684 T
(xc and ae) 332.72 684 T
(xc \336elds of FSR conforming to) 377.86 684 T
(IEEE Std. 754-1985.) 180 670 T
3 14 Q
(23. Floating-point traps) 72 640.67 T
4 12 Q
(Description:) 90 620 T
(Floating point traps may be precise or deferred. If deferred, a \337oating point deferred-trap) 90 606 T
(queue \050FQ\051 must be present.) 180 592 T
(Implementation:) 90 564 T
(The only deferred traps in SP) 180 564 T
(ARC64 are:) 319.87 564 T
5 F
(fp_e) 380.53 564 T
(xception_other) 400.96 564 T
4 F
( \050) 472.94 564 T
5 F
(ftt =) 479.94 564 T
(un\336nished_FP) 180 550 T
(op) 249.04 550 T
4 F
(\051 for FDIV with unusual ar) 261.04 550 T
(guments and the) 389.8 550 T
5 F
(data_br) 180 536 T
(eakpoint) 217.56 536 T
4 F
( trap. SP) 258.89 536 T
(ARC64 does not need a \337oating-point deferred-) 298.79 536 T
(trap queue because the FDIV that caused the trap is the only deferred) 180 522 T
(instruction.) 180 508 T
3 14 Q
(24. FPU deferr) 72 478.67 T
(ed-trap queue \050FQ\051) 160.77 478.67 T
4 12 Q
(Description:) 90 458 T
(The presence, contents of, and operations on the \337oating-point deferred-) 180 458 T
(trap queue \050FQ\051 are implementation-dependent.) 180 444 T
(Implementation:) 90 416 T
(SP) 180 416 T
(ARC64 does not ha) 192.24 416 T
(v) 286.33 416 T
(e or need a \337oating-point deferred-trap queue.) 292.15 416 T
3 14 Q
(25. RDPR of FQ with nonexistent FQ) 72 386.67 T
4 12 Q
(Description:) 90 366 T
(On implementations without a \337oating-point queue, an attempt to read the) 180 366 T
(FQ with an RDPR instruction shall cause either an ille) 180 352 T
(g) 440.81 352 T
(al_instruction) 446.75 352 T
(e) 180 338 T
(xception or an fp_e) 185.15 338 T
(xception_other e) 277.94 338 T
(xception with FSR.ftt set to 4) 358.08 338 T
(\050sequence_error\051.) 180 324 T
(Implementation:) 90 296 T
(A RDPR of %FPQ instruction will cause an) 180 296 T
5 F
(ille) 394 296 T
(gal_instruction) 408.85 296 T
4 F
( trap.) 482.2 296 T
3 14 Q
(26-28. Reser) 72 266.67 T
(v) 145.72 266.67 T
(ed) 152.58 266.67 T
(29,30. Addr) 72 236.67 T
(ess space identi\336er \050ASI\051 de\336nitions and ASI addr) 142.14 236.67 T
(ess decoding) 440.2 236.67 T
4 12 Q
(Description:) 90 216 T
(The follo) 180 216 T
(wing ASI assignments are implementation-dependent: restricted) 224.03 216 T
(ASIs \050all v) 180 202 T
(alues he) 231.7 202 T
(x\051 00..03, 05..0B, 0D..0F) 270.5 202 T
(, 12..17, and 1A..7F; and unre-) 389.88 202 T
(stricted ASIs C0..FF) 180 188 T
(.) 277.72 188 T
(An implementation may choose to decode only a subset of the 8-bit ASI) 180 160 T
(speci\336er;) 180 146 T
(ho) 226.89 146 T
(we) 238.59 146 T
(v) 252.28 146 T
(er) 258.1 146 T
(,) 266.94 146 T
(it) 272.84 146 T
(shall) 282.4 146 T
(decode) 307.97 146 T
(at) 344.85 146 T
(least) 356.4 146 T
(enough) 381.3 146 T
(of) 419.52 146 T
(the) 432.41 146 T
(ASI) 449.97 146 T
(to) 472.19 146 T
(distinguish) 484.42 146 T
(ASI_PRIMAR) 180 132 T
(Y) 250.56 132 T
(, ASI_PRIMAR) 257.68 132 T
(Y_LITTLE,) 334.24 132 T
(ASI_AS_IF_USER_PRIMAR) 180 118 T
(Y) 325.24 118 T
(,) 332.35 118 T
(ASI_AS_IF_USER_PRIMAR) 180 104 T
(Y_LITTLE, ASI_PRIMAR) 325.24 104 T
(Y_NOF) 457.12 104 T
(A) 494.89 104 T
(UL) 502.9 104 T
(T) 517.79 104 T
(,) 524.23 104 T
FMENDPAGE
%%EndPage: "27" 27
%%Page: "28" 28
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(SPARC 64) 494.17 749.33 T
(28) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 144 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(ASI_PRIMAR) 180 712 T
(Y_NOF) 250.56 712 T
(A) 288.34 712 T
(UL) 296.34 712 T
(T_LITTLE, ASI_SECOND) 311.23 712 T
(AR) 444.07 712 T
(Y) 459.96 712 T
(,) 467.08 712 T
(ASI_SECOND) 180 698 T
(AR) 252.85 698 T
(Y_LITTLE, ASI_AS_IF_USER_SECOND) 268.74 698 T
(AR) 477.59 698 T
(Y) 493.48 698 T
(,) 500.59 698 T
(ASI_AS_IF_USER_SECOND) 180 684 T
(AR) 327.53 684 T
(Y_LITTLE,) 343.42 684 T
(ASI_SECOND) 180 670 T
(AR) 252.85 670 T
(Y_NOF) 268.74 670 T
(A) 306.52 670 T
(UL) 314.52 670 T
(T) 329.41 670 T
(, and) 335.86 670 T
(ASI_SECOND) 180 656 T
(AR) 252.85 656 T
(Y_NOF) 268.74 656 T
(A) 306.52 656 T
(UL) 314.52 656 T
(T_LITTLE. If ASI_NUCLEUS and) 329.41 656 T
(ASI_NUCLEUS_LITTLE are supported \050impl. dep. #124\051, the) 180 642 T
(y must be) 482.11 642 T
(decoded also. Finally) 180 628 T
(, an implementation must al) 281.54 628 T
(w) 415.09 628 T
(ays decode ASI bit<7>) 423.64 628 T
(while PST) 180 614 T
(A) 229.22 614 T
(TE.PRIV = 0, so that an attempt by nonpri) 236.56 614 T
(vile) 440.35 614 T
(ged softw) 458.17 614 T
(are to) 505.04 614 T
(access a restricted ASI will al) 180 600 T
(w) 322.18 600 T
(ays cause a pri) 330.72 600 T
(vile) 400.73 600 T
(ged_action e) 418.55 600 T
(xception.) 479.35 600 T
(Implementation:) 90 572 T
(The encoding of ASIs in the SP) 180 572 T
(ARC64 processor is sho) 330.89 572 T
(wn belo) 446.92 572 T
(w:) 484.94 572 T
( NR \050Non-Restricted\051. This bit conforms to SP) 180 446 T
(ARC-V9 de\336nition. An) 402.89 446 T
(attempt to use a restricted ASI in non-pri) 180 432 T
(vile) 376.01 432 T
(ged mode results in a) 393.83 432 T
5 F
(privile) 180 418 T
(g) 210.85 418 T
(ed_action) 216.73 418 T
4 F
( trap.) 264.06 418 T
(V \050V) 180 390 T
(endor) 202.99 390 T
(-speci\336c\051. This bit conforms to SP) 230.08 390 T
(ARC-V9 de\336nition for non-) 393.64 390 T
(restricted ASIs that are implementation-dependent \0500xc0 - 0xf) 180 376 T
(f\051. This bit) 477.97 376 T
(will be set in all ASIs that are speci\336c to SP) 180 362 T
(ARC64.) 389.56 362 T
(PO \050Program Order\051. An instruction using an ASI with this bit set is e) 180 334 T
(x) 515.14 334 T
(e-) 520.96 334 T
(cuted by SP) 180 320 T
(ARC64 strictly in program order) 236.23 320 T
(.) 392.89 320 T
(AS_IF) 180 292 T
(. This bit conforms to SP) 211.04 292 T
(ARC-V9 requirement that there be an) 329.95 292 T
(implementation) 180 278 T
(speci\336c) 257.74 278 T
(ASI) 296.82 278 T
(encoding) 318.56 278 T
(that) 364.96 278 T
(allo) 385.37 278 T
(ws) 403.07 278 T
(the) 418.81 278 T
(corresponding) 435.88 278 T
(access) 506.94 278 T
(to be made as if the CPU were e) 180 264 T
(x) 334.45 264 T
(ecuting in non-pri) 340.27 264 T
(vile) 425.96 264 T
(ged mode, indepen-) 443.78 264 T
(dent of PST) 180 250 T
(A) 236.22 250 T
(TE.PRIV) 243.55 250 T
(.) 287 250 T
(LE. This bit conforms to SP) 180 222 T
(ARC-V9 de\336nition of ASIs that specify little-) 313.57 222 T
(endian byte ordering. If this bit is set to zero, the access is done using big-) 180 208 T
(endian byte ordering.) 180 194 T
(M2..M0. These bits are interpreted by the SP) 180 166 T
(ARC64 MMU.) 394.87 166 T
(SP) 180 138 T
(ARC64 does not support a nucleus conte) 192.24 138 T
(xt and hence does not decode) 388.04 138 T
(ASI_NUCLEUS and ASI_NUCLEUS_LITTLE.) 180 124 T
72 90 540 720 C
84.38 470 527.62 554 C
0 0 0 1 0 0 0 1 K
93.38 500 516.38 545 R
7 X
V
0.5 H
0 Z
0 X
N
4 12 Q
(NR           V \050M3\051        PO           AS_IF           LE           M2           M1              M0) 111.38 518 T
( 7                 6                5               4                  3              2               1                    0) 111.38 482 T
72 90 540 720 C
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
FMENDPAGE
%%EndPage: "28" 28
%%Page: "29" 29
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(SPARC 64) 494.17 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 144 47.33 T
(29) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(31. Catastr) 72 710.67 T
(ophic err) 137.84 710.67 T
(or exceptions) 192.41 710.67 T
4 12 Q
(Description:) 90 690 T
(The) 180 690 T
(causes) 201.39 690 T
(and) 235.44 690 T
(ef) 255.5 690 T
(fects) 264.53 690 T
(of) 289.92 690 T
(catastrophic) 302.64 690 T
(error) 363.36 690 T
(e) 389.41 690 T
(xceptions) 394.56 690 T
(are) 443.28 690 T
(implementation-) 460.67 690 T
(dependent. The) 180 676 T
(y may cause precise, deferred or disrupting traps.) 253.8 676 T
(Implementation:) 90 648 T
(An internal CPU w) 180 648 T
(atchdog time-out occurs after no instruction has been) 272.21 648 T
(committed for 2**n c) 180 634 T
(ycles \050n can be scan initialized to one of) 283.48 634 T
({12,14,16,18,19,20,21,22,24},) 180 620 T
(with) 328.93 620 T
(24) 352.68 620 T
(being) 367.09 620 T
(the) 396.17 620 T
(def) 413.24 620 T
(ault) 428.45 620 T
(v) 448.86 620 T
(alue\051.) 454.56 620 T
(This) 483.96 620 T
(w) 507.71 620 T
(ould) 516.25 620 T
(tak) 180 606 T
(e the processor into error state.) 194.54 606 T
3 14 Q
(32. Deferr) 72 576.67 T
(ed traps) 132.38 576.67 T
4 12 Q
(Description:) 90 556 T
(Whether an) 180 556 T
(y deferred traps \050and associated deferred-trap queues\051 are) 235.46 556 T
(present is implementation-dependent.) 180 542 T
(Implementation:) 90 514 T
(SP) 180 514 T
(ARC64 implements a deferred trap for the follo) 192.24 514 T
(wing trap types:) 420.9 514 T
(fp_e) 216 500 T
(xception_other \050when FSR.ftt = un\336nished_FPop\051.) 237.14 500 T
(data_breakpoint.) 216 486 T
(Deferred) 180 458 T
(trap) 225.4 458 T
(queues) 246.83 458 T
(are) 282.92 458 T
(not) 300.34 458 T
(necessary) 318.44 458 T
(,) 364.31 458 T
(since) 370.07 458 T
(the) 397.5 458 T
(trapping) 414.93 458 T
(instruction) 457.7 458 T
(is) 511.8 458 T
(the) 522.57 458 T
(only deferred instruction.) 180 444 T
3 14 Q
(33. T) 72 414.67 T
(rap pr) 101.3 414.67 T
(ecision) 139.55 414.67 T
4 12 Q
(Description:) 90 394 T
(Exceptions) 180 394 T
(that) 236.23 394 T
(occur) 257.14 394 T
(as) 286.7 394 T
(the) 299.6 394 T
(result) 317.17 394 T
(of) 346.74 394 T
(program) 359.64 394 T
(e) 403.2 394 T
(x) 408.35 394 T
(ecution) 414.17 394 T
(may) 452.4 394 T
(be) 475.97 394 T
(precise) 490.21 394 T
(or) 527.1 394 T
(deferred, although it is recommended that such e) 180 380 T
(xceptions be precise.) 413.77 380 T
(Examples include mem_address_not_aligned and di) 180 366 T
(vision_by_zero.) 429.67 366 T
(Implementation:) 90 338 T
(SP) 180 338 T
(ARC64 will generate a precise trap for all traps induced by instruction) 192.24 338 T
(e) 180 324 T
(x) 185.15 324 T
(ecution, e) 190.97 324 T
(xcept for) 237.44 324 T
5 F
(un\336nished_FP) 283.43 324 T
(op, data_br) 352.46 324 T
(eakpoint) 408.02 324 T
4 F
( and) 449.35 324 T
5 F
(Chip_cr) 180 310 T
(ossing_err) 218.8 310 T
(or) 269.59 310 T
(s \050CPU_xing\051) 280.14 310 T
4 F
(.) 346.46 310 T
3 14 Q
(34. Interrupt clearing) 72 280.67 T
4 12 Q
(Description:) 90 260 T
(Ho) 180 260 T
(w quickly a processor responds to an interrupt request and the method) 194.36 260 T
(by which an interrupt request is remo) 180 246 T
(v) 359.12 246 T
(ed are implementation-dependent.) 364.94 246 T
(Implementation:) 90 218 T
(When SP) 180 218 T
(ARC64 is ready to accept an interrupt signal \050based on) 223.9 218 T
(PST) 180 204 T
(A) 199.56 204 T
(TE.IE and the PIL\051, it stops issuing instructions and w) 206.89 204 T
(aits for the) 467.1 204 T
(CPU to quiesce. It then issues instructions from the corresponding trap) 180 190 T
(handler if the interrupt condition is still v) 180 176 T
(alid. The TPC points to the) 377.36 176 T
(instruction that w) 180 162 T
(ould ha) 263.88 162 T
(v) 299.3 162 T
(e e) 305.12 162 T
(x) 318.6 162 T
(ecuted in the absence of the interrupt. All) 324.42 162 T
(instructions) 180 148 T
(prior) 238.89 148 T
(to) 265.11 148 T
(the) 277.33 148 T
(TPC) 294.88 148 T
(ha) 319.78 148 T
(v) 330.87 148 T
(e) 336.69 148 T
(completed) 344.9 148 T
(and) 397.78 148 T
(all) 418 148 T
(instructions) 432.88 148 T
(including) 491.78 148 T
(and subsequent to TPC remain une) 180 134 T
(x) 347.47 134 T
(ecuted.) 353.29 134 T
FMENDPAGE
%%EndPage: "29" 29
%%Page: "30" 30
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(SPARC 64) 494.17 749.33 T
(30) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 144 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 14 Q
(35,36. Implementation-dependent traps and priorities) 72 710.67 T
4 12 Q
(Description:) 90 690 T
(T) 180 690 T
(rap type \050TT\051 v) 186.91 690 T
(alues 060\050he) 260.26 690 T
(x\051..07f\050he) 321.06 690 T
(x\051 are reserv) 368.2 690 T
(ed for implementation-) 427.98 690 T
(dependent) 180 676 T
(e) 231.81 676 T
(xceptions.) 236.96 676 T
(The) 288.44 676 T
(e) 309.59 676 T
(xistence) 314.74 676 T
(of) 356.55 676 T
(implementation_dependent_n) 369.04 676 T
(traps) 514.18 676 T
(and whether an) 180 662 T
(y that do e) 253.13 662 T
(xist are precise, deferred, or disrupting is imple-) 303.28 662 T
(mentation-dependent.) 180 648 T
(The priorities of the particular traps are relati) 180 620 T
(v) 395.98 620 T
(e and are implementation-) 401.8 620 T
(dependent, because a future v) 180 606 T
(ersion of the architecture may de\336ne ne) 322.1 606 T
(w) 511.75 606 T
(traps, and implementations may de\336ne implementation-dependent traps) 180 592 T
(that establish ne) 180 578 T
(w relati) 257.03 578 T
(v) 293.05 578 T
(e priorities.) 298.87 578 T
(Implementation:) 90 550 T
(The follo) 180 550 T
(wing trap types de\336ned by SP) 224.03 550 T
(ARC-V9 are not used in SP) 366.59 550 T
(ARC64.) 498.48 550 T
(SP) 180 326 T
(ARC64 de\336nes the follo) 192.24 326 T
(wing implementation-dependent trap types.) 308.94 326 T
3 F
(trap not used in SP) 238.44 504 T
(ARC64) 335.57 504 T
5 F
(instruction_access_MMU_miss) 190.5 480 T
(internal_pr) 190.5 458 T
(ocessor_err) 244.63 458 T
(or) 301.42 458 T
(data_access_MMU_miss) 190.5 436 T
(LDQF_mem_addr) 190.5 414 T
(ess_not_aligned) 278.71 414 T
(STQD_mem_addr) 190.5 392 T
(ess_not_aligned) 277.38 392 T
(async_data_err) 190.5 370 T
(or) 265.28 370 T
3 F
(tt \050in Hex\051) 123.86 280 T
(T) 259.69 280 T
(rap) 266.81 280 T
(priority) 372.07 280 T
(type) 453.07 280 T
5 F
(0x60) 138.52 256 T
4 F
(pr) 194.44 256 T
(gorammed_emulation_trap) 204.22 256 T
(6) 389.06 256 T
(precise) 434.06 256 T
5 F
(0x61) 138.52 234 T
4 F
(data_breakpoint) 194.44 234 T
(14) 386.06 234 T
(deferred) 434.06 234 T
5 F
(0x62) 138.52 212 T
4 F
(IO_parity) 194.44 212 T
(2) 389.06 212 T
(precise) 434.06 212 T
5 F
(0x63) 138.52 190 T
4 F
(RED_alert) 194.44 190 T
(2) 389.06 190 T
(disrupting) 434.06 190 T
5 F
(0x64) 138.52 168 T
4 F
(CPU_xing) 194.44 168 T
(2) 389.06 168 T
(disrupting) 434.06 168 T
5 F
(0x65) 138.52 146 T
4 F
(W) 194.44 146 T
(atchdog) 204.8 146 T
(1) 389.06 146 T
(disrupting) 434.06 146 T
5 F
(0x66) 138.52 124 T
4 F
(ECC_trap) 194.44 124 T
(2) 389.06 124 T
(precise) 434.06 124 T
184.5 519.75 184.5 362.25 2 L
V
0 Z
N
427.5 519.75 427.5 362.25 2 L
V
N
184.25 520 427.75 520 2 L
V
N
184.75 495.25 427.25 495.25 2 L
V
N
184.75 492.75 427.25 492.75 2 L
V
N
184.25 472 427.75 472 2 L
V
N
184.25 450 427.75 450 2 L
V
N
184.25 428 427.75 428 2 L
V
N
184.25 406 427.75 406 2 L
V
N
184.25 384 427.75 384 2 L
V
N
184.25 362 427.75 362 2 L
V
N
111.94 295.75 111.94 116.25 2 L
V
N
188.44 296.25 188.44 115.75 2 L
V
N
356.06 296.25 356.06 115.75 2 L
V
N
428.06 296.25 428.06 115.75 2 L
V
N
500.06 295.75 500.06 116.25 2 L
V
N
111.69 296 500.31 296 2 L
V
N
112.19 271.25 499.81 271.25 2 L
V
N
112.19 268.75 499.81 268.75 2 L
V
N
111.69 248 500.31 248 2 L
V
N
111.69 226 500.31 226 2 L
V
N
111.69 204 500.31 204 2 L
V
N
111.69 182 500.31 182 2 L
V
N
111.69 160 500.31 160 2 L
V
N
111.69 138 500.31 138 2 L
V
N
111.69 116 500.31 116 2 L
V
N
FMENDPAGE
%%EndPage: "30" 30
%%Page: "31" 31
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(SPARC 64) 494.17 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 144 47.33 T
(31) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(SP) 180 712 T
(ARC64) 192.24 712 T
(implements) 231.36 712 T
(a) 289.82 712 T
(special) 297.6 712 T
(accelerated) 333.37 712 T
(emulation) 389.78 712 T
(trap) 440.23 712 T
(for) 461.35 712 T
(certain) 477.79 712 T
(LDD) 512.89 712 T
(and STD instructions.) 180 698 T
3 14 Q
(37. Reset trap) 72 668.67 T
4 12 Q
(Description:) 90 648 T
(Some of a processor\325) 180 648 T
(s beha) 280.98 648 T
(vior during a reset trap is implementation-) 311.06 648 T
(dependent.) 180 634 T
(Implementation:) 90 606 T
(Po) 180 606 T
(wer) 192.37 606 T
(-on Reset \050POR\051 and W) 210.12 606 T
(atchdog reset \050WDR\051 are implemented by) 323.81 606 T
(scanning in the reset state on SP) 180 592 T
(ARC64.) 333.55 592 T
3 14 Q
(38. Effect of r) 72 562.67 T
(eset trap on implementation-dependent r) 153.38 562.67 T
(egisters) 397.33 562.67 T
4 12 Q
(Description:) 90 542 T
(Implementation-dependent) 180 542 T
(re) 312.13 542 T
(gisters) 321.28 542 T
(may) 355.43 542 T
(or) 378.91 542 T
(may) 391.73 542 T
(not) 415.21 542 T
(be) 433.37 542 T
(af) 447.52 542 T
(fected) 456.54 542 T
(by) 488.68 542 T
(the) 503.5 542 T
(v) 520.98 542 T
(ar-) 526.68 542 T
(ious reset traps.) 180 528 T
(Implementation:) 90 500 T
(None) 180 500 T
(of) 208.92 500 T
(the) 221.84 500 T
(implementation-dependent) 239.43 500 T
(re) 371 500 T
(gisters) 380.15 500 T
(are) 414.4 500 T
(af) 431.98 500 T
(fected) 441 500 T
(by) 473.24 500 T
(reset) 488.17 500 T
(traps) 513.75 500 T
(in SP) 180 486 T
(ARC64.) 204.58 486 T
3 14 Q
(39. Entering err) 75 456.67 T
(or_state on implementation-dependent err) 170.79 456.67 T
(ors) 423.67 456.67 T
4 12 Q
(Description:) 90 436 T
(The processor may enter error_state when an implementation-dependent) 180 436 T
(error condition occurs.) 180 422 T
(Implementation:) 90 394 T
(An internal CPU w) 180 394 T
(atchdog time-out occurs after no instruction has been) 272.21 394 T
(committed for 2**n c) 180 380 T
(ycles \050n can be scan initialized to one of) 283.48 380 T
({12,14,16,18,19,20,21,22,24},) 180 366 T
(with) 328.93 366 T
(24) 352.68 366 T
(being) 367.09 366 T
(the) 396.17 366 T
(def) 413.24 366 T
(ault) 428.45 366 T
(v) 448.86 366 T
(alue\051.) 454.56 366 T
(This) 483.96 366 T
(w) 507.71 366 T
(ould) 516.25 366 T
(tak) 180 352 T
(e the processor into error state.) 194.54 352 T
3 14 Q
(40. Err) 72 322.67 T
(or_state pr) 114.52 322.67 T
(ocessor state) 179.97 322.67 T
4 12 Q
(Description:) 90 302 T
(What) 180 302 T
(occurs) 208.46 302 T
(after) 242.24 302 T
(error_state) 266.69 302 T
(is) 320.47 302 T
(entered) 330.94 302 T
(is) 368.72 302 T
(implementation-dependent,) 379.19 302 T
(b) 513.3 302 T
(ut) 519.06 302 T
(it) 530.86 302 T
(is) 180 288 T
(recommended) 190.52 288 T
(that) 261.03 288 T
(as) 281.55 288 T
(much) 294.06 288 T
(processor) 323.25 288 T
(state) 371.75 288 T
(as) 396.27 288 T
(possible) 408.79 288 T
(be) 450.64 288 T
(preserv) 464.49 288 T
(ed) 499.63 288 T
(upon) 513.48 288 T
(entry to error_state.) 180 274 T
(Implementation:) 90 246 T
(On) 180 246 T
(entry) 197.29 246 T
(to) 224.58 246 T
(error) 236.54 246 T
(state,) 262.48 246 T
(SP) 290.11 246 T
(ARC64) 302.35 246 T
(asserts) 341.64 246 T
(the) 376.26 246 T
(output) 393.55 246 T
(signal) 426.85 246 T
(CPU_HAL) 458.15 246 T
(TED.) 511.05 246 T
(The) 180 232 T
(clock) 201.6 232 T
(chip) 230.52 232 T
(in) 254.12 232 T
(the) 266.39 232 T
(HAL) 283.99 232 T
(system) 311.59 232 T
(stops) 347.86 232 T
(the) 375.46 232 T
(clocks) 393.06 232 T
(to) 426.66 232 T
(the) 438.93 232 T
(CPU) 456.53 232 T
(in) 482.8 232 T
(response) 495.08 232 T
(to) 180 218 T
(this) 191.98 218 T
(signal.) 211.97 218 T
(A) 246.29 218 T
(scan) 257.6 218 T
(out) 281.57 218 T
(of) 299.56 218 T
(processor) 312.2 218 T
(state) 360.83 218 T
(could) 385.48 218 T
(be) 414.79 218 T
(performed) 428.76 218 T
(at) 481.39 218 T
(this) 492.7 218 T
(stage) 512.69 218 T
(for diagnosis.) 180 204 T
3 14 Q
(41. Reser) 72 174.67 T
(v) 127.06 174.67 T
(ed) 133.92 174.67 T
(42. FLUSH instruction) 72 124.67 T
4 12 Q
(Description:) 90 104 T
(If \337ush is not implemented in hardw) 180 104 T
(are, it causes an ille) 354.54 104 T
(g) 448.67 104 T
(al_instruction) 454.61 104 T
FMENDPAGE
%%EndPage: "31" 31
%%Page: "32" 32
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(SPARC 64) 494.17 749.33 T
(32) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 144 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(e) 180 712 T
(xception and its function is performed by system softw) 185.15 712 T
(are. Whether) 449 712 T
(FLUSH traps is implementation-dependent.) 180 698 T
(Implementation:) 90 670 T
(SP) 180 670 T
(ARC64 tak) 192.24 670 T
(es an ille) 246.46 670 T
(g) 288.94 670 T
(al_instruction trap when a FLUSH instruction is) 294.88 670 T
(e) 180 656 T
(x) 185.15 656 T
(ecuted.) 190.97 656 T
3 14 Q
(43. Reser) 72 626.67 T
(v) 127.06 626.67 T
(ed) 133.92 626.67 T
(44. Data access FPU trap) 72 576.67 T
4 12 Q
(Description:) 90 556 T
(If a load \337oating-point instruction traps with an) 180 556 T
(y type of access error) 407.47 556 T
(e) 180 542 T
(xception, the contents of the destination \337oating-point re) 185.15 542 T
(gister\050s\051 either) 456.95 542 T
(remain unchanged or are unde\336ned.) 180 528 T
(Implementation:) 90 500 T
(Contents of destination \337oating-point re) 180 500 T
(gister\050s\051 remain unchanged.) 371.82 500 T
3 14 Q
(45-46. Reser) 72 470.67 T
(v) 145.72 470.67 T
(ed) 152.58 470.67 T
(47. RD) 72 420.67 T
(ASR) 112.73 420.67 T
4 12 Q
(Description:) 90 400 T
(RD) 180 400 T
(ASR instructions with rd in the range 16..31 are a) 196.19 400 T
(v) 434.26 400 T
(ailable for imple-) 439.96 400 T
(mentation-dependent uses \050impl. dep #8\051.F) 180 386 T
(or an  RD) 385.8 386 T
(ASR instruction with) 432.31 386 T
(rs1 in the range 16..31, the follo) 180 372 T
(wing are implementation-dependent: the) 333.35 372 T
(interpretation of bits 13:0 and 29:25 in the instruction, whether the instruc-) 180 358 T
(tion is pri) 180 344 T
(vile) 225.71 344 T
(ged \050impl. dep. #9\051, and whether it causes an) 243.53 344 T
(ille) 180 330 T
(g) 195.16 330 T
(al_instruction trap.) 201.1 330 T
(Implementation:) 90 302 T
(See) 180 302 T
5 F
(items 8,9) 200.33 302 T
4 F
( for details. SP) 243.66 302 T
(ARC64 causes an) 313.22 302 T
5 F
(ille) 401.54 302 T
(gal_instruction) 416.4 302 T
4 F
( trap for) 489.74 302 T
(reads of the unused ASR v) 180 288 T
(alues.) 308.02 288 T
3 14 Q
(48. WRASR) 72 258.67 T
4 12 Q
(Description:) 90 238 T
(WRASR instructions with rd in the range 16..31 are a) 180 238 T
(v) 437.4 238 T
(ailable for imple-) 443.1 238 T
(mentation-dependent uses \050impl. dep. #8\051. F) 180 224 T
(or a WRASR instruction with) 391.8 224 T
(rd in the range 16..31, the follo) 180 210 T
(wing are implementation-dependent: the) 328.68 210 T
(interpretation) 180 196 T
(of) 247.18 196 T
(bits) 259.69 196 T
(18:0) 279.55 196 T
(in) 303.41 196 T
(the) 315.26 196 T
(instruction,) 332.45 196 T
(the) 389.3 196 T
(operation\050s\051) 406.49 196 T
(performed) 466.99 196 T
(\050for) 519.49 196 T
(e) 180 182 T
(xample, xor\051 to generate the v) 185.15 182 T
(alue written to the ASR, whether the) 328.81 182 T
(instruction is pri) 180 168 T
(vile) 258.37 168 T
(ged \050impl. dep. #9\051, and whether it causes an) 276.19 168 T
(ille) 180 154 T
(g) 195.16 154 T
(al_instruction trap.) 201.1 154 T
(Implementation:) 90 126 T
( See) 180 126 T
5 F
(items 8,9) 203.33 126 T
4 F
( for details. SP) 246.66 126 T
(ARC64 causes an) 316.22 126 T
5 F
(ille) 404.54 126 T
(gal_instruction) 419.4 126 T
4 F
( trap for) 492.74 126 T
(writes of the unused ASR v) 180 112 T
(alues.) 312.02 112 T
FMENDPAGE
%%EndPage: "32" 32
%%Page: "33" 33
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(SPARC 64) 494.17 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 144 47.33 T
(33) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(49-54 Reser) 72 710.67 T
(v) 142.22 710.67 T
(ed) 149.08 710.67 T
(55. Floating-point under\337o) 72 660.67 T
(w detection) 232.5 660.67 T
4 12 Q
(Description:) 90 640 T
(Whether \322tininess\323 \050in IEEE 754 terms\051 is detected before or after round-) 180 640 T
(ing is implementation-dependent. It is recommended that tininess be) 180 626 T
(detected before rounding.) 180 612 T
(Implementation:) 90 584 T
(SP) 180 584 T
(ARC64 detects \322tininess\323 before rounding.) 192.24 584 T
3 14 Q
(56-100. Reser) 72 554.67 T
(v) 152.72 554.67 T
(ed) 159.58 554.67 T
(101. Maximum trap le) 72 504.67 T
(v) 204.78 504.67 T
(el) 211.64 504.67 T
4 12 Q
(Description:) 90 484 T
(It is implementation-dependent ho) 180 484 T
(w man) 344.69 484 T
(y additional le) 376.84 484 T
(v) 445.2 484 T
(els, if an) 451.02 484 T
(y) 491.83 484 T
(, past) 497.05 484 T
(le) 180 470 T
(v) 188.36 470 T
(el 4 are supported.) 194.18 470 T
(Implementation:) 90 442 T
(SP) 180 442 T
(ARC64 implements 4 le) 192.24 442 T
(v) 308.28 442 T
(els of traps.) 314.1 442 T
3 14 Q
(102. Clean windo) 72 412.67 T
(w trap) 174.93 412.67 T
4 12 Q
(Description:) 90 392 T
(An implementation may choose either to implement automatic \322cleaning\323) 180 392 T
(of re) 180 378 T
(gister windo) 202.14 378 T
(ws in hardw) 261.5 378 T
(are, or generate a clean_windo) 320.04 378 T
(w trap, when) 466.68 378 T
(needed, for windo) 180 364 T
(w\050s\051 to be cleaned by softw) 266.68 364 T
(are.) 398.86 364 T
(Implementation:) 90 336 T
(SP) 180 336 T
(ARC64) 192.24 336 T
(generates) 231.5 336 T
(a) 279.39 336 T
(clean_windo) 287.31 336 T
(w) 348.33 336 T
(trap,) 359.58 336 T
(when) 383.82 336 T
(needed,) 412.4 336 T
(for) 451.97 336 T
(windo) 468.55 336 T
(ws) 498.25 336 T
(to) 514.16 336 T
(be) 526.09 336 T
(cleaned by softw) 180 322 T
(are.) 261.19 322 T
3 14 Q
(103. Pr) 72 292.67 T
(efetch instructions) 114.52 292.67 T
4 12 Q
(Description:) 90 272 T
(The follo) 180 272 T
(wing aspects of the PREFETCH and PREFETCHA instructions) 224.03 272 T
(are implementation-dependent: \0501\051 whether the) 180 258 T
(y ha) 405.77 258 T
(v) 425.86 258 T
(e an observ) 431.68 258 T
(able ef) 486.02 258 T
(fect) 518.04 258 T
(in pri) 180 244 T
(vile) 205.37 244 T
(ged code; \0502\051 whether the) 223.19 244 T
(y can cause a data_access_MMU_miss) 345.64 244 T
(e) 180 230 T
(xception; \0503\051 the attrib) 185.15 230 T
(utes of the block of memory prefetched: its size) 292.56 230 T
(\050minimum = 64 bytes\051 and its alignment \050minimum = 64-byte alignment\051;) 180 216 T
(\0504\051 whether each v) 180 202 T
(ariant is implemented as a NOP) 269.33 202 T
(, with its full semantics,) 420.31 202 T
(or) 180 188 T
(with) 192.86 188 T
(common-case) 217.07 188 T
(prefetching) 286.58 188 T
(semantics;) 344.1 188 T
(\0505\051) 397.63 188 T
(whether) 414.49 188 T
(and) 456.01 188 T
(ho) 476.21 188 T
(w) 487.91 188 T
(v) 499.44 188 T
(ariants) 505.14 188 T
(16..31 are implemented.) 180 174 T
(Implementation:) 90 146 T
(\0501\051 PREFETCH and PREFETCHA ha) 180 146 T
(v) 363.1 146 T
(e identical af) 368.92 146 T
(fects in pri) 430.6 146 T
(vile) 481.62 146 T
(ged or) 499.44 146 T
(non-pri) 180 132 T
(vile) 215.03 132 T
(ged code.) 232.85 132 T
(\0502\051 Can not cause a) 180 118 T
5 F
(data_access_MMU_miss) 275.64 118 T
4 F
( e) 396.29 118 T
(xception) 404.44 118 T
(\0503\051 Size and alignments are 128-bytes) 180 104 T
FMENDPAGE
%%EndPage: "33" 33
%%Page: "34" 34
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(SPARC 64) 494.17 749.33 T
(34) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 144 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(\0504\051,\0505\051 See table-1) 180 712 T
3 14 Q
(104. VER.manuf) 72 458.67 T
4 12 Q
(Description:) 90 438 T
(VER.manuf) 180 438 T
(contains) 240.49 438 T
(a) 283.33 438 T
(16-bit) 291.49 438 T
(semiconductor) 322.99 438 T
(manuf) 396.48 438 T
(acturer) 427.02 438 T
(code.) 463.17 438 T
(This) 491.66 438 T
(\336eld) 515.83 438 T
(is optional, and if not present reads as zero. VER.manuf may indicate the) 180 424 T
(original supplier of a second-sourced chip in cases in) 180 410 T
(v) 434.14 410 T
(olving mask-le) 439.9 410 T
(v) 511.26 410 T
(el) 517.08 410 T
(second-sourcing. It is intended that the contents of VER.manuf track the) 180 396 T
(JEDEC semiconductor manuf) 180 382 T
(acturer code as closely as possible. If the) 323.2 382 T
(manuf) 180 368 T
(acturer does not ha) 210.54 368 T
(v) 301.27 368 T
(e a JEDEC semiconductor manuf) 307.09 368 T
(acturer code,) 466.94 368 T
(SP) 180 354 T
(ARC International will assign a VER.manuf v) 192.24 354 T
(alue.) 413.59 354 T
(Implementation:) 90 326 T
(SP) 180 326 T
(ARC64 uses a code of 4 for this \336eld. This is Fujitsu\325) 192.24 326 T
(s JEDEC code.) 448.25 326 T
3 14 Q
(105. TICK r) 72 296.67 T
(egister) 145.25 296.67 T
4 12 Q
(Description:) 90 262 T
(The dif) 180 262 T
(ference between the v) 214.69 262 T
(alues read from the TICK re) 319.34 262 T
(gister on tw) 454.79 262 T
(o) 511.33 262 T
(reads should re\337ect the number of processor c) 180 248 T
(ycles e) 400.76 248 T
(x) 433.57 248 T
(ecuted between the) 439.39 248 T
(reads.) 180 234 T
(If) 210.92 234 T
(an) 221.51 234 T
(accurate) 235.44 234 T
(count) 278.02 234 T
(cannot) 307.28 234 T
(al) 341.87 234 T
(w) 350.42 234 T
(ays) 358.96 234 T
(be) 377.56 234 T
(returned,) 391.49 234 T
(an) 437.07 234 T
(inaccurac) 451 234 T
(y) 496.79 234 T
(should) 505.39 234 T
(be small, bounded, and documented. An implementation my implement) 180 220 T
(fe) 180 206 T
(wer than 63 bits in TICK.counter; ho) 189.02 206 T
(we) 366.37 206 T
(v) 380.06 206 T
(er) 385.88 206 T
(, the counter as implemented) 394.73 206 T
(must be able to count for at least 10 years without o) 180 192 T
(v) 428.12 192 T
(er\337o) 433.94 192 T
(wing. An) 455.64 192 T
(y upper) 500.12 192 T
(bits not implemented must be read as zero.) 180 178 T
(Implementation:) 90 150 T
(SP) 180 150 T
(ARC64 implements all the bits of TICK re) 192.24 150 T
(gister and returns accurate) 397.06 150 T
(count of the processor c) 180 136 T
(ycles, in response to reads from TICK re) 294.46 136 T
(gister) 489.56 136 T
(.) 515.57 136 T
3 F
(T) 248.51 674 T
(able 1: Pr) 255.41 674 T
(efetch Data) 305.18 674 T
4 F
(fcn) 109.34 648 T
(V9 Prefetch Function) 200.34 648 T
(SP) 393.71 648 T
(ARC64 Function) 405.95 648 T
(           0) 78 624 T
(Prefetch for se) 168 624 T
(v) 237.67 624 T
(eral reads) 243.49 624 T
(Prefetch for read) 348 624 T
(           1) 78 602 T
(Prefetch for one read) 168 602 T
(Prefetch for read) 348 602 T
(           2) 78 580 T
(Prefetch for se) 168 580 T
(v) 237.67 580 T
(eral writes) 243.49 580 T
(Prefetch for write) 348 580 T
(          3) 78 558 T
(Prefetch for one write) 168 558 T
(Prefetch for write) 348 558 T
(          4) 78 536 T
(Prefetch page) 168 536 T
(Prefetch for read) 348 536 T
(       5-15) 78 514 T
(Reserv) 168 514 T
(ed) 201.14 514 T
5 F
(ille) 348 514 T
(gal_instruction) 362.86 514 T
4 F
( trap) 436.2 514 T
(     16-31) 78 492 T
(Implementation dependent) 168 492 T
(NOP) 348 492 T
72 663.75 72 484.25 2 L
V
0 Z
N
162 664.25 162 483.75 2 L
V
N
342 664.25 342 483.75 2 L
V
N
540 663.75 540 484.25 2 L
V
N
71.75 664 540.25 664 2 L
V
N
72.25 639.25 539.75 639.25 2 L
V
N
72.25 636.75 539.75 636.75 2 L
V
N
71.75 616 540.25 616 2 L
V
N
71.75 594 540.25 594 2 L
V
N
71.75 572 540.25 572 2 L
V
N
71.75 550 540.25 550 2 L
V
N
71.75 528 540.25 528 2 L
V
N
71.75 506 540.25 506 2 L
V
N
71.75 484 540.25 484 2 L
V
N
FMENDPAGE
%%EndPage: "34" 34
%%Page: "35" 35
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(SPARC 64) 494.17 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 144 47.33 T
(35) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(106. IMPDEPn instructions) 72 710.67 T
4 12 Q
(Description:) 90 676 T
(The) 180 676 T
(IMPDEP1) 201.62 676 T
(and) 254.57 676 T
(IMPDEP2) 274.86 676 T
(instructions) 327.82 676 T
(are) 386.78 676 T
(completely) 404.39 676 T
(implementation-) 460.67 676 T
(dependent. Implementation-dependent aspects include their operation, the) 180 662 T
(interpretation of bits 29:25 and 18:0 in their encoding, and which \050if an) 180 648 T
(y\051) 521.45 648 T
(e) 180 634 T
(xceptions the) 185.15 634 T
(y may cause.) 248.63 634 T
(Implementation:) 90 606 T
(SP) 180 606 T
(ARC64 uses IMPDEP2 to encode the HAL speci\336c Floating Point Mul-) 192.24 606 T
(tiply-Add/Subtract instructions. IMPDEP1 is not used and will cause an) 180 592 T
(ille) 180 578 T
(g) 195.16 578 T
(al_instruction trap if such an opcode is encountered. Please refer to) 201.1 578 T
5 F
(SP) 180 564 T
(ARC64 Pr) 192.25 564 T
(ocessor User Guide) 241.38 564 T
4 F
( for more details.) 336.7 564 T
3 14 Q
(107. Unimplemented LDD trap) 72 534.67 T
4 12 Q
(Description:) 90 514 T
(It) 180 514 T
(is) 190.13 514 T
(implementation-dependent) 200.94 514 T
(whether) 332.39 514 T
(LDD) 373.85 514 T
(and) 401.31 514 T
(LDD) 421.44 514 T
(A) 445.62 514 T
(are) 457.08 514 T
(implemented) 474.53 514 T
(in hardw) 180 500 T
(are. If not, an attempt to e) 222.2 500 T
(x) 346 500 T
(ecute either will cause an) 351.82 500 T
(unimplemented_LDD trap.) 180 486 T
(Implementation:) 90 458 T
(SP) 180 458 T
(ARC64 does not implement LDD and LDD) 192.24 458 T
(A is hardw) 401.75 458 T
(are. It uses the) 454.28 458 T
(unimplemented_LDD) 180 444 T
(trap.) 288.21 444 T
(Ho) 312.75 444 T
(we) 327.12 444 T
(v) 340.81 444 T
(er) 346.63 444 T
(in) 358.84 444 T
(a) 371.06 444 T
(special) 379.27 444 T
(mode,) 415.48 444 T
(there) 448.03 444 T
(is) 474.9 444 T
(partial) 485.79 444 T
(sup-) 519.34 444 T
(port) 180 430 T
(in) 202.19 430 T
(hardw) 214.39 430 T
(are) 244.26 430 T
(for) 261.77 430 T
(these) 278.63 430 T
(instructions.) 306.15 430 T
(Please) 368.01 430 T
(refer) 401.53 430 T
(to) 427.04 430 T
5 F
(SP) 439.24 430 T
(ARC64) 451.49 430 T
(Pr) 489.02 430 T
(ocessor) 500.48 430 T
(User Guide) 180 416 T
4 F
( for more details.) 235.66 416 T
3 14 Q
(108. Unimplemented STD trap) 72 386.67 T
4 12 Q
(Description:) 90 366 T
(It is implementation-dependent whether STD and STD) 180 366 T
(A are implemented) 442.82 366 T
(in hardw) 180 352 T
(are. If not, an attempt to e) 222.2 352 T
(x) 346 352 T
(ecute either will cause an) 351.82 352 T
(unimplemented_STD trap.) 180 338 T
(Implementation:) 90 310 T
(SP) 180 310 T
(ARC64 does not implement STD and STD) 192.24 310 T
(A is hardw) 397.76 310 T
(are. It uses the) 450.3 310 T
(unimplemented_STD trap. Ho) 180 296 T
(we) 325.36 296 T
(v) 339.05 296 T
(er in a special mode, there is partial sup-) 344.87 296 T
(port) 180 282 T
(in) 202.19 282 T
(hardw) 214.39 282 T
(are) 244.26 282 T
(for) 261.77 282 T
(these) 278.63 282 T
(instructions.) 306.15 282 T
(Please) 368.01 282 T
(refer) 401.53 282 T
(to) 427.04 282 T
5 F
(SP) 439.24 282 T
(ARC64) 451.49 282 T
(Pr) 489.02 282 T
(ocessor) 500.48 282 T
(User Guide) 180 268 T
4 F
( for more details.) 235.66 268 T
3 14 Q
(109. LDDF_mem_addr) 72 238.67 T
(ess_not_aligned) 210.18 238.67 T
4 12 Q
(Description:) 90 204 T
(LDDF) 180 204 T
(and) 214.28 204 T
(LDDF) 234.56 204 T
(A) 265.01 204 T
(require) 276.62 204 T
(only) 313.56 204 T
(w) 337.84 204 T
(ord) 346.39 204 T
(alignment.) 365.33 204 T
(Ho) 419.28 204 T
(we) 433.65 204 T
(v) 447.34 204 T
(er) 453.16 204 T
(,) 462 204 T
(if) 467.95 204 T
(the) 478.24 204 T
(ef) 495.85 204 T
(fecti) 504.88 204 T
(v) 525.9 204 T
(e) 531.72 204 T
(address is w) 180 190 T
(ord-aligned b) 238.54 190 T
(ut not double) 302.62 190 T
(w) 365.65 190 T
(ord-aligned, either may cause an) 374.2 190 T
(LDDF_mem_address_not_aligned) 180 176 T
(trap,) 348.7 176 T
(in) 373.08 176 T
(which) 385.13 176 T
(case) 417.17 176 T
(the) 440.54 176 T
(trap) 457.92 176 T
(handler) 479.3 176 T
(soft-) 518 176 T
(w) 180 162 T
(are shalll emulate the LDDF \050or LDDF) 188.54 162 T
(A\051 instruction and return.) 375.62 162 T
(Implementation:) 90 134 T
(SP) 180 134 T
(ARC64 causes) 192.24 134 T
5 F
(LDDF_mem_addr) 266.23 134 T
(ess_not_aligned) 354.44 134 T
4 F
( trap for both w) 432.44 134 T
(ord) 506.98 134 T
(and double-w) 180 120 T
(ord misaligned addresses.) 245.53 120 T
FMENDPAGE
%%EndPage: "35" 35
%%Page: "36" 36
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(SPARC 64) 494.17 749.33 T
(36) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 144 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 14 Q
(110. STDF_mem_addr) 72 710.67 T
(ess_not_aligned) 207.86 710.67 T
4 12 Q
(Description:) 90 676 T
(STDF and STDF) 180 676 T
(A require only w) 261.12 676 T
(ord alignment. Ho) 342.65 676 T
(we) 430.01 676 T
(v) 443.7 676 T
(er) 449.52 676 T
(, if the ef) 458.36 676 T
(fecti) 501.38 676 T
(v) 522.41 676 T
(e) 528.23 676 T
(address is w) 180 662 T
(ord-aligned b) 238.54 662 T
(ut not double) 302.62 662 T
(w) 365.65 662 T
(ord-aligned, either may cause an) 374.2 662 T
(STDF_mem_address_not_aligned) 180 648 T
(trap,) 346.96 648 T
(in) 371.58 648 T
(which) 383.88 648 T
(case) 416.18 648 T
(the) 439.8 648 T
(trap) 457.42 648 T
(handler) 479.05 648 T
(soft-) 518 648 T
(w) 180 634 T
(are shall emulate the STDF \050or STDF) 188.54 634 T
(A\051 instruction and return.) 368.3 634 T
(Implementation:) 90 606 T
(SP) 180 606 T
(ARC64) 192.24 606 T
(causes) 231.46 606 T
5 F
(STDF_mem_addr) 265.32 606 T
(ess_not_aligned) 350.87 606 T
4 F
(trap) 431.42 606 T
(for) 452.62 606 T
(both) 469.16 606 T
(w) 493.04 606 T
(ord) 501.58 606 T
(and) 520.13 606 T
(double-w) 180 592 T
(ord misaligned addresses.) 225.2 592 T
3 14 Q
(111. LDQF_mem_addr) 72 562.67 T
(ess_not_aligned) 210.96 562.67 T
4 12 Q
(Description:) 90 528 T
(LDQF) 180 528 T
(and) 214.28 528 T
(LDQF) 234.56 528 T
(A) 265.01 528 T
(require) 276.62 528 T
(only) 313.56 528 T
(w) 337.84 528 T
(ord) 346.39 528 T
(alignment.) 365.33 528 T
(Ho) 419.28 528 T
(we) 433.65 528 T
(v) 447.34 528 T
(er) 453.16 528 T
(,) 462 528 T
(if) 467.95 528 T
(the) 478.24 528 T
(ef) 495.85 528 T
(fecti) 504.88 528 T
(v) 525.9 528 T
(e) 531.72 528 T
(address is w) 180 514 T
(ord-aligned b) 238.54 514 T
(ut not quadw) 302.62 514 T
(ord-aligned, either may cause an) 365.16 514 T
(LDQF_mem_address_not_aligned) 180 500 T
(trap,) 348.7 500 T
(in) 373.08 500 T
(which) 385.13 500 T
(case) 417.17 500 T
(the) 440.54 500 T
(trap) 457.92 500 T
(handler) 479.3 500 T
(soft-) 518 500 T
(w) 180 486 T
(are shall emulate the LDQF \050or LDQF) 188.54 486 T
(A\051 instruction and return.) 372.29 486 T
(Implementation:) 90 458 T
(SP) 180 458 T
(ARC64 generates fp_e) 192.24 458 T
(xception_other trap for LDQF, LDQF) 301.37 458 T
(A instruc-) 482.78 458 T
(tions and k) 180 444 T
(ernel pro) 232.55 444 T
(vides emulation routines to complete the load. It does) 275.35 444 T
(not generate) 180 430 T
5 F
(LDQF_mem_addr) 241.98 430 T
(ess_not_aligned) 330.19 430 T
4 F
( trap.) 408.19 430 T
3 14 Q
(112. STQF_mem_addr) 72 400.67 T
(ess_not_aligned) 208.64 400.67 T
4 12 Q
(Description:) 90 366 T
(STQF and STQF) 180 366 T
(A require only w) 261.12 366 T
(ord alignment. Ho) 342.65 366 T
(we) 430.01 366 T
(v) 443.7 366 T
(er) 449.52 366 T
(, if the ef) 458.36 366 T
(fecti) 501.38 366 T
(v) 522.41 366 T
(e) 528.23 366 T
(address is w) 180 352 T
(ord-aligned b) 238.54 352 T
(ut not quadw) 302.62 352 T
(ord-aligned, either may cause an) 365.16 352 T
(STQF_mem_address_not_aligned) 180 338 T
(trap,) 346.96 338 T
(in) 371.58 338 T
(which) 383.88 338 T
(case) 416.18 338 T
(the) 439.8 338 T
(trap) 457.42 338 T
(handler) 479.05 338 T
(soft-) 518 338 T
(w) 180 324 T
(are shall emulate the STQF \050or STQF) 188.54 324 T
(A\051 instruction and return.) 368.3 324 T
(Implementation:) 90 296 T
(SP) 180 296 T
(ARC64 generates fp_e) 192.24 296 T
(xception_other trap for STQF) 301.37 296 T
(, STQF) 443.39 296 T
(A instruc-) 477.84 296 T
(tions and k) 180 282 T
(ernel pro) 232.55 282 T
(vides emulation routines to complete the load. It does) 275.35 282 T
(not generate) 180 268 T
5 F
(STQF_mem_addr) 241.98 268 T
(ess_not_aligned) 327.53 268 T
4 F
( trap.) 405.53 268 T
3 14 Q
(113. Implemented memory models) 72 238.67 T
4 12 Q
(Description:) 90 218 T
(Whether the P) 180 218 T
(artial Store Order \050PSO\051 or Relax) 248.47 218 T
(ed Memory Order \050RMO\051) 409.26 218 T
(models are supported is implementation-dependent.) 180 204 T
(Implementation:) 90 176 T
(SP) 180 176 T
(ARC64 supports) 192.24 176 T
5 F
(Load/Stor) 275.58 176 T
(e or) 323.15 176 T
(dering \050LSO\051) 341.7 176 T
4 F
( and) 405.36 176 T
5 F
( Stor) 425.69 176 T
(e or) 448.25 176 T
(dering \050ST) 466.8 176 T
(O\051.) 517.58 176 T
(P) 180 162 T
(artial) 186.37 162 T
(Stor) 215.7 162 T
(e) 235.26 162 T
(Or) 243.25 162 T
(der) 256.14 162 T
(\050PSO\051) 274.79 162 T
4 F
(is) 307.43 162 T
(implemented) 318.09 162 T
(using) 383.41 162 T
5 F
(LSO) 412.07 162 T
4 F
(and) 436.07 162 T
5 F
(Relaxed) 456.05 162 T
(Memory) 497.36 162 T
(Or) 180 148 T
(der \050RMO\051) 192.89 148 T
4 F
( is implemented using) 245.87 148 T
5 F
(ST) 354.54 148 T
(O) 367 148 T
4 F
(.) 375.66 148 T
3 14 Q
(114. RED_state trap v) 72 118.67 T
(ector addr) 204.06 118.67 T
(ess \050RSTV) 266.4 118.67 T
(addr\051) 327.72 118.67 T
4 12 Q
(Description:) 90 98 T
(The RED_state trap v) 180 98 T
(ector is located at an implementation-dependent) 284.14 98 T
FMENDPAGE
%%EndPage: "36" 36
%%Page: "37" 37
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(SPARC 64) 494.17 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 144 47.33 T
(37) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(address referred to as RSTV) 180 712 T
(addr) 314.63 712 T
(.) 335.29 712 T
(Implementation:) 90 684 T
(SP) 180 684 T
(ARC64 has a scan only re) 192.24 684 T
(gister that holds RSTV) 317.04 684 T
(addr) 426.05 684 T
(.) 446.71 684 T
3 14 Q
(115. RED_state pr) 72 654.67 T
(ocessor state) 181.79 654.67 T
4 12 Q
(Description:) 90 620 T
(What occurs after the processor enters RED_state is implementation-) 180 620 T
(dependent.) 180 606 T
(Implementation:) 90 578 T
(SP) 180 578 T
(ARC64 has the follo) 192.24 578 T
(wing beha) 290.94 578 T
(vior in RED_state.) 340.36 578 T
(1\051 The output signal RED_MODE is asserted indicating CPU is in) 180 550 T
(RED_state.) 180 536 T
(2\051 The CPU e) 180 508 T
(x) 246.14 508 T
(ecutes in sequential mode.) 251.96 508 T
(3\051) 180 480 T
(On) 192.92 480 T
(entry) 210.51 480 T
(into) 238.09 480 T
(and) 259.68 480 T
(e) 279.93 480 T
(xit) 285.08 480 T
(from) 300.67 480 T
(RED_state,) 326.92 480 T
(the) 384.84 480 T
(CPU) 402.43 480 T
(in) 428.69 480 T
(v) 437.55 480 T
(alidates) 443.25 480 T
(the) 482.83 480 T
(on-chip) 500.42 480 T
(instruction cache and prefetch b) 180 466 T
(uf) 333.05 466 T
(fers.) 342.74 466 T
(4\051 Of) 180 438 T
(f chip data and instruction caches are disabled.) 205.36 438 T
(5\051 The MMU uses a special translation mechanism.) 180 410 T
(6\051 All I/O accesses are disabled.) 180 382 T
(7\051 Further red state errors are ignored.) 180 354 T
(8\051 XIR, and Chip Crossing Errors are not mask) 180 326 T
(ed and could cause a trap.) 406.19 326 T
3 14 Q
(116. SIR_enable contr) 72 296.67 T
(ol \337ag) 204.36 296.67 T
4 12 Q
(Description:) 90 276 T
(The) 180 276 T
(location) 201.49 276 T
(of) 242.98 276 T
(and) 255.8 276 T
(the) 275.95 276 T
(means) 293.44 276 T
(of) 326.93 276 T
(accessing) 339.75 276 T
(the) 388.56 276 T
(SIR_enable) 406.05 276 T
(control) 464.87 276 T
(\337ag) 501.7 276 T
(are) 522.52 276 T
(implementation-dependent. In some implementations, it may be perma-) 180 262 T
(nently zero.) 180 248 T
(Implementation:) 90 220 T
(SIR_enable control \337ag is permanently zero in SP) 180 220 T
(ARC64.) 419.21 220 T
3 14 Q
(117. MMU disabled pr) 72 190.67 T
(efetch beha) 207.09 190.67 T
(vior) 274.78 190.67 T
4 12 Q
(Description:) 90 156 T
(Whether Prefetch and Non-f) 180 156 T
(aulting Load al) 316.16 156 T
(w) 388.7 156 T
(ays succeed when the MMU) 397.25 156 T
(is disabled is implementation-dependent.) 180 142 T
(Implementation:) 90 114 T
(In SP) 180 114 T
(ARC64, Prefetch and Non-f) 205.24 114 T
(aulting Loads will ha) 339.76 114 T
(v) 441.18 114 T
(e unde\336ned beha) 447 114 T
(v-) 528.07 114 T
(ior if the MMU is disabled.) 180 100 T
FMENDPAGE
%%EndPage: "37" 37
%%Page: "38" 38
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(SPARC 64) 494.17 749.33 T
(38) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 144 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 14 Q
(118. Identifying I/O locations) 72 710.67 T
4 12 Q
(Description:) 90 690 T
(The manner in which I/O locations are identi\336ed is implementation-depen-) 180 690 T
(dent.) 180 676 T
(Implementation:) 90 648 T
(Please contact HAL Computer Systems for details of I/O operation.) 180 648 T
3 14 Q
(119. Unimplemented v) 72 618.67 T
(alues f) 206.02 618.67 T
(or PST) 244.17 618.67 T
(A) 285.3 618.67 T
(TE.MM) 294.08 618.67 T
4 12 Q
(Description:) 90 584 T
(The ef) 180 584 T
(fect of writing an unimplemented memory-mode designation into) 210.68 584 T
(PST) 180 570 T
(A) 199.56 570 T
(TE.MM is implementation-dependent) 206.89 570 T
(Implementation:) 90 542 T
(SP) 180 542 T
(ARC64 only the most signi\336cant bit of MM is used to determine the) 192.24 542 T
(memory model; the least signi\336cant bit is ignored. Ho) 180 528 T
(we) 438.7 528 T
(v) 452.39 528 T
(er) 458.21 528 T
(, the system) 467.05 528 T
(softw) 180 514 T
(are should not use the encoding \32411\325 since it is reserv) 206.54 514 T
(ed for future) 461.65 514 T
(SP) 180 500 T
(ARC-V9 e) 192.24 500 T
(xtensions.) 243.72 500 T
3 14 Q
(120. Coher) 72 470.67 T
(ence and atomicity of memory operations) 137.07 470.67 T
4 12 Q
(Description:) 90 450 T
(The coherence and atomicity of memory operations between processors) 180 450 T
(and I/O DMA memory accesses are implementation-dependent.) 180 436 T
(Implementation:) 90 408 T
(In) 180 408 T
(SP) 192.98 408 T
(ARC64,) 205.22 408 T
(coherence) 247.87 408 T
(and) 299.49 408 T
(atomicity) 319.8 408 T
(of) 368.11 408 T
(memory) 381.09 408 T
(operations) 424.07 408 T
(between) 477.04 408 T
(pro-) 520.01 408 T
(cessors) 180 394 T
(and) 217.4 394 T
(I/O) 237.48 394 T
(DMA) 256.23 394 T
(memory) 286.97 394 T
(accesses) 329.72 394 T
(are) 373.11 394 T
(v) 390.51 394 T
(ariable) 396.21 394 T
(and) 431.61 394 T
(depend) 451.69 394 T
(on) 489.09 394 T
(the) 503.84 394 T
(I/O) 521.26 394 T
(de) 180 380 T
(vice. Please contact HAL Computer Systems for details.) 191.03 380 T
3 14 Q
(121. Implementation-dependent memory model) 72 350.67 T
4 12 Q
(Description:) 90 330 T
(An implementation may choose to identify certain addresses and use an) 180 330 T
(implementation dependent memory model for references to them.) 180 316 T
(Implementation:) 90 288 T
(In SP) 180 288 T
(ARC64, certain addresses use implementation dependent memory) 205.24 288 T
(models for references to them. Please contact HAL Computer Systems for) 180 274 T
(details.) 180 260 T
3 14 Q
(122. FLUSH latency) 72 230.67 T
4 12 Q
(Description:) 90 210 T
(Latenc) 180 210 T
(y between the e) 212.47 210 T
(x) 287.27 210 T
(ecution of FLUSH on one processor and the point) 293.09 210 T
(at) 180 196 T
(which) 191.37 196 T
(the) 223.41 196 T
(modi\336ed) 240.78 196 T
(instructions) 286.16 196 T
(ha) 344.88 196 T
(v) 355.96 196 T
(e) 361.78 196 T
(replaced) 369.82 196 T
(out-dated) 413.17 196 T
(instructions) 461.21 196 T
(in) 519.92 196 T
(a) 531.96 196 T
(multiprocessor is implementation-dependent.) 180 182 T
(Implementation:) 90 154 T
(Not applicable since, SP) 180 154 T
(ARC64 does not support a multi-processor con\336g-) 296.22 154 T
(uration.) 180 140 T
FMENDPAGE
%%EndPage: "38" 38
%%Page: "39" 39
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(SPARC 64) 494.17 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 144 47.33 T
(39) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(123. Input/output \050I/O\051 semantics) 72 710.67 T
4 12 Q
(Description:) 90 690 T
(The semantic ef) 180 690 T
(fect of accessing input/output \050I/O\051 re) 256.34 690 T
(gisters is implemen-) 437.12 690 T
(tation-dependent.) 180 676 T
(Implementation:) 90 648 T
(In SP) 180 648 T
(ARC64, the semantic ef) 205.24 648 T
(fect of accessing input/output \050I/O\051 re) 320.26 648 T
(gisters) 501.04 648 T
(is unde\336ned.) 180 634 T
3 14 Q
(124. Implicit ASI when TL>0) 72 604.67 T
4 12 Q
(Description:) 90 584 T
(When TL > 0, the implicit ASI for instruction fetches, loads, and stores is) 180 584 T
(implementation-dependent. See SP) 180 570 T
(ARC-V9 Architecture Manual section) 347.22 570 T
(F) 180 556 T
(.4.4, \322Conte) 185.71 556 T
(xts,) 243.53 556 T
(\323 for more information.) 259.69 556 T
(Implementation:) 90 528 T
(SP) 180 528 T
(ARC64 uses) 192.24 528 T
5 F
(ASI_PRIMAR) 255.58 528 T
(Y) 322.01 528 T
4 F
( or) 328.68 528 T
5 F
(ASI_PRIMAR) 344.68 528 T
(Y_LITTLE) 411.11 528 T
4 F
( for instruction) 461.8 528 T
(fetches, loads and stores when TL>0) 180 514 T
3 14 Q
(125. Addr) 72 484.67 T
(ess masking) 131.64 484.67 T
4 12 Q
(Description:) 90 464 T
(When) 180 464 T
(PST) 211.43 464 T
(A) 230.99 464 T
(TE.AM) 238.32 464 T
(=) 278.09 464 T
(1,) 287.62 464 T
(the) 299.4 464 T
(v) 316.83 464 T
(alue) 322.53 464 T
(of) 345.29 464 T
(the) 358.06 464 T
(high-order) 375.5 464 T
(32-bits) 428.92 464 T
(of) 465.03 464 T
(the) 477.79 464 T
(PC) 495.23 464 T
(trans-) 512.68 464 T
(mitted to the speci\336ed destination re) 180 450 T
(gisters\050s\051 by CALL, JMPL, RDPC,) 354.14 450 T
(and on a trap is implementation-dependent.) 180 436 T
(Implementation:) 90 408 T
(When PST) 180 408 T
(A) 231.22 408 T
(TE.AM bit is set on SP) 238.55 408 T
(ARC64, a full 64-bit address is trans-) 348.79 408 T
(mitted to the speci\336ed destination re) 180 394 T
(gisters by CALL, JMPL, RDPC and) 354.14 394 T
(traps transmit all 64-bits to TPC[n] and TNPC[n].) 180 380 T
3 14 Q
(126. TST) 72 350.67 T
(A) 125.2 350.67 T
(TE bits 19:18) 133.98 350.67 T
4 12 Q
(Description:) 90 330 T
(If PST) 180 330 T
(A) 210.55 330 T
(TE bit 11 \05010\051 is implemented, TST) 217.88 330 T
(A) 389.1 330 T
(TE bit 19 \05018\051 shall be imple-) 396.43 330 T
(mented) 180 316 T
(and) 218.29 316 T
(contain) 238.58 316 T
(the) 276.87 316 T
(state) 294.49 316 T
(of) 319.45 316 T
(PST) 332.41 316 T
(A) 351.97 316 T
(TE) 359.3 316 T
(bit) 376.93 316 T
(11) 392.56 316 T
(\05010\051) 407.52 316 T
(from) 430.47 316 T
(the) 456.76 316 T
(pre) 474.39 316 T
(vious) 489.41 316 T
(trap) 518.38 316 T
(le) 180 302 T
(v) 188.36 302 T
(el.) 194.18 302 T
(If) 208.8 302 T
(PST) 219.75 302 T
(A) 239.31 302 T
(TE) 246.65 302 T
(bit) 264.27 302 T
(11) 279.89 302 T
(\05010\051) 294.85 302 T
(is) 317.8 302 T
(not) 328.76 302 T
(implemented,) 347.05 302 T
(TST) 415.67 302 T
(A) 435.89 302 T
(TE) 443.22 302 T
(bit) 460.84 302 T
(19) 476.47 302 T
(\05018\051) 491.43 302 T
(shall) 514.38 302 T
(read) 180 288 T
(as) 203.54 288 T
(zero.) 216.43 288 T
(Softw) 242.98 288 T
(are) 271.53 288 T
(intended) 289.07 288 T
(to) 333.29 288 T
(run) 345.52 288 T
(on) 364.41 288 T
(multiple) 379.3 288 T
(implementations) 422.21 288 T
(should) 505.1 288 T
(only write these bits to v) 180 274 T
(alues pre) 298.03 274 T
(viously read from PST) 340.72 274 T
(A) 448.6 274 T
(TE, or to zeroes.) 455.93 274 T
(Implementation:) 90 246 T
(SP) 180 246 T
(ARC64 does not implement PST) 192.24 246 T
(A) 349.14 246 T
(TE bits 10 & 11 and the) 356.47 246 T
(y are read as) 471.62 246 T
(zeroes. TST) 180 232 T
(A) 236.87 232 T
(TE bits 19 and 18 are read as zeroes.) 244.2 232 T
3 14 Q
(127. PST) 72 202.67 T
(A) 124.42 202.67 T
(TE bits 11:10) 133.19 202.67 T
4 12 Q
(Description:) 90 182 T
(The presence and semantics of PST) 180 182 T
(A) 349.85 182 T
(TE.PID1 and PST) 357.18 182 T
(A) 443.06 182 T
(TE.PID0 are) 450.4 182 T
(implementation-dependent. The presence of TST) 180 168 T
(A) 414.5 168 T
(TE bits 19 and 18 is) 421.84 168 T
(implementation-dependent. If PST) 180 154 T
(A) 345.2 154 T
(TE bit 11 \05010\051 is implemented,) 352.54 154 T
(TST) 180 140 T
(A) 200.22 140 T
(TE) 207.55 140 T
(bit) 224.95 140 T
(19) 240.36 140 T
(\05018\051) 255.1 140 T
(shall) 277.83 140 T
(be) 303.24 140 T
(implemented) 317.3 140 T
(and) 382.7 140 T
(contain) 402.77 140 T
(the) 440.84 140 T
(state) 458.24 140 T
(of) 482.97 140 T
(PST) 495.71 140 T
(A) 515.27 140 T
(TE) 522.6 140 T
(bit) 180 126 T
(11) 195.53 126 T
(\05010\051) 210.4 126 T
(from) 233.25 126 T
(the) 259.44 126 T
(pre) 276.96 126 T
(vious) 291.99 126 T
(trap) 320.85 126 T
(le) 342.38 126 T
(v) 350.74 126 T
(el.) 356.56 126 T
(If) 371.08 126 T
(PST) 381.94 126 T
(A) 401.5 126 T
(TE) 408.83 126 T
(bit) 426.36 126 T
(11) 441.89 126 T
(\05010\051) 456.75 126 T
(is) 479.6 126 T
(not) 490.47 126 T
(imple-) 508.67 126 T
(mented,) 180 112 T
(TST) 220.9 112 T
(A) 241.12 112 T
(TE) 248.45 112 T
(bit) 265.68 112 T
(19) 280.92 112 T
(\05018\051) 295.49 112 T
(shall) 318.05 112 T
(read) 343.29 112 T
(as) 366.51 112 T
(zero.) 379.08 112 T
(Softw) 405.3 112 T
(are) 433.84 112 T
(intended) 451.06 112 T
(to) 494.96 112 T
(run) 506.87 112 T
(on) 525.43 112 T
(multiple) 180 98 T
(implementations) 223 98 T
(should) 306 98 T
(only) 340.99 98 T
(write) 365.32 98 T
(these) 392.98 98 T
(bits) 420.63 98 T
(to) 440.96 98 T
(v) 453.29 98 T
(alues) 458.99 98 T
(pre) 486.64 98 T
(viously) 501.67 98 T
FMENDPAGE
%%EndPage: "39" 39
%%Page: "40" 40
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(SPARC 64) 494.17 749.33 T
(40) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 144 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(read from PST) 180 712 T
(A) 249.54 712 T
(TE, or to zeroes.) 256.87 712 T
(Implementation:) 90 684 T
(SP) 180 684 T
(ARC64 does not implement PST) 192.24 684 T
(A) 349.14 684 T
(TE bits 10 & 11 and the) 356.47 684 T
(y are read as) 471.62 684 T
(zeroes. TST) 180 670 T
(A) 236.87 670 T
(TE bits 19 and 18 are read as zeroes.) 244.2 670 T
3 14 Q
(128. CLEANWIN r) 72 640.67 T
(egister update) 188.02 640.67 T
4 12 Q
(Earlier implementations of SP) 180 620 T
(ARC chips implemented the SP) 323.89 620 T
(ARC-V9) 475.46 620 T
(speci\336cation for REST) 180 606 T
(ORED using the follo) 289.78 606 T
(wing equation to update) 394.48 606 T
(CLEANWIN re) 180 592 T
(gister:) 256.13 592 T
(                       if \050CLEANWIN != NWINDO) 144 578 T
(WS\051 CLEANWIN++;) 357.64 578 T
(Subsequently V9 de\336nition changed to modify the equation as:) 180 564 T
(                       if \050CLEANWIN < NWINDO) 144 550 T
(WS-1\051 CLEANWIN++;) 353.64 550 T
(SP) 180 522 T
(ARC64 implements the) 192.24 522 T
5 F
(REST) 308.58 522 T
(ORED) 335.7 522 T
4 F
( using the earlier de\336nition. The) 367.69 522 T
(SP) 180 508 T
(ARC64 K) 192.24 508 T
(ernel will ensure that) 240.28 508 T
5 F
(CLEANWIN) 344.26 508 T
4 F
( does not ha) 403.6 508 T
(v) 461.02 508 T
(e a v) 466.84 508 T
(alue) 489.19 508 T
(be) 180 494 T
(yond) 191.15 494 T
5 F
(NWINDO) 218.15 494 T
(WS-1) 264.88 494 T
4 F
(.) 290.87 494 T
FMENDPAGE
%%EndPage: "40" 40
%%Page: "41" 41
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
72 594 540 606 C
0 0 0 1 0 0 0 1 K
72 605 540 605 2 L
1 H
2 Z
0 X
N
72 602 540 602 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(Cha) 103.79 612 T
(pter 2: SUN Implementa) 140.87 612 T
(tion of V9 Ar) 346.16 612 T
(chitectur) 451.51 612 T
(e) 528.48 612 T
72 553 540 565 C
0 0 0 1 0 0 0 1 K
72 564 540 564 2 L
1 H
2 Z
0 X
N
72 561 540 561 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(UltraSP) 423 571 T
(ARC - I) 479.52 571 T
72 72 540 540 R
7 X
V
0.5 H
2 Z
0 X
N
72 648 540 720 R
7 X
V
0 X
N
0 100 Q
(V9) 132 164 T
0 18 Q
(SP) 337.19 85.7 T
(ARC INTERNA) 354.83 85.7 T
(TIONAL) 469.58 85.7 T
FMENDPAGE
%%EndPage: "41" 41
%%Page: "42" 42
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
FMENDPAGE
%%EndPage: "42" 42
%%Page: "43" 43
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(43) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 18 Q
(CHAPTER 2:   SUN UL) 165.25 667 T
(TRASP) 350.09 667 T
(ARC) 407.76 667 T
3 14 Q
(0. Intr) 72 616.67 T
(oduction) 109.86 616.67 T
4 12 Q
(This) 72 587 T
(document) 99.59 587 T
(describes) 153.17 587 T
(the) 204.08 587 T
(implementation-dependencies) 225 587 T
(of) 375.23 587 T
(Sun\325) 391.48 587 T
(s) 413.49 587 T
(STP) 424.41 587 T
(1030BGA-UltraS-) 451.34 587 T
(P) 72 573 T
(ARC-) 77.57 573 T
(1) 106.24 573 T
(processor) 116.9 573 T
(as) 167.56 573 T
(put) 182.22 573 T
(forth) 202.22 573 T
(in) 230.22 573 T
(\322The) 244.22 573 T
(SP) 272.88 573 T
(ARC) 285.12 573 T
(Architecture) 314.46 573 T
(Manual) 379.1 573 T
(-) 420.43 573 T
(V) 429.1 573 T
(ersion) 436.43 573 T
(9\323) 470.42 573 T
(by) 486.42 573 T
(SP) 503.09 573 T
(ARC) 515.33 573 T
(International.) 72 559 T
(The) 139.77 559 T
(items) 161.87 559 T
(listed) 191.32 559 T
(belo) 220.77 559 T
(w) 241.14 559 T
(correspond) 253.25 559 T
(to) 310.01 559 T
(the) 322.79 559 T
(implementation) 340.9 559 T
(dependencies) 419.68 559 T
(as) 487.77 559 T
(listed) 501.21 559 T
(in) 530.66 559 T
(the) 72 545 T
(te) 89.74 545 T
(xt) 98.22 545 T
(and) 110.63 545 T
(by) 131.03 545 T
(number) 146.1 545 T
(in) 185.83 545 T
(Appendix) 198.24 545 T
(C) 248.64 545 T
(of) 259.72 545 T
(the) 272.78 545 T
(manual) 290.52 545 T
(along) 328.92 545 T
(with) 358.66 545 T
(the) 383.06 545 T
(description) 400.8 545 T
(of) 457.2 545 T
(the) 470.27 545 T
(implemen-) 488 545 T
(tation) 72 531 T
(dependenc) 103.61 531 T
(y) 154.74 531 T
(from) 165.01 531 T
(the) 192.62 531 T
(manual.) 211.55 531 T
(The) 254.15 531 T
(\322Implementation\323) 277.09 531 T
(section) 368.01 531 T
(for) 406.28 531 T
(each) 424.55 531 T
(item) 450.8 531 T
(describes) 476.41 531 T
(the) 525.34 531 T
(implementation on the UltraSP) 72 517 T
(ARC-I processor) 219.9 517 T
(.) 300.89 517 T
3 14 Q
(1. Softwar) 72 473.67 T
(e emulation of instructions) 133.18 473.67 T
4 12 Q
(Description:) 90 439 T
(whether an instruction is implemented directly by hardw) 180 439 T
(are, simulated by) 451.51 439 T
(softw) 180 425 T
(are, or emulated by \336rmw) 206.54 425 T
(are is implementation-dependent.) 330.73 425 T
(Implementation:) 90 397 T
(all instructions are implemented in hardw) 180 397 T
(are e) 379.52 397 T
(xcept the follo) 402.32 397 T
(wing, which) 471.35 397 T
(must be simulated by softw) 180 383 T
(are.) 311.88 383 T
(POPC) 144 355 T
(Population count) 216 355 T
(LDQF) 144 341 T
(Load quad-precision FP re) 216 341 T
(gister) 343.46 341 T
(LDQF) 144 327 T
(A) 174.44 327 T
(Load quad-precision FP re) 216 327 T
(gister from alternate space) 343.46 327 T
(STQF) 144 313 T
(Store quad-precision FP re) 216 313 T
(gister) 344.14 313 T
(STQF) 144 299 T
(A) 172.45 299 T
(Store quad-precision FP re) 216 299 T
(gister to alternate space) 344.14 299 T
(F{s,d}T) 144 285 T
(Oq) 182.98 285 T
(Con) 216 285 T
(v) 235.52 285 T
(ert single-/double- to quad precision FP) 241.34 285 T
(F{i,x}T) 144 271 T
(Oq) 181.64 271 T
(Con) 216 271 T
(v) 235.52 271 T
(ert 32-/64-bit inte) 241.34 271 T
(ger to quad-precision FP) 325.82 271 T
(FqT) 144 257 T
(O{s,d}) 163.79 257 T
(Con) 216 257 T
(v) 235.52 257 T
(ert quad- to single-/double-precision FP) 241.34 257 T
(FqT) 144 243 T
(O{i.x}) 163.79 243 T
(Con) 216 243 T
(v) 235.52 243 T
(ert quad-precision FP to 32-/64-bit inte) 241.34 243 T
(ger) 428.82 243 T
(F) 144 229 T
(ADDq) 149.78 229 T
(Quad-precision FP add) 216 229 T
(FSUBq) 144 215 T
(Quad-precision FP subtraction) 216 215 T
(FCMP{E}q) 144 201 T
(Quad-precision FP compares) 216 201 T
(FMO) 144 187 T
(Vqcc) 169.4 187 T
(Mo) 216 187 T
(v) 232.49 187 T
(e quad-precision FP re) 238.31 187 T
(gister on condition) 346.44 187 T
(FMO) 144 173 T
(Vqr) 169.4 173 T
(Mo) 216 173 T
(v) 232.49 173 T
(e quad-precision FP re) 238.31 173 T
(gister on inte) 346.44 173 T
(ger re) 408.92 173 T
(gister condition) 436.39 173 T
(FMO) 144 159 T
(Vq) 169.4 159 T
(Mo) 216 159 T
(v) 232.49 159 T
(e quad-precision FP re) 238.31 159 T
(gister) 346.44 159 T
(F) 144 145 T
(ABSq) 149.78 145 T
(Quad-precision FP absolute v) 216 145 T
(alue) 358.02 145 T
(FNEGq) 144 131 T
(Quad-precision FP ne) 216 131 T
(g) 320.47 131 T
(ate) 326.41 131 T
(FdMULq) 144 117 T
(Double- to quad-precision FP multiply) 216 117 T
(FNULq) 144 103 T
(Quad-precision FP multiply) 216 103 T
FMENDPAGE
%%EndPage: "43" 43
%%Page: "44" 44
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(44) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(FDIV) 144 712 T
(Quad-precision FP di) 216 712 T
(vide) 318.36 712 T
(FSQR) 144 698 T
(Tq) 173.29 698 T
(Quad-precision FP di) 216 698 T
(vide) 318.36 698 T
3 14 Q
(2. Number of IU r) 72 654.67 T
(egisters) 179.45 654.67 T
4 12 Q
(Description:) 90 620 T
(an implementation of the IU may contain from 64 to 258 general purpose) 180 620 T
(64 bit re) 180 606 T
(gisters. This corresponds to a grouping of the re) 219.82 606 T
(gisters into tw) 449.27 606 T
(o) 517.15 606 T
(sets of eight global r re) 180 592 T
(gisters, plus a circular stack of from three to 32 sets) 290.14 592 T
(of 16 re) 180 578 T
(gisters each, kno) 217.14 578 T
(wn as re) 297.16 578 T
(gister windo) 336.96 578 T
(ws. Since the number of re) 396.32 578 T
(g-) 524.78 578 T
(ister windo) 180 564 T
(ws present \050NWINDO) 233.36 564 T
(WS\051 is implementation-dependent, the) 340.91 564 T
(total number of re) 180 550 T
(gisters is also implementation-dependent.) 266.14 550 T
(Implementation:) 90 522 T
(UltraSP) 180 522 T
(ARC-I implements eight re) 216.9 522 T
(gister windo) 347.71 522 T
(ws plus four sets of eight) 407.08 522 T
(global r re) 180 508 T
(gisters, for a total of 160 64-bit r re) 229.14 508 T
(gisters.) 397.93 508 T
3 14 Q
(3. Incorr) 72 478.67 T
(ect IEEE Std 754-1985 r) 124.63 478.67 T
(esults) 269.04 478.67 T
4 12 Q
(Description:) 90 444 T
(an implementation may indicate that a \337oating-point instruction did not) 180 444 T
(produce a correct ANSI/IEEE Standard 754-1985 result by generating a) 180 430 T
(special \337oating-point un\336nished or unimplemented e) 180 416 T
(xception. In this case,) 433.48 416 T
(pri) 180 402 T
(vile) 193.03 402 T
(ged mode softw) 210.85 402 T
(are shall emulate an) 287.39 402 T
(y functionality not present in the) 382.85 402 T
(hardw) 180 388 T
(are.) 209.87 388 T
(Implementation:) 90 360 T
(the quad-precision \337oating-point instructions listed in implementation) 180 360 T
(dependenc) 180 346 T
(y #1 abo) 231.13 346 T
(v) 272.28 346 T
(e all generate \337oating-point unimplemented e) 278.1 346 T
(xcep-) 496.22 346 T
(tions.) 180 332 T
(UltraSP) 180 304 T
(ARC-I generates \337oating-point unimplemented e) 216.9 304 T
(xceptions for the) 452.03 304 T
(follo) 180 290 T
(wing cases of subnormal operands or results.) 202.37 290 T
(Subnormal Operand Unimplemented Exception Cases:) 180 262 T
(F{s,d}T) 180 234 T
(O{i,x}) 218.98 234 T
(one subnormal operand) 288 234 T
(F{s,d}T) 180 206 T
(O{i,x}) 218.98 206 T
(one subnormal operand) 288 206 T
(FSQR) 180 178 T
(T{s,d}) 209.29 178 T
(one subnormal operand) 288 178 T
(F) 180 150 T
(ADD{s,d}) 185.78 150 T
(one or tw) 288 150 T
(o subnormal operand) 333.2 150 T
(FMUL{s,d}) 180 122 T
(-25 <Er <255 \050SP\051 one subnormal operand) 288 122 T
(-54 <Er <2047 \050DP\051 one subnormal operand) 288 108 T
(tw) 288 94 T
(o subnormal operands) 299.88 94 T
FMENDPAGE
%%EndPage: "44" 44
%%Page: "45" 45
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(45) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(FDIV{s,d}) 180 698 T
(-25 <Er <255 \050SP\051 one subnormal operand) 288 698 T
(-54 <Er <2047 \050DP\051 one subnormal operand) 288 684 T
(tw) 288 670 T
(o subnormal operands) 299.88 670 T
(Subnormal Result Unimplemented Exception Cases:) 180 642 T
(FdT) 180 614 T
(Os) 199.79 614 T
(-25 <Er < 1 \050SP\051) 288 614 T
(-54 <Er < 1 \050DP\051) 288 600 T
(F) 180 572 T
(ADD{s,d}) 185.78 572 T
(-25 <Er < 1 \050SP\051) 288 572 T
(-54 <Er < 1 \050DP\051) 288 558 T
(FMUL{s,d}) 180 530 T
(-25 <Er < 1 \050SP\051) 288 530 T
(-54 <Er < 1 \050DP\051) 288 516 T
(FDIV{s,d}) 180 502 T
(-25 <Er < 1 \050SP\051) 288 502 T
(-54 <Er < 1 \050DP\051) 288 488 T
(Prediction of o) 180 460 T
(v) 251.15 460 T
(er\337o) 256.97 460 T
(w) 278.66 460 T
(, under\337o) 286.55 460 T
(w and ine) 332.24 460 T
(xact traps for di) 378.72 460 T
(vide and square) 454.07 460 T
(roots is used. F) 180 446 T
(or di) 252.49 446 T
(vide, pessimistic prediction occurs when under\337o) 274.52 446 T
(w/) 512.2 446 T
(o) 180 432 T
(v) 185.82 432 T
(er\337o) 191.64 432 T
(w cannot be determined from e) 213.34 432 T
(xamining the source operand e) 362.78 432 T
(xpo-) 509.9 432 T
(nents. F) 180 418 T
(or di) 217.82 418 T
(vide and square root, pessimistic prediction of ine) 239.86 418 T
(xact occurs) 478.98 418 T
(unless one of the operands is a zero, NSN or in\336nity) 180 404 T
(. When pessimistic) 430.19 404 T
(prediction occurs and the e) 180 390 T
(xception is enabled, a \337oating-point un\336nished) 309.12 390 T
(e) 180 376 T
(xception is generated.) 185.15 376 T
3 14 Q
(4 - 5. Reser) 72 346.67 T
(v) 138.72 346.67 T
(ed) 145.58 346.67 T
(6. I/O r) 72 300.67 T
(egisters pri) 115.69 300.67 T
(vileged status) 182.04 300.67 T
4 12 Q
(Description:) 90 266 T
(whether I/O re) 180 266 T
(gisters can be accessed by non-pri) 249.79 266 T
(vile) 413.11 266 T
(ged code is implemen-) 430.93 266 T
(tation-dependent.) 180 252 T
(Implementation:) 90 224 T
(F) 180 224 T
(or systems using UltraSP) 186.49 224 T
(ARC-I, I/O re) 306.4 224 T
(gister locations are memory) 373.2 224 T
(mapped to non-cacheable address space. The location, access, contents,) 180 210 T
(and) 180 196 T
(side) 200.21 196 T
(ef) 222.42 196 T
(fects) 231.44 196 T
(of) 256.98 196 T
(the) 269.86 196 T
(I/O) 287.4 196 T
(re) 306.28 196 T
(gisters) 315.42 196 T
(are) 349.63 196 T
(dependent) 367.16 196 T
(on) 419.36 196 T
(the) 434.24 196 T
(system) 451.79 196 T
(implemen-) 488 196 T
(tation, not the processor implementation.) 180 182 T
3 14 Q
(7. I/O r) 72 136.67 T
(egister de\336nitions) 115.69 136.67 T
4 12 Q
(Descriptions:) 90 100 T
(the contents and addresses of I/O re) 180 100 T
(gisters are implementation-dependent) 351.11 100 T
FMENDPAGE
%%EndPage: "45" 45
%%Page: "46" 46
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(46) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(Implementation:) 90 698 T
(F) 180 698 T
(or systems using UltraSP) 186.49 698 T
(ARC-I, I/O re) 306.4 698 T
(gister locations are memory) 373.2 698 T
(mapped to non-cacheable address space. The location, access, contents,) 180 684 T
(and) 180 670 T
(side) 200.21 670 T
(ef) 222.42 670 T
(fects) 231.44 670 T
(of) 256.98 670 T
(the) 269.86 670 T
(I/O) 287.4 670 T
(re) 306.28 670 T
(gisters) 315.42 670 T
(are) 349.63 670 T
(dependent) 367.16 670 T
(on) 419.36 670 T
(the) 434.24 670 T
(system) 451.79 670 T
(implemen-) 488 670 T
(tation, not the processor implementation.) 180 656 T
3 14 Q
(8. RD) 72 612.67 T
(ASR/WRASR tar) 105.73 612.67 T
(get r) 210.96 612.67 T
(egisters) 238.31 612.67 T
4 12 Q
(Description:) 90 578 T
(softw) 180 578 T
(are can use read/write ancillary state re) 206.54 578 T
(gister instructions to read/) 393.62 578 T
(write implementation-dependent processor re) 180 564 T
(gisters \050ASRs 16-31\051.) 397.44 564 T
(Implementation:) 90 536 T
(UltraSP) 180 536 T
(ARC-I implements the follo) 216.9 536 T
(wing implementation-dependent) 351.6 536 T
(ASRs.) 180 522 T
3 14 Q
(9.  RD) 72 264.67 T
(ASR/WRASR pri) 109.23 264.67 T
(vileged status) 214.48 264.67 T
4 12 Q
(Description:) 90 230 T
(whether each of the implementation-dependent read/write ancillary state) 180 230 T
(re) 180 216 T
(gister instructions \050for ASRs 16-31\051 is pri) 189.14 216 T
(vile) 388.84 216 T
(ged is implementation) 406.66 216 T
(dependent.) 180 202 T
(Implementation:) 90 174 T
(The pri) 180 174 T
(vile) 214.69 174 T
(ged status of UltraSP) 232.51 174 T
(ARC-I\325) 333.07 174 T
(s implementation-dependent re) 369.07 174 T
(gis-) 517.54 174 T
(ters is as follo) 180 160 T
(ws:) 246.7 160 T
3 F
(rd) 154.88 476 T
(name) 285.25 476 T
(access) 428.71 476 T
5 F
(16) 133.12 452 T
4 F
(PERF) 200.62 452 T
(A_CONTR) 228.42 452 T
(OL_REG) 283.27 452 T
5 F
(R) 409.88 452 T
(W) 416.99 452 T
(17) 133.12 430 T
4 F
(PERF_COUNTER) 200.62 430 T
5 F
(R) 409.88 430 T
(W) 416.99 430 T
(18) 133.12 408 T
4 F
(DISP) 200.62 408 T
(A) 225.52 408 T
(TCH_CONTR) 232.86 408 T
(OL_REG) 303.05 408 T
5 F
(R) 409.88 408 T
(W) 416.99 408 T
(19) 133.12 386 T
4 F
(GRAPHICS_ST) 200.62 386 T
(A) 278.85 386 T
(TUS_REG) 286.18 386 T
5 F
(R) 409.88 386 T
(W) 416.99 386 T
(20) 133.12 364 T
4 F
(SET_SOFTINT) 200.62 364 T
5 F
(W) 409.88 364 T
(21) 133.12 342 T
4 F
(CLEAR_SOFTINT) 200.62 342 T
5 F
(W) 409.88 342 T
(22) 133.12 320 T
4 F
(SOFTINT_REG) 200.62 320 T
5 F
(R) 409.88 320 T
(W) 416.99 320 T
(23) 133.12 298 T
4 F
(TICK_CMPR_REG) 200.62 298 T
5 F
(R) 409.88 298 T
(W) 416.99 298 T
127.12 491.75 127.12 290.25 2 L
V
0 Z
N
194.62 492.25 194.62 289.75 2 L
V
N
403.88 492.25 403.88 289.75 2 L
V
N
484.88 491.75 484.88 290.25 2 L
V
N
126.88 492 485.12 492 2 L
V
N
127.38 467.25 484.62 467.25 2 L
V
N
127.38 464.75 484.62 464.75 2 L
V
N
126.88 444 485.12 444 2 L
V
N
126.88 422 485.12 422 2 L
V
N
126.88 400 485.12 400 2 L
V
N
126.88 378 485.12 378 2 L
V
N
126.88 356 485.12 356 2 L
V
N
126.88 334 485.12 334 2 L
V
N
126.88 312 485.12 312 2 L
V
N
126.88 290 485.12 290 2 L
V
N
FMENDPAGE
%%EndPage: "46" 46
%%Page: "47" 47
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(47) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
( * If PERF_CONTR) 144 458 T
(OL_REG. PRIV =1\051) 241.86 458 T
3 14 Q
(10 - 12. Reser) 72 400.67 T
(v) 152.72 400.67 T
(ed) 159.58 400.67 T
(13. VER.impl) 72 350.67 T
4 12 Q
(Description:) 90 316 T
(VER.impl uniquely identi\336es an implementation or class of softw) 180 316 T
(are-com-) 495.54 316 T
(patible implementations of the architecture. V) 180 302 T
(alues FFF0 \050he) 399.3 302 T
(x\051..FFFF\050he) 471.12 302 T
(x\051) 528.95 302 T
(are reserv) 180 288 T
(ed and are not a) 226.79 288 T
(v) 302.52 288 T
(ailable for assignment.) 308.22 288 T
(Implementation:) 90 260 T
(UltraSP) 180 260 T
(ARC-I uses the implementation code 0010 \050he) 216.9 260 T
(x\051.) 440.03 260 T
3 14 Q
(14 - 15. Reser) 72 216.67 T
(v) 152.72 216.67 T
(ed) 159.58 216.67 T
(16. IU deferr) 72 166.67 T
(ed-trap queue) 149.11 166.67 T
4 12 Q
(Description:) 90 132 T
(the e) 180 132 T
(xistence, contents, and operation of an IU deferred-trap queue are) 202.81 132 T
(implementation-dependent; it is not visible to user application programs) 180 118 T
(under normal operating conditions.) 180 104 T
3 F
(rd) 131.81 680 T
(name) 262.19 680 T
(access) 428.71 680 T
5 F
(16) 110.06 656 T
4 F
(PERF) 177.56 656 T
(A_CONTR) 205.35 656 T
(OL_REG) 260.21 656 T
5 F
(PRIVILEGED) 386.81 656 T
(17) 110.06 634 T
4 F
(PERF_COUNTER) 177.56 634 T
5 F
(PRIVILEGED*) 386.81 634 T
(18) 110.06 612 T
4 F
(DISP) 177.56 612 T
(A) 202.46 612 T
(TCH_CONTR) 209.79 612 T
(OL_REG) 279.98 612 T
5 F
(PRIVILEGED) 386.81 612 T
(19) 110.06 590 T
4 F
(GRAPHICS_ST) 177.56 590 T
(A) 255.79 590 T
(TUS_REG) 263.12 590 T
5 F
(NONPRIVILEGED) 386.81 590 T
(20) 110.06 568 T
4 F
(SET_SOFTINT) 177.56 568 T
5 F
(PRIVILEGED) 386.81 568 T
(21) 110.06 546 T
4 F
(CLEAR_SOFTINT) 177.56 546 T
5 F
(PRIVILEGED) 386.81 546 T
(22) 110.06 524 T
4 F
(SOFTINT_REG) 177.56 524 T
5 F
(PRIVILEGED) 386.81 524 T
(23) 110.06 502 T
4 F
(TICK_CMPR_REG) 177.56 502 T
5 F
(PRIVILEGED) 386.81 502 T
104.06 695.75 104.06 494.25 2 L
V
0 Z
N
171.56 696.25 171.56 493.75 2 L
V
N
380.81 696.25 380.81 493.75 2 L
V
N
507.94 695.75 507.94 494.25 2 L
V
N
103.81 696 508.19 696 2 L
V
N
104.31 671.25 507.69 671.25 2 L
V
N
104.31 668.75 507.69 668.75 2 L
V
N
103.81 648 508.19 648 2 L
V
N
103.81 626 508.19 626 2 L
V
N
103.81 604 508.19 604 2 L
V
N
103.81 582 508.19 582 2 L
V
N
103.81 560 508.19 560 2 L
V
N
103.81 538 508.19 538 2 L
V
N
103.81 516 508.19 516 2 L
V
N
103.81 494 508.19 494 2 L
V
N
FMENDPAGE
%%EndPage: "47" 47
%%Page: "48" 48
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(48) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(Implementation:) 90 698 T
(UltraSP) 180 698 T
(ARC-I does not implement a deferred-trap queue.) 216.9 698 T
3 14 Q
(17. Reser) 72 668.67 T
(v) 127.06 668.67 T
(ed) 133.92 668.67 T
(18. Nonstandard IEEE 754-1985 r) 72 618.67 T
(esults) 275.15 618.67 T
4 12 Q
(Description:) 90 584 T
(bit 22 of the FSR, RSR_nonstandard_fp \050NS\051, when set to 1, causes the) 180 584 T
(FPU to produce implementation-de\336ned results that may not correspond) 180 570 T
(to IEEE Standard 754-1985.) 180 556 T
(Implementation:) 90 528 T
(if FSR.NS is set to one, the subnormal operand and results cases identi\336ed) 180 528 T
(for implementation dependenc) 180 514 T
(y #3 abo) 326.46 514 T
(v) 367.61 514 T
(e, are \337ushed to zero.) 373.43 514 T
3 14 Q
(19. FPU v) 72 470.67 T
(ersion, FSR.v) 130.58 470.67 T
(er) 210.94 470.67 T
4 12 Q
(Description:) 90 436 T
(bits 19:17 of the FSR, FSR.v) 180 436 T
(er) 318.85 436 T
(, identify one or more implementations of) 327.7 436 T
(the FPU architecture.) 180 422 T
(Implementation:) 90 394 T
(on UltraSP) 180 394 T
(ARC-I the FSR.VER \336eld is set to zero.) 231.9 394 T
3 14 Q
(20 - 21. Reser) 72 350.67 T
(v) 152.72 350.67 T
(ed) 159.58 350.67 T
(22. FPU TEM. cexc. and aexc) 72 320.67 T
4 12 Q
(Description:) 90 286 T
(an implementation may choose to implement the TEM, ce) 180 286 T
(xc, and ae) 458.8 286 T
(xc) 506.93 286 T
(\336elds in hardw) 180 272 T
(are in either of tw) 251.21 272 T
(o w) 336.4 272 T
(ays \050see section 5.1.7.11 of SP) 353.94 272 T
(ARC-) 499.49 272 T
(V9 Architecture Manual for details\051.) 180 258 T
(Implementation:) 90 230 T
(UltraSP) 180 230 T
(ARC-I implements the TEM, ce) 216.9 230 T
(xc and ae) 371.04 230 T
(xc \336elds in conformance) 416.17 230 T
(to IEEE Std 754-1985.) 180 216 T
3 14 Q
(23. Floating-point traps) 72 172.67 T
4 12 Q
(Description:) 90 138 T
(\337oating point traps may be precise or deferred. If deferred, a \337oating point) 180 138 T
(deferred-trap queue \050FQ\051 must be present.) 180 124 T
(Implementation:) 90 96 T
(UltraSP) 180 96 T
(ARC-I \337oating-point traps are precise and it does not implement) 216.9 96 T
FMENDPAGE
%%EndPage: "48" 48
%%Page: "49" 49
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(49) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(an FQ.) 180 712 T
3 14 Q
(24. FPU deferr) 72 654.67 T
(ed-trap queue \050FQ\051) 160.77 654.67 T
4 12 Q
(Description:) 90 620 T
(the) 180 620 T
(presence,) 197.49 620 T
(contents) 245.29 620 T
(of,) 288.11 620 T
(and) 303.93 620 T
(operations) 324.08 620 T
(on) 376.9 620 T
(the) 391.72 620 T
(\337oating-point) 409.21 620 T
(deferred-trap) 477.37 620 T
(queue \050FQ\051 are implementation-dependent.) 180 606 T
(Implementation:) 90 578 T
(UltraSP) 180 578 T
(ARC-I does not implement an FQ.) 216.9 578 T
3 14 Q
(25. RDPR of FQ with nonexistent FQ) 72 534.67 T
4 12 Q
(Description:) 90 500 T
(on implementations without a \337oating-point queue, an attempt to read the) 180 500 T
(FQ with an RDPR instruction shall cause either an ille) 180 486 T
(g) 440.81 486 T
(al_instruction) 446.75 486 T
(e) 180 472 T
(xception or an fp_e) 185.15 472 T
(xception_other e) 277.94 472 T
(xception with FSR.Ftt set to 4) 358.08 472 T
(\050sequence_error\051.) 180 458 T
(Implementation:) 90 430 T
(attempting to read the FQ with a  RDPR instruction causes an) 180 430 T
(ille) 180 416 T
(g) 195.16 416 T
(al_instruction e) 201.1 416 T
(xception.) 275.24 416 T
3 14 Q
(26 - 28. Reser) 72 370.67 T
(v) 152.72 370.67 T
(ed) 159.58 370.67 T
(29 Addr) 72 320.67 T
(ess space identi\336er \050ASI\051 de\336nitions) 121.14 320.67 T
4 12 Q
(Description:) 90 286 T
(the follo) 180 286 T
(wing ASI assignments are implementation-dependent: restricted) 220.03 286 T
(ASIs \050all v) 180 272 T
(alues he) 231.7 272 T
(x\051 00..03.05..0B. 0D..0F) 270.5 272 T
(, 12..17, and 1A..7F; and unre-) 386.88 272 T
(stricted ASIs C0..FF) 180 258 T
(..) 277.72 258 T
(Implementation:) 90 230 T
(UltraSP) 180 230 T
(ARC-I ssigns the follo) 216.9 230 T
(wing implementation-dependent ASI) 324.94 230 T
(v) 180 216 T
(alues.) 185.7 216 T
(restricted ASI v) 180 188 T
(alues \050all v) 255.68 188 T
(alues he) 308.04 188 T
(x\051:) 346.85 188 T
(14, 15, 1C, 1D, 24, 2C, 45, 46, 47, 48, 49, 4A, 4B, 4C, 4D, 4E, 50, 51, 52,) 180 160 T
(53, 54, 55, 56, 57, 58, 59, 5A, 5B, 5C, 5D, 5E, 5F) 180 146 T
(, 66, 67, 6E, 6F) 418.38 146 T
(, 70, 71,) 491.42 146 T
(76, 77, 78, 79, 7E, 7F) 180 132 T
(restricted ASI v) 180 104 T
(alues \050all v) 255.68 104 T
(alues he) 308.04 104 T
(x\051:) 346.85 104 T
FMENDPAGE
%%EndPage: "49" 49
%%Page: "50" 50
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(50) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(C0, C1, C2, C3, C4, C5, C8, C9, CA, CB, CC, CD, D0, D1, D2, D3, D8,) 180 698 T
(D9, D) 180 684 T
(A, DB, E0, E1, F0, F1, F8, F9) 208.85 684 T
3 14 Q
(30.  ASI addr) 72 640.67 T
(ess decoding) 151.87 640.67 T
4 12 Q
(Description:) 90 606 T
(an implementation may choose to decode only a subset of the 8-bit ASI) 180 606 T
(speci\336er; ho) 180 592 T
(we) 238.69 592 T
(v) 252.38 592 T
(er) 258.2 592 T
(, it shall decode at least enough of the ASI to distinguish) 267.05 592 T
(ASI_PRIMAR) 180 578 T
(Y) 250.56 578 T
(, ASI_PRIMAR) 257.68 578 T
(Y_LITTLE,) 334.24 578 T
(ASI_AS_IF_USER_PRIMAR) 180 564 T
(Y) 325.24 564 T
(,ASI_AS_IF_USER_PRIMAR) 332.35 564 T
(Y_LITTLE) 480.59 564 T
(ASI_PRIMAR) 180 550 T
(Y_NOF) 250.56 550 T
(A) 288.34 550 T
(UL) 296.34 550 T
(T) 311.23 550 T
(, ASI_PRIMAR) 317.68 550 T
(Y_NOF) 394.24 550 T
(A) 432.01 550 T
(UL) 440.02 550 T
(T_LITTLE,) 454.91 550 T
(ASI_SECOND) 180 536 T
(AR) 252.85 536 T
(Y) 268.74 536 T
(, ASI_SECOND) 275.86 536 T
(AR) 354.71 536 T
(Y_LITTLE,) 370.6 536 T
(ASI_AS_IF_USER_SECOND) 180 522 T
(AR) 327.53 522 T
(Y) 343.42 522 T
(,) 350.53 522 T
(ASI_AS_IF_USER_SECOND) 180 508 T
(AR) 327.53 508 T
(Y_LITTLE,) 343.42 508 T
(ASI_SECOND) 180 494 T
(AR) 252.85 494 T
(Y_NOF) 268.74 494 T
(A) 306.52 494 T
(UL) 314.52 494 T
(T_LITTLE. If AFI_NUCLEUS and) 329.41 494 T
(ASI_NUCLEUS_LITTLE are supported \050impl. dep. #124\051, the) 180 480 T
(y must be) 482.11 480 T
(decoded also. Finally) 180 466 T
(, an implementation must al) 281.54 466 T
(w) 415.09 466 T
(ays decode ASI bit<7>) 423.64 466 T
(while PST) 180 452 T
(A) 229.22 452 T
(TE.PRIV = 0, S0 so that an attempt by nonpri) 236.56 452 T
(vile) 456.02 452 T
(ged softw) 473.84 452 T
(are) 520.72 452 T
(to access a restricted ASI will al) 180 438 T
(w) 334.51 438 T
(ays cause a pri) 343.06 438 T
(vile) 413.06 438 T
(ged_action e) 430.88 438 T
(xception.) 491.69 438 T
(Implementation:) 90 410 T
(UltraSP) 180 410 T
(ARC-I decodes the entire 8-bit ASI speci\336er) 216.9 410 T
(.) 430.2 410 T
3 14 Q
(31. Catastr) 72 366.67 T
(ophic err) 137.84 366.67 T
(or exceptions) 192.41 366.67 T
4 12 Q
(Description:) 90 332 T
(the causes and ef) 180 332 T
(fects of catastrophic error e) 261.34 332 T
(xceptions are implementation-) 392.44 332 T
(dependent. The) 180 318 T
(y may cause precise, deferred or disrupting traps.) 253.8 318 T
(Implementation:) 90 290 T
(Ultra) 180 290 T
(SP) 204.66 290 T
(ARC-I) 216.9 290 T
(catastrophic error e) 252.56 290 T
(xceptions cause deferred traps. The) 345.01 290 T
(PST) 180 276 T
(A) 199.56 276 T
(TE.RED bit is not automatically set in hardw) 206.89 276 T
(are for an) 423.43 276 T
(y catastrophic) 469.22 276 T
(error e) 180 262 T
(xceptions other than when trapping to MAXTL-1.) 211.46 262 T
3 14 Q
(32. Deferr) 72 218.67 T
(ed traps) 132.38 218.67 T
4 12 Q
(Description:) 90 184 T
(whether an) 180 184 T
(y deferred traps \050and associated deferred-trap queues\051 are) 232.8 184 T
(present is implementation-dependent.) 180 170 T
(Implementation:) 90 142 T
(UltraSP) 180 142 T
(ARC-I may encounter deferred traps during memory accesses.) 216.9 142 T
(Such errors lead to termination of the currently e) 180 128 T
(x) 413.77 128 T
(ecuting process or result) 419.59 128 T
(in a system reset if system state has been corrupted. Error logging inform-) 180 114 T
(ation allo) 180 100 T
(ws softw) 224.7 100 T
(are to determine if the system state has been corrupted.) 267.58 100 T
FMENDPAGE
%%EndPage: "50" 50
%%Page: "51" 51
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(51) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(33. T) 72 682.67 T
(rap pr) 101.3 682.67 T
(ecision) 139.55 682.67 T
4 12 Q
(Description:) 90 648 T
(e) 180 648 T
(xceptions that occur as the result of program e) 185.15 648 T
(x) 406.92 648 T
(ecution may be precise or) 412.74 648 T
(deferred, although it is recommended that such e) 180 634 T
(xceptions be precise.) 413.77 634 T
(Examples include mem_address_not_aligned and di) 180 620 T
(vision_by_zero.) 429.67 620 T
(Implementation:) 90 592 T
(all of the e) 180 592 T
(xceptions listed in the SP) 230.81 592 T
(ARC-V9 Architecture Manual section) 351.05 592 T
(7.3.5, item \0502\051 are precise with the e) 180 578 T
(xception of instruction_access_erreor) 353.11 578 T
(,) 532.58 578 T
(which is deferred.) 180 564 T
3 14 Q
(34. Interrupt clearing) 72 520.67 T
4 12 Q
(Description:) 90 486 T
(ho) 180 486 T
(w) 191.7 486 T
(quickly) 203.12 486 T
(a) 241.87 486 T
(processor) 249.95 486 T
(responds) 298.68 486 T
(to) 344.1 486 T
(an) 356.18 486 T
(interrupt) 370.26 486 T
(request) 414.34 486 T
(and) 451.75 486 T
(the) 471.83 486 T
(method) 489.25 486 T
(by) 528 486 T
(which an interrupt request is remo) 180 472 T
(v) 344.12 472 T
(ed are implementation-dependent.) 349.94 472 T
(Implementation:) 90 444 T
(The response time to interrupt is dependent the acti) 180 444 T
(vity the processor is) 425.66 444 T
(is e) 180 430 T
(x) 196.15 430 T
(ecuting at the time the interrupt is recei) 201.97 430 T
(v) 389.98 430 T
(ed \050e.g., whether e) 395.8 430 T
(x) 484.25 430 T
(ecuting a) 490.07 430 T
(trap handler with PST) 180 416 T
(A) 284.54 416 T
(TE.IE=0,) 291.88 416 T
(etc.\051.) 339.64 416 T
(The) 366.49 416 T
(interrupt) 388.03 416 T
(request) 432.23 416 T
(is) 469.75 416 T
(remo) 480.63 416 T
(v) 505.11 416 T
(ed) 510.93 416 T
(by) 525.13 416 T
(clearing) 180 402 T
(a) 221.57 402 T
(bit) 229.82 402 T
(in) 245.4 402 T
(the) 257.66 402 T
(implementation-dependent) 275.24 402 T
(interrupt) 406.81 402 T
(v) 451.05 402 T
(ector) 456.87 402 T
(recei) 483.78 402 T
(v) 506.79 402 T
(e) 512.61 402 T
(re) 520.86 402 T
(g-) 530 402 T
(ister) 180 388 T
(.) 200 388 T
3 14 Q
(35. Implementation-dependent traps) 72 344.67 T
4 12 Q
(Description:) 90 310 T
(trap type \050TT\051 v) 180 310 T
(alues 060 \050he) 256.68 310 T
(x\051..07f\050he) 320.48 310 T
(x\051are reserv) 367.62 310 T
(ed for implementation-) 424.4 310 T
(dependent) 180 296 T
(e) 232.22 296 T
(xceptions.) 237.37 296 T
(The) 289.27 296 T
(e) 310.84 296 T
(xistence) 315.98 296 T
(of) 358.21 296 T
(implementation_dependent_n) 371.11 296 T
(traps) 516.67 296 T
(and whether an) 180 282 T
(y that do e) 253.13 282 T
(xist are precise, deferred, or disrupting is imple-) 303.28 282 T
(mentation-dependent.) 180 268 T
(Implementation:) 90 240 T
(the follo) 180 240 T
(wing implementation-dependent trap types are implemented on) 220.03 240 T
(UltraSP) 180 226 T
(ARC-I.) 216.9 226 T
3 F
(TT \050hex\051) 128.25 180 T
(Exception) 280.33 180 T
(Category) 437.59 180 T
5 F
(060) 120.75 156 T
4 F
(interrupt_v) 192.75 156 T
(ector) 245.9 156 T
5 F
(disrupting) 431.25 156 T
(061) 120.75 134 T
4 F
(P) 192.75 134 T
(A_w) 198.32 134 T
(atchpoint) 221.53 134 T
5 F
(disrupting) 431.25 134 T
(062) 120.75 112 T
4 F
(V) 192.75 112 T
(A_w) 199.79 112 T
(atchpoint) 223 112 T
5 F
(disrupting) 431.25 112 T
114.75 195.75 114.75 104.25 2 L
V
0 Z
N
186.75 196.25 186.75 103.75 2 L
V
N
425.25 196.25 425.25 103.75 2 L
V
N
497.25 195.75 497.25 104.25 2 L
V
N
114.5 196 497.5 196 2 L
V
N
115 171.25 497 171.25 2 L
V
N
115 168.75 497 168.75 2 L
V
N
114.5 148 497.5 148 2 L
V
N
114.5 126 497.5 126 2 L
V
N
114.5 104 497.5 104 2 L
V
N
FMENDPAGE
%%EndPage: "51" 51
%%Page: "52" 52
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(52) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 14 Q
(36. T) 72 556.67 T
(rap priorities) 101.3 556.67 T
4 12 Q
(Description:) 90 522 T
(the priorities of the particular traps are relati) 180 522 T
(v) 391.98 522 T
(e and are implementation-) 397.8 522 T
(dependent, because a future v) 180 508 T
(ersion of the architecture may de\336ne ne) 322.1 508 T
(w) 511.75 508 T
(traps, and implementations may de\336ne implementation-dependent traps) 180 494 T
(that establish ne) 180 480 T
(w relati) 257.03 480 T
(v) 293.05 480 T
(e priorities.) 298.87 480 T
(Implementation:) 90 452 T
(UltraSP) 180 452 T
(ARC-I traps are prioritized relati) 216.9 452 T
(v) 373.9 452 T
(e to each other according to the) 379.72 452 T
(relati) 180 438 T
(v) 204.36 438 T
(e priorities in the SP) 210.18 438 T
(ARC-V9 Manual.) 307.08 438 T
3 14 Q
(37. Reset trap) 72 394.67 T
4 12 Q
(Description:) 90 360 T
(some of a processor\325) 180 360 T
(s beha) 278.98 360 T
(vior during a reset trap is implementation-) 309.06 360 T
(dependent.) 180 346 T
(Implementation:) 90 318 T
(UltraSP) 180 318 T
(ARC-I conforms to the required beha) 216.9 318 T
(vior during a reset trap.) 396.29 318 T
(Unspeci\336ed) 180 304 T
(beha) 240.29 304 T
(vior) 262.7 304 T
(is) 285 304 T
(either) 295.97 304 T
(de\336ned) 326.26 304 T
(during) 364.55 304 T
(reset) 398.84 304 T
(or) 424.46 304 T
(speci\336ed) 437.42 304 T
(as) 483.05 304 T
(requiring) 496.01 304 T
(initialization.) 180 290 T
3 14 Q
(38. Effect of r) 72 246.67 T
(eset trap on implementation-dependent r) 153.38 246.67 T
(egisters) 397.33 246.67 T
4 12 Q
(Description:) 90 212 T
(implementation-dependent) 180 212 T
(re) 311.56 212 T
(gisters) 320.71 212 T
(may) 354.95 212 T
(or) 378.52 212 T
(may) 391.43 212 T
(not) 415 212 T
(be) 433.25 212 T
(af) 447.49 212 T
(fected) 456.51 212 T
(by) 488.74 212 T
(the) 503.65 212 T
(v) 521.22 212 T
(ar) 526.92 212 T
(-) 536 212 T
(ious reset traps.) 180 198 T
(Implementation:) 90 170 T
(Implementation-dependent re) 180 170 T
(gisters on UltraSP) 321.46 170 T
(ARC-I either ha) 407.69 170 T
(v) 484.76 170 T
(e de\336ned) 490.58 170 T
(beha) 180 156 T
(vior during reset traps or are speci\336ed as requiring initialization.) 202.42 156 T
3 14 Q
(39. Entering err) 72 126.67 T
(or_state on implementation-dependent err) 167.79 126.67 T
(ors) 420.67 126.67 T
5 12 Q
(063) 120.75 680 T
4 F
(corrected_ECC_error) 192.75 680 T
5 F
(disrupting) 431.25 680 T
(064...067) 120.75 658 T
4 F
(f) 192.75 658 T
(ast_instruction_access_MMU_miss) 196.63 658 T
5 F
(pr) 431.25 658 T
(ecise) 441.47 658 T
(068..06B) 120.75 636 T
4 F
(f) 192.75 636 T
(ast_data_access_MMU_miss) 196.63 636 T
5 F
(pr) 431.25 636 T
(ecise) 441.47 636 T
(06C..06F) 120.75 614 T
4 F
(f) 192.75 614 T
(ast_data_access_protection) 196.63 614 T
5 F
(pr) 431.25 614 T
(ecise) 441.47 614 T
3 F
(TT \050hex\051) 128.25 704 T
(Exception) 280.33 704 T
(Category) 437.59 704 T
114.75 719.75 114.75 606.25 2 L
V
0 Z
N
186.75 720.25 186.75 605.75 2 L
V
N
425.25 720.25 425.25 605.75 2 L
V
N
497.25 719.75 497.25 606.25 2 L
V
N
114.5 720 497.5 720 2 L
V
N
115 695.25 497 695.25 2 L
V
N
115 692.75 497 692.75 2 L
V
N
114.5 672 497.5 672 2 L
V
N
114.5 650 497.5 650 2 L
V
N
114.5 628 497.5 628 2 L
V
N
114.5 606 497.5 606 2 L
V
N
FMENDPAGE
%%EndPage: "52" 52
%%Page: "53" 53
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(53) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(Description:) 90 712 T
(the processor may enter error_state when an implementation-dependent) 180 712 T
(error condition occurs.) 180 698 T
(Implementation:) 90 670 T
(UltraSP) 180 670 T
(ARC-I enters error_state only by trapping when TL = MAXTL.) 216.9 670 T
(An) 180 656 T
(y type of trap may cause this.) 194.48 656 T
3 14 Q
(40. Err) 72 626.67 T
(or_state pr) 114.52 626.67 T
(ocessor state) 179.97 626.67 T
4 12 Q
(Description:) 90 592 T
(what) 180 592 T
(occurs) 206.21 592 T
(after) 240.42 592 T
(error_state) 265.29 592 T
(is) 319.49 592 T
(entered) 330.38 592 T
(in) 368.58 592 T
(implementation-dependent,) 380.81 592 T
(b) 515.34 592 T
(ut) 521.1 592 T
(it) 533.33 592 T
(is) 180 578 T
(recommended) 190.52 578 T
(that) 261.03 578 T
(as) 281.55 578 T
(much) 294.06 578 T
(processor) 323.25 578 T
(state) 371.75 578 T
(as) 396.27 578 T
(possible) 408.79 578 T
(be) 450.64 578 T
(preserv) 464.49 578 T
(ed) 499.63 578 T
(upon) 513.48 578 T
(entry to error_state.) 180 564 T
(Implementation:) 90 536 T
(Entering) 180 536 T
(error_state) 224.2 536 T
(causes) 278.38 536 T
(UltraSP) 312.57 536 T
(ARC-I) 349.47 536 T
(to) 385.01 536 T
(trigger) 397.21 536 T
(a) 432.08 536 T
(w) 440.28 536 T
(atchdog_reset) 448.82 536 T
(trap.) 518.34 536 T
(As much state as possible is preserv) 180 522 T
(ed during this action.) 352.46 522 T
3 14 Q
(41. Reser) 72 492.67 T
(v) 127.06 492.67 T
(ed) 133.92 492.67 T
(42. FLUSH instruction) 72 462.67 T
4 12 Q
(Description:) 90 428 T
(if \337ush is not implemented in hardw) 180 428 T
(are, it causes an ille) 353.88 428 T
(g) 448.01 428 T
(al_instruction) 453.95 428 T
(e) 180 414 T
(xception and its function is performed by system softw) 185.15 414 T
(are. Whether) 449 414 T
(FLUSH traps is implementation-dependent.) 180 400 T
(Implementation:) 90 372 T
(UltraSP) 180 372 T
(ARC-I implements FLUSH in hardw) 216.9 372 T
(are and it can cause a) 394.78 372 T
(data_access_e) 180 358 T
(xception if the page is mapped with side ef) 247.79 358 T
(fects or no-f) 453.46 358 T
(ault-) 511.98 358 T
(only bits set, virtual address out of range, pri) 180 344 T
(vile) 394.34 344 T
(ge violation, or a) 412.16 344 T
(data_access_MMU_miss trap.) 180 330 T
3 14 Q
(43. Reser) 72 300.67 T
(v) 127.06 300.67 T
(ed) 133.92 300.67 T
(44. Data access FPU trap) 72 250.67 T
4 12 Q
(Description:) 93 216 T
(if a load \337oating-point instruction traps with an) 180 216 T
(y type of access error) 406.81 216 T
(e) 180 202 T
(xception, the contents of the destination \337oating-point re) 185.15 202 T
(gister\050s0 either) 456.95 202 T
(remain unchanged or are unde\336ned.) 180 188 T
(Implementation:) 90 160 T
(access error e) 180 160 T
(xceptions on \337oating-point load instructions lea) 245.11 160 T
(v) 473.87 160 T
(e the desti-) 479.69 160 T
(nation \337oating-point re) 180 146 T
(gister contents unchanged.) 290.48 146 T
FMENDPAGE
%%EndPage: "53" 53
%%Page: "54" 54
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(54) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 14 Q
(45-46. Reser) 72 710.67 T
(v) 145.72 710.67 T
(ed) 152.58 710.67 T
(47. RD) 72 660.67 T
(ASR) 112.73 660.67 T
4 12 Q
(Description:) 90 626 T
(RD) 180 626 T
(ASR instructions with rd in the range 16..31 are a) 196.19 626 T
(v) 434.26 626 T
(ailable for imple-) 439.96 626 T
(mentation-dependent uses \050impl. dep #8) 180 612 T
(\051.) 375.31 612 T
(F) 387.36 612 T
(or) 393.85 612 T
(an) 406.37 612 T
(RD) 420.22 612 T
(ASR) 436.41 612 T
(instruction) 462.28 612 T
(with) 516.14 612 T
(rs1 in the range 16..31, the follo) 180 598 T
(wing are implementation-dependent: the) 333.35 598 T
(interpretation of bits 13:0 and 29:25 in the instruction, whether the instruc-) 180 584 T
(tion is pri) 180 570 T
(vile) 225.71 570 T
(ged \050impl. dep. #9\051, and whether the instruction is pri) 243.53 570 T
(vile) 499.2 570 T
(ged) 517.02 570 T
(\050impl. dep. #9\051, and whether it causes and ille) 180 556 T
(g) 398.78 556 T
(al_instruction trap.) 404.72 556 T
(Implementation:) 90 528 T
(the bit \336elds speci\336ed abo) 180 528 T
(v) 305.15 528 T
(e are not used for UltraSP) 310.97 528 T
(ARC-I implementa-) 434.17 528 T
(tion-dependent) 180 514 T
(RD) 254.84 514 T
(ASR) 271.02 514 T
(instructions.) 297.21 514 T
(Reads) 359.07 514 T
(of) 391.24 514 T
(unused) 404.09 514 T
(rs1) 440.93 514 T
(v) 458.45 514 T
(alues) 464.14 514 T
(and) 491.65 514 T
(reads) 511.83 514 T
(of write-only implementation-dependent ASRs cause ille) 180 500 T
(g) 453.46 500 T
(al_instruction) 459.4 500 T
(traps) 180 486 T
3 14 Q
(48. WRASR) 72 442.67 T
4 12 Q
(Description:) 90 408 T
(WRASR instructions with rd in the range 16..31 are a) 180 408 T
(v) 437.4 408 T
(ailable for imple-) 443.1 408 T
(mentation-dependent uses \050impl.dep.#8\051. F) 180 394 T
(or a WRASR instruction with) 385.8 394 T
(rd in the range 16..31, the follo) 180 380 T
(wing are implementation-dependent: the) 328.68 380 T
(interpretation) 180 366 T
(of) 247.43 366 T
(bits) 260.2 366 T
(18:0) 280.31 366 T
(in) 304.42 366 T
(the) 316.52 366 T
(instruction,) 333.96 366 T
(the) 391.07 366 T
(operation\050s\051) 408.5 366 T
(performed) 469.26 366 T
(\050for) 522.01 366 T
(e) 180 352 T
(xample, xor\051 to generate the v) 185.15 352 T
(alue written to the ASR, whether the) 328.81 352 T
(instruction is pri) 180 338 T
(vile) 258.37 338 T
(ged \050impl. dep.#9\051, and whether it causes an) 276.19 338 T
(ille) 180 324 T
(g) 195.16 324 T
(al_instruction trap.) 201.1 324 T
(Implementation:) 90 296 T
(UltraSP) 180 296 T
(ARC-I does not interpret bits 18:0 of the WRASR) 216.9 296 T
( instruction.) 457.56 296 T
(Using WRASR) 180 282 T
( to the SET_SOFTINT and CLEAR_SOFTINT ASRs will) 254.34 282 T
(set and clear \050respecti) 180 268 T
(v) 283.99 268 T
(ely\051 bits in the SOFTINT_REG ASR. Writes of the) 289.81 268 T
(unused ASR v) 180 254 T
(alues cause ille) 249.04 254 T
(g) 321.5 254 T
(al_instruction traps.) 327.44 254 T
3 14 Q
(49-54. Reser) 72 224.67 T
(v) 145.72 224.67 T
(ed) 152.58 224.67 T
(55. Floating-point under\337o) 72 194.67 T
(w detection) 232.5 194.67 T
4 12 Q
(Description:) 90 160 T
(whether) 180 160 T
(\322tininess\323) 221.57 160 T
(\050in) 271.81 160 T
(IEEE) 288.06 160 T
(754) 316.97 160 T
(terms\051) 337.89 160 T
(is) 371.47 160 T
(detected) 382.39 160 T
(before) 425.29 160 T
(or) 458.85 160 T
(after) 471.77 160 T
(rounding) 496.67 160 T
(is implementation-dependent. It is recommended that tininess be detected) 180 146 T
(before rounding.) 180 132 T
(Implementation:) 90 104 T
(UltraSP) 180 104 T
(ARC-I detects under\337o) 216.9 104 T
(w before rounding.) 328.58 104 T
FMENDPAGE
%%EndPage: "54" 54
%%Page: "55" 55
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(55) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(56 - 100. Reser) 72 682.67 T
(v) 159.72 682.67 T
(ed) 166.58 682.67 T
(101. Maximum trap le) 72 632.67 T
(v) 204.78 632.67 T
(el) 211.64 632.67 T
4 12 Q
(Description:) 90 598 T
(it is implementation-dependent ho) 180 598 T
(w man) 344.03 598 T
(y additional le) 376.18 598 T
(v) 444.54 598 T
(els, if an) 450.36 598 T
(y) 491.17 598 T
(, past) 496.39 598 T
(le) 180 584 T
(v) 188.36 584 T
(el 4 are supported.) 194.18 584 T
(Implementation:) 90 556 T
(UltraSP) 180 556 T
(ARC-I implements 5 trap le) 216.9 556 T
(v) 350.59 556 T
(els.) 356.41 556 T
3 14 Q
(102. Clean windo) 72 512.67 T
(w trap) 174.93 512.67 T
4 12 Q
(Description:) 90 478 T
(an implementation may choose either to implement automatic \322cleaning\323) 180 478 T
(of re) 180 464 T
(gister windo) 202.14 464 T
(ws in hardw) 261.5 464 T
(are, or generate a clean_windo) 320.04 464 T
(w trap, when) 466.68 464 T
(needed, for windo) 180 450 T
(w\050s\051 to be cleaned by softw) 266.68 450 T
(are.) 398.86 450 T
(Implementation:) 90 422 T
(UltraSP) 180 422 T
(ARC-I cleans re) 216.9 422 T
(gister windo) 294.7 422 T
(ws by generating a clean_windo) 354.06 422 T
(w trap) 508.39 422 T
(for windo) 180 408 T
(ws to be cleaned by softw) 226.69 408 T
(are.) 350.88 408 T
3 14 Q
(103. Pr) 72 364.67 T
(efetch instructions) 114.52 364.67 T
4 12 Q
(Description:) 90 330 T
(the follo) 180 330 T
(wing aspects of the PREFETCH and PREFETCHA instructions) 220.03 330 T
(are implementation-dependent: \0501\051 whether the) 180 316 T
(y ha) 405.77 316 T
(v) 425.86 316 T
(e an observ) 431.68 316 T
(able ef) 486.02 316 T
(fect) 518.04 316 T
(in pri) 180 302 T
(vile) 205.37 302 T
(ged code; \0502\051 whether the) 223.19 302 T
(y can cause a data_access_MMU_miss) 345.64 302 T
(e) 180 288 T
(xception; \0503\051 the attrib) 185.15 288 T
(utes of the block of memory prefetched: its size) 292.56 288 T
(\050minimum = 64 bytes\051 and its alignment \050minimum = 64 byte alignment\051;) 180 274 T
(\0504\051 whether each v) 180 260 T
(ariant is implemented as NOP) 269.33 260 T
(, with its full semantics,) 411.98 260 T
(or with common-case prefetching semantics; \0505\051 whether and ho) 180 246 T
(w v) 488.96 246 T
(ariants) 506.33 246 T
(16..31 are implemented.) 180 232 T
(Implementation:) 90 204 T
(on UltraSP) 180 204 T
(ARC-I, PREFETCH and PREFETCHA ha) 231.9 204 T
(v) 436.67 204 T
(e the same observ-) 442.49 204 T
(able ef) 180 190 T
(fect as a NOP in both pri) 212.02 190 T
(vile) 331.03 190 T
(ged and nonpri) 348.85 190 T
(vile) 420.54 190 T
(ged modes.) 438.36 190 T
3 14 Q
(104. VER.manuf) 72 146.67 T
4 12 Q
(Description:) 90 126 T
(VER.manuf contains a 16-bit semiconductor manuf) 180 126 T
(acturer code. This \336eld) 427.85 126 T
(is optional, and if not present reads a zero. VER.manuf may indicate the) 180 112 T
(original supplier of a second-sourced chip in cases in) 180 98 T
(v) 434.14 98 T
(olving mask-le) 439.9 98 T
(v) 511.26 98 T
(el) 517.08 98 T
FMENDPAGE
%%EndPage: "55" 55
%%Page: "56" 56
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(56) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(second-sourcing. It is intended that the contents of VER.manuf track the) 180 712 T
(JEDEC semiconductor manuf) 180 698 T
(acturer code as closely as possible. If the) 323.2 698 T
(manuf) 180 684 T
(acturer does not ha) 210.54 684 T
(v) 301.27 684 T
(e a JEDEC semiconductor manuf) 307.09 684 T
(acturer code,) 466.94 684 T
(SP) 180 670 T
(ARC International will assign a VER.manuf v) 192.24 670 T
(alue.) 413.59 670 T
(Implementation:) 90 642 T
(UltraSP) 180 642 T
(ARC-I uses the manuf) 216.9 642 T
(acturer code 0017\050he) 324.43 642 T
(x\051) 425.54 642 T
3 14 Q
(105. TICK r) 72 598.67 T
(egister) 145.25 598.67 T
4 12 Q
(Description:) 90 564 T
(the) 180 564 T
(dif) 197.53 564 T
(ference) 210.56 564 T
(between) 248.72 564 T
(the) 291.57 564 T
(v) 309.1 564 T
(alues) 314.8 564 T
(read) 342.32 564 T
(from) 365.83 564 T
(the) 392.02 564 T
(TICK) 409.55 564 T
(re) 440.41 564 T
(gister) 449.55 564 T
(on) 479.08 564 T
(tw) 493.94 564 T
(o) 505.82 564 T
(reads) 514.68 564 T
(should re\337ect the number of processor c) 180 550 T
(ycles e) 372.44 550 T
(x) 405.25 550 T
(ecuted between the reads.) 411.07 550 T
(If an accurate count cannot al) 180 536 T
(w) 321.49 536 T
(ays be returned, an inaccurac) 330.04 536 T
(y should be) 469.46 536 T
(small, bounded, and documented. An implementation may implement) 180 522 T
(fe) 180 508 T
(wer than 63 bits in TICK.counter; ho) 189.02 508 T
(we) 366.37 508 T
(v) 380.06 508 T
(er) 385.88 508 T
(, the counter as implemented) 394.73 508 T
(must be able to count for at least 10 years without o) 180 494 T
(v) 428.12 494 T
(er\337o) 433.94 494 T
(wing. An) 455.64 494 T
(y upper) 500.12 494 T
(bits not implemented must be read as zero.) 180 480 T
(Implementation:) 90 452 T
(UltraSP) 180 452 T
(ARC-I) 216.9 452 T
(implements) 252.32 452 T
(63) 311.08 452 T
(bits) 325.84 452 T
(of) 345.93 452 T
(TICK.counter) 358.68 452 T
(and) 428.42 452 T
(re\337ects) 448.51 452 T
(the) 485.92 452 T
(number) 503.34 452 T
(of processor clocks between reads.) 180 438 T
3 14 Q
(106. IMPDEP1 instructions) 72 394.67 T
4 12 Q
(Description:) 90 360 T
(the IMPDEP1 and IMPDEP2 instructions are completely implementation-) 180 360 T
(dependent. Implementation-dependent aspects include their operation, the) 180 346 T
(interpretation of bits 29:25 and 18:0 in their encodings, and which \050if an) 180 332 T
(y\051) 526.12 332 T
(e) 180 318 T
(xceptions the) 185.15 318 T
(y may cause.) 248.63 318 T
(Implementation:) 90 290 T
(UltraSP) 180 290 T
(ARC-I implements implementation-dependent instructions using) 216.9 290 T
(the follo) 180 276 T
(wing \336eld v) 220.03 276 T
(alues:) 277.07 276 T
(op) 216 248 T
(op3) 252 248 T
(opf) 324 248 T
(10) 216 220 T
(110110) 252 220 T
(010000000) 324 220 T
(10) 216 192 T
(110110) 252 192 T
(001010000) 324 192 T
(10) 216 164 T
(110110) 252 164 T
(001010001) 324 164 T
(10) 216 150 T
(110110) 252 150 T
(001010010) 324 150 T
(10) 216 136 T
(110110) 252 136 T
(001010011) 324 136 T
(10) 216 122 T
(110110) 252 122 T
(001010100) 324 122 T
(10) 216 108 T
(110110) 252 108 T
(001010101) 324 108 T
(10) 216 94 T
(110110) 252 94 T
(001010110) 324 94 T
FMENDPAGE
%%EndPage: "56" 56
%%Page: "57" 57
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(57) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(10) 216 712 T
(110110) 252 712 T
(001010111) 324 712 T
(10) 216 684 T
(110110) 252 684 T
(000111011) 324 684 T
(10) 216 670 T
(110110) 252 670 T
(000111010) 324 670 T
(10) 216 656 T
(110110) 252 656 T
(000111101) 324 656 T
(10) 216 642 T
(110110) 252 642 T
(001001101) 324 642 T
(10) 216 628 T
(110110) 252 628 T
(001001011) 324 628 T
(10) 216 600 T
(110110) 252 600 T
(000110001) 324 600 T
(10) 216 586 T
(110110) 252 586 T
(000110011) 324 586 T
(10) 216 572 T
(110110) 252 572 T
(000110101) 324 572 T
(10) 216 558 T
(110110) 252 558 T
(000110110) 324 558 T
(10) 216 544 T
(110110) 252 544 T
(000110111) 324 544 T
(10) 216 530 T
(110110) 252 530 T
(000111000) 324 530 T
(10) 216 516 T
(110110) 252 516 T
(000111001) 324 516 T
(10) 216 488 T
(110110) 252 488 T
(000011000) 324 488 T
(10) 216 474 T
(110110) 252 474 T
(000011010) 324 474 T
(10) 216 460 T
(110110) 252 460 T
(001001000) 324 460 T
(10) 216 432 T
(110110) 252 432 T
(001100000) 324 432 T
(10) 216 418 T
(110110) 252 418 T
(001100001) 324 418 T
(10) 216 404 T
(110110) 252 404 T
(001111110) 324 404 T
(10) 216 390 T
(110110) 252 390 T
(001111111) 324 390 T
(10) 216 376 T
(110110) 252 376 T
(001110100) 324 376 T
(10) 216 362 T
(110110) 252 362 T
(001110101) 324 362 T
(10) 216 348 T
(110110) 252 348 T
(001111000) 324 348 T
(10) 216 334 T
(110110) 252 334 T
(001111001) 324 334 T
(10) 216 320 T
(110110) 252 320 T
(001101010) 324 320 T
(10) 216 306 T
(110110) 252 306 T
(001101011) 324 306 T
(10) 216 292 T
(110110) 252 292 T
(001100110) 324 292 T
(10) 216 278 T
(110110) 252 278 T
(001100111) 324 278 T
(10) 216 264 T
(110110) 252 264 T
(001111100) 324 264 T
(10) 216 250 T
(110110) 252 250 T
(001111101) 324 250 T
(10) 216 236 T
(110110) 252 236 T
(001100010) 324 236 T
(10) 216 222 T
(110110) 252 222 T
(001100011) 324 222 T
(10) 216 208 T
(110110) 252 208 T
(001110000) 324 208 T
(10) 216 194 T
(110110) 252 194 T
(001110001) 324 194 T
(10) 216 180 T
(110110) 252 180 T
(001101110) 324 180 T
(10) 216 166 T
(110110) 252 166 T
(001101111) 324 166 T
(10) 216 152 T
(110110) 252 152 T
(001101100) 324 152 T
(10) 216 138 T
(110110) 252 138 T
(001101101) 324 138 T
(10) 216 124 T
(110110) 252 124 T
(001110010) 324 124 T
(10) 216 110 T
(110110) 252 110 T
(001111010) 324 110 T
(10) 216 96 T
(110110) 252 96 T
(001111011) 324 96 T
FMENDPAGE
%%EndPage: "57" 57
%%Page: "58" 58
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(58) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(10) 216 712 T
(110110) 252 712 T
(001110110) 324 712 T
(10) 216 698 T
(110110) 252 698 T
(001110110) 324 698 T
(10) 216 684 T
(110110) 252 684 T
(001110111) 324 684 T
(10) 216 670 T
(110110) 252 670 T
(001101000) 324 670 T
(10) 216 656 T
(110110) 252 656 T
(001101001) 324 656 T
(10) 216 642 T
(110110) 252 642 T
(001100100) 324 642 T
(10) 216 628 T
(110110) 252 628 T
(001100101) 324 628 T
(10) 216 600 T
(110110) 252 600 T
(000101000) 324 600 T
(10) 216 586 T
(110110) 252 586 T
(000101100) 324 586 T
(10) 216 572 T
(110110) 252 572 T
(000100000) 324 572 T
(10) 216 558 T
(110110) 252 558 T
(000100100) 324 558 T
(10) 216 544 T
(110110) 252 544 T
(000100010) 324 544 T
(10) 216 530 T
(110110) 252 530 T
(000100110) 324 530 T
(10) 216 516 T
(110110) 252 516 T
(000101010) 324 516 T
(10) 216 502 T
(110110) 252 502 T
(000101110) 324 502 T
(10) 216 474 T
(110110) 252 474 T
(000000000) 324 474 T
(10) 216 460 T
(110110) 252 460 T
(000000010) 324 460 T
(10) 216 446 T
(110110) 252 446 T
(000000100) 324 446 T
(10) 216 432 T
(110110) 252 432 T
(000000110) 324 432 T
(10) 216 418 T
(110110) 252 418 T
(000001000) 324 418 T
(10) 216 404 T
(110110) 252 404 T
(000001010) 324 404 T
(10) 216 376 T
(110110) 252 376 T
(000111110) 324 376 T
(10) 216 348 T
(110110) 252 348 T
(000010000) 324 348 T
(10) 216 334 T
(110110) 252 334 T
(000010010) 324 334 T
(10) 216 320 T
(110110) 252 320 T
(000010100) 324 320 T
3 14 Q
(107. Unimplemented LDD trap) 72 276.67 T
4 12 Q
(Description:) 90 242 T
(it is implementation-dependent whether LDD and LDD) 180 242 T
(A are implemented) 446.15 242 T
(in hardw) 180 228 T
(are. If not, an attempt to e) 222.2 228 T
(x) 346 228 T
(ecute either will cause an) 351.82 228 T
(unimplemented_LDD trap.) 180 214 T
(Implementation:) 90 186 T
(UltraSP) 180 186 T
(ARC-I implements LDD and LDD) 216.9 186 T
(A in hardw) 383.74 186 T
(are.) 437.6 186 T
3 14 Q
(108. Unimplemented STD trap) 72 142.67 T
4 12 Q
(Description:) 90 108 T
(it is implementation-dependent whether STD and STD) 180 108 T
(A are implemented) 442.16 108 T
(in hardw) 180 94 T
(are. If not, an attempt to e) 222.2 94 T
(x) 346 94 T
(ecute either will cause an) 351.82 94 T
FMENDPAGE
%%EndPage: "58" 58
%%Page: "59" 59
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(59) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(unimplemented_STD trap.) 180 712 T
(Implementation:) 90 684 T
(UltraSP) 180 684 T
(ARC-I implements STD and STD) 216.9 684 T
(A in hardw) 379.75 684 T
(are.) 433.62 684 T
3 14 Q
(109. LDDF_mem_addr) 72 640.67 T
(ess_not_aligned) 210.18 640.67 T
4 12 Q
(Description:) 90 606 T
(LDDF and LDDF) 180 606 T
(A require only w) 265.1 606 T
(ord alignment. Ho) 346.63 606 T
(we) 433.99 606 T
(v) 447.68 606 T
(er) 453.5 606 T
(, if the ef) 462.35 606 T
(fecti) 505.37 606 T
(v) 526.39 606 T
(e) 532.21 606 T
(address is w) 180 592 T
(ord-aligned b) 238.54 592 T
(ut not double) 302.62 592 T
(w) 365.65 592 T
(ord-aligned, either may cause an) 374.2 592 T
(LDDF_mem_address_not_aligned) 180 578 T
(trap,) 348.7 578 T
(in) 373.08 578 T
(which) 385.13 578 T
(case) 417.17 578 T
(the) 440.54 578 T
(trap) 457.92 578 T
(handler) 479.3 578 T
(soft-) 518 578 T
(w) 180 564 T
(are shall emulate the LDDF \050or LDDF) 188.54 564 T
(A\051 instruction and return.) 372.29 564 T
(Implementation:) 90 536 T
(UltraSP) 180 536 T
(ARC-I generates an LDDF_mem_address_not_aligned e) 216.9 536 T
(xception) 489.34 536 T
(if an LDDF or LDDF) 180 522 T
(A ef) 282.43 522 T
(fecti) 303.12 522 T
(v) 324.14 522 T
(e address is w) 329.96 522 T
(ord-aligned b) 396.83 522 T
(ut not double-) 460.91 522 T
(w) 180 508 T
(ord-aligned.) 188.54 508 T
3 14 Q
(110. STDF_mem_addr) 72 464.67 T
(ess_not_aligned) 207.86 464.67 T
4 12 Q
(Description:) 90 430 T
(STDF and STDF) 180 430 T
(A require only w) 261.12 430 T
(ord alignment. Ho) 342.65 430 T
(we) 430.01 430 T
(v) 443.7 430 T
(er) 449.52 430 T
(, if the ef) 458.36 430 T
(fecti) 501.38 430 T
(v) 522.41 430 T
(e) 528.23 430 T
(address is w) 180 416 T
(ord-aligned b) 238.54 416 T
(ut not double) 302.62 416 T
(w) 365.65 416 T
(ord-aligned, either may cause an) 374.2 416 T
(STDF_mem_address_not_aligned) 180 402 T
(trap,) 346.96 402 T
(in) 371.58 402 T
(which) 383.88 402 T
(case) 416.18 402 T
(the) 439.8 402 T
(trap) 457.42 402 T
(handler) 479.05 402 T
(soft-) 518 402 T
(w) 180 388 T
(are shall emulate the STDF \050or STDF) 188.54 388 T
(A\051 instruction and return.) 368.3 388 T
(Implementation:) 90 360 T
(UltraSP) 180 360 T
(ARC-I generates an STDF_mem_address_not_aligned e) 216.9 360 T
(xception if) 487.34 360 T
(an STDF or STDF) 180 346 T
(A ef) 268.12 346 T
(fecti) 288.8 346 T
(v) 309.83 346 T
(e address is w) 315.65 346 T
(ord-aligned b) 382.51 346 T
(ut not double) 446.59 346 T
(w) 509.63 346 T
(ord-) 518.17 346 T
(aligned.) 180 332 T
3 14 Q
(111. LDQF_mem_addr) 72 288.67 T
(ess_not_aligned) 210.96 288.67 T
4 12 Q
(Description:) 90 254 T
(LDQF and LDQF) 180 254 T
(A require only w) 265.1 254 T
(ord alignment. Ho) 346.63 254 T
(we) 433.99 254 T
(v) 447.68 254 T
(er) 453.5 254 T
(, if the ef) 462.35 254 T
(fecti) 505.37 254 T
(v) 526.39 254 T
(e) 532.21 254 T
(address is w) 180 240 T
(ord-aligned b) 238.54 240 T
(ut not quadw) 302.62 240 T
(ord-aligned, either may cause an) 365.16 240 T
(LDQF_mem_address_not_aligned) 180 226 T
(trap,) 348.7 226 T
(in) 373.08 226 T
(which) 385.13 226 T
(case) 417.17 226 T
(the) 440.54 226 T
(trap) 457.92 226 T
(handler) 479.3 226 T
(soft-) 518 226 T
(w) 180 212 T
(are shall emulate the LDQF \050or LDQF) 188.54 212 T
(A\051 instruction and return.) 372.29 212 T
(Implementation:) 90 184 T
(UltraSP) 180 184 T
(ARC-I does not implement the LDQF and) 216.9 184 T
(LDQF) 422.56 184 T
(A in hardw) 453 184 T
(are,) 506.87 184 T
(the) 180 170 T
(y must be emulated in softw) 194.48 170 T
(are using other instructions.) 330.02 170 T
3 14 Q
(112. STQF_mem_addr) 72 126.67 T
(ess_not_aligned) 208.64 126.67 T
FMENDPAGE
%%EndPage: "59" 59
%%Page: "60" 60
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(60) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(Description:) 90 712 T
(STQF and STQF) 180 712 T
(A require only w) 261.12 712 T
(ord alignment. Ho) 342.65 712 T
(we) 430.01 712 T
(v) 443.7 712 T
(er) 449.52 712 T
(, if the ef) 458.36 712 T
(fecti) 501.38 712 T
(v) 522.41 712 T
(e) 528.23 712 T
(address is w) 180 698 T
(ord-aligned b) 238.54 698 T
(ut not quadw) 302.62 698 T
(ord-aligned, either may cause an) 365.16 698 T
(STQF_mem_address_not_aligned) 180 684 T
(trap,) 346.96 684 T
(in) 371.58 684 T
(which) 383.88 684 T
(case) 416.18 684 T
(the) 439.8 684 T
(trap) 457.42 684 T
(handler) 479.05 684 T
(soft-) 518 684 T
(w) 180 670 T
(are shall emulate the STQF \050or STQF) 188.54 670 T
(A\051 instruction and return.) 368.3 670 T
3 14 Q
(113. Implemented memory models) 72 612.67 T
4 12 Q
(Description:) 90 578 T
(whether the P) 180 578 T
(artial Store Order \050PSO\051 or Relax) 245.81 578 T
(ed Memory Order \050RMO\051) 406.6 578 T
(models are supported is implementation-dependent.) 180 564 T
(Implementation:) 90 536 T
(UltraSP) 180 536 T
(ARC-I) 216.9 536 T
(supports) 252.32 536 T
(the) 295.76 536 T
(P) 313.18 536 T
(artial) 319.67 536 T
(Store) 347.09 536 T
(Order) 375.19 536 T
(and) 405.93 536 T
(Relax) 426.02 536 T
(ed) 453.84 536 T
(Memory) 467.93 536 T
(Order) 512.02 536 T
(models.) 180 522 T
3 14 Q
(114. RED_state trap v) 72 478.67 T
(ector addr) 204.06 478.67 T
(ess \050RSTV) 266.4 478.67 T
(addr\051) 327.72 478.67 T
4 12 Q
(Description:) 90 444 T
(the RED_state trap v) 180 444 T
(ector is located at an implementation-dependent) 280.14 444 T
(address referred to as RSTV) 180 430 T
(addr) 314.63 430 T
(.) 335.29 430 T
(Implementation:) 90 402 T
(RSTV) 180 402 T
(addr = 1f) 209.34 402 T
(f) 253.13 402 T
(f0000000 \050he) 256.82 402 T
(x\051) 320.96 402 T
3 14 Q
(115. RED_state pr) 72 358.67 T
(ocessor state) 181.79 358.67 T
4 12 Q
(Description:) 90 324 T
(what occurs after the processor enters RED_state is implementation-) 180 324 T
(dependent.) 180 310 T
(Implementation:) 90 282 T
(On UltraSP) 180 282 T
(ARC-I some re) 234.56 282 T
(gister contents are forced to speci\336ed v) 307.7 282 T
(alues) 495.36 282 T
(and some hardw) 180 268 T
(are functions are disabled upon entering RED_state to) 258.53 268 T
(a) 180 254 T
(v) 185.09 254 T
(oid as much as possible an) 190.85 254 T
(y additional traps which w) 318.32 254 T
(ould cause the) 445.52 254 T
(processor to enter error_state.) 180 240 T
3 14 Q
(116. SIR_enable contr) 72 196.67 T
(ol \337ag) 204.36 196.67 T
4 12 Q
(Description:) 90 162 T
(the location of and the means of accessing the SIR_enable control \337ag are) 180 162 T
(implementation-dependent. In some implementations, it may be perma-) 180 148 T
(nently zero.) 180 134 T
(Implementation:) 90 106 T
(the SIR_enable in UltraSP) 180 106 T
(ARC-I is permanently zero.) 305.89 106 T
FMENDPAGE
%%EndPage: "60" 60
%%Page: "61" 61
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(61) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(117. MMU disabled pr) 72 682.67 T
(efetch beha) 207.09 682.67 T
(vior) 274.78 682.67 T
4 12 Q
(Description:) 90 648 T
(whether) 180 648 T
(Prefetch) 221.43 648 T
(and) 264.19 648 T
(Non-f) 284.3 648 T
(aulting) 312.83 648 T
(Load) 348.95 648 T
(al) 376.39 648 T
(w) 384.93 648 T
(ays) 393.47 648 T
(succeed) 412.25 648 T
(when) 453.01 648 T
(the) 481.78 648 T
(MMU) 499.22 648 T
(is) 532 648 T
(disabled is implementation-dependent.) 180 634 T
(Implementation:) 90 606 T
(prefetch instructions beha) 180 606 T
(v) 303.73 606 T
(e as NOP instructions. Non-f) 309.55 606 T
(aulting Load) 448.42 606 T
(instructions) 180 592 T
(may) 238.8 592 T
(or) 262.25 592 T
(may) 275.04 592 T
(not) 298.49 592 T
(succeed) 316.62 592 T
(when) 357.39 592 T
(the) 386.18 592 T
(MMU) 403.63 592 T
(is) 436.42 592 T
(disabled) 447.22 592 T
(depending) 490.01 592 T
(on the state of an implementation-dependent re) 180 578 T
(gister determining) 405.78 578 T
(whether the cache is enabled.) 180 564 T
3 14 Q
(118. Identifying I/O locations) 72 492.67 T
4 12 Q
(Description:) 90 458 T
(the manner in which I/O locations are identi\336ed is implementation- depen-) 180 458 T
(dent.) 180 444 T
(Implementation:) 90 416 T
(F) 180 416 T
(or systems using UltraSP) 186.49 416 T
(ARC-I, I/O re) 306.4 416 T
(gister locations are memory) 373.2 416 T
(mapped to non-cacheable address space. The location, access, contents,) 180 402 T
(and side ef) 180 388 T
(fects of the I/O re) 231.68 388 T
(gisters are dependent on the system implem-) 316.14 388 T
(entation, not the processor implementation.) 180 374 T
3 14 Q
(119. Unimplemented v) 72 330.67 T
(alues f) 206.02 330.67 T
(or PST) 244.17 330.67 T
(A) 285.3 330.67 T
(TE.MM) 294.08 330.67 T
4 12 Q
(Description:) 90 296 T
(the ef) 180 296 T
(fect of writing an unimplemented memory-mode designation into) 206.69 296 T
(PST) 180 282 T
(A) 199.56 282 T
(TE.MM is implementation-dependent.) 206.89 282 T
(Implementation:) 90 254 T
(UltraSP) 180 254 T
(ARC-I implements all three memory modes speci\336ed in the) 216.9 254 T
(SP) 180 240 T
(ARC) 192.24 240 T
(Architecture) 219.81 240 T
(Manual) 282.68 240 T
(V) 322.24 240 T
(ersion) 329.58 240 T
(9.) 361.8 240 T
(If) 373.7 240 T
(the) 384.59 240 T
(reserv) 402.15 240 T
(ed) 431.29 240 T
(PST) 445.52 240 T
(A) 465.08 240 T
(TE.MM) 472.41 240 T
(v) 514.31 240 T
(alue) 520.01 240 T
(\0503\051 were written, UltraSP) 180 226 T
(ARC-I w) 300.2 226 T
(ould interpret it as RMO.) 344.41 226 T
3 14 Q
(120. Coher) 72 182.67 T
(ence and atomicity of memory operations) 137.07 182.67 T
4 12 Q
(Description:) 90 148 T
(the) 180 148 T
(coherence) 197.56 148 T
(and) 249.1 148 T
(atomicity) 269.32 148 T
(of) 317.56 148 T
(memory) 330.45 148 T
(operations) 373.35 148 T
(between) 426.24 148 T
(processors) 469.12 148 T
(and) 522.67 148 T
(I/O DMA memory accesses are implementation-dependent.) 180 134 T
(Implementation:) 90 106 T
(This is dependent on the system implementation rather than the processor) 180 106 T
FMENDPAGE
%%EndPage: "61" 61
%%Page: "62" 62
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(62) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(implementation for systems that use UltraSP) 180 712 T
(ARC-I.) 393.23 712 T
3 14 Q
(121. Implementation-dependent memory model) 72 668.67 T
4 12 Q
(Description:) 90 634 T
(an implementation may choose to identify certain addresses and use an) 180 634 T
(implementation-dependent memory model for references to them.) 180 620 T
(Implementation:) 90 592 T
(UltraSP) 180 592 T
(ARC-I does not use an) 216.9 592 T
(y implementation-dependent memory) 326.04 592 T
(models.) 180 578 T
3 14 Q
(122. FLUSH latency) 72 534.67 T
4 12 Q
(Description:) 90 500 T
(latenc) 180 500 T
(y) 208.48 500 T
(between) 217.47 500 T
(the) 260.45 500 T
(e) 278.11 500 T
(x) 283.26 500 T
(ecution) 289.08 500 T
(of) 327.4 500 T
(FLUSH) 340.39 500 T
(on) 381.39 500 T
(one) 396.39 500 T
(processor) 416.71 500 T
(and) 465.69 500 T
(the) 486.01 500 T
(point) 503.67 500 T
(at) 531.34 500 T
(which the modi\336ed instructions ha) 180 486 T
(v) 345.76 486 T
(e replaces out-dated instructions in a) 351.58 486 T
(multiprocessor is implementation-dependent.) 180 472 T
(Implementation:) 90 444 T
(This is dependent on the system implementation rather than the processor) 180 444 T
(implementation for systems that use UltraSP) 180 430 T
(ARC-I.) 393.23 430 T
3 14 Q
(123. Input/output \050I/O\051 semantics) 72 372.67 T
4 12 Q
(Description:) 90 338 T
(the semantic ef) 180 338 T
(fect of accessing input/output \050I/O\051 re) 252.35 338 T
(gisters is implement-) 433.13 338 T
(ation-dependent.) 180 324 T
(Implementation:) 90 296 T
(F) 180 296 T
(or systems using UltraSP) 186.49 296 T
(ARC-I,I/O re) 306.4 296 T
(gister locations are memory) 370.2 296 T
(mapped to non-cacheable address space. The location, access, contents,) 180 282 T
(and) 180 268 T
(side) 200.21 268 T
(ef) 222.42 268 T
(fects) 231.44 268 T
(of) 256.98 268 T
(the) 269.86 268 T
(I/O) 287.4 268 T
(re) 306.28 268 T
(gisters) 315.42 268 T
(are) 349.63 268 T
(dependent) 367.16 268 T
(on) 419.36 268 T
(the) 434.24 268 T
(system) 451.79 268 T
(implemen-) 488 268 T
(tation, not the processor implementation.) 180 254 T
3 14 Q
(124. Implicit ASI when TL>0) 72 210.67 T
4 12 Q
(Description:) 90 176 T
(when TL>0, the implicit ASI for instruction fetches, loads, and stores is) 180 176 T
(implementation-dependent. See) 180 162 T
(SP) 334.98 162 T
(ARC-V9) 347.22 162 T
( Architecture Manual section) 390.55 162 T
(F) 180 148 T
(.4.4, \322Conte) 185.71 148 T
(xts,) 243.53 148 T
(\323 for more information.) 259.69 148 T
(Implementation:) 90 120 T
(the implicit ASI for instruction fetches, loads, and stores when TL>0 is) 180 120 T
(ASI_PRIMAR) 180 106 T
(Y) 250.56 106 T
(.) 257.68 106 T
FMENDPAGE
%%EndPage: "62" 62
%%Page: "63" 63
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(63) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(125. Addr) 72 682.67 T
(ess masking) 131.64 682.67 T
4 12 Q
(Description:) 90 648 T
(when) 180 648 T
(PST) 208.97 648 T
(A) 228.53 648 T
(TE.AM) 235.86 648 T
(=) 275.83 648 T
(1,) 285.58 648 T
(the) 297.55 648 T
(v) 315.19 648 T
(alue) 320.89 648 T
(of) 343.86 648 T
(the) 356.83 648 T
(high-order) 374.47 648 T
(32-bits) 428.1 648 T
(of) 464.41 648 T
(the) 477.38 648 T
(PC) 495.02 648 T
(trans-) 512.68 648 T
(mitted) 180 634 T
(to) 213.51 634 T
(the) 225.68 634 T
(speci\336ed) 243.18 634 T
(destination) 288.67 634 T
(re) 344.18 634 T
(gister\050s\051) 353.32 634 T
(by) 395.48 634 T
(CALL,) 410.32 634 T
(JMPL,) 447.48 634 T
(RDPC,) 482.66 634 T
(and) 519.84 634 T
(on a trap is implementation-dependent.) 180 620 T
(Implementation:) 90 592 T
(when) 180 592 T
(PST) 208.97 592 T
(A) 228.53 592 T
(TE.AM) 235.86 592 T
(=) 275.83 592 T
(1,) 285.58 592 T
(the) 297.55 592 T
(v) 315.19 592 T
(alue) 320.89 592 T
(of) 343.86 592 T
(the) 356.83 592 T
(high-order) 374.47 592 T
(32-bits) 428.1 592 T
(of) 464.41 592 T
(the) 477.38 592 T
(PC) 495.02 592 T
(trans-) 512.68 592 T
(mitted to the speci\336ed destination re) 180 578 T
(gister\050s\051 by CALL, IMPL, RDPC, and) 354.14 578 T
(on a trap is zero.) 180 564 T
3 14 Q
(126. TST) 72 518.67 T
(A) 125.2 518.67 T
(TE bits 19:18) 133.98 518.67 T
4 12 Q
(Description:) 90 484 T
(If PST) 180 484 T
(A) 210.55 484 T
(TE bit) 217.88 484 T
(11 \05010\051 is implemented, TST) 252 484 T
(A) 389.88 484 T
(TE bit 9 \05018\051 shall be imple-) 397.21 484 T
(mented and contain the state of PST) 180 470 T
(A) 352.2 470 T
(TE bit 11 \05010\051 from the pre) 359.53 470 T
(vious) 489.88 470 T
(trap le) 180 456 T
(v) 210.02 456 T
(el. If PST) 215.84 456 T
(A) 261.06 456 T
(TE bit 11 \05010\051 is not implemented, TST) 268.39 456 T
(A) 457.94 456 T
(TE bit 19 \05018\051) 465.28 456 T
(shall read as zero. Softw) 180 442 T
(are intended to run on multiple implementations) 297.52 442 T
(should only write these bits to v) 180 428 T
(alues pre) 333.04 428 T
(viously read from PST) 375.72 428 T
(A) 483.6 428 T
(TE, or) 490.93 428 T
(to zeros.) 180 414 T
(Implementation:) 90 386 T
(UltraSP) 180 386 T
(ARC-I implements TST) 216.9 386 T
(A) 331.79 386 T
(TE) 339.12 386 T
(bits) 356.62 386 T
(19:18) 376.79 386 T
(to) 406.96 386 T
(hold) 419.12 386 T
(the) 443.29 386 T
(state) 460.79 386 T
(of) 485.62 386 T
(PST) 498.44 386 T
(A) 518 386 T
(TE) 525.34 386 T
(bits 11:10 for each pre) 180 372 T
(vious trap le) 287.68 372 T
(v) 346.7 372 T
(el.) 352.52 372 T
3 14 Q
(127. PST) 72 328.67 T
(A) 124.42 328.67 T
(TE bits 11:10) 133.19 328.67 T
4 12 Q
(Description:) 90 294 T
(The presence an semantics of PST) 180 294 T
(A) 343.85 294 T
(TE.PID1 and PST) 351.18 294 T
(A) 437.06 294 T
(TE.PID0 are) 444.4 294 T
(implementation-dependent. The presence of TST) 180 280 T
(A) 414.5 280 T
(TE bits 19 and 18 is) 421.84 280 T
(implementation-dependent. If PST) 180 266 T
(A) 345.2 266 T
(TE bit 11 \05010\051 is implemented,) 352.54 266 T
(TST) 180 252 T
(A) 200.22 252 T
(TE) 207.55 252 T
(bit) 225.18 252 T
(19) 240.82 252 T
(\05018\051) 255.79 252 T
(shall) 278.74 252 T
(be) 304.38 252 T
(implemented) 318.67 252 T
(and) 384.3 252 T
(contain) 404.6 252 T
(the) 442.89 252 T
(state) 460.52 252 T
(of) 485.48 252 T
(PST) 498.44 252 T
(A) 518 252 T
(TE) 525.34 252 T
(bit) 180 238 T
(11) 195.53 238 T
(\05010\051) 210.4 238 T
(from) 233.25 238 T
(the) 259.44 238 T
(pre) 276.96 238 T
(vious) 291.99 238 T
(trap) 320.85 238 T
(le) 342.38 238 T
(v) 350.74 238 T
(el.) 356.56 238 T
(If) 371.08 238 T
(PST) 381.94 238 T
(A) 401.5 238 T
(TE) 408.83 238 T
(bit) 426.36 238 T
(11) 441.89 238 T
(\05010\051) 456.75 238 T
(is) 479.6 238 T
(not) 490.47 238 T
(imple-) 508.67 238 T
(mented,) 180 224 T
(TST) 221.09 224 T
(A) 241.31 224 T
(TE) 248.65 224 T
(bit) 266.08 224 T
(19) 281.52 224 T
(\05018\051) 296.28 224 T
(shall) 319.04 224 T
(read) 344.48 224 T
(as) 367.89 224 T
(zero.) 380.65 224 T
(Softw) 407.07 224 T
(are) 435.62 224 T
(intended) 453.04 224 T
(to) 497.14 224 T
(run) 509.24 224 T
(on) 528 224 T
(multiple implementations should only write these bits to v) 180 210 T
(alues pre) 459.05 210 T
(viously) 501.73 210 T
(read from PST) 180 196 T
(A) 249.54 196 T
(TE, or to zeros.) 256.87 196 T
(Implementation:) 90 168 T
(PST) 180 168 T
(A) 199.56 168 T
(TE.PID1 and PST) 206.89 168 T
(A) 292.78 168 T
(TE.PID0 are implemented on UltraSP) 300.11 168 T
(ARC-I as) 481.32 168 T
(selects for tw) 180 154 T
(o additional sets of eight trap global re) 243.86 154 T
(gisters. The corre-) 428.66 154 T
(sponding bits in the TST) 180 140 T
(A) 297.56 140 T
(TE re) 304.9 140 T
(gister are implemented to store these bits) 331.7 140 T
(for the pre) 180 126 T
(vious trap le) 229.68 126 T
(v) 288.71 126 T
(el.) 294.53 126 T
FMENDPAGE
%%EndPage: "63" 63
%%Page: "64" 64
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1030BGA-UltraSPARC-I) 413.34 749.33 T
(64) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
FMENDPAGE
%%EndPage: "64" 64
%%Page: "65" 65
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
72 594 540 606 C
0 0 0 1 0 0 0 1 K
72 605 540 605 2 L
1 H
2 Z
0 X
N
72 602 540 602 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(Cha) 104.51 612 T
(pter 3: HAL Implementa) 141.59 612 T
(tion of V9 Ar) 346.16 612 T
(chitectur) 451.51 612 T
(e) 528.48 612 T
72 553 540 565 C
0 0 0 1 0 0 0 1 K
72 564 540 564 2 L
1 H
2 Z
0 X
N
72 561 540 561 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(SP) 441.72 571 T
(ARC 64-II) 459.36 571 T
72 72 540 540 R
7 X
V
0.5 H
2 Z
0 X
N
72 648 540 720 R
7 X
V
0 X
N
0 100 Q
(V9) 132 164 T
0 18 Q
(SP) 337.19 85.7 T
(ARC INTERNA) 354.83 85.7 T
(TIONAL) 469.58 85.7 T
FMENDPAGE
%%EndPage: "65" 65
%%Page: "66" 66
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
FMENDPAGE
%%EndPage: "66" 66
%%Page: "67" 67
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(67) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 18 Q
(CHAPTER 3:   HAL SP) 175.42 708 T
(ARC64-II) 359.6 708 T
3 14 Q
(0. Intr) 72 632.67 T
(oduction) 109.86 632.67 T
4 12 Q
(This document describes the implementation details of the) 90 598 T
5 F
(SP) 373.31 598 T
(ARC64-II) 385.56 598 T
4 F
( processor de) 432.22 598 T
(v) 495.23 598 T
(eloped) 501.05 598 T
(by) 90 584 T
5 F
(HAL) 105 584 T
(Computer Systems) 130.67 584 T
4 F
(. The items listed belo) 219.66 584 T
(w correspond to the implementation depen-) 325.69 584 T
(dencies as listed in the te) 90 570 T
(xt and by number in Appendix C of \322) 209.47 570 T
5 F
(The SP) 388.79 570 T
(ARC Ar) 422.04 570 T
(c) 459.26 570 T
(hitectur) 464.41 570 T
(e Man-) 501.3 570 T
(ual - V) 90 556 T
(er) 121.33 556 T
(sion 9) 131.21 556 T
4 F
(\323 by) 160.21 556 T
5 F
(SP) 183.54 556 T
(ARC International) 195.79 556 T
4 F
(, along with the description of the implementation) 284.8 556 T
(dependenc) 90 542 T
(y) 141.13 542 T
(.) 146.35 542 T
(The) 152.08 542 T
(\322Implementation\323) 173.46 542 T
(section) 262.84 542 T
(for) 299.56 542 T
(each) 316.28 542 T
(item) 340.99 542 T
(describes) 365.05 542 T
(the) 412.43 542 T
(implementation) 429.82 542 T
(on) 507.88 542 T
(the) 522.61 542 T
(SP) 90 528 T
(ARC64 processor) 102.24 528 T
(.) 187.24 528 T
3 14 Q
(1. Softwar) 72 498.67 T
(e emulated instructions) 133.18 498.67 T
3 12 Q
(Description:) 72 472 T
4 F
(Whether an instruction is implemented directly by hardw) 90 455 T
(are, simulated by softw) 364.18 455 T
(are, or emu-) 476.04 455 T
(lated by \336rmw) 180 441 T
(are is implementation-dependent.) 249.88 441 T
3 F
(Implementation:) 72 415 T
4 F
(Sparc64 does not implement the follo) 90 398 T
(wing instructions in hardw) 270.02 398 T
(are:) 398.23 398 T
5 F
(\245) 72 384 T
(All \337oating point instructions with quad oper) 90 384 T
(ands or r) 306.52 384 T
(esults) 350.08 384 T
4 F
(These operations will tak) 90 370 T
(e an) 210.86 370 T
5 F
(fp_e) 233.52 370 T
(xception_other) 253.94 370 T
4 F
( trap with) 325.93 370 T
5 F
(FSR.ftt = unimplemented_FP) 374.93 370 T
(op.) 515.72 370 T
4 F
(The) 90 356 T
(k) 111.53 356 T
(ernel) 117.41 356 T
(will) 144.28 356 T
(then) 165.82 356 T
(emulate) 189.36 356 T
(the) 230.23 356 T
(quad) 247.77 356 T
(operation) 273.97 356 T
(and) 322.17 356 T
(store) 342.37 356 T
(the) 368.57 356 T
(result) 386.11 356 T
(into) 415.65 356 T
(a) 437.19 356 T
(quad-aligned) 445.4 356 T
(set) 510.92 356 T
(of) 527.13 356 T
(\337oating-point re) 90 342 T
(gisters as de\336ned by Sparc-V9 manual.) 167.48 342 T
(\245) 72 328 T
5 F
(fsqrtd, fsqrts) 93 328 T
4 F
(Ex) 90 314 T
(ecuting these instructions will cause a) 103.15 314 T
5 F
(fp_e) 287.8 314 T
(xception_other) 308.22 314 T
4 F
( e) 380.21 314 T
(xception with FSR.) 388.36 314 T
5 F
(ftt =) 481.37 314 T
(unimplemented_FP) 90 300 T
(op) 183.02 300 T
4 F
(. In this case k) 195.02 300 T
(ernel emulation routines are pro) 263.89 300 T
(vided to complete the) 417.01 300 T
(instructions.) 90 286 T
5 F
(\245) 72 272 T
(\337ush) 90 272 T
4 F
(This instruction will cause an) 90 258 T
5 F
(ille) 234.32 258 T
(gal_instruction) 249.18 258 T
4 F
( trap if e) 322.52 258 T
(x) 362.66 258 T
(ecuted. K) 368.48 258 T
(ernel emulation routines) 414.17 258 T
(will) 90 244 T
(be) 111.41 244 T
(pro) 125.48 244 T
(vided) 141.29 244 T
(to) 170.7 244 T
(\337ush) 182.77 244 T
(the) 208.85 244 T
(cache) 226.26 244 T
(line) 256.31 244 T
(from) 277.05 244 T
(the) 303.12 244 T
(data) 320.52 244 T
(cache) 343.25 244 T
(and) 373.3 244 T
(in) 393.37 244 T
(v) 402.23 244 T
(alidate) 407.93 244 T
(an) 442.66 244 T
(y) 453.8 244 T
(matching) 462.55 244 T
(cache) 509.95 244 T
(lines in the instruction cache.) 90 230 T
5 F
(\245) 72 216 T
(ldd, ldda, std, stda) 90 216 T
4 F
(Ex) 90 202 T
(ecuting these instructions in normal mode w) 103.15 202 T
(ould generate) 315.68 202 T
5 F
(unimplemented_LDD) 383.66 202 T
4 F
( and) 486.98 202 T
5 F
(unimplemented_STD) 90 188 T
4 F
(trap.) 193.52 188 T
(K) 218.05 188 T
(ernel) 226.41 188 T
(emulation) 253.27 188 T
(routines) 304.14 188 T
(will) 345.67 188 T
(be) 367.2 188 T
(pro) 381.4 188 T
(vided) 397.22 188 T
(to) 426.75 188 T
(complete) 438.95 188 T
(the) 485.81 188 T
(instruc-) 503.34 188 T
(tions.) 90 174 T
(Sparc64) 119.14 174 T
(also) 161.27 174 T
(implements) 183.4 174 T
(a) 242.21 174 T
(special) 250.34 174 T
(accelerated) 286.46 174 T
(emulation) 343.23 174 T
(trap) 394.03 174 T
(handling) 415.49 174 T
(for) 460.29 174 T
(certain) 477.08 174 T
(LDD) 512.54 174 T
(and STD instructions, if a special mode is chosen.) 90 160 T
5 F
(\245) 72 146 T
(popc) 90 146 T
4 F
(This instruction will cause an) 90 132 T
5 F
(ille) 234.32 132 T
(gal_instruction) 249.18 132 T
4 F
( trap if e) 322.52 132 T
(x) 362.66 132 T
(ecuted. K) 368.48 132 T
(ernel emulation routines) 414.17 132 T
(will be pro) 90 118 T
(vided to complete the action.) 141.82 118 T
FMENDPAGE
%%EndPage: "67" 67
%%Page: "68" 68
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(68) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 14 Q
(2. Number of IU r) 72 710.67 T
(egisters) 179.45 710.67 T
3 12 Q
(Description:) 72 684 T
4 F
(An implementation of the IU may contain from 64 to 528 general purpose 64 bit r re) 90 667 T
(gisters.) 495.1 667 T
(This) 180 653 T
(corresponds) 204.12 653 T
(to) 264.89 653 T
(a) 277.01 653 T
(grouping) 285.13 653 T
(of) 331.24 653 T
(the) 344.03 653 T
(re) 361.48 653 T
(gisters) 370.62 653 T
(into) 404.74 653 T
(tw) 426.2 653 T
(o) 438.08 653 T
(sets) 446.86 653 T
(of) 467.65 653 T
(eight) 480.43 653 T
(global) 507.21 653 T
(r re) 180 639 T
(gisters, plus a circular stack of from 3 to 32 sets of 16 re) 196.14 639 T
(gisters each,) 465.91 639 T
(kno) 180 625 T
(wn as re) 197.7 625 T
(gister windo) 237.5 625 T
(ws. Since the number of re) 296.87 625 T
(gister windo) 425.33 625 T
(ws present) 484.69 625 T
(\050NWINDO) 180 611 T
(WS\051) 233.56 611 T
(is) 258.26 611 T
(implementation-dependent,) 268.97 611 T
(the) 403.33 611 T
(total) 420.7 611 T
(number) 444.74 611 T
(of) 484.11 611 T
(re) 496.82 611 T
(gisters) 505.96 611 T
(is also implementation-dependent.) 180 597 T
3 F
(Implementation:) 72 571 T
4 F
(Sparc64 implements 5 16-re) 90 554 T
(gister sets \050windo) 225.47 554 T
(ws\051 in hardw) 309.83 554 T
(are. Thus there are a total of 96) 372.36 554 T
(inte) 180 540 T
(ger re) 197.82 540 T
(gisters visible to softw) 225.29 540 T
(are. The) 333.5 540 T
(y are:) 372.64 540 T
(\245) 72 526 T
(8 global re) 90 526 T
(gisters) 141.14 526 T
(\245) 72 512 T
(8 alternate global re) 90 512 T
(gisters) 185.46 512 T
(\245) 72 498 T
(5 windo) 90 498 T
(ws of 16 re) 128.7 498 T
(gisters each \050=80 re) 182.17 498 T
(gisters\051) 276.4 498 T
3 14 Q
(3. Incorr) 72 468.67 T
(ect IEEE Std 754-1985 r) 124.63 468.67 T
(esults) 269.04 468.67 T
3 12 Q
(Description:) 72 442 T
4 F
(An implementation may indicate that a \337oating-point instruction did not produce a correct) 90 425 T
(ANSI/IEEE Standard 754-1985 result by generating a special \337oating-) 180 411 T
(point) 180 397 T
(un\336nished) 207.21 397 T
(or) 259.75 397 T
(unimplemented) 272.28 397 T
(e) 349.48 397 T
(xception.) 354.63 397 T
(In) 401.49 397 T
(this) 414.02 397 T
(case,) 433.9 397 T
(pri) 460.08 397 T
(vile) 473.12 397 T
(ged) 490.94 397 T
(mode) 510.8 397 T
(softw) 180 383 T
(are shall emulate an) 206.54 383 T
(y functionality not present in the hardw) 302 383 T
(are.) 491.2 383 T
3 F
(Implementation:) 72 357 T
4 F
(Sparc64) 90 340 T
(in) 132.29 340 T
(conjunction) 144.59 340 T
(with) 204.22 340 T
(the) 228.53 340 T
(k) 246.16 340 T
(ernel) 252.04 340 T
(emulation) 278.99 340 T
(code) 329.96 340 T
(produces) 355.58 340 T
(the) 401.87 340 T
(correct) 419.5 340 T
(IEEE) 455.78 340 T
(754) 484.73 340 T
(results) 505.7 340 T
(required in this section.) 180 326 T
(\245) 72 312 T
(T) 90 312 T
(raps Inhibit Results) 96.91 312 T
(Sparc64 in conjunction with the k) 90 298 T
(ernel emulation code produces results required.) 252.2 298 T
(\245) 72 284 T
(T) 90 284 T
(rapped Under\337o) 96.91 284 T
(w De\336nition \050UFM=1\051) 174.92 284 T
(Sparc64 detects \322tininess\323 before rounding as recommended.) 90 270 T
(\245) 72 256 T
(Untrapped Under\337o) 90 256 T
(w De\336nition \050UFM=0\051) 186.01 256 T
(Sparc64 meets these requirements with some help from the k) 90 242 T
(ernel di) 382.84 242 T
(vide \336xup code.) 418.86 242 T
(\245) 72 228 T
(Floating-Point Nonstandard Mode) 90 228 T
(Sparc64 FPU is \322standard\323, and therefore does not support a nonstandard mode.) 90 214 T
3 14 Q
(4-5. Reser) 72 184.67 T
(v) 131.72 184.67 T
(ed) 138.58 184.67 T
(6. I/O r) 72 154.67 T
(egisters pri) 115.69 154.67 T
(vileged status) 182.04 154.67 T
3 12 Q
(Description:) 72 128 T
4 F
(Whether I/O re) 90 111 T
(gisters can be accessed by non pri) 162.46 111 T
(vile) 324.78 111 T
(ged code is implementation-dependent.) 342.6 111 T
FMENDPAGE
%%EndPage: "68" 68
%%Page: "69" 69
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(69) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 12 Q
(Implementation:) 72 712 T
4 F
(In Sparc64 some I/O re) 90 695 T
(gisters can be accessed by non pri) 201.79 695 T
(vile) 364.12 695 T
(ged code.) 381.94 695 T
3 14 Q
(7. I/O r) 72 665.67 T
(egister de\336nitions) 115.69 665.67 T
3 12 Q
(Description:) 72 639 T
4 F
(The contents and addresses of I/O re) 90 622 T
(gisters are implementation-dependent.) 265.1 622 T
3 F
(Implementation:) 72 596 T
4 F
(Please contact HaL for details of I/O re) 90 579 T
(gisters.) 278.1 579 T
3 14 Q
(8,9. RD) 72 549.67 T
(ASR/WRASR tar) 116.23 549.67 T
(get r) 221.46 549.67 T
(egisters and pri) 248.81 549.67 T
(vileged status) 341.22 549.67 T
3 12 Q
(Description:) 72 523 T
4 F
(Softw) 90 506 T
(are can use read/write ancillary state re) 118.55 506 T
(gister instructions to read/write implementation-) 305.63 506 T
(dependent processor re) 180 492 T
(gisters \050ASRs 16-31\051.) 290.45 492 T
(Whether) 90 464 T
(each) 134.21 464 T
(of) 159.09 464 T
(the) 171.98 464 T
(implementation-dependent) 189.54 464 T
(read/write) 321.08 464 T
(ancillary) 372.63 464 T
(state) 417.51 464 T
(re) 442.4 464 T
(gister) 451.54 464 T
(instructions) 481.1 464 T
(\050for ASRs 16-31\051 is pri) 180 450 T
(vile) 291.02 450 T
(ged is implementation dependent.) 308.84 450 T
3 F
(Implementation:) 72 424 T
4 F
(Sparc64 implements 9 implementation-dependent ASR re) 90 407 T
(gisters.) 367.46 407 T
(\245) 72 393 T
(PIO Address Match Re) 90 393 T
(gister \050ASR23\051) 201.47 393 T
(This pri) 90 379 T
(vile) 127.37 379 T
(ged read/write re) 145.19 379 T
(gister is used to specify a range of addresses which) 226.31 379 T
(force program ordering for all LD and ST instructions which are within this range.) 90 365 T
(\245) 72 351 T
(LDD T) 90 351 T
(rap Base Address \050ASR24\051) 124.57 351 T
(This pri) 90 337 T
(vile) 127.37 337 T
(ged read/write re) 145.19 337 T
(gister speci\336es a special trap base address for some) 226.31 337 T
5 F
(unimplemented_LDD) 90 323 T
4 F
( and) 193.32 323 T
5 F
(unimplemented_STD) 216.65 323 T
4 F
( traps.) 317.3 323 T
(\245) 72 309 T
(Instruction Emulation Re) 90 309 T
(gister \050ASR25\051) 211.15 309 T
(This read only re) 90 295 T
(gister is written by CPU on a trap for a LDD/STD that uses the LDD T) 171.47 295 T
(rap) 511.34 295 T
(Base Address described abo) 90 281 T
(v) 224.78 281 T
(e.) 230.6 281 T
(\245) 72 267 T
(Data Breakpoint Re) 90 267 T
(gister \050ASR26\051) 185.14 267 T
(This pri) 90 253 T
(vile) 127.37 253 T
(ged write-only re) 145.19 253 T
(gister is used to trap an) 227.65 253 T
(y data accesses to a double w) 338.46 253 T
(ord aligned) 478.97 253 T
(breakpoint address.) 90 239 T
(\245) 72 225 T
(Softw) 90 225 T
(are Initiated Reset \050ASR27\051) 118.55 225 T
(A write to this re) 90 211 T
(gister with a WRASR instruction will cause a softw) 171.14 211 T
(are initiated reset \050SIR\051.) 419.68 211 T
(An SIR is a precise trap. ASR27 is pri) 90 197 T
(vile) 272.69 197 T
(ged and write-only) 290.51 197 T
(.) 380.38 197 T
(\245) 72 183 T
(F) 90 183 T
(ault Address Re) 96.49 183 T
(gister \050ASR28\051 and F) 172.97 183 T
(ault Access T) 275.78 183 T
(ype \050ASR29\051) 340.14 183 T
(These) 90 169 T
(re) 121.18 169 T
(gisters) 130.32 169 T
(f) 164.17 169 T
(acilitate) 168.05 169 T
(the) 208.56 169 T
(handling) 225.75 169 T
(of) 270.27 169 T
(traps) 282.79 169 T
(that) 308.63 169 T
(in) 329.15 169 T
(v) 338.01 169 T
(olv) 343.77 169 T
(e) 358.93 169 T
(a) 366.77 169 T
(data) 374.62 169 T
(memory) 397.14 169 T
(access.) 439.65 169 T
(The) 475.82 169 T
(re) 497 169 T
(gisters) 506.15 169 T
(are) 90 155 T
(pri) 107.2 155 T
(vile) 120.23 155 T
(ged) 138.05 155 T
(and) 157.93 155 T
(read-only) 177.81 155 T
(.) 223.01 155 T
(System) 228.56 155 T
(softw) 266.45 155 T
(are) 292.99 155 T
(must) 310.2 155 T
(tak) 336.08 155 T
(e) 350.63 155 T
(care) 358.51 155 T
(to) 381.04 155 T
(read) 392.92 155 T
(these) 416.12 155 T
(re) 443.33 155 T
(gisters) 452.48 155 T
(on) 486.36 155 T
(entry) 500.9 155 T
(to) 528.11 155 T
(a f) 90 141 T
(ault handler before an) 102.2 141 T
(y other f) 206.99 141 T
(ault can occur that w) 247.52 141 T
(ould o) 347.38 141 T
(v) 377.53 141 T
(erwrite them.) 383.35 141 T
(\245) 72 127 T
(Performance Monitor Re) 90 127 T
(gister \050ASR30\051) 209.8 127 T
(This pri) 90 113 T
(vile) 127.37 113 T
(ge read/write re) 145.19 113 T
(gister is used to e) 220.31 113 T
(v) 303.34 113 T
(aluate processor performance.) 309.04 113 T
(\245) 72 99 T
(State Control Re) 90 99 T
(gister \050ASR31\051) 169.82 99 T
FMENDPAGE
%%EndPage: "69" 69
%%Page: "70" 70
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(70) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(ASR31 is a 16bit implementation speci\336c re) 90 712 T
(gister that contains a set of \337ags for controlling) 302.48 712 T
(the state of the CPU, MMU and Caches. The re) 90 698 T
(gister is pri) 317.45 698 T
(vile) 371.15 698 T
(ged and can be read/written.) 388.97 698 T
3 14 Q
(10-12 Reser) 72 668.67 T
(v) 142.22 668.67 T
(ed) 149.08 668.67 T
(13. VER.impl) 72 618.67 T
3 12 Q
(Description:) 72 592 T
4 F
(VER.impl) 90 575 T
(uniquely) 141.88 575 T
(identi\336es) 186.75 575 T
(an) 233.62 575 T
(implementation) 247.82 575 T
(or) 326.02 575 T
(class) 338.89 575 T
(of) 365.08 575 T
(softw) 377.95 575 T
(are-compatible) 404.49 575 T
(implementa-) 479.34 575 T
(tions of the architecture. V) 180 561 T
(alues FFF0\050he) 306.97 561 T
(x\051..FFFF\050he) 375.79 561 T
(x\051 are reserv) 433.62 561 T
(ed and) 493.4 561 T
(are not a) 180 547 T
(v) 221.08 547 T
(ailable for assignment.) 226.78 547 T
3 F
(Implementation:) 72 521 T
4 F
(Sparc64 uses a v) 90 504 T
(ersion number of 2.) 170.14 504 T
3 14 Q
(14-15 Reser) 72 474.67 T
(v) 142.22 474.67 T
(ed) 149.08 474.67 T
(16. IU deferr) 72 424.67 T
(ed-trap queue) 149.11 424.67 T
3 12 Q
(Description:) 72 398 T
4 F
(The e) 90 381 T
(xistence, contents, and operation of an IU deferred-trap queue are implementation-) 116.81 381 T
(dependent;) 180 367 T
(it) 235.45 367 T
(is) 244.91 367 T
(not) 255.71 367 T
(visible) 273.83 367 T
(to) 308.63 367 T
(user) 320.76 367 T
(application) 343.54 367 T
(programs) 399.66 367 T
(under) 447.78 367 T
(normal) 477.89 367 T
(oper-) 514.68 367 T
(ating conditions) 180 353 T
3 F
(Implementation:) 72 327 T
4 F
(Sparc64 does not need and therefore does not implement an IU deferred-trap queue.) 90 310 T
3 14 Q
(17. Reser) 72 280.67 T
(v) 127.06 280.67 T
(ed) 133.92 280.67 T
(18. Nonstandard IEEE 754-1985 r) 72 230.67 T
(esults) 275.15 230.67 T
3 12 Q
(Description:) 72 204 T
4 F
(Bit 22 of the FSR, FSR_nonstandard_fp \050NS\051, when set to 1, causes the FPU to produce) 90 187 T
(implementation-de\336ned results that may not correspond to IEEE Standard) 180 173 T
(754-1985.) 180 159 T
3 F
(Implementation:) 72 133 T
4 F
(Sparc64 FPU is \322standard\323, and therefore does not support a nonstandard mode.) 90 116 T
FMENDPAGE
%%EndPage: "70" 70
%%Page: "71" 71
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(71) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(19. FPU v) 72 710.67 T
(ersion, FSR.v) 130.58 710.67 T
(er) 210.94 710.67 T
3 12 Q
(Description:) 72 684 T
4 F
(Bits 19:17 of the FSR, FSR.v) 90 667 T
(er) 230.86 667 T
(, identify one or more implementations of the FPU architec-) 239.7 667 T
(ture.) 180 653 T
3 F
(Implementation:) 72 627 T
4 F
(Sparc64 uses the v) 90 610 T
(alue of 0 for this \336eld.) 179.35 610 T
3 14 Q
(20-21. Reser) 72 580.67 T
(v) 145.72 580.67 T
(ed) 152.58 580.67 T
(22. FPU TEM, cexc, and aexc) 72 530.67 T
3 12 Q
(Description:) 72 504 T
4 F
(An implementation may choose to implement the TEM, ce) 90 487 T
(xc, and ae) 372.13 487 T
(xc \336elds in hardw) 420.26 487 T
(are in) 505.8 487 T
(either of tw) 180 473 T
(o w) 235.2 473 T
(ays \050see section 5.1.7.11 of SP) 252.74 473 T
(ARC-V9 Architecture Man-) 398.29 473 T
(ual for details\051.) 180 459 T
3 F
(Implementation:) 72 433 T
4 F
(Sparc64 implements TEM, ce) 90 416 T
(xc and ae) 233.14 416 T
(xc \336elds of FSR conforming to IEEE Std. 754-1985.) 278.27 416 T
3 14 Q
(23. Floating-point traps) 72 386.67 T
3 12 Q
(Description:) 72 360 T
4 F
(Floating point traps may be precise or deferred. If deferred, a \337oating point deferred-trap) 90 343 T
(queue \050FQ\051 must be present.) 180 329 T
3 F
(Implementation:) 72 303 T
4 F
(The) 90 286 T
(only) 111.62 286 T
(deferred) 135.92 286 T
(traps) 178.86 286 T
(in) 205.15 286 T
(Sparc64) 217.45 286 T
(are:) 259.73 286 T
5 F
(fp_e) 280.69 286 T
(xception_other) 301.11 286 T
4 F
(\050) 376.06 286 T
5 F
(ftt) 380.06 286 T
(=) 393.03 286 T
(un\336nished_FP) 404.09 286 T
(op) 473.13 286 T
4 F
(\051) 485.13 286 T
(for) 492.09 286 T
(FDIV) 509.04 286 T
(with unusual ar) 180 272 T
(guments and the) 253.78 272 T
5 F
(data_br) 335.44 272 T
(eakpoint) 373 272 T
4 F
( trap. Sparc64 does not) 414.32 272 T
(need) 180 258 T
(a) 205.33 258 T
(\337oating-point) 213.34 258 T
(deferred-trap) 281.35 258 T
(queue) 346.66 258 T
(because) 377.99 258 T
(the) 418.64 258 T
(FDIV) 435.98 258 T
(that) 466.66 258 T
(caused) 487.33 258 T
(the) 522.66 258 T
(trap is the only deferred instruction.) 180 244 T
3 14 Q
(24. FPU deferr) 72 214.67 T
(ed-trap queue \050FQ\051) 160.77 214.67 T
3 12 Q
(Description:) 72 188 T
4 F
(The presence, contents of, and operations on the \337oating-point deferred-trap queue \050FQ\051 are) 90 171 T
(implementation-dependent.) 180 157 T
3 F
(Implementation:) 72 131 T
4 F
(Sparc64 does not ha) 90 114 T
(v) 186.74 114 T
(e or need a \337oating-point deferred-trap queue.) 192.56 114 T
FMENDPAGE
%%EndPage: "71" 71
%%Page: "72" 72
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(72) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 14 Q
(25. RDPR of FQ with nonexistent FQ) 72 710.67 T
3 12 Q
(Description:) 72 684 T
4 F
(On implementations without a \337oating-point queue, an attempt to read the FQ with an RDPR) 90 667 T
(instruction shall cause either an ille) 180 653 T
(g) 349.46 653 T
(al_instruction e) 355.4 653 T
(xception or an) 429.55 653 T
(fp_e) 180 639 T
(xception_other e) 201.14 639 T
(xception with FSR.ftt set to 4 \050sequence_error\051.) 281.28 639 T
3 F
(Implementation:) 72 613 T
4 F
(A RDPR of %FPQ instruction will cause an) 90 596 T
5 F
(ille) 304 596 T
(gal_instruction) 318.85 596 T
4 F
( trap.) 392.2 596 T
3 14 Q
(26-28. Reser) 72 566.67 T
(v) 145.72 566.67 T
(ed) 152.58 566.67 T
(29,30. Addr) 72 516.67 T
(ess space identi\336er \050ASI\051 de\336nitions and ASI addr) 142.14 516.67 T
(ess decoding) 440.2 516.67 T
3 12 Q
(Description:) 72 490 T
4 F
(The follo) 90 473 T
(wing ASI assignments are implementation-dependent: restricted ASIs \050all v) 134.03 473 T
(alues) 497.02 473 T
(he) 180 459 T
(x\051 00..03, 05..0B, 0D..0F) 191.15 459 T
(, 12..17, and 1A..7F; and unrestricted ASIs) 310.52 459 T
(C0..FF) 180 445 T
(.) 212.39 445 T
(An) 90 417 T
(implementation) 107.52 417 T
(may) 185.71 417 T
(choose) 209.22 417 T
(to) 245.4 417 T
(decode) 257.59 417 T
(only) 294.43 417 T
(a) 318.61 417 T
(subset) 326.8 417 T
(of) 359.65 417 T
(the) 372.5 417 T
(8-bit) 390.02 417 T
(ASI) 415.54 417 T
(speci\336er;) 437.72 417 T
(ho) 484.57 417 T
(we) 496.27 417 T
(v) 509.96 417 T
(er) 515.78 417 T
(,) 524.62 417 T
(it) 530.47 417 T
(shall decode at least enough of the ASI to distinguish ASI_PRIMAR) 180 403 T
(Y) 509.21 403 T
(,) 516.32 403 T
(ASI_PRIMAR) 180 389 T
(Y_LITTLE, ASI_AS_IF_USER_PRIMAR) 250.56 389 T
(Y) 457.12 389 T
(,) 464.23 389 T
(ASI_AS_IF_USER_PRIMAR) 180 375 T
(Y_LITTLE, ASI_PRIMAR) 325.24 375 T
(Y_NOF) 457.12 375 T
(A) 494.89 375 T
(UL) 502.9 375 T
(T) 517.79 375 T
(,) 524.23 375 T
(ASI_PRIMAR) 180 361 T
(Y_NOF) 250.56 361 T
(A) 288.34 361 T
(UL) 296.34 361 T
(T_LITTLE, ASI_SECOND) 311.23 361 T
(AR) 444.07 361 T
(Y) 459.96 361 T
(,) 467.08 361 T
(ASI_SECOND) 180 347 T
(AR) 252.85 347 T
(Y_LITTLE, ASI_AS_IF_USER_SECOND) 268.74 347 T
(AR) 477.59 347 T
(Y) 493.48 347 T
(,) 500.59 347 T
(ASI_AS_IF_USER_SECOND) 180 333 T
(AR) 327.53 333 T
(Y_LITTLE,) 343.42 333 T
(ASI_SECOND) 180 319 T
(AR) 252.85 319 T
(Y_NOF) 268.74 319 T
(A) 306.52 319 T
(UL) 314.52 319 T
(T) 329.41 319 T
(, and) 335.86 319 T
(ASI_SECOND) 180 305 T
(AR) 252.85 305 T
(Y_NOF) 268.74 305 T
(A) 306.52 305 T
(UL) 314.52 305 T
(T_LITTLE. If ASI_NUCLEUS and) 329.41 305 T
(ASI_NUCLEUS_LITTLE are supported \050impl. dep. #124\051, the) 180 291 T
(y must be) 482.11 291 T
(decoded also. Finally) 180 277 T
(, an implementation must al) 281.54 277 T
(w) 415.09 277 T
(ays decode ASI bit<7>) 423.64 277 T
(while PST) 180 263 T
(A) 229.22 263 T
(TE.PRIV = 0, so that an attempt by nonpri) 236.56 263 T
(vile) 440.35 263 T
(ged softw) 458.17 263 T
(are to) 505.04 263 T
(access a restricted ASI will al) 180 249 T
(w) 322.18 249 T
(ays cause a pri) 330.72 249 T
(vile) 400.73 249 T
(ged_action e) 418.55 249 T
(xception.) 479.35 249 T
3 F
(Implementation:) 72 223 T
4 F
(The encoding of ASIs in the Sparc64 processor is sho) 90 206 T
(wn belo) 347.33 206 T
(w:) 385.36 206 T
72 90 540 720 C
84.38 104 527.62 188 C
0 0 0 1 0 0 0 1 K
93.38 134 516.38 179 R
7 X
V
0.5 H
0 Z
0 X
N
4 12 Q
(NR           V \050M3\051        PO           AS_IF           LE           M2           M1              M0) 111.38 152 T
( 7                 6                5               4                  3              2               1                    0) 111.38 116 T
72 90 540 720 C
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
FMENDPAGE
%%EndPage: "72" 72
%%Page: "73" 73
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(73) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(\245) 72 712 T
(NR) 90 712 T
(\050Non-Restricted\051.) 109.56 712 T
(This) 196.76 712 T
(bit) 220.99 712 T
(conforms) 236.56 712 T
(to) 284.77 712 T
(Sparc) 297 712 T
(V9) 327.22 712 T
(de\336nition.) 344.77 712 T
(An) 396.67 712 T
(attempt) 414.23 712 T
(to) 453.12 712 T
(use) 465.35 712 T
(a) 484.24 712 T
(restricted) 492.46 712 T
(ASI in non-pri) 90 698 T
(vile) 159.7 698 T
(ged mode results in a) 177.52 698 T
5 F
(privile) 282.5 698 T
(g) 313.36 698 T
(ed_action) 319.24 698 T
4 F
( trap.) 366.56 698 T
(\245) 72 684 T
(V) 90 684 T
(\050V) 101.61 684 T
(endor) 112.94 684 T
(-speci\336c\051.) 140.03 684 T
(This) 190.63 684 T
(bit) 214.92 684 T
(conforms) 230.54 684 T
(to) 278.82 684 T
(Sparc) 291.1 684 T
(V9) 321.38 684 T
(de\336nition) 338.99 684 T
(for) 387.95 684 T
(non-restricted) 404.89 684 T
(ASIs) 474.49 684 T
(that) 501.45 684 T
(are) 522.4 684 T
(implementation-dependent \0500xc0 - 0xf) 90 670 T
(f\051. This bit will be set in all ASIs that are speci\336c to) 274.67 670 T
(Sparc64.) 90 656 T
(\245) 72 642 T
(PO \050Program Order\051. An instruction using an ASI with this bit set is e) 90 642 T
(x) 425.14 642 T
(ecuted by Sparc64) 430.96 642 T
(strictly in program order) 90 628 T
(.) 206.99 628 T
(\245) 72 614 T
(AS_IF) 90 614 T
(. This bit conforms to Sparc V9 requirement that there be an implementation speci\336c) 121.04 614 T
(ASI encoding that allo) 90 600 T
(ws the corresponding access to be made as if the CPU were e) 198.02 600 T
(x) 491.77 600 T
(ecuting) 497.59 600 T
(in non-pri) 90 586 T
(vile) 137.36 586 T
(ged mode, independent of PST) 155.18 586 T
(A) 302.39 586 T
(TE.PRIV) 309.72 586 T
(.) 353.17 586 T
(\245) 72 572 T
(LE. This bit conforms to Sparc V9 de\336nition of ASIs that specify little-endian byte ordering.) 90 572 T
(If this bit is set to zero, the access is done using big-endian byte ordering.) 90 558 T
(\245) 72 544 T
(M2..M0. These bits are interpreted by the Sparc64 MMU.) 90 544 T
(Sparc64 does not support a nucleus conte) 90 516 T
(xt and hence does not decode ASI_NUCLEUS and) 288.46 516 T
(ASI_NUCLEUS_LITTLE.) 180 502 T
3 14 Q
(31. Catastr) 72 472.67 T
(ophic err) 137.84 472.67 T
(or exceptions) 192.41 472.67 T
3 12 Q
(Description:) 72 446 T
4 F
(The causes and ef) 90 429 T
(fects of catastrophic error e) 175.33 429 T
(xceptions are implementation-dependent. The) 306.43 429 T
(y) 526.21 429 T
(may cause precise, deferred or disrupting traps.) 180 415 T
3 F
(Implementation:) 72 389 T
4 F
(An internal CPU w) 90 372 T
(atchdog time-out occurs after no instruction has been committed for 2**n) 182.21 372 T
(c) 180 358 T
(ycles \050n can be scan initialized to one of {12,14,16,18,19,20,21,22,24},) 185.15 358 T
(with 24 being the def) 180 344 T
(ault v) 281.87 344 T
(alue\051. This w) 308.57 344 T
(ould tak) 371.44 344 T
(e the processor into error) 410.32 344 T
(state.) 180 330 T
3 14 Q
(32. Deferr) 72 300.67 T
(ed traps) 132.38 300.67 T
3 12 Q
(Description:) 72 274 T
4 F
(Whether an) 90 257 T
(y deferred traps \050and associated deferred-trap queues\051 are present is implementa-) 145.46 257 T
(tion-dependent.) 180 243 T
3 F
(Implementation:) 72 217 T
4 F
(Sparc64 implements a deferred trap for the follo) 90 200 T
(wing trap types:) 321.31 200 T
(\245) 72 186 T
(fp_e) 90 186 T
(xception_other \050when FSR.ftt = un\336nished_FPop\051.) 111.14 186 T
(\245) 72 172 T
(data_breakpoint.) 90 172 T
(Deferred trap queues are not necessary) 90 144 T
(, since the trapping instruction is the only deferred) 275.47 144 T
(instruction.) 180 130 T
FMENDPAGE
%%EndPage: "73" 73
%%Page: "74" 74
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(74) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 14 Q
(33. T) 72 710.67 T
(rap pr) 101.3 710.67 T
(ecision) 139.55 710.67 T
3 12 Q
(Description:) 72 684 T
4 F
(Exceptions) 90 667 T
(that) 146.18 667 T
(occur) 167.04 667 T
(as) 196.54 667 T
(the) 209.39 667 T
(result) 226.91 667 T
(of) 256.42 667 T
(program) 269.27 667 T
(e) 312.79 667 T
(x) 317.93 667 T
(ecution) 323.75 667 T
(may) 361.93 667 T
(be) 385.45 667 T
(precise) 399.63 667 T
(or) 436.47 667 T
(deferred,) 449.32 667 T
(although) 495.15 667 T
(it is recommended that such e) 180 653 T
(xceptions be precise. Examples include) 322.8 653 T
(mem_address_not_aligned and di) 180 639 T
(vision_by_zero.) 341.02 639 T
3 F
(Implementation:) 72 613 T
4 F
(Sparc64 will generate a precise trap for all traps induced by instruction e) 90 596 T
(x) 438.41 596 T
(ecution, e) 444.23 596 T
(xcept for) 490.7 596 T
5 F
(un\336nished_FP) 180 582 T
(op, data_br) 249.04 582 T
(eakpoint) 304.6 582 T
4 F
( and) 345.92 582 T
5 F
(Chip_cr) 369.25 582 T
(ossing_err) 408.05 582 T
(or) 458.84 582 T
(s \050CPU_xing\051) 469.39 582 T
4 F
(.) 535.72 582 T
3 14 Q
(34. Interrupt clearing) 72 552.67 T
3 12 Q
(Description:) 72 526 T
4 F
(Ho) 90 509 T
(w quickly a processor responds to an interrupt request and the method by which an inter-) 104.36 509 T
(rupt request is remo) 180 495 T
(v) 275.47 495 T
(ed are implementation-dependent.) 281.29 495 T
3 F
(Implementation:) 72 469 T
4 F
(When Sparc64 is ready to accept an interrupt signal \050based on PST) 90 452 T
(A) 409.82 452 T
(TE.IE and the PIL\051, it) 417.16 452 T
(stops issuing instructions and w) 180 438 T
(aits for the CPU to quiesce. It then issues) 332.56 438 T
(instructions from the corresponding trap handler if the interrupt condition) 180 424 T
(is) 180 410 T
(still) 190.88 410 T
(v) 211.76 410 T
(alid.) 217.46 410 T
(The) 241.33 410 T
(TPC) 262.86 410 T
(points) 287.74 410 T
(to) 319.95 410 T
(the) 332.16 410 T
(instruction) 349.7 410 T
(that) 403.9 410 T
(w) 424.77 410 T
(ould) 433.32 410 T
(ha) 457.52 410 T
(v) 468.61 410 T
(e) 474.43 410 T
(e) 482.63 410 T
(x) 487.78 410 T
(ecuted) 493.6 410 T
(in) 527.79 410 T
(the absence of the interrupt. All instructions prior to the TPC ha) 180 396 T
(v) 486.4 396 T
(e com-) 492.22 396 T
(pleted and all instructions including and subsequent to TPC remain une) 180 382 T
(x) 522.47 382 T
(e-) 528.29 382 T
(cuted.) 180 368 T
3 14 Q
(35,36. Implementation-dependent traps and priorities) 72 338.67 T
3 12 Q
(Description:) 72 312 T
4 F
(T) 90 295 T
(rap type \050TT\051 v) 96.91 295 T
(alues 060\050he) 170.26 295 T
(x\051..07f\050he) 231.06 295 T
(x\051 are reserv) 278.2 295 T
(ed for implementation-dependent e) 337.98 295 T
(xcep-) 506.1 295 T
(tions. The e) 180 281 T
(xistence of implementation_dependent_n traps and whether) 236.15 281 T
(an) 180 267 T
(y that do e) 191.15 267 T
(xist are precise, deferred, or disrupting is implementation-) 241.3 267 T
(dependent.) 180 253 T
(The) 90 225 T
(priorities) 111.5 225 T
(of) 157.67 225 T
(the) 170.51 225 T
(particular) 188.02 225 T
(traps) 236.84 225 T
(are) 263.01 225 T
(relati) 280.51 225 T
(v) 304.86 225 T
(e) 310.68 225 T
(and) 318.85 225 T
(are) 339.02 225 T
(implementation-dependent,) 356.52 225 T
(because) 491.01 225 T
(a) 531.83 225 T
(future v) 180 211 T
(ersion of the architecture may de\336ne ne) 217.48 211 T
(w traps, and implementa-) 407.12 211 T
(tions may de\336ne implementation-dependent traps that establish ne) 180 197 T
(w rela-) 497.34 197 T
(ti) 180 183 T
(v) 186.37 183 T
(e priorities.) 192.19 183 T
3 F
(Implementation:) 72 157 T
4 F
(The follo) 90 140 T
(wing trap types de\336ned by Sparc-V9 are not used in Sparc64.) 134.03 140 T
(\245) 72 112 T
(instruction_access_MMU_miss.) 90 112 T
(\245) 72 98 T
(internal_processor_error) 90 98 T
FMENDPAGE
%%EndPage: "74" 74
%%Page: "75" 75
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(75) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(\245) 72 712 T
(data_access_MMU_miss.) 90 712 T
(\245) 72 698 T
(LDQF_mem_address_not_aligned.) 90 698 T
(\245) 72 684 T
(STQD_mem_address_not_aligned.) 90 684 T
(\245) 72 670 T
(async_data_error) 90 670 T
(.) 171.97 670 T
(Sparc64 de\336nes the follo) 90 642 T
(wing implementation-dependent trap types.) 209.35 642 T
(\245) 72 614 T
(programmed_emulation_trap \050tt=0x60, priority = 6, precise\051.) 90 614 T
(\245) 72 600 T
(data_breakpoint \050tt=0x61, priority = 14, deferred\051.) 90 600 T
(\245) 72 586 T
(IO_parity \050tt=0x62, priority = 2, precise\051.) 90 586 T
(\245) 72 572 T
(RED_alert \050tt=0x63, priority = 2, disrupting\051.) 90 572 T
(\245) 72 558 T
(CPU_xing \050tt=0x64, priority = 2, disrupting\051.) 90 558 T
(\245) 72 544 T
(W) 90 544 T
(atchdog \050tt=0x65, priority = 1, disrupting\051.) 100.37 544 T
(\245) 72 530 T
(ECC_trap \050tt=0x66, priority = 2, precise\051.) 90 530 T
(Sparc64 implements a special accelerated emulation trap for certain LDD and STD instruc-) 90 502 T
(tions.) 180 488 T
3 14 Q
(37. Reset trap) 72 458.67 T
3 12 Q
(Description:) 72 432 T
4 F
(Some of a processor\325) 90 415 T
(s beha) 190.98 415 T
(vior during a reset trap is implementation-dependent.) 221.06 415 T
3 F
(Implementation:) 72 389 T
4 F
(Po) 90 372 T
(wer) 102.37 372 T
(-on Reset \050POR\051 and W) 120.12 372 T
(atchdog reset \050WDR\051 are implemented by scanning in the reset) 233.81 372 T
(state on Sparc64.) 180 358 T
3 14 Q
(38. Effect of r) 72 328.67 T
(eset trap on implementation-dependent r) 153.38 328.67 T
(egisters) 397.33 328.67 T
3 12 Q
(Description:) 72 302 T
4 F
(Implementation-dependent re) 90 285 T
(gisters may or may not be af) 231.46 285 T
(fected by the v) 367.8 285 T
(arious reset traps.) 438.48 285 T
3 F
(Implementation:) 72 259 T
4 F
(None of the implementation-dependent re) 90 242 T
(gisters are af) 290.45 242 T
(fected by reset traps in Sparc64.) 351.46 242 T
3 14 Q
(39. Entering err) 75 212.67 T
(or_state on implementation-dependent err) 170.79 212.67 T
(ors) 423.67 212.67 T
3 12 Q
(Description:) 72 186 T
4 F
(The processor may enter error_state when an implementation-dependent error condition) 90 169 T
(occurs.) 180 155 T
3 F
(Implementation:) 72 129 T
4 F
(An internal CPU w) 90 112 T
(atchdog time-out occurs after no instruction has been committed for 2**n) 182.21 112 T
(c) 180 98 T
(ycles \050n can be scan initialized to one of {12,14,16,18,19,20,21,22,24},) 185.15 98 T
FMENDPAGE
%%EndPage: "75" 75
%%Page: "76" 76
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(76) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(with 24 being the def) 180 712 T
(ault v) 281.87 712 T
(alue\051. This w) 308.57 712 T
(ould tak) 371.44 712 T
(e the processor into error) 410.32 712 T
(state.) 180 698 T
3 14 Q
(40. Err) 72 668.67 T
(or_state pr) 114.52 668.67 T
(ocessor state) 179.97 668.67 T
3 12 Q
(Description:) 72 642 T
4 F
(What occurs after error_state is entered is implementation-dependent, b) 90 625 T
(ut it is recommended) 433.34 625 T
(that as much processor state as possible be preserv) 180 611 T
(ed upon entry to) 422.44 611 T
(error_state.) 180 597 T
3 F
(Implementation:) 72 571 T
4 F
(On entry to error state, Sparc64 asserts the output signal CPU_HAL) 90 554 T
(TED. The clock chip in) 415.19 554 T
(the HaL system stops the clocks to the CPU in response to this signal. A) 180 540 T
(scan out of processor state could be performed at this stage for diagnosis.) 180 526 T
3 14 Q
(41. Reser) 72 496.67 T
(v) 127.06 496.67 T
(ed) 133.92 496.67 T
(42. FLUSH instruction) 72 446.67 T
3 12 Q
(Description:) 72 420 T
4 F
(If) 90 403 T
(\337ush) 100.77 403 T
(is) 126.89 403 T
(not) 137.68 403 T
(implemented) 155.79 403 T
(in) 221.24 403 T
(hardw) 233.35 403 T
(are,) 263.22 403 T
(it) 283.66 403 T
(causes) 293.11 403 T
(an) 327.21 403 T
(ille) 341.32 403 T
(g) 356.47 403 T
(al_instruction) 362.41 403 T
(e) 431.19 403 T
(xception) 436.34 403 T
(and) 480.45 403 T
(its) 500.56 403 T
(func-) 514.68 403 T
(tion is performed by system softw) 180 389 T
(are. Whether FLUSH traps is implemen-) 343.54 389 T
(tation-dependent.) 180 375 T
3 F
(Implementation:) 72 349 T
4 F
(Sparc64 tak) 90 332 T
(es an ille) 146.87 332 T
(g) 189.35 332 T
(al_instruction trap when a FLUSH instruction is e) 195.29 332 T
(x) 434.76 332 T
(ecuted.) 440.58 332 T
3 14 Q
(43. Reser) 72 302.67 T
(v) 127.06 302.67 T
(ed) 133.92 302.67 T
(44. Data access FPU trap) 72 252.67 T
3 12 Q
(Description:) 72 226 T
4 F
(If a load \337oating-point instruction traps with an) 90 209 T
(y type of access error e) 317.47 209 T
(xception, the contents) 428.24 209 T
(of the destination \337oating-point re) 180 195 T
(gister\050s\051 either remain unchanged or are) 343.81 195 T
(unde\336ned.) 180 181 T
3 F
(Implementation:) 72 155 T
4 F
(Contents of destination \337oating-point re) 90 138 T
(gister\050s\051 remain unchanged.) 281.82 138 T
FMENDPAGE
%%EndPage: "76" 76
%%Page: "77" 77
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(77) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(45-46. Reser) 72 710.67 T
(v) 145.72 710.67 T
(ed) 152.58 710.67 T
(47. RD) 72 660.67 T
(ASR) 112.73 660.67 T
3 12 Q
(Description:) 72 634 T
4 F
(RD) 90 617 T
(ASR instructions with rd in the range 16..31 are a) 106.19 617 T
(v) 344.26 617 T
(ailable for implementation-dependent) 349.96 617 T
(uses) 180 603 T
(\050impl.) 203.21 603 T
(dep) 234.76 603 T
(#8\051.) 254.64 603 T
(F) 276.18 603 T
(or) 282.68 603 T
(an) 295.22 603 T
(RD) 309.1 603 T
(ASR) 325.29 603 T
(instruction) 351.17 603 T
(with) 405.06 603 T
(rs1) 428.94 603 T
(in) 446.15 603 T
(the) 458.04 603 T
(range) 475.25 603 T
(16..31,) 504.45 603 T
(the) 180 589 T
(follo) 197.37 589 T
(wing) 219.74 589 T
(are) 246.44 589 T
(implementation-dependent:) 263.8 589 T
(the) 398.49 589 T
(interpretation) 415.86 589 T
(of) 483.22 589 T
(bits) 495.92 589 T
(13:0) 515.96 589 T
(and 29:25 in the instruction, whether the instruction is pri) 180 575 T
(vile) 455.69 575 T
(ged \050impl.) 473.51 575 T
(dep. #9\051, and whether it causes an ille) 180 561 T
(g) 360.78 561 T
(al_instruction trap.) 366.72 561 T
3 F
(Implementation:) 72 535 T
4 F
(See) 90 518 T
5 F
(items 8,9) 110.33 518 T
4 F
( for details. Sparc64 causes an) 153.66 518 T
5 F
(ille) 301.96 518 T
(gal_instruction) 316.81 518 T
4 F
( trap for reads of the unused) 390.16 518 T
(ASR v) 180 504 T
(alues.) 212.04 504 T
3 14 Q
(48. WRASR) 72 474.67 T
3 12 Q
(Description:) 72 448 T
4 F
(WRASR instructions with rd in the range 16..31 are a) 90 431 T
(v) 347.4 431 T
(ailable for implementation-dependent) 353.1 431 T
(uses) 180 417 T
(\050impl.) 203.54 417 T
(dep.) 235.41 417 T
(#8\051.) 258.61 417 T
(F) 280.48 417 T
(or) 286.97 417 T
(a) 299.84 417 T
(WRASR) 308.04 417 T
(instruction) 353.58 417 T
(with) 407.79 417 T
(rd) 431.99 417 T
(in) 444.86 417 T
(the) 457.07 417 T
(range) 474.61 417 T
(16..31,) 504.13 417 T
(the) 180 403 T
(follo) 197.37 403 T
(wing) 219.74 403 T
(are) 246.44 403 T
(implementation-dependent:) 263.8 403 T
(the) 398.49 403 T
(interpretation) 415.86 403 T
(of) 483.22 403 T
(bits) 495.92 403 T
(18:0) 515.96 403 T
(in) 180 389 T
(the) 191.85 389 T
(instruction,) 209.02 389 T
(the) 265.86 389 T
(operation\050s\051) 283.04 389 T
(performed) 343.53 389 T
(\050for) 396.02 389 T
(e) 416.52 389 T
(xample,) 421.66 389 T
(xor\051) 462.5 389 T
(to) 485 389 T
(generate) 496.85 389 T
(the v) 180 375 T
(alue written to the ASR, whether the instruction is pri) 203.36 375 T
(vile) 460.38 375 T
(ged \050impl.) 478.2 375 T
(dep. #9\051, and whether it causes an ille) 180 361 T
(g) 360.78 361 T
(al_instruction trap.) 366.72 361 T
3 F
(Implementation:) 72 335 T
4 F
( See) 90 318 T
5 F
(items 8,9) 113.33 318 T
4 F
( for details. Sparc64 causes an) 156.66 318 T
5 F
(ille) 304.96 318 T
(gal_instruction) 319.81 318 T
4 F
( trap for writes of the unused) 393.16 318 T
(ASR v) 180 304 T
(alues.) 212.04 304 T
3 14 Q
(49-54 Reser) 72 274.67 T
(v) 142.22 274.67 T
(ed) 149.08 274.67 T
(55. Floating-point under\337o) 72 224.67 T
(w detection) 232.5 224.67 T
3 12 Q
(Description:) 72 198 T
4 F
(Whether \322tininess\323 \050in IEEE 754 terms\051 is detected before or after rounding is implementa-) 90 181 T
(tion-dependent. It is recommended that tininess be detected before round-) 180 167 T
(ing.) 180 153 T
3 F
(Implementation:) 72 127 T
4 F
(Sparc64 detects \322tininess\323 before rounding.) 90 110 T
FMENDPAGE
%%EndPage: "77" 77
%%Page: "78" 78
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(78) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 14 Q
(56-100. Reser) 72 710.67 T
(v) 152.72 710.67 T
(ed) 159.58 710.67 T
(101. Maximum trap le) 72 660.67 T
(v) 204.78 660.67 T
(el) 211.64 660.67 T
3 12 Q
(Description:) 72 634 T
4 F
(It is implementation-dependent ho) 90 617 T
(w man) 254.69 617 T
(y additional le) 286.84 617 T
(v) 355.2 617 T
(els, if an) 361.02 617 T
(y) 401.83 617 T
(, past le) 407.05 617 T
(v) 443.75 617 T
(el 4 are supported.) 449.57 617 T
3 F
(Implementation:) 72 591 T
4 F
(Sparc64 implements 4 le) 90 574 T
(v) 208.69 574 T
(els of traps.) 214.51 574 T
3 14 Q
(102. Clean windo) 72 544.67 T
(w trap) 174.93 544.67 T
3 12 Q
(Description:) 72 518 T
4 F
(An) 90 501 T
(implementation) 107.21 501 T
(may) 185.09 501 T
(choose) 208.3 501 T
(either) 244.17 501 T
(to) 274.04 501 T
(implement) 285.92 501 T
(automatic) 339.8 501 T
(\322cleaning\323) 389.67 501 T
(of) 443.53 501 T
(re) 456.07 501 T
(gister) 465.21 501 T
(windo) 494.42 501 T
(ws) 524.12 501 T
(in) 180 487 T
(hardw) 191.87 487 T
(are,) 221.74 487 T
(or) 241.92 487 T
(generate) 254.45 487 T
(a) 297.62 487 T
(clean_windo) 305.48 487 T
(w) 366.5 487 T
(trap,) 377.69 487 T
(when) 401.88 487 T
(needed,) 430.41 487 T
(for) 469.92 487 T
(windo) 486.45 487 T
(w\050s\051) 516.15 487 T
(to be cleaned by softw) 180 473 T
(are.) 287.86 473 T
3 F
(Implementation:) 72 447 T
4 F
(Sparc64) 90 430 T
(generates) 132.03 430 T
(a) 180.05 430 T
(clean_windo) 188.08 430 T
(w) 249.1 430 T
(trap,) 260.47 430 T
(when) 284.84 430 T
(needed,) 313.54 430 T
(for) 353.23 430 T
(windo) 369.93 430 T
(ws) 399.63 430 T
(to) 415.67 430 T
(be) 427.71 430 T
(cleaned) 441.74 430 T
(by) 481.1 430 T
(softw) 495.8 430 T
(are.) 522.35 430 T
3 14 Q
(103. Pr) 72 400.67 T
(efetch instructions) 114.52 400.67 T
3 12 Q
(Description:) 72 374 T
4 F
(The) 90 357 T
(follo) 111.62 357 T
(wing) 133.99 357 T
(aspects) 160.96 357 T
(of) 198.58 357 T
(the) 211.54 357 T
(PREFETCH) 229.17 357 T
(and) 292.15 357 T
(PREFETCHA) 312.44 357 T
(instructions) 384.08 357 T
(are) 443.05 357 T
(implementation-) 460.67 357 T
(dependent: \0501\051 whether the) 180 343 T
(y ha) 308.78 343 T
(v) 328.87 343 T
(e an observ) 334.69 343 T
(able ef) 389.04 343 T
(fect in pri) 421.06 343 T
(vile) 467.41 343 T
(ged code;) 485.23 343 T
(\0502\051 whether the) 180 329 T
(y can cause a data_access_MMU_miss e) 253.13 329 T
(xception; \0503\051 the) 448.56 329 T
(attrib) 180 315 T
(utes of the block of memory prefetched: its size \050minimum = 64) 205.09 315 T
(bytes\051) 180 301 T
(and) 212.05 301 T
(its) 232.1 301 T
(alignment) 246.16 301 T
(\050minimum) 296.88 301 T
(=) 350.28 301 T
(64-byte) 359.77 301 T
(alignment\051;) 399.15 301 T
(\0504\051) 457.21 301 T
(whether) 473.92 301 T
(each) 515.29 301 T
(v) 180 287 T
(ariant is implemented as a NOP) 185.7 287 T
(, with its full semantics, or with common-) 336.68 287 T
(case prefetching semantics; \0505\051 whether and ho) 180 273 T
(w v) 405.64 273 T
(ariants 16..31 are imple-) 423 273 T
(mented.) 180 259 T
3 F
(Implementation:) 72 233 T
4 F
(\0501\051) 90 216 T
(PREFETCH) 106.85 216 T
(and) 169.71 216 T
(PREFETCHA) 189.9 216 T
(ha) 261.43 216 T
(v) 272.52 216 T
(e) 278.34 216 T
(identical) 286.52 216 T
(af) 330.7 216 T
(fects) 339.73 216 T
(in) 365.24 216 T
(pri) 377.43 216 T
(vile) 390.46 216 T
(ged) 408.28 216 T
(or) 428.46 216 T
(non-pri) 441.31 216 T
(vile) 476.34 216 T
(ged) 494.16 216 T
(code.) 514.34 216 T
(\0502\051 Can not cause a) 90 202 T
5 F
(data_access_MMU_miss) 185.64 202 T
4 F
( e) 306.29 202 T
(xception) 314.44 202 T
(\0503\051 Size and alignments are 128-bytes) 90 188 T
(\0504\051,\0505\051 See table-1) 90 174 T
FMENDPAGE
%%EndPage: "78" 78
%%Page: "79" 79
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(79) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(104. VER.manuf) 72 400.67 T
3 12 Q
(Description:) 72 374 T
4 F
(VER.manuf contains a 16-bit semiconductor manuf) 90 357 T
(acturer code. This \336eld is optional, and if) 337.85 357 T
(not) 180 343 T
(present) 198.18 343 T
(reads) 235.67 343 T
(as) 263.83 343 T
(zero.) 276.66 343 T
(VER.manuf) 303.15 343 T
(may) 363.65 343 T
(indicate) 387.16 343 T
(the) 427.99 343 T
(original) 445.49 343 T
(supplier) 485.66 343 T
(of) 527.16 343 T
(a second-sourced chip in cases in) 180 329 T
(v) 339.14 329 T
(olving mask-le) 344.9 329 T
(v) 416.27 329 T
(el second-sourcing. It is) 422.09 329 T
(intended that the contents of VER.manuf track the JEDEC semiconductor) 180 315 T
(manuf) 180 301 T
(acturer) 210.54 301 T
(code) 246.44 301 T
(as) 271.69 301 T
(closely) 284.28 301 T
(as) 320.86 301 T
(possible.) 333.45 301 T
(If) 378.38 301 T
(the) 388.96 301 T
(manuf) 406.22 301 T
(acturer) 436.76 301 T
(does) 472.66 301 T
(not) 497.25 301 T
(ha) 515.17 301 T
(v) 526.26 301 T
(e) 532.08 301 T
(a JEDEC semiconductor manuf) 180 287 T
(acturer code, SP) 331.52 287 T
(ARC International will) 408.73 287 T
(assign a VER.manuf v) 180 273 T
(alue.) 287.69 273 T
3 F
(Implementation:) 72 247 T
4 F
(Sparc64 uses a code of 4 for this \336eld. This is Fujitsu\325) 90 230 T
(s JEDEC code.) 348.66 230 T
3 14 Q
(105. TICK r) 72 200.67 T
(egister) 145.25 200.67 T
3 12 Q
(Description:) 72 174 T
4 F
(The) 90 157 T
(dif) 111.39 157 T
(ference) 124.42 157 T
(between) 162.46 157 T
(the) 205.17 157 T
(v) 222.57 157 T
(alues) 228.27 157 T
(read) 255.66 157 T
(from) 279.04 157 T
(the) 305.1 157 T
(TICK) 322.49 157 T
(re) 353.22 157 T
(gister) 362.36 157 T
(on) 391.76 157 T
(tw) 406.49 157 T
(o) 418.37 157 T
(reads) 427.1 157 T
(should) 455.15 157 T
(re\337ect) 489.89 157 T
(the) 522.6 157 T
(number of processor c) 180 143 T
(ycles e) 286.79 143 T
(x) 319.6 143 T
(ecuted between the reads. If an accurate) 325.42 143 T
(count cannot al) 180 129 T
(w) 253.2 129 T
(ays be returned, an inaccurac) 261.74 129 T
(y should be small, bounded,) 401.17 129 T
(and documented. An implementation my implement fe) 180 115 T
(wer than 63 bits in) 442.68 115 T
(TICK.counter;) 180 101 T
(ho) 253.29 101 T
(we) 264.99 101 T
(v) 278.68 101 T
(er) 284.5 101 T
(,) 293.34 101 T
(the) 299.31 101 T
(counter) 316.95 101 T
(as) 355.9 101 T
(implemented) 368.87 101 T
(must) 434.5 101 T
(be) 460.81 101 T
(able) 475.1 101 T
(to) 498.06 101 T
(count) 510.37 101 T
3 F
(T) 248.51 694 T
(able 2: Pr) 255.41 694 T
(efetch Data) 305.18 694 T
4 F
(fcn) 226.34 665 T
(V9 Prefetch) 277.18 672 T
(Function) 284.66 658 T
(Sparc64) 358.34 672 T
(Function) 356.66 658 T
(           0) 200 640 T
(Prefetch for) 272 640 T
(se) 272 626 T
(v) 281.7 626 T
(eral reads) 287.52 626 T
(Prefetch for) 344 640 T
(read) 344 626 T
(           1) 200 610 T
(Prefetch for) 272 610 T
(one read) 272 596 T
(Prefetch for) 344 610 T
(read) 344 596 T
(           2) 200 580 T
(Prefetch for) 272 580 T
(se) 272 566 T
(v) 281.7 566 T
(eral writes) 287.52 566 T
(Prefetch for) 344 580 T
(write) 344 566 T
(          3) 200 550 T
(Prefetch for) 272 550 T
(one write) 272 536 T
(Prefetch for) 344 550 T
(write) 344 536 T
(          4) 200 520 T
(Prefetch page) 272 520 T
(Prefetch for) 344 520 T
(read) 344 506 T
(       5-15) 200 490 T
(Reserv) 272 490 T
(ed) 305.14 490 T
5 F
(ille) 344 490 T
(gal_instru) 358.86 490 T
(ction) 344 476 T
4 F
( trap) 368 476 T
(     16-31) 200 460 T
(Implementa-) 272 460 T
(tion depen-) 272 446 T
(dent) 272 432 T
(NOP) 344 460 T
198 683.75 198 426.25 2 L
V
0 Z
N
270 684.25 270 425.75 2 L
V
N
342 684.25 342 425.75 2 L
V
N
414 683.75 414 426.25 2 L
V
N
197.75 684 414.25 684 2 L
V
N
198.25 651.25 413.75 651.25 2 L
V
N
198.25 648.75 413.75 648.75 2 L
V
N
197.75 620 414.25 620 2 L
V
N
197.75 590 414.25 590 2 L
V
N
197.75 560 414.25 560 2 L
V
N
197.75 530 414.25 530 2 L
V
N
197.75 500 414.25 500 2 L
V
N
197.75 470 414.25 470 2 L
V
N
197.75 426 414.25 426 2 L
V
N
FMENDPAGE
%%EndPage: "79" 79
%%Page: "80" 80
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(80) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(for at least 10 years without o) 180 712 T
(v) 322.46 712 T
(er\337o) 328.28 712 T
(wing. An) 349.98 712 T
(y upper bits not implemented) 394.46 712 T
(must be read as zero.) 180 698 T
3 F
(Implementation:) 72 672 T
4 F
(Sparc64 implements all the bits of TICK re) 90 655 T
(gister and returns accurate count of the processor) 297.47 655 T
(c) 180 641 T
(ycles, in response to reads from TICK re) 185.15 641 T
(gister) 380.26 641 T
(.) 406.26 641 T
3 14 Q
(106. IMPDEPn instructions) 72 611.67 T
3 12 Q
(Description:) 72 585 T
4 F
(The IMPDEP1 and IMPDEP2 instructions are completely implementation-dependent. Imple-) 90 568 T
(mentation-dependent aspects include their operation, the interpretation of) 180 554 T
(bits 29:25 and 18:0 in their encoding, and which \050if an) 180 540 T
(y\051 e) 440.8 540 T
(xceptions the) 458.94 540 T
(y) 522.42 540 T
(may cause.) 180 526 T
3 F
(Implementation:) 72 500 T
4 F
(Sparc64 uses IMPDEP2 to encode the HaL speci\336c Floating Point Multiply-Add/Subtract) 90 483 T
(instructions. IMPDEP1 is not used and will cause an ille) 180 469 T
(g) 450.48 469 T
(al_instruction) 456.42 469 T
(trap if such an opcode is encountered. Please refer to) 180 455 T
5 F
(Spar) 436.26 455 T
(c64 Pr) 458.48 455 T
(ocessor) 490.27 455 T
(User Guide) 180 441 T
4 F
( for more details.) 235.66 441 T
3 14 Q
(107. Unimplemented LDD trap) 72 411.67 T
3 12 Q
(Description:) 72 385 T
4 F
(It is implementation-dependent whether LDD and LDD) 90 368 T
(A are implemented in hardw) 356.81 368 T
(are. If) 493.99 368 T
(not, an attempt to e) 180 354 T
(x) 272.15 354 T
(ecute either will cause an unimplemented_LDD trap.) 277.97 354 T
3 F
(Implementation:) 72 328 T
4 F
(Sparc64 does not implement LDD and LDD) 90 311 T
(A in hardw) 302.16 311 T
(are. It uses the unimplemented_LDD) 356.03 311 T
(trap. Ho) 180 297 T
(we) 219.02 297 T
(v) 232.72 297 T
(er in a special mode, there is partial support in hardw) 238.54 297 T
(are for) 493.37 297 T
(these instructions. Please refer to) 180 283 T
5 F
(Spar) 341.3 283 T
(c64 Pr) 363.53 283 T
(ocessor User Guide) 395.32 283 T
4 F
( for more) 490.63 283 T
(details.) 180 269 T
3 14 Q
(108. Unimplemented STD trap) 72 239.67 T
3 12 Q
(Description:) 72 213 T
4 F
(It) 90 196 T
(is) 100.1 196 T
(implementation-dependent) 110.88 196 T
(whether) 242.3 196 T
(STD) 283.72 196 T
(and) 309.16 196 T
(STD) 329.26 196 T
(A) 351.45 196 T
(are) 362.88 196 T
(implemented) 380.3 196 T
(in) 445.73 196 T
(hardw) 457.84 196 T
(are.) 487.71 196 T
(If) 508.13 196 T
(not,) 518.89 196 T
(an attempt to e) 180 182 T
(x) 250.81 182 T
(ecute either will cause an unimplemented_STD trap.) 256.63 182 T
3 F
(Implementation:) 72 156 T
4 F
(Sparc64 does not implement STD and STD) 90 139 T
(A in hardw) 298.18 139 T
(are. It uses the unimplemented_STD) 352.04 139 T
(trap. Ho) 180 125 T
(we) 219.02 125 T
(v) 232.72 125 T
(er in a special mode, there is partial support in hardw) 238.54 125 T
(are for) 493.37 125 T
(these instructions. Please refer to) 180 111 T
5 F
(Spar) 341.3 111 T
(c64 Pr) 363.53 111 T
(ocessor User Guide) 395.32 111 T
4 F
( for more) 490.63 111 T
(details.) 180 97 T
FMENDPAGE
%%EndPage: "80" 80
%%Page: "81" 81
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(81) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(109. LDDF_mem_addr) 72 710.67 T
(ess_not_aligned) 210.18 710.67 T
3 12 Q
(Description:) 72 684 T
4 F
(LDDF and LDDF) 90 667 T
(A require only w) 175.1 667 T
(ord alignment. Ho) 256.63 667 T
(we) 343.99 667 T
(v) 357.68 667 T
(er) 363.5 667 T
(, if the ef) 372.35 667 T
(fecti) 415.37 667 T
(v) 436.39 667 T
(e address is w) 442.21 667 T
(ord-) 509.08 667 T
(aligned b) 180 653 T
(ut not double) 224.09 653 T
(w) 287.12 653 T
(ord-aligned, either may cause an) 295.67 653 T
(LDDF_mem_address_not_aligned) 180 639 T
(trap,) 348.7 639 T
(in) 373.08 639 T
(which) 385.13 639 T
(case) 417.17 639 T
(the) 440.54 639 T
(trap) 457.92 639 T
(handler) 479.3 639 T
(soft-) 518 639 T
(w) 180 625 T
(are shall emulate the LDDF \050or LDDF) 188.54 625 T
(A\051 instruction and return.) 372.29 625 T
3 F
(Implementation:) 72 599 T
4 F
(Sparc64 causes) 90 582 T
5 F
(LDDF_mem_addr) 166.64 582 T
(ess_not_aligned) 254.86 582 T
4 F
( trap for both w) 332.86 582 T
(ord and double-w) 407.39 582 T
(ord mis-) 491.92 582 T
(aligned addresses.) 180 568 T
3 14 Q
(110. STDF_mem_addr) 72 538.67 T
(ess_not_aligned) 207.86 538.67 T
3 12 Q
(Description:) 72 512 T
4 F
(STDF and STDF) 90 495 T
(A require only w) 171.12 495 T
(ord alignment. Ho) 252.65 495 T
(we) 340.01 495 T
(v) 353.7 495 T
(er) 359.52 495 T
(, if the ef) 368.36 495 T
(fecti) 411.38 495 T
(v) 432.41 495 T
(e address is w) 438.23 495 T
(ord-) 505.09 495 T
(aligned b) 180 481 T
(ut not double) 224.09 481 T
(w) 287.12 481 T
(ord-aligned, either may cause an) 295.67 481 T
(STDF_mem_address_not_aligned) 180 467 T
(trap,) 346.96 467 T
(in) 371.58 467 T
(which) 383.88 467 T
(case) 416.18 467 T
(the) 439.8 467 T
(trap) 457.42 467 T
(handler) 479.05 467 T
(soft-) 518 467 T
(w) 180 453 T
(are shall emulate the STDF \050or STDF) 188.54 453 T
(A\051 instruction and return.) 368.3 453 T
3 F
(Implementation:) 72 427 T
4 F
(Sparc64 causes) 90 410 T
5 F
(STDF_mem_addr) 166.64 410 T
(ess_not_aligned) 252.19 410 T
4 F
( trap for both w) 330.19 410 T
(ord and double-w) 404.72 410 T
(ord mis-) 489.25 410 T
(aligned addresses.) 180 396 T
3 14 Q
(111. LDQF_mem_addr) 72 366.67 T
(ess_not_aligned) 210.96 366.67 T
3 12 Q
(Description:) 72 340 T
4 F
(LDQF and LDQF) 90 323 T
(A require only w) 175.1 323 T
(ord alignment. Ho) 256.63 323 T
(we) 343.99 323 T
(v) 357.68 323 T
(er) 363.5 323 T
(, if the ef) 372.35 323 T
(fecti) 415.37 323 T
(v) 436.39 323 T
(e address is w) 442.21 323 T
(ord-) 509.08 323 T
(aligned b) 180 309 T
(ut not quadw) 224.09 309 T
(ord-aligned, either may cause an) 286.63 309 T
(LDQF_mem_address_not_aligned) 180 295 T
(trap,) 348.7 295 T
(in) 373.08 295 T
(which) 385.13 295 T
(case) 417.17 295 T
(the) 440.54 295 T
(trap) 457.92 295 T
(handler) 479.3 295 T
(soft-) 518 295 T
(w) 180 281 T
(are shall emulate the LDQF \050or LDQF) 188.54 281 T
(A\051 instruction and return.) 372.29 281 T
3 F
(Implementation:) 72 255 T
4 F
(Sparc64 generates fp_e) 90 238 T
(xception_other trap for LDQF) 201.78 238 T
(, LDQF) 345.79 238 T
(A instructions and k) 382.24 238 T
(ernel pro-) 479.11 238 T
(vides emulation routines to complete the load. It does not generate) 180 224 T
5 F
(LDQF_mem_addr) 180 210 T
(ess_not_aligned) 268.21 210 T
4 F
( trap.) 346.21 210 T
3 14 Q
(112. STQF_mem_addr) 72 180.67 T
(ess_not_aligned) 208.64 180.67 T
3 12 Q
(Description:) 72 154 T
4 F
(STQF and STQF) 90 137 T
(A require only w) 171.12 137 T
(ord alignment. Ho) 252.65 137 T
(we) 340.01 137 T
(v) 353.7 137 T
(er) 359.52 137 T
(, if the ef) 368.36 137 T
(fecti) 411.38 137 T
(v) 432.41 137 T
(e address is w) 438.23 137 T
(ord-) 505.09 137 T
(aligned b) 180 123 T
(ut not quadw) 224.09 123 T
(ord-aligned, either may cause an) 286.63 123 T
(STQF_mem_address_not_aligned) 180 109 T
(trap,) 346.96 109 T
(in) 371.58 109 T
(which) 383.88 109 T
(case) 416.18 109 T
(the) 439.8 109 T
(trap) 457.42 109 T
(handler) 479.05 109 T
(soft-) 518 109 T
(w) 180 95 T
(are shall emulate the STQF \050or STQF) 188.54 95 T
(A\051 instruction and return.) 368.3 95 T
FMENDPAGE
%%EndPage: "81" 81
%%Page: "82" 82
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(82) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 12 Q
(Implementation:) 72 712 T
4 F
(Sparc64 generates fp_e) 90 695 T
(xception_other trap for STQF) 201.78 695 T
(, STQF) 343.8 695 T
(A instructions and k) 378.25 695 T
(ernel pro-) 475.13 695 T
(vides emulation routines to complete the load. It does not generate) 180 681 T
5 F
(STQF_mem_addr) 180 667 T
(ess_not_aligned) 265.55 667 T
4 F
( trap.) 343.55 667 T
3 14 Q
(113. Implemented memory models) 72 637.67 T
3 12 Q
(Description:) 72 611 T
4 F
(Whether the P) 90 594 T
(artial Store Order \050PSO\051 or Relax) 158.47 594 T
(ed Memory Order \050RMO\051 models are sup-) 319.26 594 T
(ported is implementation-dependent.) 180 580 T
3 F
(Implementation:) 72 554 T
4 F
(Sparc64 supports) 90 537 T
5 F
(Load/Stor) 175.99 537 T
(e or) 223.56 537 T
(dering \050LSO\051) 242.11 537 T
4 F
( and) 305.77 537 T
5 F
( Stor) 326.1 537 T
(e or) 348.66 537 T
(dering \050ST) 367.21 537 T
(O\051.) 418 537 T
(P) 436.66 537 T
(artial Stor) 443.03 537 T
(e Or) 492.26 537 T
(der) 513.48 537 T
(\050PSO\051) 180 523 T
4 F
( is implemented using) 209.99 523 T
5 F
(LSO) 318.66 523 T
4 F
( and) 340 523 T
5 F
(Relaxed Memory Or) 363.32 523 T
(der \050RMO\051) 460.85 523 T
4 F
( is) 513.83 523 T
(implemented using) 180 509 T
5 F
(ST) 274.67 509 T
(O) 287.12 509 T
4 F
(.) 295.79 509 T
3 14 Q
(114. RED_state trap v) 72 479.67 T
(ector addr) 204.06 479.67 T
(ess \050RSTV) 266.4 479.67 T
(addr\051) 327.72 479.67 T
3 12 Q
(Description:) 72 453 T
4 F
(The RED_state trap v) 90 436 T
(ector is located at an implementation-dependent address referred to as) 194.14 436 T
(RSTV) 180 422 T
(addr) 209.34 422 T
(.) 230 422 T
3 F
(Implementation:) 72 396 T
4 F
(Sparc64 has a scan only re) 90 379 T
(gister that holds RSTV) 217.45 379 T
(addr) 326.46 379 T
(.) 347.12 379 T
3 14 Q
(115. RED_state pr) 72 349.67 T
(ocessor state) 181.79 349.67 T
3 12 Q
(Description:) 72 323 T
4 F
(What occurs after the processor enters RED_state is implementation-dependent.) 90 306 T
3 F
(Implementation:) 72 280 T
4 F
(Sparc64 has the follo) 90 263 T
(wing beha) 191.35 263 T
(vior in RED_state.) 240.77 263 T
(\245) 72 249 T
(The output signal RED_MODE is asserted indicating CPU is in RED_state.) 90 249 T
(\245) 72 235 T
(The CPU e) 90 235 T
(x) 143.15 235 T
(ecutes in sequential mode.) 148.97 235 T
(\245) 72 221 T
(On) 90 221 T
(entry) 107.46 221 T
(into) 134.93 221 T
(and) 156.4 221 T
(e) 176.53 221 T
(xit) 181.68 221 T
(from) 197.15 221 T
(RED_state,) 223.28 221 T
(the) 281.07 221 T
(CPU) 298.54 221 T
(in) 324.68 221 T
(v) 333.54 221 T
(alidates) 339.23 221 T
(the) 378.7 221 T
(on-chip) 396.16 221 T
(instruction) 435.62 221 T
(cache) 489.76 221 T
(and) 519.87 221 T
(prefetch b) 90 207 T
(uf) 138.07 207 T
(fers.) 147.77 207 T
(\245) 72 193 T
(Of) 90 193 T
(f chip data and instruction caches are disabled.) 102.36 193 T
(\245) 72 179 T
(The MMU uses a special translation mechanism.) 90 179 T
(\245) 72 165 T
(All I/O accesses are disabled.) 90 165 T
(\245) 72 151 T
(Further red state errors are ignored.) 90 151 T
(\245) 72 137 T
(XIR, and Chip Crossing Errors are not mask) 90 137 T
(ed and could cause a trap.) 303.19 137 T
FMENDPAGE
%%EndPage: "82" 82
%%Page: "83" 83
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(83) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(116. SIR_enable contr) 72 710.67 T
(ol \337ag) 204.36 710.67 T
3 12 Q
(Description:) 72 684 T
4 F
(The location of and the means of accessing the SIR_enable control \337ag are implementation-) 90 667 T
(dependent. In some implementations, it may be permanently zero.) 180 653 T
3 F
(Implementation:) 72 627 T
4 F
(SIR_enable control \337ag is permanently zero in Sparc64.) 90 610 T
3 14 Q
(117. MMU disabled pr) 72 580.67 T
(efetch beha) 207.09 580.67 T
(vior) 274.78 580.67 T
3 12 Q
(Description:) 72 554 T
4 F
(Whether) 90 537 T
(Prefetch) 134.07 537 T
(and) 176.8 537 T
(Non-f) 196.89 537 T
(aulting) 225.42 537 T
(Load) 261.51 537 T
(al) 288.92 537 T
(w) 297.47 537 T
(ays) 306.01 537 T
(succeed) 324.76 537 T
(when) 365.49 537 T
(the) 394.24 537 T
(MMU) 411.65 537 T
(is) 444.41 537 T
(disabled) 455.16 537 T
(is) 497.91 537 T
(imple-) 508.67 537 T
(mentation-dependent.) 180 523 T
3 F
(Implementation:) 72 497 T
4 F
(In) 90 480 T
(Sparc64,) 102.94 480 T
(Prefetch) 148.2 480 T
(and) 191.13 480 T
(Non-f) 211.4 480 T
(aulting) 239.93 480 T
(Loads) 276.21 480 T
(will) 308.48 480 T
(ha) 330.1 480 T
(v) 341.18 480 T
(e) 347 480 T
(unde\336ned) 355.27 480 T
(beha) 405.54 480 T
(vior) 427.96 480 T
(if) 450.23 480 T
(the) 460.51 480 T
(MMU) 478.11 480 T
(is) 511.05 480 T
(dis-) 522 480 T
(abled.) 180 466 T
3 14 Q
(118. Identifying I/O locations) 72 436.67 T
3 12 Q
(Description:) 72 410 T
4 F
(The manner in which I/O locations are identi\336ed is implementation-dependent.) 90 393 T
3 F
(Implementation:) 72 367 T
4 F
(Please contact HaL Computer Systems for details of I/O operation.) 90 350 T
3 14 Q
(119. Unimplemented v) 72 320.67 T
(alues f) 206.02 320.67 T
(or PST) 244.17 320.67 T
(A) 285.3 320.67 T
(TE.MM) 294.08 320.67 T
3 12 Q
(Description:) 72 294 T
4 F
(The ef) 90 277 T
(fect of writing an unimplemented memory-mode designation into PST) 120.68 277 T
(A) 457.55 277 T
(TE.MM is) 464.88 277 T
(implementation-dependent) 180 263 T
3 F
(Implementation:) 72 237 T
4 F
(Sparc64) 90 220 T
(only) 131.99 220 T
(the) 155.99 220 T
(most) 173.33 220 T
(signi\336cant) 199.33 220 T
(bit) 252.01 220 T
(of) 267.35 220 T
(MM) 280.01 220 T
(is) 304.01 220 T
(used) 314.68 220 T
(to) 339.35 220 T
(determine) 351.35 220 T
(the) 402.01 220 T
(memory) 419.34 220 T
(model;) 462 220 T
(the) 498.01 220 T
(least) 515.34 220 T
(signi\336cant bit is ignored. Ho) 180 206 T
(we) 316.7 206 T
(v) 330.4 206 T
(er) 336.22 206 T
(, the system softw) 345.06 206 T
(are should not use the) 431.6 206 T
(encoding \32411\325 since it is reserv) 180 192 T
(ed for future SP) 327.46 192 T
(ARC-V9 e) 402.67 192 T
(xtensions.) 454.15 192 T
3 14 Q
(120. Coher) 72 162.67 T
(ence and atomicity of memory operations) 137.07 162.67 T
3 12 Q
(Description:) 72 136 T
4 F
(The coherence and atomicity of memory operations between processors and I/O DMA mem-) 90 119 T
(ory accesses are implementation-dependent.) 180 105 T
FMENDPAGE
%%EndPage: "83" 83
%%Page: "84" 84
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(84) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 12 Q
(Implementation:) 72 712 T
4 F
(In) 90 695 T
(Sparc64,) 102.64 695 T
(coherence) 147.62 695 T
(and) 198.9 695 T
(atomicity) 218.88 695 T
(of) 266.87 695 T
(memory) 279.51 695 T
(operations) 322.16 695 T
(between) 374.8 695 T
(processors) 417.43 695 T
(and) 470.73 695 T
(I/O) 490.71 695 T
(DMA) 509.36 695 T
(memory) 180 681 T
(accesses) 222.69 681 T
(are) 266.04 681 T
(v) 283.39 681 T
(ariable) 289.09 681 T
(and) 324.44 681 T
(depend) 344.46 681 T
(on) 381.82 681 T
(the) 396.51 681 T
(I/O) 413.88 681 T
(de) 432.57 681 T
(vice.) 443.6 681 T
(Please) 469.29 681 T
(contact) 502.65 681 T
(HaL Computer Systems for details.) 180 667 T
3 14 Q
(121. Implementation-dependent memory model) 72 637.67 T
3 12 Q
(Description:) 72 611 T
4 F
(An implementation may choose to identify certain addresses and use an implementation) 90 594 T
(dependent memory model for references to them.) 180 580 T
3 F
(Implementation:) 72 554 T
4 F
(In) 90 537 T
(Sparc64,) 102.59 537 T
(certain) 147.5 537 T
(addresses) 182.75 537 T
(use) 231.32 537 T
(implementation) 249.91 537 T
(dependent) 327.84 537 T
(memory) 379.75 537 T
(models) 422.34 537 T
(for) 459.6 537 T
(references) 476.18 537 T
(to) 528.07 537 T
(them. Please contact HaL Computer Systems for details.) 180 523 T
3 14 Q
(122. FLUSH latency) 72 493.67 T
3 12 Q
(Description:) 72 467 T
4 F
(Latenc) 90 450 T
(y between the e) 122.47 450 T
(x) 197.27 450 T
(ecution of FLUSH on one processor and the point at which the modi-) 203.09 450 T
(\336ed) 180 436 T
(instructions) 200.78 436 T
(ha) 259.56 436 T
(v) 270.65 436 T
(e) 276.47 436 T
(replaced) 284.58 436 T
(out-dated) 328 436 T
(instructions) 376.1 436 T
(in) 434.89 436 T
(a) 447 436 T
(multiprocessor) 455.11 436 T
(is) 529.22 436 T
(implementation-dependent.) 180 422 T
3 F
(Implementation:) 72 396 T
4 F
(Not applicable since, Sparc64 does not support a multi-processor con\336guration.) 90 379 T
3 14 Q
(123. Input/output \050I/O\051 semantics) 72 349.67 T
3 12 Q
(Description:) 72 323 T
4 F
(The semantic ef) 90 306 T
(fect of accessing input/output \050I/O\051 re) 166.34 306 T
(gisters is implementation-dependent.) 347.12 306 T
3 F
(Implementation:) 72 280 T
4 F
(In Sparc64, the semantic ef) 90 263 T
(fect of accessing input/output \050I/O\051 re) 220.67 263 T
(gisters is unde\336ned.) 401.45 263 T
3 14 Q
(124. Implicit ASI when TL>0) 72 233.67 T
3 12 Q
(Description:) 72 207 T
4 F
(When TL > 0, the implicit ASI for instruction fetches, loads, and stores is implementation-) 90 190 T
(dependent.) 180 176 T
(See) 235.09 176 T
(SP) 255.18 176 T
(ARC-V9) 267.42 176 T
(Architecture) 313.52 176 T
(Manual) 376.26 176 T
(section) 415.69 176 T
(F) 452.45 176 T
(.4.4,) 458.16 176 T
(\322Conte) 481.93 176 T
(xts,) 515.74 176 T
(\323) 531.91 176 T
(for more information.) 180 162 T
3 F
(Implementation:) 72 136 T
4 F
(Sparc64 uses) 90 119 T
5 F
(ASI_PRIMAR) 155.99 119 T
(Y) 222.42 119 T
4 F
( or) 229.09 119 T
5 F
(ASI_PRIMAR) 245.09 119 T
(Y_LITTLE) 311.52 119 T
4 F
( for instruction fetches, loads and) 362.21 119 T
(stores when TL>0) 180 105 T
FMENDPAGE
%%EndPage: "84" 84
%%Page: "85" 85
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(85) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(125. Addr) 72 710.67 T
(ess masking) 131.64 710.67 T
3 12 Q
(Description:) 72 684 T
4 F
(When) 90 667 T
(PST) 121.57 667 T
(A) 141.13 667 T
(TE.AM) 148.47 667 T
(=) 188.38 667 T
(1,) 198.07 667 T
(the) 209.99 667 T
(v) 227.57 667 T
(alue) 233.27 667 T
(of) 256.18 667 T
(the) 269.09 667 T
(high-order) 286.67 667 T
(32-bits) 340.24 667 T
(of) 376.5 667 T
(the) 389.41 667 T
(PC) 406.99 667 T
(transmitted) 424.59 667 T
(to) 481.51 667 T
(the) 493.76 667 T
(speci-) 511.34 667 T
(\336ed destination re) 180 653 T
(gisters\050s\051 by CALL, JMPL, RDPC, and on a trap is) 265.81 653 T
(implementation-dependent.) 180 639 T
3 F
(Implementation:) 72 613 T
4 F
(When PST) 90 596 T
(A) 141.22 596 T
(TE.AM bit is set on Sparc64, a full 64-bit address is transmitted to the speci\336ed) 148.55 596 T
(destination) 180 582 T
(re) 235.53 582 T
(gisters) 244.68 582 T
(by) 278.87 582 T
(CALL,) 293.74 582 T
(JMPL,) 330.93 582 T
(RDPC) 366.14 582 T
(and) 400.35 582 T
(traps) 420.54 582 T
(transmit) 446.73 582 T
(all) 488.93 582 T
(64-bits) 503.8 582 T
(to TPC[n] and TNPC[n].) 180 568 T
3 14 Q
(126. TST) 72 538.67 T
(A) 125.2 538.67 T
(TE bits 19:18) 133.98 538.67 T
3 12 Q
(Description:) 72 512 T
4 F
(If) 90 495 T
(PST) 100.86 495 T
(A) 120.42 495 T
(TE) 127.75 495 T
(bit) 145.29 495 T
(11) 160.83 495 T
(\05010\051) 175.7 495 T
(is) 198.56 495 T
(implemented,) 209.44 495 T
(TST) 277.97 495 T
(A) 298.19 495 T
(TE) 305.52 495 T
(bit) 323.06 495 T
(19) 338.6 495 T
(\05018\051) 353.47 495 T
(shall) 376.33 495 T
(be) 401.87 495 T
(implemented) 416.07 495 T
(and) 481.6 495 T
(contain) 501.8 495 T
(the) 180 481 T
(state) 197.42 481 T
(of) 222.18 481 T
(PST) 234.93 481 T
(A) 254.49 481 T
(TE) 261.82 481 T
(bit) 279.24 481 T
(11) 294.68 481 T
(\05010\051) 309.43 481 T
(from) 332.18 481 T
(the) 358.27 481 T
(pre) 375.69 481 T
(vious) 390.72 481 T
(trap) 419.48 481 T
(le) 440.9 481 T
(v) 449.26 481 T
(el.) 455.08 481 T
(If) 469.5 481 T
(PST) 480.26 481 T
(A) 499.82 481 T
(TE) 507.15 481 T
(bit) 524.57 481 T
(11 \05010\051 is not implemented, TST) 180 467 T
(A) 336.22 467 T
(TE bit 19 \05018\051 shall read as zero. Soft-) 343.55 467 T
(w) 180 453 T
(are intended to run on multiple implementations should only write these) 188.54 453 T
(bits to v) 180 439 T
(alues pre) 218.38 439 T
(viously read from PST) 261.06 439 T
(A) 368.94 439 T
(TE, or to zeroes.) 376.27 439 T
3 F
(Implementation:) 72 413 T
4 F
(Sparc64 does not implement PST) 90 396 T
(A) 249.55 396 T
(TE bits 10 & 11 and the) 256.88 396 T
(y are read as zeroes. TST) 372.04 396 T
(A) 492.2 396 T
(TE bits) 499.54 396 T
(19 and 18 are read as zeroes.) 180 382 T
3 14 Q
(127. PST) 72 352.67 T
(A) 124.42 352.67 T
(TE bits 11:10) 133.19 352.67 T
3 12 Q
(Description:) 72 326 T
4 F
(The presence and semantics of PST) 90 309 T
(A) 259.85 309 T
(TE.PID1 and PST) 267.18 309 T
(A) 353.06 309 T
(TE.PID0 are implementation-depen-) 360.4 309 T
(dent. The presence of TST) 180 295 T
(A) 306.52 295 T
(TE bits 19 and 18 is implementation-depen-) 313.85 295 T
(dent. If PST) 180 281 T
(A) 237.22 281 T
(TE bit 11 \05010\051 is implemented, TST) 244.55 281 T
(A) 415.76 281 T
(TE bit 19 \05018\051 shall be) 423.1 281 T
(implemented) 180 267 T
(and) 245.19 267 T
(contain) 265.04 267 T
(the) 302.89 267 T
(state) 320.07 267 T
(of) 344.59 267 T
(PST) 357.11 267 T
(A) 376.67 267 T
(TE) 384 267 T
(bit) 401.18 267 T
(11) 416.38 267 T
(\05010\051) 430.9 267 T
(from) 453.41 267 T
(the) 479.26 267 T
(pre) 496.45 267 T
(vious) 511.47 267 T
(trap le) 180 253 T
(v) 210.02 253 T
(el. If PST) 215.84 253 T
(A) 261.06 253 T
(TE bit 11 \05010\051 is not implemented, TST) 268.39 253 T
(A) 457.94 253 T
(TE bit 19 \05018\051) 465.28 253 T
(shall read as zero. Softw) 180 239 T
(are intended to run on multiple implementations) 297.52 239 T
(should only write these bits to v) 180 225 T
(alues pre) 333.04 225 T
(viously read from PST) 375.72 225 T
(A) 483.6 225 T
(TE, or to) 490.93 225 T
(zeroes.) 180 211 T
3 F
(Implementation:) 72 185 T
4 F
(Sparc64 does not implement PST) 90 168 T
(A) 249.55 168 T
(TE bits 10 & 11 and the) 256.88 168 T
(y are read as zeroes. TST) 372.04 168 T
(A) 492.2 168 T
(TE bits) 499.54 168 T
(19 and 18 are read as zeroes.) 180 154 T
3 14 Q
(128. CLEANWIN r) 72 124.67 T
(egister update) 188.02 124.67 T
4 12 Q
(Earlier implementations of Sparc chips implemented the V9 speci\336cation for REST) 90 104 T
(ORED) 491.08 104 T
FMENDPAGE
%%EndPage: "85" 85
%%Page: "86" 86
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-II) 458.06 749.33 T
(86) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(using the follo) 180 712 T
(wing equation to update CLEANWIN re) 249.04 712 T
(gister:) 443.82 712 T
5 F
(                       if \050CLEANWIN != NWINDO) 90 698 T
(WS\051 CLEANWIN++;) 296.83 698 T
4 F
(Subsequently V9 de\336nition changed to modify the equation as:) 90 684 T
5 F
(                       if \050CLEANWIN < NWINDO) 90 670 T
(WS-1\051 CLEANWIN++;) 292.84 670 T
4 F
(Sparc64 implements the) 90 642 T
5 F
(REST) 208.99 642 T
(ORED) 236.11 642 T
4 F
( using the current de\336nition. The Sparc64 K) 268.1 642 T
(ernel will) 479.11 642 T
(ensure that) 180 628 T
5 F
(CLEANWIN) 235.32 628 T
4 F
( does not ha) 294.66 628 T
(v) 352.08 628 T
(e a v) 357.9 628 T
(alue be) 380.26 628 T
(yond) 414.4 628 T
5 F
(NWINDO) 441.4 628 T
(WS-1) 488.12 628 T
4 F
(.) 514.12 628 T
FMENDPAGE
%%EndPage: "86" 86
%%Page: "87" 87
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
72 594 540 606 C
0 0 0 1 0 0 0 1 K
72 605 540 605 2 L
1 H
2 Z
0 X
N
72 602 540 602 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(Cha) 103.79 612 T
(pter 4: SUN Implementa) 140.87 612 T
(tion of V9 Ar) 346.16 612 T
(chitectur) 451.51 612 T
(e) 528.48 612 T
72 553 540 565 C
0 0 0 1 0 0 0 1 K
72 564 540 564 2 L
1 H
2 Z
0 X
N
72 561 540 561 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(UltraSP) 417.96 571 T
(ARC - II) 474.48 571 T
72 72 540 540 R
7 X
V
0.5 H
2 Z
0 X
N
72 648 540 720 R
7 X
V
0 X
N
0 100 Q
(V9) 132 164 T
0 18 Q
(SP) 337.19 85.7 T
(ARC INTERNA) 354.83 85.7 T
(TIONAL) 469.58 85.7 T
FMENDPAGE
%%EndPage: "87" 87
%%Page: "88" 88
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
FMENDPAGE
%%EndPage: "88" 88
%%Page: "89" 89
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(89) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 18 Q
(CHAPTER 4:   SUN UL) 156 667 T
(TRASP) 340.84 667 T
(ARC II) 398.51 667 T
3 14 Q
(0. Intr) 72 616.67 T
(oduction) 109.86 616.67 T
4 12 Q
(This) 72 587 T
(document) 96.88 587 T
(describes) 147.75 587 T
(the) 195.94 587 T
(implementation) 214.15 587 T
(on) 293.03 587 T
(the) 308.57 587 T
(UltraSP) 326.77 587 T
(ARC-II) 363.67 587 T
(processor) 403.88 587 T
(de) 453.4 587 T
(v) 464.43 587 T
(eloped) 470.25 587 T
(by) 505.79 587 T
(Sun) 521.33 587 T
(Microelectronics,) 72 573 T
(a) 160.08 573 T
(b) 169.17 573 T
(usiness) 174.93 573 T
(unit) 217.13 573 T
(of) 239.57 573 T
(Sun) 253.33 573 T
(Microsystems,) 275.77 573 T
(Inc.,) 349.87 573 T
(of) 378.73 573 T
(the) 392.49 573 T
(implementation) 410.92 573 T
(dependen-) 490.02 573 T
(cies) 72 559 T
(as) 93.99 559 T
(put) 107.31 559 T
(forth) 125.98 559 T
(in) 152.63 559 T
(\322The) 165.3 559 T
(SP) 192.62 559 T
(ARC) 204.86 559 T
(Architecture) 232.86 559 T
(Manual) 296.16 559 T
(-) 336.15 559 T
(V) 343.48 559 T
(ersion) 350.81 559 T
(9\323) 383.46 559 T
(by) 398.12 559 T
(SP) 413.45 559 T
(ARC) 425.69 559 T
(International.) 453.69 559 T
(The) 521.34 559 T
(items) 72 545 T
(listed) 102.47 545 T
(belo) 132.94 545 T
(w) 153.3 545 T
(correspond) 166.43 545 T
(to) 224.21 545 T
(the) 238.02 545 T
(implementation) 257.15 545 T
(dependencies) 336.95 545 T
(as) 406.06 545 T
(listed) 420.52 545 T
(in) 450.99 545 T
(the) 464.79 545 T
(te) 483.92 545 T
(xt) 492.4 545 T
(and) 506.21 545 T
(by) 528 545 T
(number) 72 531 T
(in) 112.81 531 T
(Appendix) 126.29 531 T
(C) 177.76 531 T
(of) 189.91 531 T
(the) 204.05 531 T
(manual) 222.86 531 T
(along) 262.34 531 T
(with) 293.15 531 T
(the) 318.63 531 T
(description) 337.44 531 T
(of) 394.91 531 T
(the) 409.06 531 T
(implementation) 427.87 531 T
(depen-) 507.35 531 T
(denc) 72 517 T
(y) 94.48 517 T
(from) 104.36 517 T
(the) 131.57 517 T
(manual.) 150.12 517 T
(The) 192.33 517 T
(\322Implementation\323) 214.88 517 T
(section) 305.41 517 T
(for) 343.29 517 T
(each) 361.17 517 T
(item) 387.04 517 T
(describes) 412.26 517 T
(the) 460.79 517 T
(implementa-) 479.34 517 T
(tion on the UltraSP) 72 503 T
(ARC-II processor) 163.24 503 T
(.) 248.22 503 T
3 14 Q
(1. Softwar) 72 473.67 T
(e emulation of instructions) 133.18 473.67 T
4 12 Q
(Description:) 90 439 T
(whether an instruction is implemented directly by hardw) 180 439 T
(are, simulated by) 451.51 439 T
(softw) 180 425 T
(are, or emulated by \336rmw) 206.54 425 T
(are is implementation-dependent.) 330.73 425 T
(Implementation:) 90 397 T
(all instructions are implemented in hardw) 180 397 T
(are e) 379.52 397 T
(xcept the follo) 402.32 397 T
(wing, which) 471.35 397 T
(must be simulated by softw) 180 383 T
(are.) 311.88 383 T
(POPC) 90 355 T
(Population count) 216 355 T
(LDQF) 90 341 T
(Load quad-precision FP re) 216 341 T
(gister) 343.46 341 T
(LDQF) 90 327 T
(A) 120.44 327 T
(Load quad-precision FP re) 216 327 T
(gister from alternate space) 343.46 327 T
(STQF) 90 313 T
(Store quad-precision FP re) 216 313 T
(gister) 344.14 313 T
(STQF) 90 299 T
(A) 118.45 299 T
(Store quad-precision FP re) 216 299 T
(gister to alternate space) 344.14 299 T
(F{s,d}T) 90 285 T
(Oq) 128.98 285 T
(Con) 216 285 T
(v) 235.52 285 T
(ert single-/double- to quad-precision FP) 241.34 285 T
(F{i,x}T) 90 271 T
(Oq) 127.64 271 T
(Con) 216 271 T
(v) 235.52 271 T
(ert 32-/64-bit inte) 241.34 271 T
(ger to quad-precision FP) 325.82 271 T
(FqT) 90 257 T
(O{s,d}) 109.79 257 T
(Con) 216 257 T
(v) 235.52 257 T
(ert quad- to single-/double-precision FP) 241.34 257 T
(FqT) 90 243 T
(O{i,x}) 109.79 243 T
(Con) 216 243 T
(v) 235.52 243 T
(ert quad-precision FP to 32-/64-bit inte) 241.34 243 T
(ger) 428.82 243 T
(F) 90 229 T
(ADDq) 95.78 229 T
(Quad-precision FP add) 216 229 T
(FSUBq) 90 215 T
(Quad-precision FP subtraction) 216 215 T
(FCMP{E}q) 90 201 T
(Quad-precision FP compares) 216 201 T
(FMO) 90 187 T
(Vqcc) 115.4 187 T
(Mo) 216 187 T
(v) 232.49 187 T
(e quad-precision FP re) 238.31 187 T
(gister on condition) 346.44 187 T
(FMO) 90 173 T
(Vqr) 115.4 173 T
(Mo) 216 173 T
(v) 232.49 173 T
(e quad-precision FP re) 238.31 173 T
(gister on inte) 346.44 173 T
(ger re) 408.92 173 T
(gister condition) 436.39 173 T
(FMO) 90 159 T
(Vq) 115.4 159 T
(Mo) 216 159 T
(v) 232.49 159 T
(e quad-precision FP re) 238.31 159 T
(gister) 346.44 159 T
(F) 90 145 T
(ABSq) 95.78 145 T
(Quad-precision FP absolute v) 216 145 T
(alue) 358.02 145 T
(FNEGq) 90 131 T
(Quad-precision FP ne) 216 131 T
(g) 320.47 131 T
(ate) 326.41 131 T
(FdMULq) 90 117 T
(Double- to quad-precision FP multiply) 216 117 T
(FMULq) 90 103 T
(Quad-precision FP multiply) 216 103 T
FMENDPAGE
%%EndPage: "89" 89
%%Page: "90" 90
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(90) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(FDIVq) 90 712 T
(Quad-precision FP di) 216 712 T
(vide) 318.36 712 T
(FSQR) 90 698 T
(Tq) 119.29 698 T
(Quad-precision FP square root) 216 698 T
(DONE) 90 670 T
(for fcn = 2..31 e) 216 670 T
(x) 293.23 670 T
(ecuted in nonpri) 299.05 670 T
(vile) 376.74 670 T
(ged mode) 394.56 670 T
(RETR) 90 656 T
(Y) 119.89 656 T
(for fcn = 2..31 e) 216 656 T
(x) 293.23 656 T
(ecuted in nonpri) 299.05 656 T
(vile) 376.74 656 T
(ged mode) 394.56 656 T
(SA) 90 642 T
(VED) 103.72 642 T
(for fcn = 2..31 e) 216 642 T
(x) 293.23 642 T
(ecuted in nonpri) 299.05 642 T
(vile) 376.74 642 T
(ged mode) 394.56 642 T
(REST) 90 628 T
(ORED) 119.12 628 T
(for fcn = 2..31 e) 216 628 T
(x) 293.23 628 T
(ecuted in nonpri) 299.05 628 T
(vile) 376.74 628 T
(ged mode) 394.56 628 T
(The) 72 600 T
(DONE/RETR) 93.56 600 T
(Y/SA) 160.11 600 T
(VED/REST) 185.82 600 T
(ORED) 242.94 600 T
(instructions) 278.5 600 T
(with) 337.4 600 T
(fcn) 361.63 600 T
(=) 379.85 600 T
(2..31) 389.51 600 T
(e) 416.41 600 T
(x) 421.55 600 T
(ecuted) 427.37 600 T
(in) 461.59 600 T
(nonpri) 473.82 600 T
(vile) 504.85 600 T
(ged) 522.67 600 T
(mode) 72 586 T
(will) 101.52 586 T
(tak) 123.04 586 T
(e) 137.59 586 T
(a) 145.77 586 T
(pri) 153.95 586 T
(vile) 166.98 586 T
(ged_opcode) 184.8 586 T
(trap) 245.63 586 T
(rather) 267.15 586 T
(than) 297.98 586 T
(an) 321.5 586 T
(ille) 335.68 586 T
(g) 350.84 586 T
(al_instruction) 356.78 586 T
(trap.) 425.63 586 T
(The) 450.14 586 T
(opcode) 471.65 586 T
(can) 509.16 586 T
(be) 528.67 586 T
(recognized) 72 572 T
(by) 128 572 T
(softw) 143.36 572 T
(are) 169.91 572 T
(to) 187.92 572 T
(emulate) 200.62 572 T
(the) 241.97 572 T
(proper) 259.99 572 T
(ille) 294.67 572 T
(g) 309.83 572 T
(al_instruction) 315.77 572 T
(beha) 385.13 572 T
(vior) 407.54 572 T
(.) 426.22 572 T
(This) 432.58 572 T
(can) 457.27 572 T
(be) 477.29 572 T
(done) 491.98 572 T
(with) 518.66 572 T
(SP) 72 558 T
(ARC code in the pri) 84.24 558 T
(vile) 180.6 558 T
(ged_opcode trap handler that does the follo) 198.42 558 T
(wing) 406.08 558 T
6 10 Q
(PRIVILEGED_OPCODE_HANDLER:) 108 531.33 T
(        rdpr    %tpc, %g1) 108 519.33 T
(        ld      [%g1], %g2) 108 507.33 T
(        setx    0xc1f80000, %g3, %g4) 108 495.33 T
(        and     %g4, %g2, %g4   ! %g4 has op/op3 of trapping instr.) 108 483.33 T
(        setx    0x3e000000, %g3, %g6) 108 471.33 T
(        and     %g6, %g2, %g6) 108 459.33 T
(        srl     %g6,  25, %g6   ! %g6 has fcn of trapping instr.) 108 447.33 T
(check_illegal_saved_restored:) 108 435.33 T
(        setx    0x81880000, %g3, %g5) 108 423.33 T
(        subcc   %g4, %g5, %g0   ! saved/restored opcode?) 108 411.33 T
(        bne     check_illegal_done_retry) 108 399.33 T
(        subcc   %g6, 2, %g0     ! illegal fcn value?) 108 387.33 T
(        bge     ILLEGAL_HANDLER) 108 375.33 T
(        nop) 108 363.33 T
(check_illegal_done_retry:) 108 351.33 T
(        setx    0x81f00000, %g3, %g5) 108 339.33 T
(        subcc   %g4, %g5, %g0   ! done/retry opcode?) 108 327.33 T
(        bne     not_illegal) 108 315.33 T
(        subcc   %g6, 2, %g0     ! illegal fcn value?) 108 303.33 T
(        bge      ILLEGAL_HANDLER) 108 291.33 T
(        nop) 108 279.33 T
(not_illegal:) 108 267.33 T
(        <handle privileged_opcode exception as desired here>) 108 255.33 T
3 14 Q
(2. Number of IU r) 72 212.67 T
(egisters) 179.45 212.67 T
4 12 Q
(Description:) 90 178 T
(an implementation of the IU may contain from 64 to 258 general purpose) 180 178 T
(64 bit r re) 180 164 T
(gisters. This corresponds to a grouping of the re) 226.81 164 T
(gisters into tw) 456.26 164 T
(o) 524.15 164 T
(sets) 180 150 T
(of) 200.95 150 T
(eight) 213.9 150 T
(global) 240.85 150 T
(r) 273.81 150 T
(re) 280.76 150 T
(gisters,) 289.9 150 T
(plus) 327.18 150 T
(a) 350.14 150 T
(circular) 358.42 150 T
(stack) 398.02 150 T
(of) 425.64 150 T
(from) 438.58 150 T
(three) 464.86 150 T
(to) 491.81 150 T
(32) 504.09 150 T
(sets) 519.05 150 T
(of) 180 136 T
(16) 192.76 136 T
(re) 207.53 136 T
(gisters) 216.68 136 T
(each,) 250.78 136 T
(kno) 278.53 136 T
(wn) 296.23 136 T
(as) 313.66 136 T
(re) 326.42 136 T
(gister) 335.57 136 T
(windo) 365 136 T
(ws.) 394.7 136 T
(Since) 413.8 136 T
(the) 443.23 136 T
(number) 460.66 136 T
(of) 500.09 136 T
(re) 512.86 136 T
(gis-) 522 136 T
(ter windo) 180 122 T
(ws present \050NWINDO) 225.36 122 T
(WS\051 is implementation-dependent, the) 332.9 122 T
(total number of re) 180 108 T
(gisters is also implementation-dependent.) 266.14 108 T
FMENDPAGE
%%EndPage: "90" 90
%%Page: "91" 91
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(91) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(Implementation:) 90 712 T
(UltraSP) 180 712 T
(ARC-II implements eight re) 216.9 712 T
(gister windo) 351.71 712 T
(ws plus four sets of eight) 411.07 712 T
(global r re) 180 698 T
(gisters, for a total of 160 64 bit r re) 229.14 698 T
(gisters.) 396.94 698 T
3 14 Q
(3. Incorr) 72 654.67 T
(ect IEEE Std 754-1985 r) 124.63 654.67 T
(esults) 269.04 654.67 T
4 12 Q
(Description:) 90 620 T
(an implementation may indicate that a floating-point instruction did not) 180 620 T
(produce a correct ANSI/IEEE Standard 754-1985 result by generating a) 180 606 T
(special) 180 592 T
(\337oating-point) 216.24 592 T
(un\336nished) 284.49 592 T
(or) 337.4 592 T
(unimplemented) 350.31 592 T
(e) 427.89 592 T
(xception.) 433.04 592 T
(In) 480.28 592 T
(this) 493.18 592 T
(case,) 513.44 592 T
(pri) 180 578 T
(vile) 193.03 578 T
(ged) 210.85 578 T
(mode) 230.98 578 T
(softw) 260.45 578 T
(are) 286.99 578 T
(shall) 304.45 578 T
(emulate) 329.92 578 T
(an) 370.71 578 T
(y) 381.86 578 T
(functionality) 390.66 578 T
(not) 454.8 578 T
(present) 472.94 578 T
(in) 510.39 578 T
(the) 522.53 578 T
(hardw) 180 564 T
(are.) 209.87 564 T
(Implementation:) 90 536 T
(the quad-precision \337oating-point instructions listed in implementation) 180 536 T
(dependenc) 180 522 T
(y #1 abo) 231.13 522 T
(v) 272.28 522 T
(e all generate \337oating-point unimplemented e) 278.1 522 T
(xcep-) 496.22 522 T
(tions.) 180 508 T
(UltraSP) 180 480 T
(ARC-II generates \337oating-point unimplemented e) 216.9 480 T
(xceptions for the) 456.02 480 T
(follo) 180 466 T
(wing cases of subnormal operands or results.) 202.37 466 T
(Subnormal Operand Unimplemented Exception Cases:) 180 438 T
(F{s,d}T) 108 410 T
(O{i,x}) 146.98 410 T
(one subnormal operand) 216 410 T
(F{s,d}T) 108 382 T
(O{i,x}) 146.98 382 T
(one subnormal operand) 216 382 T
(FSQR) 108 354 T
(T{s,d}) 137.29 354 T
(one subnormal operand) 216 354 T
(F) 108 326 T
(ADD{s,d}) 113.78 326 T
(one or tw) 216 326 T
(o subnormal operands) 261.2 326 T
(FMUL{s,d}) 108 298 T
(-25) 166.52 298 T
(<) 185.3 298 T
(Er) 194.85 298 T
(<) 208.95 298 T
(255) 218.5 298 T
(\050SP\051) 239.28 298 T
(one) 263.39 298 T
(subnormal) 283.5 298 T
(operand) 336.94 298 T
(-54) 378.37 298 T
(<) 397.15 298 T
(Er) 406.69 298 T
(<) 420.8 298 T
(2047) 430.35 298 T
(\050DP\051) 457.13 298 T
(one) 483.23 298 T
(subnor-) 503.34 298 T
(mal operand tw) 108 284 T
(o subnormal operands) 182.53 284 T
(FDIV{s,d}) 108 256 T
(-25 < Er < 255 \050SP\051 one subnormal operand) 161.18 256 T
(-54 < Er < 2047 \050DP\051 one subnormal operand) 108 242 T
(tw) 108 228 T
(o subnormal operands) 119.88 228 T
(Subnormal Result Unimplemented Exception Cases:) 90 200 T
(FdT) 108 172 T
(Os) 127.79 172 T
(-25 < Er < 1 \050SP\051) 144 172 T
(-54 < Er < 1 \050DP\051) 108 158 T
(F) 108 130 T
(ADD{s,d}) 113.78 130 T
(-25 < Er < 1 \050SP\051) 164.96 130 T
(-54 < Er < 1 \050DP\051) 108 116 T
FMENDPAGE
%%EndPage: "91" 91
%%Page: "92" 92
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(92) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(FMUL{s,d}) 108 712 T
(-25 < Er < 1 \050SP\051) 166.52 712 T
(-54 < Er < 1 \050DP\051) 108 698 T
(FDIV{s,d}) 108 670 T
(-25 < Er <= 1 \050SP\051) 161.18 670 T
(-54 < Er <= 1 \050DP\051) 108 656 T
(Prediction of o) 144 628 T
(v) 215.15 628 T
(er\337o) 220.97 628 T
(w) 242.66 628 T
(, under\337o) 250.55 628 T
(w and ine) 296.24 628 T
(xact traps for di) 342.72 628 T
(vide and square roots is) 418.07 628 T
(used.) 144 614 T
(F) 171.54 614 T
(or) 178.04 614 T
(di) 190.58 614 T
(vide,) 199.62 614 T
(pessimistic) 225.83 614 T
(prediction) 281.72 614 T
(occurs) 332.93 614 T
(when) 366.8 614 T
(under\337o) 395.34 614 T
(w/o) 435.03 614 T
(v) 452.85 614 T
(er\337o) 458.67 614 T
(w) 480.37 614 T
(cannot) 491.58 614 T
(be) 526.12 614 T
(determined from e) 144 600 T
(xamining the source operand e) 232.46 600 T
(xponents. F) 379.58 600 T
(or di) 435.41 600 T
(vide and square) 457.44 600 T
(root, pessimistic prediction of ine) 144 586 T
(xact occurs unless one of the operands is a zero,) 304.81 586 T
(N) 144 572 T
(AN) 152.24 572 T
(or) 172.47 572 T
(in\336nity) 185.36 572 T
(.) 219.26 572 T
(When) 225.16 572 T
(pessimistic) 256.71 572 T
(prediction) 312.95 572 T
(occurs) 364.51 572 T
(and) 398.72 572 T
(the) 418.95 572 T
(e) 436.51 572 T
(xception) 441.66 572 T
(is) 485.88 572 T
(enabled,) 496.78 572 T
(a \337oating-point un\336nished e) 144 558 T
(xception is generated.) 278.82 558 T
3 14 Q
(4-5. Reser) 72 514.67 T
(v) 131.72 514.67 T
(ed) 138.58 514.67 T
(6. I/O r) 72 464.67 T
(egisters pri) 115.69 464.67 T
(vileged status) 182.04 464.67 T
4 12 Q
(Description:) 90 430 T
(whether I/O re) 180 430 T
(gisters can be accessed by nonpri) 249.79 430 T
(vile) 409.12 430 T
(ged code is implemen-) 426.94 430 T
(tation-dependent.) 180 416 T
(Implementation:) 90 388 T
(F) 180 388 T
(or systems using UltraSP) 186.49 388 T
(ARC-II, I/O re) 306.4 388 T
(gister locations are memory) 377.2 388 T
(mapped to non-cacheable address space. The location, access, contents,) 180 374 T
(and) 180 360 T
(side) 200.21 360 T
(ef) 222.42 360 T
(fects) 231.44 360 T
(of) 256.98 360 T
(the) 269.86 360 T
(I/O) 287.4 360 T
(re) 306.28 360 T
(gisters) 315.42 360 T
(are) 349.63 360 T
(dependent) 367.16 360 T
(on) 419.36 360 T
(the) 434.24 360 T
(system) 451.79 360 T
(implemen-) 488 360 T
(tation, not the processor implementation.) 180 346 T
3 14 Q
(7. I/O r) 72 302.67 T
(egister de\336nitions) 115.69 302.67 T
4 12 Q
(Description:) 90 268 T
(the contents and addresses of I/O re) 180 268 T
(gisters are implementation-dependent) 351.11 268 T
(Implementation:) 90 240 T
(F) 180 240 T
(or systems using UltraSP) 186.49 240 T
(ARC-II, I/O re) 306.4 240 T
(gister locations are memory) 377.2 240 T
(mapped to non-cacheable address space. The location, access, contents,) 180 226 T
(and) 180 212 T
(side) 200.21 212 T
(ef) 222.42 212 T
(fects) 231.44 212 T
(of) 256.98 212 T
(the) 269.86 212 T
(I/O) 287.4 212 T
(re) 306.28 212 T
(gisters) 315.42 212 T
(are) 349.63 212 T
(dependent) 367.16 212 T
(on) 419.36 212 T
(the) 434.24 212 T
(system) 451.79 212 T
(implemen-) 488 212 T
(tation, not the processor implementation) 180 198 T
3 14 Q
(8. RD) 72 154.67 T
(ASR/WRASR tar) 105.73 154.67 T
(get r) 210.96 154.67 T
(egisters) 238.31 154.67 T
4 12 Q
(Description:) 90 120 T
(softw) 180 120 T
(are can use read/write ancillary state re) 206.54 120 T
(gister instructions to read/) 393.62 120 T
(write implementation-dependent processor re) 180 106 T
(gisters \050ASRs 16-31\051.) 397.44 106 T
FMENDPAGE
%%EndPage: "92" 92
%%Page: "93" 93
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(93) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(Implementation:) 90 698 T
(UltraSP) 180 698 T
(ARC-II implements the follo) 216.9 698 T
(wing implementation-dependent) 355.6 698 T
(ASRs.) 180 684 T
156 654.8 144 654.8 2 L
0.6 H
0 Z
N
3 F
(rd) 144 656 T
208 654.8 180 654.8 2 L
N
(name) 180 656 T
391.32 654.8 360 654.8 2 L
N
(access) 360 656 T
4 F
(16) 144 628 T
(PERF_CONTR) 180 628 T
(OL_REG) 254.87 628 T
(R) 360 628 T
(W) 367.34 628 T
(17) 144 614 T
(PERF_COUNTER) 180 614 T
(R) 360 614 T
(W) 367.34 614 T
(18) 144 600 T
(DISP) 180 600 T
(A) 204.9 600 T
(TCH_CONTR) 212.23 600 T
(OL_REG) 282.42 600 T
(R) 360 600 T
(W) 367.34 600 T
(19) 144 586 T
(GRAPHICS_ST) 180 586 T
(A) 258.23 586 T
(TUS_REG) 265.56 586 T
(R) 360 586 T
(W) 367.34 586 T
(20) 144 572 T
(SET_SOFTINT) 180 572 T
(W) 360 572 T
(21) 144 558 T
(CLEAR_SOFTINT) 180 558 T
(W) 360 558 T
(22) 144 544 T
(SOFTINT_REG) 180 544 T
(R) 360 544 T
(W) 367.34 544 T
(23) 144 530 T
(TICK_CMPR_REG) 180 530 T
(R) 360 530 T
(W) 367.34 530 T
3 14 Q
(9. RD) 72 486.67 T
(ASR/WRASR pri) 105.73 486.67 T
(vileged status) 210.98 486.67 T
4 12 Q
(Description:) 90 452 T
(whether each of the implementation-dependent read/write ancillary state) 180 452 T
(re) 180 438 T
(gister instructions \050for ASRs 16-31\051 is pri) 189.14 438 T
(vile) 388.84 438 T
(ged is implementation) 406.66 438 T
(dependent.) 180 424 T
(Implementation:) 90 396 T
(The pri) 180 396 T
(vile) 214.69 396 T
(ged status of UltraSP) 232.51 396 T
(ARC-II\325) 333.07 396 T
(s implementation-dependent re) 373.07 396 T
(gis-) 521.53 396 T
(ters is as follo) 180 382 T
(ws:) 246.7 382 T
120 352.8 108 352.8 2 L
N
3 F
(rd) 108 354 T
172 352.8 144 352.8 2 L
N
(name) 144 354 T
355.32 352.8 324 352.8 2 L
N
(access) 324 354 T
4 F
(16) 108 326 T
(PERF_CONTR) 144 326 T
(OL_REG) 218.87 326 T
(PRIVILEGED) 324 326 T
(17) 108 312 T
(PERF_COUNTER) 144 312 T
(PRIVILEGED) 324 312 T
4 9 Q
(\050if) 396.83 312 T
(PERF_CONTR) 407.5 312 T
(OL_REG.) 463.65 312 T
(PRIV) 502.58 312 T
(=) 525.25 312 T
(1\051) 532.5 312 T
4 12 Q
(18) 108 298 T
(DISP) 144 298 T
(A) 168.9 298 T
(TCH_CONTR) 176.23 298 T
(OL_REG) 246.42 298 T
(PRIVILEGED) 324 298 T
(19) 108 284 T
(GRAPHICS_ST) 144 284 T
(A) 222.23 284 T
(TUS_REG) 229.56 284 T
(NONPRIVILEGED) 324 284 T
(20) 108 270 T
(SET_SOFTINT) 144 270 T
(PRIVILEGED) 324 270 T
(21) 108 256 T
(CLEAR_SOFTINT) 144 256 T
(PRIVILEGED) 324 256 T
(22) 108 242 T
(SOFTINT_REG) 144 242 T
(PRIVILEGED) 324 242 T
(23) 108 228 T
(TICK_CMPR_REG) 144 228 T
(PRIVILEGED) 324 228 T
3 14 Q
(10-12. Reser) 72 184.67 T
(v) 145.72 184.67 T
(ed) 152.58 184.67 T
(13. VER.impl) 72 134.67 T
4 12 Q
(Description:) 90 100 T
(VER.impl uniquely identi\336es an implementation or class of softw) 180 100 T
(are-com-) 495.54 100 T
FMENDPAGE
%%EndPage: "93" 93
%%Page: "94" 94
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(94) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(patible implementations of the architecture. V) 180 712 T
(alues FFF0\050he) 399.3 712 T
(x\051..FFFF\050he) 468.12 712 T
(x\051) 525.95 712 T
(are reserv) 180 698 T
(ed and are not a) 226.79 698 T
(v) 302.52 698 T
(ailable for assignment.) 308.22 698 T
(Implementation:) 90 670 T
(UltraSP) 180 670 T
(ARC-II uses the implementation code 0011 \050he) 216.9 670 T
(x\051) 444.02 670 T
3 14 Q
(14-15. Reser) 72 626.67 T
(v) 145.72 626.67 T
(ed) 152.58 626.67 T
(16. IU deferr) 72 576.67 T
(ed-trap queue) 149.11 576.67 T
4 12 Q
(Description:) 90 542 T
(the e) 180 542 T
(xistence, contents, and operation of an IU deferred-trap queue are) 202.81 542 T
(implementation-dependent; it is not visible to user application programs) 180 528 T
(under normal operating conditions.) 180 514 T
(Implementation:) 90 486 T
(UltraSP) 180 486 T
(ARC-II does not implement a deferred-trap queue.) 216.9 486 T
3 14 Q
(17. Reser) 72 442.67 T
(v) 127.06 442.67 T
(ed) 133.92 442.67 T
(18. Nonstandard IEEE 754-1985 r) 72 392.67 T
(esults) 275.15 392.67 T
4 12 Q
(Description:) 90 358 T
(bit 22 of the FSR, FSR_nonstandard_fp \050NS\051, when set to 1, causes the) 180 358 T
(FPU) 180 344 T
(to) 204.74 344 T
(produce) 216.82 344 T
(implementation-de\336ned) 258.2 344 T
(results) 375.6 344 T
(that) 409.67 344 T
(may) 430.4 344 T
(not) 453.8 344 T
(correspond) 471.88 344 T
(to) 527.93 344 T
(IEEE Standard 754-1985.) 180 330 T
(Implementation:) 90 302 T
(if) 180 302 T
(FSR.NS) 190.31 302 T
(is) 232.97 302 T
(set) 243.95 302 T
(to) 260.26 302 T
(one,) 272.57 302 T
(the) 295.87 302 T
(subnormal) 313.51 302 T
(operand) 367.15 302 T
(and) 408.78 302 T
(results) 429.08 302 T
(cases) 463.39 302 T
(identi\336ed) 491.69 302 T
(for implementation dependenc) 180 288 T
(y #3 abo) 326.46 288 T
(v) 367.61 288 T
(e, are \337ushed to zero.) 373.43 288 T
3 14 Q
(19. FPU v) 72 244.67 T
(ersion, FSR.v) 130.58 244.67 T
(er) 210.94 244.67 T
4 12 Q
(Description:) 90 210 T
(bits 19:17 of the FSR, FSR.v) 180 210 T
(er) 318.85 210 T
(, identify one or more implementations of) 327.7 210 T
(the FPU architecture.) 180 196 T
(Implementation:) 90 168 T
(on UltraSP) 180 168 T
(ARC-II the FSR.VER \336eld is set to zero.) 231.9 168 T
3 14 Q
(20-21. Reser) 72 124.67 T
(v) 145.72 124.67 T
(ed) 152.58 124.67 T
FMENDPAGE
%%EndPage: "94" 94
%%Page: "95" 95
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(95) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(22. FPU TEM, cexc, and aexc) 72 710.67 T
4 12 Q
(Description:) 90 676 T
(an implementation may choose to implement the TEM, ce) 180 676 T
(xc, and ae) 458.8 676 T
(xc) 506.93 676 T
(\336elds) 180 662 T
(in) 208.56 662 T
(hardw) 220.45 662 T
(are) 250.31 662 T
(in) 267.52 662 T
(either) 279.4 662 T
(of) 309.28 662 T
(tw) 321.83 662 T
(o) 333.71 662 T
(w) 342.26 662 T
(ays) 350.81 662 T
(\050see) 369.35 662 T
(section) 391.23 662 T
(5.1.7.11) 427.77 662 T
(of) 469.33 662 T
(SP) 481.88 662 T
(ARC-V9) 494.11 662 T
(Architecture Manual for details\051.) 180 648 T
(Implementation:) 90 620 T
(UltraSP) 180 620 T
(ARC-II) 216.9 620 T
(implements) 256.41 620 T
(the) 315.27 620 T
(TEM,) 332.79 620 T
(ce) 363.97 620 T
(xc) 374.45 620 T
(and) 388.63 620 T
(ae) 408.81 620 T
(xc) 419.28 620 T
(\336elds) 433.46 620 T
(in) 462.32 620 T
(conformance) 474.51 620 T
(to IEEE Std 754-1985.) 180 606 T
3 14 Q
(23. Floating-point traps) 72 562.67 T
4 12 Q
(Description:) 90 528 T
(\337oating) 180 528 T
(point) 219.65 528 T
(traps) 247.3 528 T
(may) 273.61 528 T
(be) 297.26 528 T
(precise) 311.57 528 T
(or) 348.53 528 T
(deferred.) 361.51 528 T
(If) 407.46 528 T
(deferred,) 418.43 528 T
(a) 464.39 528 T
(\337oating) 472.7 528 T
(point) 512.35 528 T
(deferred-trap queue \050FQ\051 must be present.) 180 514 T
(Implementation:) 90 486 T
(UltraSP) 180 486 T
(ARC-II \337oating-point traps are precise and it does not implement) 216.9 486 T
(an FQ.) 180 472 T
3 14 Q
(24. FPU deferr) 72 428.67 T
(ed-trap queue \050FQ\051) 160.77 428.67 T
4 12 Q
(Description:) 90 394 T
(the) 180 394 T
(presence,) 197.21 394 T
(contents) 244.72 394 T
(of,) 287.26 394 T
(and) 302.8 394 T
(operations) 322.67 394 T
(on) 375.2 394 T
(the) 389.74 394 T
(\337oating-point) 406.95 394 T
(deferred-trap) 474.83 394 T
(queue \050FQ\051 are implementation-dependent.) 180 380 T
(Implementation:) 90 352 T
(UltraSP) 180 352 T
(ARC-II does not implement an FQ.) 216.9 352 T
3 14 Q
(25. RDPR of FQ with nonexistent FQ) 72 308.67 T
4 12 Q
(Description:) 90 274 T
(on implementations without a \337oating-point queue, an attempt to read the) 180 274 T
(FQ with an RDPR instruction shall cause either an ille) 180 260 T
(g) 440.81 260 T
(al_instruction) 446.75 260 T
(e) 180 246 T
(xception or an fp_e) 185.15 246 T
(xception_other e) 277.94 246 T
(xception with FSR.ftt set to 4) 358.08 246 T
(\050sequence_error\051.) 180 232 T
(Implementation:) 90 204 T
(attempting to read the FQ with a RDPR instruction causes an) 172.33 204 T
(ille) 180 190 T
(g) 195.16 190 T
(al_instruction e) 201.1 190 T
(xception.) 275.24 190 T
3 14 Q
(26-28. Reser) 72 146.67 T
(v) 145.72 146.67 T
(ed) 152.58 146.67 T
FMENDPAGE
%%EndPage: "95" 95
%%Page: "96" 96
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(96) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 14 Q
(29. Addr) 72 710.67 T
(ess space identi\336er \050ASI\051 de\336nitions) 124.64 710.67 T
4 12 Q
(Description:) 90 676 T
(the follo) 180 676 T
(wing ASI assignments are implementation-dependent: restricted) 220.03 676 T
(ASIs \050all v) 180 662 T
(alues he) 231.7 662 T
(x\051 00..03, 05..0B, 0D..0F) 270.5 662 T
(, 12..17, and 1A..7F; and unre-) 389.88 662 T
(stricted ASIs C0..FF) 180 648 T
(.) 277.72 648 T
(Implementation:) 90 620 T
(UltraSP) 180 620 T
(ARC-II assigns the follo) 216.9 620 T
(wing implementation-dependent ASI v) 334.26 620 T
(al-) 520.94 620 T
(ues.) 180 606 T
(restricted ASI v) 90 578 T
(alues \050all v) 165.68 578 T
(alues he) 218.04 578 T
(x\051:) 256.85 578 T
(14,) 93 550 T
(15,) 110.9 550 T
(1C,) 128.8 550 T
(1D,) 148.71 550 T
(24,) 169.28 550 T
(2C,) 187.18 550 T
(45,) 207.09 550 T
(46,) 224.99 550 T
(47,) 242.89 550 T
(48,) 260.79 550 T
(49,) 278.7 550 T
(4A,) 296.6 550 T
(4B,) 317.17 550 T
(4C,) 337.07 550 T
(4D,) 356.98 550 T
(4E,) 377.55 550 T
(50,) 396.78 550 T
(51,) 414.68 550 T
(52,) 432.58 550 T
(53,) 450.49 550 T
(54,) 468.39 550 T
(55,) 486.29 550 T
(56,) 504.2 550 T
(57,) 522.1 550 T
(58, 59, 5A, 5B, 5C, 5D, 5E, 5F) 180 536 T
(, 66, 67, 6E, 6F) 328.38 536 T
(, 70, 71, 76, 77, 78, 79, 7E,) 401.42 536 T
(7F) 180 522 T
(unrestricted ASI v) 90 494 T
(alues \050all v) 177.68 494 T
(alues he) 230.04 494 T
(x\051:) 268.85 494 T
(C0,) 90 466 T
(C1,) 109.66 466 T
(C2,) 129.32 466 T
(C3,) 148.98 466 T
(C4,) 168.64 466 T
(C5,) 188.3 466 T
(C8,) 207.96 466 T
(C9,) 227.63 466 T
(CA,) 247.29 466 T
(CB,) 269.61 466 T
(CC,) 291.28 466 T
(CD,) 312.94 466 T
(D0,) 335.27 466 T
(D1,) 355.59 466 T
(D2,) 375.91 466 T
(D3,) 396.23 466 T
(D8,) 416.55 466 T
(D9,) 436.87 466 T
(D) 457.19 466 T
(A,) 465.38 466 T
(DB,) 479.7 466 T
(E0,) 502.02 466 T
(E1,) 521.01 466 T
(F0, F1, F8, F9) 180 452 T
3 14 Q
(30. ASI addr) 72 408.67 T
(ess decoding) 148.37 408.67 T
4 12 Q
(Description:) 90 374 T
(an implementation may choose to decode only a subset of the 8-bit ASI) 180 374 T
(speci\336er;) 180 360 T
(ho) 226.89 360 T
(we) 238.59 360 T
(v) 252.28 360 T
(er) 258.1 360 T
(,) 266.94 360 T
(it) 272.84 360 T
(shall) 282.4 360 T
(decode) 307.97 360 T
(at) 344.85 360 T
(least) 356.4 360 T
(enough) 381.3 360 T
(of) 419.52 360 T
(the) 432.41 360 T
(ASI) 449.97 360 T
(to) 472.19 360 T
(distinguish) 484.42 360 T
(ASI_PRIMAR) 180 346 T
(Y) 250.56 346 T
(,) 257.68 346 T
( ASI_PRIMAR) 180 332 T
(Y_LITTLE,) 253.56 332 T
(ASI_AS_IF_USER_PRIMAR) 180 318 T
(Y) 325.24 318 T
(,) 332.35 318 T
(ASI_AS_IF_USER_PRIMAR) 180 304 T
(Y_LITTLE,) 325.24 304 T
(ASI_PRIMAR) 180 290 T
(Y_NOF) 250.56 290 T
(A) 288.34 290 T
(UL) 296.34 290 T
(T) 311.23 290 T
(,) 317.68 290 T
(ASI_PRIMAR) 180 276 T
(Y_NOF) 250.56 276 T
(A) 288.34 276 T
(UL) 296.34 276 T
(T_LITTLE,) 311.23 276 T
(ASI_SECOND) 180 262 T
(AR) 252.85 262 T
(Y) 268.74 262 T
(,) 275.86 262 T
(ASI_SECOND) 180 248 T
(AR) 252.85 248 T
(Y_LITTLE,) 268.74 248 T
(ASI_AS_IF_USER_SECOND) 180 234 T
(AR) 327.53 234 T
(Y) 343.42 234 T
(,) 350.53 234 T
(ASI_AS_IF_USER_SECOND) 180 220 T
(AR) 327.53 220 T
(Y_LITTLE,) 343.42 220 T
(ASI_SECOND) 180 206 T
(AR) 252.85 206 T
(Y_NOF) 268.74 206 T
(A) 306.52 206 T
(UL) 314.52 206 T
(T) 329.41 206 T
(, and) 335.86 206 T
(ASI_SECOND) 180 192 T
(AR) 252.85 192 T
(Y_NOF) 268.74 192 T
(A) 306.52 192 T
(UL) 314.52 192 T
(T_LITTLE.) 329.41 192 T
(If ASI_NUCLEUS and ASI_NUCLEUS_LITTLE are supported \050impl.) 180 178 T
(dep. #124\051, the) 180 164 T
(y must be decoded also. Finally) 251.81 164 T
(, an implementation must) 403.02 164 T
(al) 180 150 T
(w) 188.54 150 T
(ays decode ASI bit<7> while PST) 197.09 150 T
(A) 359.83 150 T
(TE.PRIV = 0, so that an attempt by) 367.16 150 T
(nonpri) 180 136 T
(vile) 211.03 136 T
(ged softw) 228.85 136 T
(are to access a restricted ASI will al) 275.72 136 T
(w) 447.89 136 T
(ays cause a) 456.43 136 T
(pri) 180 122 T
(vile) 193.03 122 T
(ged_action e) 210.85 122 T
(xception.) 271.66 122 T
(Implementation:) 90 94 T
(UltraSP) 180 94 T
(ARC-II decodes the entire 8-bit ASI speci\336er) 216.9 94 T
(.) 434.2 94 T
FMENDPAGE
%%EndPage: "96" 96
%%Page: "97" 97
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(97) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(31. Catastr) 72 682.67 T
(ophic err) 137.84 682.67 T
(or exceptions) 192.41 682.67 T
4 12 Q
(Description:) 90 648 T
(the causes and ef) 180 648 T
(fects of catastrophic error e) 261.34 648 T
(xceptions are implementation-) 392.44 648 T
(dependent. The) 180 634 T
(y may cause precise, deferred or disrupting traps.) 253.8 634 T
(Implementation:) 90 606 T
(UltraSP) 180 606 T
(ARC-II catastrophic error e) 216.9 606 T
(xceptions cause deferred traps. The) 349.01 606 T
(PST) 180 592 T
(A) 199.56 592 T
(TE.RED bit is not automatically set in hardw) 206.89 592 T
(are for an) 423.43 592 T
(y catastrophic) 469.22 592 T
(error e) 180 578 T
(xceptions other than when trapping to MAXTL-1.) 211.46 578 T
3 14 Q
(32. Deferr) 72 534.67 T
(ed traps) 132.38 534.67 T
4 12 Q
(Description:) 90 500 T
(whether an) 180 500 T
(y deferred traps \050and associated deferred-trap queues\051 are) 232.8 500 T
(present is implementation-dependent.) 180 486 T
(Implementation:) 90 458 T
(UltraSP) 180 458 T
(ARC-II may encounter deferred traps during memory accesses.) 216.9 458 T
(Such errors lead to termination of the currently e) 180 444 T
(x) 413.77 444 T
(ecuting process or result) 419.59 444 T
(in) 180 430 T
(a) 192.26 430 T
(system) 200.51 430 T
(reset) 236.77 430 T
(if) 262.34 430 T
(system) 272.6 430 T
(state) 308.86 430 T
(has) 333.77 430 T
(been) 352.69 430 T
(corrupted.) 378.27 430 T
(Error) 430.18 430 T
(logging) 458.42 430 T
(informa-) 498.01 430 T
(tion allo) 180 416 T
(ws softw) 219.37 416 T
(are to determine if the system state has been corrupted.) 262.25 416 T
3 14 Q
(33. T) 72 372.67 T
(rap pr) 101.3 372.67 T
(ecision) 139.55 372.67 T
4 12 Q
(Description:) 90 338 T
(e) 180 338 T
(xceptions that occur as the result of program e) 185.15 338 T
(x) 406.92 338 T
(ecution may be precise or) 412.74 338 T
(deferred, although it is recommended that such e) 180 324 T
(xceptions be precise.) 413.77 324 T
(Examples include mem_address_not_aligned and di) 180 310 T
(vision_by_zero.) 429.67 310 T
(Implementation:) 90 282 T
(all of the e) 180 282 T
(xceptions listed in the SP) 230.81 282 T
(ARC-V9 Architecture Manual section) 351.05 282 T
(7.3.5, item \0502\051 are precise with the e) 180 268 T
(xception of instruction_access_error) 353.11 268 T
(,) 527.26 268 T
(which is deferred.) 180 254 T
3 14 Q
(34. Interrupt clearing) 72 210.67 T
4 12 Q
(Description:) 90 176 T
(ho) 180 176 T
(w) 191.7 176 T
(quickly) 202.9 176 T
(a) 241.45 176 T
(processor) 249.31 176 T
(responds) 297.84 176 T
(to) 343.04 176 T
(an) 354.91 176 T
(interrupt) 368.78 176 T
(request) 412.65 176 T
(and) 449.85 176 T
(the) 469.71 176 T
(method) 486.92 176 T
(by) 525.46 176 T
(which an interrupt request is remo) 180 162 T
(v) 344.12 162 T
(ed are implementation-dependent.) 349.94 162 T
(Implementation:) 90 134 T
(The response time to interrupt is dependent the acti) 180 134 T
(vity the processor is) 425.66 134 T
(e) 180 120 T
(x) 185.15 120 T
(ecuting at the time the interrupt is recei) 190.97 120 T
(v) 378.97 120 T
(ed \050e.g., whether e) 384.79 120 T
(x) 473.24 120 T
(ecuting a) 479.06 120 T
(trap) 180 106 T
(handler) 201.58 106 T
(with) 240.48 106 T
(PST) 264.74 106 T
(A) 284.3 106 T
(TE.IE=0,) 291.63 106 T
(etc.\051.) 339.31 106 T
(The) 366.21 106 T
(interrupt) 387.79 106 T
(request) 432.04 106 T
(is) 469.61 106 T
(remo) 480.54 106 T
(v) 505.02 106 T
(ed) 510.83 106 T
(by) 525.08 106 T
FMENDPAGE
%%EndPage: "97" 97
%%Page: "98" 98
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(98) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(clearing) 180 712 T
(a) 221.57 712 T
(bit) 229.82 712 T
(in) 245.4 712 T
(the) 257.66 712 T
(implementation-dependent) 275.24 712 T
(interrupt) 406.81 712 T
(v) 451.05 712 T
(ector) 456.87 712 T
(recei) 483.78 712 T
(v) 506.79 712 T
(e) 512.61 712 T
(re) 520.86 712 T
(g-) 530 712 T
(ister) 180 698 T
(.) 200 698 T
3 14 Q
(35. Implementation-dependent traps) 72 654.67 T
4 12 Q
(Description:) 90 620 T
(trap type \050TT\051 v) 180 620 T
(alues 060\050he) 256.68 620 T
(x\051..07f\050he) 317.48 620 T
(x\051 are reserv) 364.62 620 T
(ed for implementation-) 424.4 620 T
(dependent) 180 606 T
(e) 231.81 606 T
(xceptions.) 236.96 606 T
(The) 288.44 606 T
(e) 309.59 606 T
(xistence) 314.74 606 T
(of) 356.55 606 T
(implementation_dependent_n) 369.04 606 T
(traps) 514.18 606 T
(and whether an) 180 592 T
(y that do e) 253.13 592 T
(xist are precise, deferred, or disrupting is imple-) 303.28 592 T
(mentation-dependent.) 180 578 T
(Implementation:) 90 550 T
(the follo) 180 550 T
(wing implementation-dependent trap types are implemented on) 220.03 550 T
(UltraSP) 180 536 T
(ARC-II.) 216.9 536 T
189 506.8 144 506.8 2 L
0.6 H
0 Z
N
3 F
(TT \050hex\051) 144 508 T
267.34 506.8 216 506.8 2 L
N
(Exception) 216 508 T
443.32 506.8 396 506.8 2 L
N
(Category) 396 508 T
4 F
(060) 144 480 T
(interrupt_v) 216 480 T
(ector) 269.15 480 T
(disrupting) 396 480 T
(061) 144 466 T
(P) 216 466 T
(A_w) 221.57 466 T
(atchpoint) 244.78 466 T
(disrupting) 396 466 T
(062) 144 452 T
(V) 216 452 T
(A_w) 223.04 452 T
(atchpoint) 246.25 452 T
(disrupting) 396 452 T
(063) 144 438 T
(corrected_ECC_error) 216 438 T
(disrupting) 396 438 T
(064..067) 144 424 T
(f) 216 424 T
(ast_instruction_access_MMU_miss) 219.88 424 T
(precise) 396 424 T
(068..06B) 144 410 T
(f) 216 410 T
(ast_data_access_MMU_miss) 219.88 410 T
(precise) 396 410 T
(06C..06F) 144 396 T
(f) 216 396 T
(ast_data_access_protection) 219.88 396 T
(precise) 396 396 T
3 14 Q
(36. T) 72 352.67 T
(rap priorities) 101.3 352.67 T
4 12 Q
(Description:) 90 318 T
(the priorities of the particular traps are relati) 180 318 T
(v) 391.98 318 T
(e and are implementation-) 397.8 318 T
(dependent, because a future v) 180 304 T
(ersion of the architecture may de\336ne ne) 322.1 304 T
(w) 511.75 304 T
(traps, and implementations may de\336ne implementation-dependent traps) 180 290 T
(that establish ne) 180 276 T
(w relati) 257.03 276 T
(v) 293.05 276 T
(e priorities.) 298.87 276 T
(Implementation:) 90 248 T
(UltraSP) 180 248 T
(ARC-II traps are prioritized relati) 216.9 248 T
(v) 377.89 248 T
(e to each other according to the) 383.71 248 T
(relati) 180 234 T
(v) 204.36 234 T
(e priorities in the SP) 210.18 234 T
(ARC-V9 Manual.) 307.08 234 T
3 14 Q
(37. Reset trap) 72 190.67 T
4 12 Q
(Description:) 90 156 T
(some of a processor\325) 180 156 T
(s beha) 278.98 156 T
(vior during a reset trap is implementation-) 309.06 156 T
(dependent.) 180 142 T
(Implementation:) 90 114 T
(UltraSP) 180 114 T
(ARC-II conforms to the required beha) 216.9 114 T
(vior during a reset trap.) 400.28 114 T
(Unspeci\336ed) 180 100 T
(beha) 240.02 100 T
(vior) 262.43 100 T
(is) 284.46 100 T
(either) 295.16 100 T
(de\336ned) 325.18 100 T
(during) 363.2 100 T
(reset) 397.23 100 T
(or) 422.58 100 T
(speci\336ed) 435.27 100 T
(as) 480.62 100 T
(requiring) 493.31 100 T
FMENDPAGE
%%EndPage: "98" 98
%%Page: "99" 99
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(99) 530 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(initialization.) 180 712 T
3 14 Q
(38. Effect of r) 72 668.67 T
(eset trap on implementation-dependent r) 153.38 668.67 T
(egisters) 397.33 668.67 T
4 12 Q
(Description:) 90 634 T
(implementation-dependent) 180 634 T
(re) 311.54 634 T
(gisters) 320.68 634 T
(may) 354.9 634 T
(or) 378.45 634 T
(may) 391.33 634 T
(not) 414.88 634 T
(be) 433.1 634 T
(af) 447.32 634 T
(fected) 456.34 634 T
(by) 488.54 634 T
(the) 503.43 634 T
(v) 520.98 634 T
(ar-) 526.68 634 T
(ious reset traps.) 180 620 T
(Implementation:) 90 592 T
(Implementation-dependent) 180 592 T
(re) 312.14 592 T
(gisters) 321.28 592 T
(on) 355.43 592 T
(UltraSP) 370.26 592 T
(ARC-II) 407.16 592 T
(either) 446.64 592 T
(ha) 476.79 592 T
(v) 487.88 592 T
(e) 493.7 592 T
(de\336ned) 501.85 592 T
(beha) 180 578 T
(vior during reset traps or are speci\336ed as requiring initialization.) 202.42 578 T
3 14 Q
(39. Entering err) 72 534.67 T
(or_state on implementation-dependent err) 167.79 534.67 T
(ors) 420.67 534.67 T
4 12 Q
(Description:) 90 500 T
(the processor may enter error_state when an implementation-dependent) 180 500 T
(error condition occurs.) 180 486 T
(Implementation:) 90 458 T
(UltraSP) 180 458 T
(ARC-II enters error_state only by trapping when TL = MAXTL.) 216.9 458 T
(An) 180 444 T
(y type of trap may cause this.) 194.48 444 T
3 14 Q
(40. Err) 72 400.67 T
(or_state pr) 114.52 400.67 T
(ocessor state) 179.97 400.67 T
4 12 Q
(Description:) 90 366 T
(what) 180 366 T
(occurs) 206.06 366 T
(after) 240.11 366 T
(error_state) 264.83 366 T
(is) 318.87 366 T
(entered) 329.6 366 T
(is) 367.65 366 T
(implementation-dependent,) 378.39 366 T
(b) 512.77 366 T
(ut) 518.53 366 T
(it) 530.6 366 T
(is) 180 352 T
(recommended) 190.52 352 T
(that) 261.03 352 T
(as) 281.55 352 T
(much) 294.06 352 T
(processor) 323.25 352 T
(state) 371.75 352 T
(as) 396.27 352 T
(possible) 408.79 352 T
(be) 450.64 352 T
(preserv) 464.49 352 T
(ed) 499.63 352 T
(upon) 513.48 352 T
(entry to error_state.) 180 338 T
(Implementation:) 90 310 T
(Entering error_state causes UltraSP) 180 310 T
(ARC-II to trigger a w) 349.86 310 T
(atchdog_reset) 453.72 310 T
(trap. As much state as possible is preserv) 180 296 T
(ed during this action.) 377.12 296 T
3 14 Q
(41. Reser) 72 252.67 T
(v) 127.06 252.67 T
(ed) 133.92 252.67 T
(42. FLUSH instruction) 72 202.67 T
4 12 Q
(Description:) 90 168 T
(if \337ush is not implemented in hardw) 180 168 T
(are, it causes an ille) 353.88 168 T
(g) 448.01 168 T
(al_instruction) 453.95 168 T
(e) 180 154 T
(xception and its function is performed by system softw) 185.15 154 T
(are. Whether) 449 154 T
(FLUSH traps is implementation-dependent.) 180 140 T
(Implementation:) 90 112 T
(UltraSP) 180 112 T
(ARC-II implements FLUSH in hardw) 216.9 112 T
(are and it can cause a) 398.77 112 T
(data_access_e) 180 98 T
(xception if the page is mapped with side ef) 247.79 98 T
(fects or no-f) 453.46 98 T
(ault-) 511.98 98 T
FMENDPAGE
%%EndPage: "99" 99
%%Page: "100" 100
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(100) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(only bits set, virtual address out of range, pri) 180 712 T
(vile) 394.34 712 T
(ge violation, or a) 412.16 712 T
(data_access_MMU_miss trap.) 180 698 T
3 14 Q
(43. Reser) 72 654.67 T
(v) 127.06 654.67 T
(ed) 133.92 654.67 T
(44. Data access FPU trap) 72 604.67 T
4 12 Q
(Description:) 90 570 T
(if a load \337oating-point instruction traps with an) 180 570 T
(y type of access error) 406.81 570 T
(e) 180 556 T
(xception, the contents of the destination \337oating-point re) 185.15 556 T
(gister\050s\051 either) 456.95 556 T
(remain unchanged or are unde\336ned.) 180 542 T
(Implementation:) 90 514 T
(access error e) 180 514 T
(xceptions on \337oating-point load instructions lea) 245.11 514 T
(v) 473.87 514 T
(e the desti-) 479.69 514 T
(nation \337oating-point re) 180 500 T
(gister contents unchanged.) 290.48 500 T
3 14 Q
(45-46. Reser) 72 456.67 T
(v) 145.72 456.67 T
(ed) 152.58 456.67 T
(47. RD) 72 406.67 T
(ASR) 112.73 406.67 T
4 12 Q
(Description:) 90 372 T
(RD) 180 372 T
(ASR instructions with rd in the range 16..31 are a) 196.19 372 T
(v) 434.26 372 T
(ailable for imple-) 439.96 372 T
(mentation-dependent uses \050impl. dep #8\051. F) 180 358 T
(or an RD) 388.8 358 T
(ASR instruction with) 432.31 358 T
(rs1 in the range 16..31, the follo) 180 344 T
(wing are implementation-dependent: the) 333.35 344 T
(interpretation of bits 13:0 and 29:25 in the instruction, whether the instruc-) 180 330 T
(tion is pri) 180 316 T
(vile) 225.71 316 T
(ged \050impl. dep. #9\051, and whether it causes an) 243.53 316 T
(ille) 180 302 T
(g) 195.16 302 T
(al_instruction trap.) 201.1 302 T
(Implementation:) 90 274 T
(the bit \336elds speci\336ed abo) 180 274 T
(v) 305.15 274 T
(e are not used for UltraSP) 310.97 274 T
(ARC-II implementa-) 434.17 274 T
(tion-dependent) 180 260 T
(RD) 254.84 260 T
(ASR) 271.02 260 T
(instructions.) 297.21 260 T
(Reads) 359.07 260 T
(of) 391.24 260 T
(unused) 404.09 260 T
(rs1) 440.93 260 T
(v) 458.45 260 T
(alues) 464.14 260 T
(and) 491.65 260 T
(reads) 511.83 260 T
(of write-only implementation-dependent ASRs cause ille) 180 246 T
(g) 453.46 246 T
(al_instruction) 459.4 246 T
(traps.) 180 232 T
3 14 Q
(48. WRASR) 72 188.67 T
4 12 Q
(Description:) 90 154 T
(WRASR instructions with rd in the range 16..31 are a) 180 154 T
(v) 437.4 154 T
(ailable for imple-) 443.1 154 T
(mentation-dependent uses \050impl. dep. #8\051. F) 180 140 T
(or a WRASR instruction with) 391.8 140 T
(rd in the range 16..31, the follo) 180 126 T
(wing are implementation-dependent: the) 328.68 126 T
(interpretation) 180 112 T
(of) 247.18 112 T
(bits) 259.69 112 T
(18:0) 279.55 112 T
(in) 303.41 112 T
(the) 315.26 112 T
(instruction,) 332.45 112 T
(the) 389.3 112 T
(operation\050s\051) 406.49 112 T
(performed) 466.99 112 T
(\050for) 519.49 112 T
(e) 180 98 T
(xample, xor\051 to generate the v) 185.15 98 T
(alue written to the ASR, whether the) 328.81 98 T
FMENDPAGE
%%EndPage: "100" 100
%%Page: "101" 101
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(101) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(instruction is pri) 180 712 T
(vile) 258.37 712 T
(ged \050impl. dep. #9\051, and whether it causes an) 276.19 712 T
(ille) 180 698 T
(g) 195.16 698 T
(al_instruction trap.) 201.1 698 T
(Implementation:) 90 670 T
(UltraSP) 180 670 T
(ARC-II does not interpret bits 18:0 of the WRASR instruction.) 216.9 670 T
(Using WRASR to the SET_SOFTINT and CLEAR_SOFTINT ASRs will) 180 656 T
(set and clear \050respecti) 180 642 T
(v) 283.99 642 T
(ely\051 bits in the SOFTINT_REG ASR. Writes of the) 289.81 642 T
(unused ASR v) 180 628 T
(alues cause ille) 249.04 628 T
(g) 321.5 628 T
(al_instruction traps.) 327.44 628 T
3 14 Q
(49-54. Reser) 72 584.67 T
(v) 145.72 584.67 T
(ed) 152.58 584.67 T
(55. Floating-point under\337o) 72 534.67 T
(w detection) 232.5 534.67 T
4 12 Q
(Description:) 90 500 T
(whether) 180 500 T
(\322tininess\323) 221.33 500 T
(\050in) 271.33 500 T
(IEEE) 287.33 500 T
(754) 316 500 T
(terms\051) 336.67 500 T
(is) 370.01 500 T
(detected) 380.69 500 T
(before) 423.34 500 T
(or) 456.67 500 T
(after) 469.34 500 T
(rounding) 493.99 500 T
(is implementation-dependent. It is recommended that tininess be detected) 180 486 T
(before rounding.) 180 472 T
(Implementation:) 90 444 T
(UltraSP) 180 444 T
(ARC-II detects under\337o) 216.9 444 T
(w before rounding.) 332.58 444 T
3 14 Q
(56-100. Reser) 72 400.67 T
(v) 152.72 400.67 T
(ed) 159.58 400.67 T
(101. Maximum trap le) 72 350.67 T
(v) 204.78 350.67 T
(el) 211.64 350.67 T
4 12 Q
(Description:) 90 316 T
(it is implementation-dependent ho) 180 316 T
(w man) 344.03 316 T
(y additional le) 376.18 316 T
(v) 444.54 316 T
(els, if an) 450.36 316 T
(y) 491.17 316 T
(, past) 496.39 316 T
(le) 180 302 T
(v) 188.36 302 T
(el 4 are supported.) 194.18 302 T
(Implementation:) 90 274 T
(UltraSP) 180 274 T
(ARC-II implements 5 trap le) 216.9 274 T
(v) 354.59 274 T
(els.) 360.41 274 T
3 14 Q
(102. Clean windo) 72 230.67 T
(w trap) 174.93 230.67 T
4 12 Q
(Description:) 90 196 T
(an implementation may choose either to implement automatic \322cleaning\323) 180 196 T
(of re) 180 182 T
(gister windo) 202.14 182 T
(ws in hardw) 261.5 182 T
(are, or generate a clean_windo) 320.04 182 T
(w trap, when) 466.68 182 T
(needed, for windo) 180 168 T
(w\050s\051 to be cleaned by softw) 266.68 168 T
(are.) 398.86 168 T
(Implementation:) 90 140 T
(UltraSP) 180 140 T
(ARC-II cleans re) 216.9 140 T
(gister windo) 298.69 140 T
(ws by generating a clean_windo) 358.06 140 T
(w) 512.39 140 T
(trap for windo) 180 126 T
(ws to be cleaned by softw) 248.35 126 T
(are.) 372.54 126 T
FMENDPAGE
%%EndPage: "101" 101
%%Page: "102" 102
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(102) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 14 Q
(103. Pr) 72 710.67 T
(efetch instructions) 114.52 710.67 T
4 12 Q
(Description:) 90 676 T
(the follo) 180 676 T
(wing aspects of the PREFETCH and PREFETCHA instructions) 220.03 676 T
(are implementation-dependent: \0501\051 whether the) 180 662 T
(y ha) 405.77 662 T
(v) 425.86 662 T
(e an observ) 431.68 662 T
(able ef) 486.02 662 T
(fect) 518.04 662 T
(in pri) 180 648 T
(vile) 205.37 648 T
(ged code; \0502\051 whether the) 223.19 648 T
(y can cause a data_access_MMU_miss) 345.64 648 T
(e) 180 634 T
(xception; \0503\051 the attrib) 185.15 634 T
(utes of the block of memory prefetched: its size) 292.56 634 T
(\050minimum = 64 bytes\051 and its alignment \050minimum = 64-byte alignment\051;) 180 620 T
(\0504\051 whether each v) 180 606 T
(ariant is implemented as a NOP) 269.33 606 T
(, with its full semantics,) 420.31 606 T
(or) 180 592 T
(with) 192.86 592 T
(common-case) 217.07 592 T
(prefetching) 286.58 592 T
(semantics;) 344.1 592 T
(\0505\051) 397.63 592 T
(whether) 414.49 592 T
(and) 456.01 592 T
(ho) 476.21 592 T
(w) 487.91 592 T
(v) 499.44 592 T
(ariants) 505.14 592 T
(16..31 are implemented.) 180 578 T
(Implementation:) 90 550 T
(on UltraSP) 180 550 T
(ARC-II, PREFETCH and PREFETCHA ha) 231.9 550 T
(v) 440.66 550 T
(e the same observ-) 446.48 550 T
(able ef) 180 536 T
(fect as a NOP in both pri) 212.02 536 T
(vile) 331.03 536 T
(ged and nonpri) 348.85 536 T
(vile) 420.54 536 T
(ged modes.) 438.36 536 T
3 14 Q
(104. VER.manuf) 72 492.67 T
4 12 Q
(Description:) 90 458 T
(VER.manuf) 180 458 T
(contains) 240.49 458 T
(a) 283.33 458 T
(16-bit) 291.49 458 T
(semiconductor) 322.99 458 T
(manuf) 396.48 458 T
(acturer) 427.02 458 T
(code.) 463.17 458 T
(This) 491.66 458 T
(\336eld) 515.83 458 T
(is optional, and if not present reads as zero. VER.manuf may indicate the) 180 444 T
(original supplier of a second-sourced chip in cases in) 180 430 T
(v) 434.14 430 T
(olving mask-le) 439.9 430 T
(v) 511.26 430 T
(el) 517.08 430 T
(second-sourcing. It is intended that the contents of VER.manuf track the) 180 416 T
(JEDEC semiconductor manuf) 180 402 T
(acturer code as closely as possible. If the) 323.2 402 T
(manuf) 180 388 T
(acturer does not ha) 210.54 388 T
(v) 301.27 388 T
(e a JEDEC semiconductor manuf) 307.09 388 T
(acturer code,) 466.94 388 T
(SP) 180 374 T
(ARC International will assign a VER.manuf v) 192.24 374 T
(alue.) 413.59 374 T
(Implementation:) 90 346 T
(UltraSP) 180 346 T
(ARC-II uses the manuf) 216.9 346 T
(acturer code 0017\050he) 328.43 346 T
(x\051) 429.54 346 T
3 14 Q
(105. TICK r) 72 302.67 T
(egister) 145.25 302.67 T
4 12 Q
(Description:) 90 268 T
(the) 180 268 T
(dif) 197.31 268 T
(ference) 210.34 268 T
(between) 248.28 268 T
(the) 290.91 268 T
(v) 308.21 268 T
(alues) 313.92 268 T
(read) 341.22 268 T
(from) 364.51 268 T
(the) 390.48 268 T
(TICK) 407.79 268 T
(re) 438.42 268 T
(gister) 447.57 268 T
(on) 476.87 268 T
(tw) 491.52 268 T
(o) 503.4 268 T
(reads) 512.04 268 T
(should re\337ect the number of processor c) 180 254 T
(ycles e) 372.44 254 T
(x) 405.25 254 T
(ecuted between the reads.) 411.07 254 T
(If an accurate count cannot al) 180 240 T
(w) 321.49 240 T
(ays be returned, an inaccurac) 330.04 240 T
(y should be) 469.46 240 T
(small,) 180 226 T
(bounded,) 211.67 226 T
(and) 258.67 226 T
(documented.) 278.66 226 T
(An) 342.98 226 T
(implementation) 360.31 226 T
(my) 438.32 226 T
(implement) 456.32 226 T
(fe) 510.32 226 T
(wer) 519.34 226 T
(than 63 bits in TICK.counter; ho) 180 212 T
(we) 336.36 212 T
(v) 350.05 212 T
(er) 355.87 212 T
(, the counter as implemented must) 364.72 212 T
(be able to count for at least 10 years without o) 180 198 T
(v) 401.78 198 T
(er\337o) 407.6 198 T
(wing. An) 429.3 198 T
(y upper bits) 473.78 198 T
(not implemented must be read as zero.) 180 184 T
(Implementation:) 90 156 T
(UltraSP) 180 156 T
(ARC-II implements 63 bits of TICK.counter and re\337ects the num-) 216.9 156 T
(ber of processor clocks between reads.) 180 142 T
FMENDPAGE
%%EndPage: "102" 102
%%Page: "103" 103
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(103) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(106. IMPDEPn instructions) 72 710.67 T
4 12 Q
(Description:) 90 676 T
(the IMPDEP1 and IMPDEP2 instructions are completely implementation-) 180 676 T
(dependent. Implementation-dependent aspects include their operation, the) 180 662 T
(interpretation of bits 29:25 and 18:0 in their encodings, and which \050if an) 180 648 T
(y\051) 526.12 648 T
(e) 180 634 T
(xceptions the) 185.15 634 T
(y may cause.) 248.63 634 T
(Implementation:) 90 606 T
(UltraSP) 180 606 T
(ARC-II implements implementation-dependent instructions using) 216.9 606 T
(the follo) 180 592 T
(wing \336eld v) 220.03 592 T
(alues:) 277.07 592 T
(op) 72 564 T
(op3) 108 564 T
(opf) 180 564 T
(10) 72 536 T
(110110) 108 536 T
(010000000) 180 536 T
(10) 72 508 T
(110110) 108 508 T
(001010000) 180 508 T
(10) 72 494 T
(110110) 108 494 T
(001010001) 180 494 T
(10) 72 480 T
(110110) 108 480 T
(001010010) 180 480 T
(10) 72 466 T
(110110) 108 466 T
(001010011) 180 466 T
(10) 72 452 T
(110110) 108 452 T
(001010100) 180 452 T
(10) 72 438 T
(110110) 108 438 T
(001010101) 180 438 T
(10) 72 424 T
(110110) 108 424 T
(001010110) 180 424 T
(10) 72 410 T
(110110) 108 410 T
(001010111) 180 410 T
(10) 72 382 T
(110110) 108 382 T
(000111011) 180 382 T
(10) 72 368 T
(110110) 108 368 T
(000111010) 180 368 T
(10) 72 354 T
(110110) 108 354 T
(000111101) 180 354 T
(10) 72 340 T
(110110) 108 340 T
(001001101) 180 340 T
(10) 72 326 T
(110110) 108 326 T
(001001011) 180 326 T
(10) 72 298 T
(110110) 108 298 T
(000110001) 180 298 T
(10) 72 284 T
(110110) 108 284 T
(000110011) 180 284 T
(10) 72 270 T
(110110) 108 270 T
(000110101) 180 270 T
(10) 72 256 T
(110110) 108 256 T
(000110110) 180 256 T
(10) 72 242 T
(110110) 108 242 T
(000110111) 180 242 T
(10) 72 228 T
(110110) 108 228 T
(000111000) 180 228 T
(10) 72 214 T
(110110) 108 214 T
(000111001) 180 214 T
(10) 72 186 T
(110110) 108 186 T
(000011000) 180 186 T
(10) 72 172 T
(110110) 108 172 T
(000011010) 180 172 T
(10) 72 158 T
(110110) 108 158 T
(001001000) 180 158 T
(10) 72 130 T
(110110) 108 130 T
(001100000) 180 130 T
(10) 72 116 T
(110110) 108 116 T
(001100001) 180 116 T
(10) 72 102 T
(110110) 108 102 T
(001111110) 180 102 T
FMENDPAGE
%%EndPage: "103" 103
%%Page: "104" 104
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(104) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(10) 72 712 T
(110110) 108 712 T
(001111111) 180 712 T
(10) 72 698 T
(110110) 108 698 T
(001110100) 180 698 T
(10) 72 684 T
(110110) 108 684 T
(001110101) 180 684 T
(10) 72 670 T
(110110) 108 670 T
(001111000) 180 670 T
(10) 72 656 T
(110110) 108 656 T
(001111001) 180 656 T
(10) 72 642 T
(110110) 108 642 T
(001101010) 180 642 T
(10) 72 628 T
(110110) 108 628 T
(001101011) 180 628 T
(10) 72 614 T
(110110) 108 614 T
(001100110) 180 614 T
(10) 72 600 T
(110110) 108 600 T
( 001100111) 180 600 T
(10) 72 586 T
(110110) 108 586 T
(001111100) 180 586 T
(10) 72 572 T
(110110) 108 572 T
(001111101) 180 572 T
(10) 72 558 T
(110110) 108 558 T
(001100010) 180 558 T
(10) 72 544 T
(110110) 108 544 T
(001100011) 180 544 T
(10) 72 530 T
(110110) 108 530 T
(001110000) 180 530 T
(10) 72 516 T
(110110) 108 516 T
(001110001) 180 516 T
(10) 72 502 T
(110110) 108 502 T
(001101110) 180 502 T
(10) 72 488 T
(110110) 108 488 T
(001101111) 180 488 T
(10) 72 474 T
(110110) 108 474 T
(001101100) 180 474 T
(10) 72 460 T
(110110) 108 460 T
(001101101) 180 460 T
(10) 72 446 T
(110110) 108 446 T
( 001110010) 180 446 T
(10) 72 432 T
(110110) 108 432 T
(001110011) 180 432 T
(10) 72 418 T
(110110) 108 418 T
(001111010) 180 418 T
(10) 72 404 T
(110110) 108 404 T
(001111011) 180 404 T
(10) 72 390 T
(110110) 108 390 T
(001110110) 180 390 T
(10) 72 376 T
(110110) 108 376 T
(001110111) 180 376 T
(10) 72 362 T
(110110) 108 362 T
(001101000) 180 362 T
(10) 72 348 T
(110110) 108 348 T
(001101001) 180 348 T
(10) 72 334 T
(110110) 108 334 T
(001100100) 180 334 T
(10) 72 320 T
(110110) 108 320 T
(001100101) 180 320 T
(10) 72 292 T
(110110) 108 292 T
(000101000) 180 292 T
(10) 72 278 T
(110110) 108 278 T
(000101100) 180 278 T
(10) 72 264 T
(110110) 108 264 T
(000100000) 180 264 T
(10) 72 250 T
(110110) 108 250 T
(000100100) 180 250 T
(10) 72 236 T
(110110) 108 236 T
(000100010) 180 236 T
(10) 72 222 T
(110110) 108 222 T
(000100110) 180 222 T
(10) 72 208 T
(110110) 108 208 T
(000101010) 180 208 T
(10) 72 194 T
(110110) 108 194 T
(000101110) 180 194 T
(10) 72 166 T
(110110) 108 166 T
(000000000) 180 166 T
(10) 72 152 T
(110110) 108 152 T
(000000010) 180 152 T
(10) 72 138 T
(110110) 108 138 T
(000000100) 180 138 T
(10) 72 124 T
(110110) 108 124 T
(000000110) 180 124 T
(10) 72 110 T
(110110) 108 110 T
(000001000) 180 110 T
(10) 72 96 T
(110110) 108 96 T
(000001010) 180 96 T
FMENDPAGE
%%EndPage: "104" 104
%%Page: "105" 105
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(105) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(10) 72 698 T
(110110) 108 698 T
(000111110) 180 698 T
(10) 72 670 T
(110110) 108 670 T
(000010000) 180 670 T
(10) 72 656 T
(110110) 108 656 T
(000010010) 180 656 T
(10) 72 642 T
(110110) 108 642 T
(000010100) 180 642 T
3 14 Q
(107. Unimplemented LDD trap) 72 584.67 T
4 12 Q
(Description:) 90 550 T
(it) 180 550 T
(is) 189.55 550 T
(implementation-dependent) 200.43 550 T
(whether) 331.95 550 T
(LDD) 373.48 550 T
(and) 401.01 550 T
(LDD) 421.22 550 T
(A) 445.4 550 T
(are) 456.93 550 T
(implemented) 474.46 550 T
(in hardw) 180 536 T
(are. If not, an attempt to e) 222.2 536 T
(x) 346 536 T
(ecute either will cause an) 351.82 536 T
(unimplemented_LDD trap.) 180 522 T
(Implementation:) 90 494 T
(UltraSP) 180 494 T
(ARC-II implements LDD and LDD) 216.9 494 T
(A in hardw) 387.73 494 T
(are.) 441.6 494 T
3 14 Q
(108. Unimplemented STD trap) 72 450.67 T
4 12 Q
(Description:) 90 416 T
(it is implementation-dependent whether STD and STD) 180 416 T
(A are implemented) 442.16 416 T
(in hardw) 180 402 T
(are. If not, an attempt to e) 222.2 402 T
(x) 346 402 T
(ecute either will cause an) 351.82 402 T
(unimplemented_STD trap.) 180 388 T
(Implementation:) 90 360 T
(UltraSP) 180 360 T
(ARC-II implements STD and STD) 216.9 360 T
(A in hardw) 383.75 360 T
(are.) 437.62 360 T
3 14 Q
(109. LDDF_mem_addr) 72 316.67 T
(ess_not_aligned) 210.18 316.67 T
4 12 Q
(Description:) 90 282 T
(LDDF) 180 282 T
(and) 214.28 282 T
(LDDF) 234.56 282 T
(A) 265.01 282 T
(require) 276.62 282 T
(only) 313.56 282 T
(w) 337.84 282 T
(ord) 346.39 282 T
(alignment.) 365.33 282 T
(Ho) 419.28 282 T
(we) 433.65 282 T
(v) 447.34 282 T
(er) 453.16 282 T
(,) 462 282 T
(if) 467.95 282 T
(the) 478.24 282 T
(ef) 495.85 282 T
(fecti) 504.88 282 T
(v) 525.9 282 T
(e) 531.72 282 T
(address is w) 180 268 T
(ord-aligned b) 238.54 268 T
(ut not double) 302.62 268 T
(w) 365.65 268 T
(ord-aligned, either may cause an) 374.2 268 T
(LDDF_mem_address_not_aligned) 180 254 T
(trap,) 348.7 254 T
(in) 373.08 254 T
(which) 385.13 254 T
(case) 417.17 254 T
(the) 440.54 254 T
(trap) 457.92 254 T
(handler) 479.3 254 T
(soft-) 518 254 T
(w) 180 240 T
(are shall emulate the LDDF \050or LDDF) 188.54 240 T
(A\051 instruction and return.) 372.29 240 T
(Implementation:) 90 212 T
(UltraSP) 180 212 T
(ARC-II generates an LDDF_mem_address_not_aligned e) 216.9 212 T
(xception) 493.33 212 T
(if an LDDF or LDDF) 180 198 T
(A ef) 282.43 198 T
(fecti) 303.12 198 T
(v) 324.14 198 T
(e address is w) 329.96 198 T
(ord-aligned b) 396.83 198 T
(ut not double-) 460.91 198 T
(w) 180 184 T
(ord-aligned.) 188.54 184 T
3 14 Q
(110. STDF_mem_addr) 72 140.67 T
(ess_not_aligned) 207.86 140.67 T
4 12 Q
(Description:) 90 106 T
(STDF and STDF) 180 106 T
(A require only w) 261.12 106 T
(ord alignment. Ho) 342.65 106 T
(we) 430.01 106 T
(v) 443.7 106 T
(er) 449.52 106 T
(, if the ef) 458.36 106 T
(fecti) 501.38 106 T
(v) 522.41 106 T
(e) 528.23 106 T
FMENDPAGE
%%EndPage: "105" 105
%%Page: "106" 106
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(106) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(address is w) 180 712 T
(ord-aligned b) 238.54 712 T
(ut not double) 302.62 712 T
(w) 365.65 712 T
(ord-aligned, either may cause an) 374.2 712 T
(STDF_mem_address_not_aligned) 180 698 T
(trap,) 346.96 698 T
(in) 371.58 698 T
(which) 383.88 698 T
(case) 416.18 698 T
(the) 439.8 698 T
(trap) 457.42 698 T
(handler) 479.05 698 T
(soft-) 518 698 T
(w) 180 684 T
(are shall emulate the STDF \050or STDF) 188.54 684 T
(A\051 instruction and return.) 368.3 684 T
(Implementation:) 90 656 T
(UltraSP) 180 656 T
(ARC-II generates an STDF_mem_address_not_aligned e) 216.9 656 T
(xception) 491.34 656 T
(if an STDF or STDF) 180 642 T
(A ef) 278.45 642 T
(fecti) 299.14 642 T
(v) 320.16 642 T
(e address is w) 325.98 642 T
(ord-aligned b) 392.84 642 T
(ut not double-) 456.92 642 T
(w) 180 628 T
(ord-aligned.) 188.54 628 T
3 14 Q
(111. LDQF_mem_addr) 72 584.67 T
(ess_not_aligned) 210.96 584.67 T
4 12 Q
(Description:) 90 550 T
(LDQF) 180 550 T
(and) 214.28 550 T
(LDQF) 234.56 550 T
(A) 265.01 550 T
(require) 276.62 550 T
(only) 313.56 550 T
(w) 337.84 550 T
(ord) 346.39 550 T
(alignment.) 365.33 550 T
(Ho) 419.28 550 T
(we) 433.65 550 T
(v) 447.34 550 T
(er) 453.16 550 T
(,) 462 550 T
(if) 467.95 550 T
(the) 478.24 550 T
(ef) 495.85 550 T
(fecti) 504.88 550 T
(v) 525.9 550 T
(e) 531.72 550 T
(address is w) 180 536 T
(ord-aligned b) 238.54 536 T
(ut not quadw) 302.62 536 T
(ord-aligned, either may cause an) 365.16 536 T
(LDQF_mem_address_not_aligned) 180 522 T
(trap,) 348.7 522 T
(in) 373.08 522 T
(which) 385.13 522 T
(case) 417.17 522 T
(the) 440.54 522 T
(trap) 457.92 522 T
(handler) 479.3 522 T
(soft-) 518 522 T
(w) 180 508 T
(are shall emulate the LDQF \050or LDQF) 188.54 508 T
(A\051 instruction and return.) 372.29 508 T
(Implementation:) 90 480 T
(UltraSP) 180 480 T
(ARC-II does not implement the LDQF and LDQF) 216.9 480 T
(A in hardw) 457 480 T
(are,) 510.86 480 T
(the) 180 466 T
(y must be emulated in softw) 194.48 466 T
(are using other instructions.) 330.02 466 T
3 14 Q
(112. STQF_mem_addr) 72 422.67 T
(ess_not_aligned) 208.64 422.67 T
4 12 Q
(Description:) 90 388 T
(STQF and STQF) 180 388 T
(A require only w) 261.12 388 T
(ord alignment. Ho) 342.65 388 T
(we) 430.01 388 T
(v) 443.7 388 T
(er) 449.52 388 T
(, if the ef) 458.36 388 T
(fecti) 501.38 388 T
(v) 522.41 388 T
(e) 528.23 388 T
(address is w) 180 374 T
(ord-aligned b) 238.54 374 T
(ut not quadw) 302.62 374 T
(ord-aligned, either may cause an) 365.16 374 T
(STQF_mem_address_not_aligned) 180 360 T
(trap,) 346.96 360 T
(in) 371.58 360 T
(which) 383.88 360 T
(case) 416.18 360 T
(the) 439.8 360 T
(trap) 457.42 360 T
(handler) 479.05 360 T
(soft-) 518 360 T
(w) 180 346 T
(are shall emulate the STQF \050or STQF) 188.54 346 T
(A\051 instruction and return.) 368.3 346 T
(Implementation:) 90 318 T
(UltraSP) 180 318 T
(ARC-II does not implement the STQF and STQF) 216.9 318 T
(A in hardw) 453.01 318 T
(are,) 506.88 318 T
(the) 180 304 T
(y must be emulated in softw) 194.48 304 T
(are using other instructions.) 330.02 304 T
3 14 Q
(113. Implemented memory models) 72 260.67 T
4 12 Q
(Description:) 90 226 T
(whether the P) 180 226 T
(artial Store Order \050PSO\051 or Relax) 245.81 226 T
(ed Memory Order \050RMO\051) 406.6 226 T
(models are supported is implementation-dependent.) 180 212 T
(Implementation:) 90 184 T
(UltraSP) 180 184 T
(ARC-II supports the P) 216.9 184 T
(artial Store Order and Relax) 324.38 184 T
(ed Memory) 459.5 184 T
(Order models.) 180 170 T
3 14 Q
(114. RED_state trap v) 72 126.67 T
(ector addr) 204.06 126.67 T
(ess \050RSTV) 266.4 126.67 T
(addr\051) 327.72 126.67 T
FMENDPAGE
%%EndPage: "106" 106
%%Page: "107" 107
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(107) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(Description:) 90 712 T
(the RED_state trap v) 180 712 T
(ector is located at an implementation-dependent) 280.14 712 T
(address referred to as RSTV) 180 698 T
(addr) 314.63 698 T
(.) 335.29 698 T
(Implementation:) 90 670 T
(RSTV) 180 670 T
(addr = 1f) 209.34 670 T
(f) 253.13 670 T
(f0000000 \050he) 256.82 670 T
(x\051) 320.96 670 T
3 14 Q
(115. RED_state pr) 72 626.67 T
(ocessor state) 181.79 626.67 T
4 12 Q
(Description:) 90 592 T
(what) 180 592 T
(occurs) 206.09 592 T
(after) 240.17 592 T
(the) 264.91 592 T
(processor) 282.34 592 T
(enters) 331.08 592 T
(RED_state) 362.5 592 T
(is) 417.25 592 T
(implementation-depen-) 428.02 592 T
(dent.) 180 578 T
(Implementation:) 90 550 T
(On UltraSP) 180 550 T
(ARC-II some re) 234.56 550 T
(gister contents are forced to speci\336ed v) 311.7 550 T
(alues) 499.36 550 T
(and some hardw) 180 536 T
(are functions are disabled upon entering RED_state to) 258.53 536 T
(a) 180 522 T
(v) 185.09 522 T
(oid as much as possible an) 190.85 522 T
(y additional traps which w) 318.32 522 T
(ould cause the pro-) 445.52 522 T
(cessor to enter error_state.) 180 508 T
3 14 Q
(116. SIR_enable contr) 72 464.67 T
(ol \337ag) 204.36 464.67 T
4 12 Q
(Description:) 90 430 T
(the location of and the means of accessing the SIR_enable control \337ag are) 180 430 T
(implementation-dependent. In some implementations, it may be perma-) 180 416 T
(nently zero.) 180 402 T
(Implementation:) 90 374 T
(the SIR_enable in UltraSP) 180 374 T
(ARC-II is permanently zero.) 305.89 374 T
3 14 Q
(117. MMU disabled pr) 72 330.67 T
(efetch beha) 207.09 330.67 T
(vior) 274.78 330.67 T
4 12 Q
(Description:) 90 296 T
(whether) 180 296 T
(Prefetch) 221.18 296 T
(and) 263.69 296 T
(Non-f) 283.54 296 T
(aulting) 312.08 296 T
(Load) 347.94 296 T
(al) 375.12 296 T
(w) 383.67 296 T
(ays) 392.21 296 T
(succeed) 410.73 296 T
(when) 451.24 296 T
(the) 479.76 296 T
(MMU) 496.95 296 T
(is) 529.47 296 T
(disabled is implementation-dependent.) 180 282 T
(Implementation:) 90 254 T
(prefetch instructions beha) 180 254 T
(v) 303.73 254 T
(e as NOP instructions. Non-f) 309.55 254 T
(aulting Load) 448.42 254 T
(instructions) 180 240 T
(may) 238.56 240 T
(or) 261.79 240 T
(may) 274.34 240 T
(not) 297.56 240 T
(succeed) 315.46 240 T
(when) 356 240 T
(the) 384.55 240 T
(MMU) 401.77 240 T
(is) 434.33 240 T
(disabled) 444.89 240 T
(depending) 487.45 240 T
(on the state of the an implementation-dependent re) 180 226 T
(gister determining) 423.44 226 T
(whether the cache is enabled.) 180 212 T
3 14 Q
(118. Identifying I/O locations) 72 168.67 T
4 12 Q
(Description:) 90 134 T
(the manner in which I/O locations are identi\336ed is implementation-depen-) 180 134 T
(dent.) 180 120 T
FMENDPAGE
%%EndPage: "107" 107
%%Page: "108" 108
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(108) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(Implementation:) 90 712 T
(F) 180 712 T
(or systems using UltraSP) 186.49 712 T
(ARC-II, I/O re) 306.4 712 T
(gister locations are memory) 377.2 712 T
(mapped to non-cacheable address space. The location, access, contents,) 180 698 T
(and) 180 684 T
(side) 200.21 684 T
(ef) 222.42 684 T
(fects) 231.44 684 T
(of) 256.98 684 T
(the) 269.86 684 T
(I/O) 287.4 684 T
(re) 306.28 684 T
(gisters) 315.42 684 T
(are) 349.63 684 T
(dependent) 367.16 684 T
(on) 419.36 684 T
(the) 434.24 684 T
(system) 451.79 684 T
(implemen-) 488 684 T
(tation, not the processor implementation) 180 670 T
3 14 Q
(119. Unimplemented v) 72 612.67 T
(alues f) 206.02 612.67 T
(or PST) 244.17 612.67 T
(A) 285.3 612.67 T
(TE.MM) 294.08 612.67 T
4 12 Q
(Description:) 90 578 T
(the ef) 180 578 T
(fect of writing an unimplemented memory-mode designation into) 206.69 578 T
(PST) 180 564 T
(A) 199.56 564 T
(TE.MM is implementation-dependent) 206.89 564 T
(Implementation:) 90 536 T
(UltraSP) 180 536 T
(ARC-II implements all three memory modes speci\336ed in the) 216.9 536 T
(SP) 180 522 T
(ARC-V9 manual. If the reserv) 192.24 522 T
(ed PST) 337.69 522 T
(A) 371.58 522 T
(TE.MM v) 378.91 522 T
(alue \0503\051 were written,) 426.61 522 T
(UltraSP) 180 508 T
(ARC-II w) 216.9 508 T
(ould interpret it as RMO.) 265.1 508 T
3 14 Q
(120. Coher) 72 464.67 T
(ence and atomicity of memory operations) 137.07 464.67 T
4 12 Q
(Description:) 90 430 T
(the) 180 430 T
(coherence) 197.27 430 T
(and) 248.52 430 T
(atomicity) 268.45 430 T
(of) 316.4 430 T
(memory) 329 430 T
(operations) 371.61 430 T
(between) 424.21 430 T
(processors) 466.8 430 T
(and) 520.06 430 T
(I/O DMA memory accesses are implementation-dependent.) 180 416 T
(Implementation:) 90 388 T
(This is dependent on the system implementation rather than the processor) 180 388 T
(implementation for systems that use UltraSP) 180 374 T
(ARC-II) 393.23 374 T
3 14 Q
(121. Implementation-dependent memory model) 72 330.67 T
4 12 Q
(Description:) 90 296 T
(an implementation may choose to identify certain addresses and use an) 180 296 T
(implementation-dependent memory model for references to them.) 180 282 T
(Implementation:) 90 254 T
(UltraSP) 180 254 T
(ARC-II does not use an) 216.9 254 T
(y implementation-dependent memory mod-) 330.04 254 T
(els.) 180 240 T
3 14 Q
(122. FLUSH latency) 72 196.67 T
4 12 Q
(Description:) 90 162 T
(latenc) 180 162 T
(y) 208.48 162 T
(between) 217.24 162 T
(the) 259.99 162 T
(e) 277.42 162 T
(x) 282.57 162 T
(ecution) 288.39 162 T
(of) 326.48 162 T
(FLUSH) 339.24 162 T
(on) 380.01 162 T
(one) 394.77 162 T
(processor) 414.86 162 T
(and) 463.61 162 T
(the) 483.71 162 T
(point) 501.14 162 T
(at) 528.57 162 T
(which the modi\336ed instructions ha) 180 148 T
(v) 345.76 148 T
(e replaced out-dated instructions in a) 351.58 148 T
(multiprocessor is implementation-dependent.) 180 134 T
(Implementation:) 90 106 T
(This is dependent on the system implementation rather than the processor) 180 106 T
FMENDPAGE
%%EndPage: "108" 108
%%Page: "109" 109
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(109) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(implementation for systems that use UltraSP) 180 712 T
(ARC-II) 393.23 712 T
3 14 Q
(123. Input/output \050I/O\051 semantics) 72 668.67 T
4 12 Q
(Description:) 90 634 T
(the semantic ef) 180 634 T
(fect of accessing input/output \050I/O\051 re) 252.35 634 T
(gisters is implementa-) 433.13 634 T
(tion-dependent.) 180 620 T
(Implementation:) 90 592 T
(F) 180 592 T
(or systems using UltraSP) 186.49 592 T
(ARC-II, I/O re) 306.4 592 T
(gister locations are memory) 377.2 592 T
(mapped to non-cacheable address space. The location, access, contents,) 180 578 T
(and) 180 564 T
(side) 200.21 564 T
(ef) 222.42 564 T
(fects) 231.44 564 T
(of) 256.98 564 T
(the) 269.86 564 T
(I/O) 287.4 564 T
(re) 306.28 564 T
(gisters) 315.42 564 T
(are) 349.63 564 T
(dependent) 367.16 564 T
(on) 419.36 564 T
(the) 434.24 564 T
(system) 451.79 564 T
(implemen-) 488 564 T
(tation, not the processor implementation) 180 550 T
3 14 Q
(124. Implicit ASI when TL > 0) 72 506.67 T
4 12 Q
(Description:) 90 472 T
(when TL > 0, the implicit ASI for instruction fetches, loads, and stores is) 180 472 T
(implementation-dependent. See SP) 180 458 T
(ARC-V9 Architecture Manual section) 347.22 458 T
(F) 180 444 T
(.4.4, \322Conte) 185.71 444 T
(xts,) 243.53 444 T
(\323 for more information.) 259.69 444 T
(Implementation:) 90 416 T
(the implicit ASI for instruction fetches, loads, and stores when TL > 0 is) 180 416 T
(ASI_PRIMAR) 180 402 T
(Y) 250.56 402 T
3 14 Q
(125. Addr) 72 358.67 T
(ess masking) 131.64 358.67 T
4 12 Q
(Description:) 90 324 T
(when) 180 324 T
(PST) 208.97 324 T
(A) 228.53 324 T
(TE.AM) 235.86 324 T
(=) 275.83 324 T
(1,) 285.58 324 T
(the) 297.55 324 T
(v) 315.19 324 T
(alue) 320.89 324 T
(of) 343.86 324 T
(the) 356.83 324 T
(high-order) 374.47 324 T
(32-bits) 428.1 324 T
(of) 464.41 324 T
(the) 477.38 324 T
(PC) 495.02 324 T
(trans-) 512.68 324 T
(mitted to the speci\336ed destination re) 180 310 T
(gisters\050s\051 by CALL, JMPL, RDPC,) 354.14 310 T
(and on a trap is implementation-dependent.) 180 296 T
(Implementation:) 90 268 T
(when) 180 268 T
(PST) 208.97 268 T
(A) 228.53 268 T
(TE.AM) 235.86 268 T
(=) 275.83 268 T
(1,) 285.58 268 T
(the) 297.55 268 T
(v) 315.19 268 T
(alue) 320.89 268 T
(of) 343.86 268 T
(the) 356.83 268 T
(high-order) 374.47 268 T
(32-bits) 428.1 268 T
(of) 464.41 268 T
(the) 477.38 268 T
(PC) 495.02 268 T
(trans-) 512.68 268 T
(mitted) 180 254 T
(to) 213.51 254 T
(the) 225.68 254 T
(speci\336ed) 243.18 254 T
(destination) 288.67 254 T
(re) 344.18 254 T
(gister\050s\051) 353.32 254 T
(by) 395.48 254 T
(CALL,) 410.32 254 T
(JMPL,) 447.48 254 T
(RDPC,) 482.66 254 T
(and) 519.84 254 T
(on a trap is zero.) 180 240 T
3 14 Q
(126. TST) 72 210.67 T
(A) 125.2 210.67 T
(TE bits 19:18) 133.98 210.67 T
4 12 Q
(Description:) 90 176 T
(If PST) 180 176 T
(A) 210.55 176 T
(TE bit 11 \05010\051 is implemented, TST) 217.88 176 T
(A) 389.1 176 T
(TE bit 19 \05018\051 shall be imple-) 396.43 176 T
(mented) 180 162 T
(and) 218.29 162 T
(contain) 238.58 162 T
(the) 276.87 162 T
(state) 294.49 162 T
(of) 319.45 162 T
(PST) 332.41 162 T
(A) 351.97 162 T
(TE) 359.3 162 T
(bit) 376.93 162 T
(11) 392.56 162 T
(\05010\051) 407.52 162 T
(from) 430.47 162 T
(the) 456.76 162 T
(pre) 474.39 162 T
(vious) 489.41 162 T
(trap) 518.38 162 T
(le) 180 148 T
(v) 188.36 148 T
(el.) 194.18 148 T
(If) 208.8 148 T
(PST) 219.75 148 T
(A) 239.31 148 T
(TE) 246.65 148 T
(bit) 264.27 148 T
(11) 279.89 148 T
(\05010\051) 294.85 148 T
(is) 317.8 148 T
(not) 328.76 148 T
(implemented,) 347.05 148 T
(TST) 415.67 148 T
(A) 435.89 148 T
(TE) 443.22 148 T
(bit) 460.84 148 T
(19) 476.47 148 T
(\05018\051) 491.43 148 T
(shall) 514.38 148 T
(read) 180 134 T
(as) 203.54 134 T
(zero.) 216.43 134 T
(Softw) 242.98 134 T
(are) 271.53 134 T
(intended) 289.07 134 T
(to) 333.29 134 T
(run) 345.52 134 T
(on) 364.41 134 T
(multiple) 379.3 134 T
(implementations) 422.21 134 T
(should) 505.1 134 T
(only write these bits to v) 180 120 T
(alues pre) 298.03 120 T
(viously read from PST) 340.72 120 T
(A) 448.6 120 T
(TE, or to zeroes.) 455.93 120 T
FMENDPAGE
%%EndPage: "109" 109
%%Page: "110" 110
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(STP1031LGA-UltraSPARC-II) 409.45 749.33 T
(110) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(Implementation:) 90 712 T
(UltraSP) 180 712 T
(ARC-II implements TST) 216.9 712 T
(A) 335.78 712 T
(TE bits 19:18 to hold the state of) 343.12 712 T
(PST) 180 698 T
(A) 199.56 698 T
(TE bits 11:10 for each pre) 206.89 698 T
(vious trap le) 332.23 698 T
(v) 391.26 698 T
(el.) 397.08 698 T
3 14 Q
(127. PST) 72 668.67 T
(A) 124.42 668.67 T
(TE bits 11:10) 133.19 668.67 T
4 12 Q
(Description:) 90 634 T
(The presence and semantics of PST) 152.33 634 T
(A) 322.18 634 T
(TE.PID1 and PST) 329.51 634 T
(A) 415.39 634 T
(TE.PID0 are implemen-) 422.72 634 T
(tation-dependent. The presence of TST) 180 620 T
(A) 366.5 620 T
(TE bits 19 and 18 is implementa-) 373.84 620 T
(tion-dependent.) 180 606 T
(If) 257.51 606 T
(PST) 268.02 606 T
(A) 287.58 606 T
(TE) 294.91 606 T
(bit) 312.1 606 T
(11) 327.29 606 T
(\05010\051) 341.81 606 T
(is) 364.33 606 T
(implemented,) 374.85 606 T
(TST) 443.04 606 T
(A) 463.26 606 T
(TE) 470.59 606 T
(bit) 487.77 606 T
(19) 502.97 606 T
(\05018\051) 517.49 606 T
(shall) 180 592 T
(be) 205.51 592 T
(implemented) 219.68 592 T
(and) 285.19 592 T
(contain) 305.36 592 T
(the) 343.54 592 T
(state) 361.04 592 T
(of) 385.88 592 T
(PST) 398.72 592 T
(A) 418.28 592 T
(TE) 425.62 592 T
(bit) 443.12 592 T
(11) 458.64 592 T
(\05010\051) 473.48 592 T
(from) 496.32 592 T
(the) 522.49 592 T
(pre) 180 578 T
(vious) 195.02 578 T
(trap) 223.82 578 T
(le) 245.28 578 T
(v) 253.65 578 T
(el.) 259.47 578 T
(If) 273.93 578 T
(PST) 284.72 578 T
(A) 304.28 578 T
(TE) 311.61 578 T
(bit) 329.07 578 T
(11) 344.54 578 T
(\05010\051) 359.33 578 T
(is) 382.12 578 T
(not) 392.92 578 T
(implemented,) 411.06 578 T
(TST) 479.52 578 T
(A) 499.74 578 T
(TE) 507.07 578 T
(bit) 524.53 578 T
(19 \05018\051 shall read as zero. Softw) 180 564 T
(are intended to run on multiple implemen-) 335.51 564 T
(tations should only write these bits to v) 180 550 T
(alues pre) 368.04 550 T
(viously read from) 410.72 550 T
(PST) 180 536 T
(A) 199.56 536 T
(TE, or to zeroes.) 206.89 536 T
(Implementation:) 90 508 T
(PST) 180 508 T
(A) 199.56 508 T
(TE.PID1 and PST) 206.89 508 T
(A) 292.78 508 T
(TE.PID0 are implemented on UltraSP) 300.11 508 T
(ARC-II as) 481.32 508 T
(selects for tw) 180 494 T
(o additional sets of eight trap global re) 243.86 494 T
(gisters. The corre-) 428.66 494 T
(sponding bits in the TST) 180 480 T
(A) 297.56 480 T
(TE re) 304.9 480 T
(gister are implemented to store these bits) 331.7 480 T
(for the pre) 180 466 T
(vious trap le) 229.68 466 T
(v) 288.71 466 T
(el.) 294.53 466 T
FMENDPAGE
%%EndPage: "110" 110
%%Page: "111" 111
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
72 594 540 606 C
0 0 0 1 0 0 0 1 K
72 605 540 605 2 L
1 H
2 Z
0 X
N
72 602 540 602 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(Cha) 103.79 612 T
(pter 5: SUN Implementa) 140.87 612 T
(tion of V9 Ar) 346.16 612 T
(chitectur) 451.51 612 T
(e) 528.48 612 T
72 553 540 565 C
0 0 0 1 0 0 0 1 K
72 564 540 564 2 L
1 H
2 Z
0 X
N
72 561 540 561 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(UltraSP) 413.64 571 T
(ARC - IIi) 470.16 571 T
72 72 540 540 R
7 X
V
0.5 H
2 Z
0 X
N
72 648 540 720 R
7 X
V
0 X
N
0 100 Q
(V9) 132 164 T
0 18 Q
(SP) 337.19 85.7 T
(ARC INTERNA) 354.83 85.7 T
(TIONAL) 469.58 85.7 T
FMENDPAGE
%%EndPage: "111" 111
%%Page: "112" 112
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
FMENDPAGE
%%EndPage: "112" 112
%%Page: "113" 113
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(113) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 18 Q
(CHAPTER 5:   SUN UL) 153.49 708 T
(TRASP) 338.34 708 T
(ARC IIi) 396.01 708 T
3 14 Q
(0. Intr) 72 657.67 T
(oduction) 109.86 657.67 T
4 12 Q
(This) 72 642 T
(document) 96.31 642 T
(describes) 146.6 642 T
(the) 194.22 642 T
(implementation) 211.86 642 T
(on) 290.16 642 T
(the) 305.13 642 T
(UltraSP) 322.76 642 T
(ARC-IIi) 359.66 642 T
(processor) 402.63 642 T
(de) 451.58 642 T
(v) 462.61 642 T
(eloped) 468.43 642 T
(by) 503.39 642 T
(Sun) 518.36 642 T
(Microelectronics, a b) 72 628 T
(usiness  unit of Sun Microsystems, Inc.,  of the implementation dependen-) 173.4 628 T
(cies as put forth in \322The SP) 72 614 T
(ARC Architecture Manual - V) 202.88 614 T
(ersion 9\323 by SP) 347.52 614 T
(ARC International. The) 421.42 614 T
(items listed belo) 72 600 T
(w correspond to the implementation dependencies as listed in the te) 150.37 600 T
(xt and by) 474.82 600 T
(number in Appendix C of the manual along with the description of the implementation depen-) 72 586 T
(denc) 72 572 T
(y from the manual. The \322Implementation\323 section for each item describes the implementa-) 94.48 572 T
(tion on the UltraSP) 72 558 T
(ARC-IIi processor) 163.24 558 T
(.) 251.56 558 T
3 14 Q
(1. Softwar) 72 528.67 T
(e emulation of instructions) 133.18 528.67 T
4 12 Q
(Description:) 90 494 T
(whether an instruction is implemented directly by hardw) 180 494 T
(are, simulated by) 451.51 494 T
(softw) 180 480 T
(are, or emulated by \336rmw) 206.54 480 T
(are is implementation-dependent.) 330.73 480 T
(Implementation:) 90 452 T
(all instructions are implemented in hardw) 180 452 T
(are e) 379.52 452 T
(xcept the follo) 402.32 452 T
(wing, which) 471.35 452 T
(must be simulated by softw) 180 438 T
(are.) 311.88 438 T
(POPC) 153 410 T
(Population count) 225 410 T
(LDQF) 153 396 T
(Load quad-precision FP re) 225 396 T
(gister) 352.46 396 T
(LDQF) 153 382 T
(A) 183.44 382 T
(Load quad-precision FP re) 225 382 T
(gister from alternate space) 352.46 382 T
(STQF) 153 368 T
(Store quad-precision FP re) 225 368 T
(gister) 353.14 368 T
(STQF) 153 354 T
(A) 181.45 354 T
(Store quad-precision FP re) 225 354 T
(gister to alternate space) 353.14 354 T
(F{s,d}T) 153 340 T
(Oq) 191.98 340 T
(Con) 225 340 T
(v) 244.52 340 T
(ert single-/double- to quad-precision FP) 250.34 340 T
(F{i,x}T) 153 326 T
(Oq) 190.64 326 T
(Con) 225 326 T
(v) 244.52 326 T
(ert 32-/64-bit inte) 250.34 326 T
(ger to quad-precision FP) 334.82 326 T
(FqT) 153 312 T
(O{s,d}) 172.79 312 T
(Con) 225 312 T
(v) 244.52 312 T
(ert quad- to single-/double-precision FP) 250.34 312 T
(FqT) 153 298 T
(O{i,x}) 172.79 298 T
(Con) 225 298 T
(v) 244.52 298 T
(ert quad-precision FP to 32-/64-bit inte) 250.34 298 T
(ger) 437.82 298 T
(F) 153 284 T
(ADDq) 158.78 284 T
(Quad-precision FP add) 225 284 T
(FSUBq) 153 270 T
(Quad-precision FP subtraction) 225 270 T
(FCMP{E}q) 153 256 T
(Quad-precision FP compares) 225 256 T
(FMO) 153 242 T
(Vqcc) 178.4 242 T
(Mo) 225 242 T
(v) 241.49 242 T
(e quad-precision FP re) 247.31 242 T
(gister on condition) 355.44 242 T
(FMO) 153 228 T
(Vqr) 178.4 228 T
(Mo) 225 228 T
(v) 241.49 228 T
(e quad-precision FP re) 247.31 228 T
(gister on inte) 355.44 228 T
(ger re) 417.92 228 T
(gister condition) 445.39 228 T
(FMO) 153 214 T
(Vq) 178.4 214 T
(Mo) 225 214 T
(v) 241.49 214 T
(e quad-precision FP re) 247.31 214 T
(gister) 355.44 214 T
(F) 153 200 T
(ABSq) 158.78 200 T
(Quad-precision FP absolute v) 225 200 T
(alue) 367.02 200 T
(FNEGq) 153 186 T
(Quad-precision FP ne) 225 186 T
(g) 329.47 186 T
(ate) 335.41 186 T
(FdMULq) 153 172 T
(Double- to quad-precision FP multiply) 225 172 T
(FMULq) 153 158 T
(Quad-precision FP multiply) 225 158 T
(FDIVq) 153 144 T
(Quad-precision FP di) 225 144 T
(vide) 327.36 144 T
(FSQR) 153 130 T
(Tq) 182.29 130 T
(Quad-precision FP square root) 225 130 T
(DONE) 153 102 T
(for fcn = 2..31 e) 225 102 T
(x) 302.23 102 T
(ecuted in nonpri) 308.05 102 T
(vile) 385.74 102 T
(ged mode) 403.56 102 T
FMENDPAGE
%%EndPage: "113" 113
%%Page: "114" 114
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(114) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(RETR) 153 712 T
(Y) 182.89 712 T
(for fcn = 2..31 e) 225 712 T
(x) 302.23 712 T
(ecuted in nonpri) 308.05 712 T
(vile) 385.74 712 T
(ged mode) 403.56 712 T
(SA) 153 698 T
(VED) 166.72 698 T
(for fcn = 2..31 e) 225 698 T
(x) 302.23 698 T
(ecuted in nonpri) 308.05 698 T
(vile) 385.74 698 T
(ged mode) 403.56 698 T
(REST) 153 684 T
(ORED) 182.12 684 T
(for fcn = 2..31 e) 225 684 T
(x) 302.23 684 T
(ecuted in nonpri) 308.05 684 T
(vile) 385.74 684 T
(ged mode) 403.56 684 T
(The) 72 656 T
(DONE/RETR) 93.26 656 T
(Y/SA) 159.82 656 T
(VED/REST) 185.53 656 T
(ORED) 242.65 656 T
(instructions) 277.92 656 T
(with) 336.53 656 T
(fcn) 360.47 656 T
(=) 378.4 656 T
(2..31) 387.77 656 T
(e) 414.38 656 T
(x) 419.53 656 T
(ecuted) 425.35 656 T
(in) 459.27 656 T
(nonpri) 471.21 656 T
(vile) 502.25 656 T
(ged) 520.07 656 T
(mode) 72 642 T
(will) 101.33 642 T
(tak) 122.66 642 T
(e) 137.21 642 T
(a) 145.2 642 T
(pri) 153.19 642 T
(vile) 166.22 642 T
(ged_opcode) 184.04 642 T
(trap) 244.68 642 T
(rather) 266.01 642 T
(than) 296.65 642 T
(an) 319.98 642 T
(ille) 333.97 642 T
(g) 349.12 642 T
(al_instruction) 355.07 642 T
(trap.) 423.73 642 T
(The) 448.05 642 T
(opcode) 469.37 642 T
(can) 506.69 642 T
(be) 526.01 642 T
(recognized by softw) 72 628 T
(are to emulate the proper ille) 169.19 628 T
(g) 307.31 628 T
(al_instruction beha) 313.25 628 T
(vior) 404.66 628 T
(. This can be done with) 423.34 628 T
(SP) 72 614 T
(ARC code in the pri) 84.24 614 T
(vile) 180.6 614 T
(ged_opcode trap handler that does the follo) 198.42 614 T
(wing) 406.08 614 T
6 10 Q
(PRIVILEGED_OPCODE_HANDLER:) 108 587.33 T
(        rdpr    %tpc, %g1) 108 575.33 T
(        ld      [%g1], %g2) 108 563.33 T
(        setx    0xc1f80000, %g3, %g4) 108 551.33 T
(        and     %g4, %g2, %g4   ! %g4 has op/op3 of trapping instr.) 108 539.33 T
(        setx    0x3e000000, %g3, %g6) 108 527.33 T
(        and     %g6, %g2, %g6) 108 515.33 T
(        srl     %g6,  25, %g6   ! %g6 has fcn of trapping instr.) 108 503.33 T
(check_illegal_saved_restored:) 108 491.33 T
(        setx    0x81880000, %g3, %g5) 108 479.33 T
(        subcc   %g4, %g5, %g0   ! saved/restored opcode?) 108 467.33 T
(        bne     check_illegal_done_retry) 108 455.33 T
(        subcc   %g6, 2, %g0     ! illegal fcn value?) 108 443.33 T
(        bge     ILLEGAL_HANDLER) 108 431.33 T
(        nop) 108 419.33 T
(check_illegal_done_retry:) 108 407.33 T
(        setx    0x81f00000, %g3, %g5) 108 395.33 T
(        subcc   %g4, %g5, %g0   ! done/retry opcode?) 108 383.33 T
(        bne     not_illegal) 108 371.33 T
(        subcc   %g6, 2, %g0     ! illegal fcn value?) 108 359.33 T
(        bge      ILLEGAL_HANDLER) 108 347.33 T
(        nop) 108 335.33 T
(not_illegal:) 108 323.33 T
(        <handle privileged_opcode exception as desired here>) 108 311.33 T
3 14 Q
(2. Number of IU r) 72 268.67 T
(egisters) 179.45 268.67 T
4 12 Q
(Description:) 90 234 T
(an implementation of the IU may contain from 64 to 258 general purpose) 180 234 T
(64 bit r re) 180 220 T
(gisters. This corresponds to a grouping of the re) 226.81 220 T
(gisters into tw) 456.26 220 T
(o) 524.15 220 T
(sets) 180 206 T
(of) 200.95 206 T
(eight) 213.9 206 T
(global) 240.85 206 T
(r) 273.81 206 T
(re) 280.76 206 T
(gisters,) 289.9 206 T
(plus) 327.18 206 T
(a) 350.14 206 T
(circular) 358.42 206 T
(stack) 398.02 206 T
(of) 425.64 206 T
(from) 438.58 206 T
(three) 464.86 206 T
(to) 491.81 206 T
(32) 504.09 206 T
(sets) 519.05 206 T
(of) 180 192 T
(16) 192.76 192 T
(re) 207.53 192 T
(gisters) 216.68 192 T
(each,) 250.78 192 T
(kno) 278.53 192 T
(wn) 296.23 192 T
(as) 313.66 192 T
(re) 326.42 192 T
(gister) 335.57 192 T
(windo) 365 192 T
(ws.) 394.7 192 T
(Since) 413.8 192 T
(the) 443.23 192 T
(number) 460.66 192 T
(of) 500.09 192 T
(re) 512.86 192 T
(gis-) 522 192 T
(ter windo) 180 178 T
(ws present \050NWINDO) 225.36 178 T
(WS\051 is implementation-dependent, the) 332.9 178 T
(total number of re) 180 164 T
(gisters is also implementation-dependent.) 266.14 164 T
(Implementation:) 90 136 T
(UltraSP) 180 136 T
(ARC-IIi implements eight re) 216.9 136 T
(gister windo) 355.04 136 T
(ws plus four sets of eight) 414.41 136 T
(global r re) 180 122 T
(gisters, for a total of 160 64 bit r re) 229.14 122 T
(gisters.) 396.94 122 T
FMENDPAGE
%%EndPage: "114" 114
%%Page: "115" 115
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(115) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(3. Incorr) 72 710.67 T
(ect IEEE Std 754-1985 r) 124.63 710.67 T
(esults) 269.04 710.67 T
4 12 Q
(Description:) 90 676 T
(an implementation may indicate that a \337oating-point instruction did not) 180 676 T
(produce a correct ANSI/IEEE Standard 754-1985 result by generating a) 180 662 T
(special) 180 648 T
(\337oating-point) 216.24 648 T
(un\336nished) 284.49 648 T
(or) 337.4 648 T
(unimplemented) 350.31 648 T
(e) 427.89 648 T
(xception.) 433.04 648 T
(In) 480.28 648 T
(this) 493.18 648 T
(case,) 513.44 648 T
(pri) 180 634 T
(vile) 193.03 634 T
(ged) 210.85 634 T
(mode) 230.98 634 T
(softw) 260.45 634 T
(are) 286.99 634 T
(shall) 304.45 634 T
(emulate) 329.92 634 T
(an) 370.71 634 T
(y) 381.86 634 T
(functionality) 390.66 634 T
(not) 454.8 634 T
(present) 472.94 634 T
(in) 510.39 634 T
(the) 522.53 634 T
(hardw) 180 620 T
(are.) 209.87 620 T
(Implementation:) 90 592 T
(the quad-precision \337oating-point instructions listed in implementation) 180 592 T
(dependenc) 180 578 T
(y #1 abo) 231.13 578 T
(v) 272.28 578 T
(e all generate \337oating-point unimplemented e) 278.1 578 T
(xcep-) 496.22 578 T
(tions.) 180 564 T
(UltraSP) 180 536 T
(ARC-IIi) 216.9 536 T
(generates) 259.47 536 T
(\337oating-point) 307.35 536 T
(unimplemented) 375.26 536 T
(e) 452.49 536 T
(xceptions) 457.64 536 T
(for) 506.2 536 T
(the) 522.77 536 T
(follo) 180 522 T
(wing cases of subnormal operands or results.) 202.37 522 T
(Subnormal Operand Unimplemented Exception Cases:) 180 494 T
(F{s,d}T) 180 466 T
(O{i,x}) 218.98 466 T
(one subnormal operand) 306 466 T
(F{s,d}T) 180 438 T
(O{i,x}) 218.98 438 T
(one subnormal operand) 306 438 T
(FSQR) 180 410 T
(T{s,d}) 209.29 410 T
(one subnormal operand) 306 410 T
(F) 180 382 T
(ADD{s,d}) 185.78 382 T
(one or tw) 306 382 T
(o subnormal operands) 351.2 382 T
(FMUL{s,d}) 180 354 T
(-25 < Er < 255 \050SP\051 one subnormal operand) 306 354 T
(-54 < Er < 2047 \050DP\051 one subnormal operand) 306 340 T
(tw) 306 326 T
(o subnormal operands) 317.88 326 T
(FDIV{s,d}) 180 298 T
(-25 < Er < 255 \050SP\051 one subnormal operand) 306 298 T
(-54 < Er < 2047 \050DP\051 one subnormal operand) 306 284 T
(tw) 306 270 T
(o subnormal operands) 317.88 270 T
(Subnormal Result Unimplemented Exception Cases:) 180 242 T
(FdT) 180 214 T
(Os) 199.79 214 T
(-25 < Er < 1 \050SP\051) 306 214 T
(-54 < Er < 1 \050DP\051) 306 200 T
(F) 180 172 T
(ADD{s,d}) 185.78 172 T
(-25 < Er < 1 \050SP\051) 306 172 T
(-54 < Er < 1 \050DP\051) 306 158 T
(FMUL{s,d}) 180 130 T
(-25 < Er < 1 \050SP\051) 306 130 T
(-54 < Er < 1 \050DP\051) 306 116 T
FMENDPAGE
%%EndPage: "115" 115
%%Page: "116" 116
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(116) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(FDIV{s,d}) 180 712 T
(-25 < Er <= 1 \050SP\051) 306 712 T
(-54 < Er <= 1 \050DP\051) 306 698 T
(Prediction of o) 180 670 T
(v) 251.15 670 T
(er\337o) 256.97 670 T
(w) 278.66 670 T
(, under\337o) 286.55 670 T
(w and ine) 332.24 670 T
(xact traps for di) 378.72 670 T
(vide and square) 454.07 670 T
(roots is used. F) 180 656 T
(or di) 252.49 656 T
(vide, pessimistic prediction occurs when under\337o) 274.52 656 T
(w/) 512.2 656 T
(o) 180 642 T
(v) 185.82 642 T
(er\337o) 191.64 642 T
(w cannot be determined from e) 213.34 642 T
(xamining the source operand e) 362.78 642 T
(xpo-) 509.9 642 T
(nents. F) 180 628 T
(or di) 217.82 628 T
(vide and square root, pessimistic prediction of ine) 239.86 628 T
(xact occurs) 478.98 628 T
(unless one of the operands is a zero, N) 180 614 T
(AN or in\336nity) 364.54 614 T
(. When pessimistic) 431.76 614 T
(prediction occurs and the e) 180 600 T
(xception is enabled, a \337oating-point un\336nished) 309.12 600 T
(e) 180 586 T
(xception is generated.) 185.15 586 T
3 14 Q
(4-5. Reser) 72 542.67 T
(v) 131.72 542.67 T
(ed) 138.58 542.67 T
(6. I/O r) 72 492.67 T
(egisters pri) 115.69 492.67 T
(vileged status) 182.04 492.67 T
4 12 Q
(Description:) 90 458 T
(whether I/O re) 180 458 T
(gisters can be accessed by nonpri) 249.79 458 T
(vile) 409.12 458 T
(ged code is implemen-) 426.94 458 T
(tation-dependent.) 180 444 T
(Implementation:) 90 416 T
(F) 180 416 T
(or systems using UltraSP) 186.49 416 T
(ARC-IIi, I/O re) 306.4 416 T
(gister locations are memory) 380.53 416 T
(mapped to non-cacheable address space. The location, access, contents,) 180 402 T
(and) 180 388 T
(side) 200.21 388 T
(ef) 222.42 388 T
(fects) 231.44 388 T
(of) 256.98 388 T
(the) 269.86 388 T
(I/O) 287.4 388 T
(re) 306.28 388 T
(gisters) 315.42 388 T
(are) 349.63 388 T
(dependent) 367.16 388 T
(on) 419.36 388 T
(the) 434.24 388 T
(system) 451.79 388 T
(implemen-) 488 388 T
(tation, not the processor implementation.) 180 374 T
3 14 Q
(7. I/O r) 72 330.67 T
(egister de\336nitions) 115.69 330.67 T
4 12 Q
(Description:) 90 296 T
(the contents and addresses of I/O re) 180 296 T
(gisters are implementation-dependent) 351.11 296 T
(Implementation:) 90 268 T
(F) 180 268 T
(or systems using UltraSP) 186.49 268 T
(ARC-IIi, I/O re) 306.4 268 T
(gister locations are memory) 380.53 268 T
(mapped to non-cacheable address space. The location, access, contents,) 180 254 T
(and) 180 240 T
(side) 200.21 240 T
(ef) 222.42 240 T
(fects) 231.44 240 T
(of) 256.98 240 T
(the) 269.86 240 T
(I/O) 287.4 240 T
(re) 306.28 240 T
(gisters) 315.42 240 T
(are) 349.63 240 T
(dependent) 367.16 240 T
(on) 419.36 240 T
(the) 434.24 240 T
(system) 451.79 240 T
(implemen-) 488 240 T
(tation, not the processor implementation) 180 226 T
3 14 Q
(8. RD) 72 182.67 T
(ASR/WRASR tar) 105.73 182.67 T
(get r) 210.96 182.67 T
(egisters) 238.31 182.67 T
4 12 Q
(Description:) 90 148 T
(softw) 180 148 T
(are can use read/write ancillary state re) 206.54 148 T
(gister instructions to read/) 393.62 148 T
(write implementation-dependent processor re) 180 134 T
(gisters \050ASRs 16-31\051.) 397.44 134 T
(Implementation:) 90 106 T
(UltraSP) 180 106 T
(ARC-IIi implements the follo) 216.9 106 T
(wing implementation-dependent) 358.93 106 T
FMENDPAGE
%%EndPage: "116" 116
%%Page: "117" 117
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(117) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(ASRs.) 180 712 T
(rd) 180 684 T
(name) 252 684 T
(access) 450 684 T
(16) 180 656 T
(PERF_CONTR) 252 656 T
(OL_REG) 326.87 656 T
(R) 450 656 T
(W) 457.34 656 T
(17) 180 642 T
(PERF_COUNTER) 252 642 T
(R) 450 642 T
(W) 457.34 642 T
(18) 180 628 T
(DISP) 252 628 T
(A) 276.9 628 T
(TCH_CONTR) 284.23 628 T
(OL_REG) 354.42 628 T
(R) 450 628 T
(W) 457.34 628 T
(19) 180 614 T
(GRAPHICS_ST) 252 614 T
(A) 330.23 614 T
(TUS_REG) 337.56 614 T
(R) 450 614 T
(W) 457.34 614 T
(20) 180 600 T
(SET_SOFTINT) 252 600 T
(W) 450 600 T
(21) 180 586 T
(CLEAR_SOFTINT) 252 586 T
(W) 450 586 T
(22) 180 572 T
(SOFTINT_REG) 252 572 T
(R) 450 572 T
(W) 457.34 572 T
(23) 180 558 T
(TICK_CMPR_REG) 252 558 T
(R) 450 558 T
(W) 457.34 558 T
3 14 Q
(9. RD) 72 514.67 T
(ASR/WRASR pri) 105.73 514.67 T
(vileged status) 210.98 514.67 T
4 12 Q
(Description:) 90 480 T
(whether each of the implementation-dependent read/write ancillary state) 180 480 T
(re) 180 466 T
(gister instructions \050for ASRs 16-31\051 is pri) 189.14 466 T
(vile) 388.84 466 T
(ged is implementation) 406.66 466 T
(dependent.) 180 452 T
(Implementation:) 90 424 T
(The pri) 180 424 T
(vile) 214.69 424 T
(ged status of UltraSP) 232.51 424 T
(ARC-IIi\325) 333.07 424 T
(s implementation-dependent re) 376.4 424 T
(g-) 524.87 424 T
(isters is as follo) 180 410 T
(ws:) 254.7 410 T
(rd) 180 382 T
(name) 252 382 T
(access) 441 382 T
(16) 180 354 T
(PERF_CONTR) 252 354 T
(OL_REG) 326.87 354 T
(PRIVILEGED) 441 354 T
(17) 180 340 T
(PERF_COUNTER) 252 340 T
(PRIVILEGED \050if) 441 340 T
(              PERF_CONTR) 252 326 T
(OL_REG. PRIV = 1\051) 368.87 326 T
(18) 180 312 T
(DISP) 252 312 T
(A) 276.9 312 T
(TCH_CONTR) 284.23 312 T
(OL_REG) 354.42 312 T
(PRIVILEGED) 441 312 T
(19) 180 298 T
(GRAPHICS_ST) 252 298 T
(A) 330.23 298 T
(TUS_REG) 337.56 298 T
(NONPRIVILEGED) 441 298 T
(20) 180 284 T
(SET_SOFTINT) 252 284 T
(PRIVILEGED) 441 284 T
(21) 180 270 T
(CLEAR_SOFTINT) 252 270 T
(PRIVILEGED) 441 270 T
(22) 180 256 T
(SOFTINT_REG) 252 256 T
(PRIVILEGED) 441 256 T
(23) 180 242 T
(TICK_CMPR_REG) 252 242 T
(PRIVILEGED) 441 242 T
3 14 Q
(10-12. Reser) 72 198.67 T
(v) 145.72 198.67 T
(ed) 152.58 198.67 T
(13. VER.impl) 72 148.67 T
4 12 Q
(Description:) 90 114 T
(VER.impl uniquely identi\336es an implementation or class of softw) 180 114 T
(are-com-) 495.54 114 T
(patible implementations of the architecture. V) 180 100 T
(alues FFF0\050he) 399.3 100 T
(x\051..FFFF\050he) 468.12 100 T
(x\051) 525.95 100 T
FMENDPAGE
%%EndPage: "117" 117
%%Page: "118" 118
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(118) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(are reserv) 180 712 T
(ed and are not a) 226.79 712 T
(v) 302.52 712 T
(ailable for assignment.) 308.22 712 T
(Implementation:) 90 684 T
(UltraSP) 180 684 T
(ARC-IIi uses the implementation code 0012 \050he) 216.9 684 T
(x\051 [0x12]) 447.36 684 T
3 14 Q
(14-15. Reser) 72 640.67 T
(v) 145.72 640.67 T
(ed) 152.58 640.67 T
(16. IU deferr) 72 590.67 T
(ed-trap queue) 149.11 590.67 T
4 12 Q
(Description:) 90 556 T
(the e) 180 556 T
(xistence, contents, and operation of an IU deferred-trap queue are) 202.81 556 T
(implementation-dependent; it is not visible to user application programs) 180 542 T
(under normal operating conditions.) 180 528 T
(Implementation:) 90 500 T
(UltraSP) 180 500 T
(ARC-IIi does not implement a deferred-trap queue.) 216.9 500 T
3 14 Q
(17. Reser) 72 456.67 T
(v) 127.06 456.67 T
(ed) 133.92 456.67 T
(18. Nonstandard IEEE 754-1985 r) 72 406.67 T
(esults) 275.15 406.67 T
4 12 Q
(Description:) 90 372 T
(bit 22 of the FSR, FSR_nonstandard_fp \050NS\051, when set to 1, causes the) 180 372 T
(FPU) 180 358 T
(to) 204.74 358 T
(produce) 216.82 358 T
(implementation-de\336ned) 258.2 358 T
(results) 375.6 358 T
(that) 409.67 358 T
(may) 430.4 358 T
(not) 453.8 358 T
(correspond) 471.88 358 T
(to) 527.93 358 T
(IEEE Standard 754-1985.) 180 344 T
(Implementation:) 90 316 T
(if) 180 316 T
(FSR.NS) 190.31 316 T
(is) 232.97 316 T
(set) 243.95 316 T
(to) 260.26 316 T
(one,) 272.57 316 T
(the) 295.87 316 T
(subnormal) 313.51 316 T
(operand) 367.15 316 T
(and) 408.78 316 T
(results) 429.08 316 T
(cases) 463.39 316 T
(identi\336ed) 491.69 316 T
(for implementation dependenc) 180 302 T
(y #3 abo) 326.46 302 T
(v) 367.61 302 T
(e, are \337ushed to zero.) 373.43 302 T
3 14 Q
(19. FPU v) 72 258.67 T
(ersion, FSR.v) 130.58 258.67 T
(er) 210.94 258.67 T
4 12 Q
(Description:) 90 224 T
(bits 19:17 of the FSR, FSR.v) 180 224 T
(er) 318.85 224 T
(, identify one or more implementations of) 327.7 224 T
(the FPU architecture.) 180 210 T
(Implementation:) 90 182 T
(on UltraSP) 180 182 T
(ARC-IIi the FSR.VER \336eld is set to zero.) 231.9 182 T
3 14 Q
(20-21. Reser) 72 138.67 T
(v) 145.72 138.67 T
(ed) 152.58 138.67 T
FMENDPAGE
%%EndPage: "118" 118
%%Page: "119" 119
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(119) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(22. FPU TEM, cexc, and aexc) 72 710.67 T
4 12 Q
(Description:) 90 676 T
(an implementation may choose to implement the TEM, ce) 180 676 T
(xc, and ae) 458.8 676 T
(xc) 506.93 676 T
(\336elds) 180 662 T
(in) 208.56 662 T
(hardw) 220.45 662 T
(are) 250.31 662 T
(in) 267.52 662 T
(either) 279.4 662 T
(of) 309.28 662 T
(tw) 321.83 662 T
(o) 333.71 662 T
(w) 342.26 662 T
(ays) 350.81 662 T
(\050see) 369.35 662 T
(section) 391.23 662 T
(5.1.7.11) 427.77 662 T
(of) 469.33 662 T
(SP) 481.88 662 T
(ARC-V9) 494.11 662 T
(Architecture Manual for details\051.) 180 648 T
(Implementation:) 90 620 T
(UltraSP) 180 620 T
(ARC-IIi) 216.9 620 T
(implements) 259.42 620 T
(the) 317.94 620 T
(TEM,) 335.12 620 T
(ce) 365.97 620 T
(xc) 376.45 620 T
(and) 390.29 620 T
(ae) 410.14 620 T
(xc) 420.62 620 T
(\336elds) 434.46 620 T
(in) 462.99 620 T
(conformance) 474.84 620 T
(to IEEE Std 754-1985.) 180 606 T
3 14 Q
(23. Floating-point traps) 72 562.67 T
4 12 Q
(Description:) 90 528 T
(\337oating) 180 528 T
(point) 219.65 528 T
(traps) 247.3 528 T
(may) 273.61 528 T
(be) 297.26 528 T
(precise) 311.57 528 T
(or) 348.53 528 T
(deferred.) 361.51 528 T
(If) 407.46 528 T
(deferred,) 418.43 528 T
(a) 464.39 528 T
(\337oating) 472.7 528 T
(point) 512.35 528 T
(deferred-trap queue \050FQ\051 must be present.) 180 514 T
(Implementation:) 90 486 T
(UltraSP) 180 486 T
(ARC-IIi \337oating-point traps are precise and it does not implement) 216.9 486 T
(an FQ.) 180 472 T
3 14 Q
(24. FPU deferr) 72 428.67 T
(ed-trap queue \050FQ\051) 160.77 428.67 T
4 12 Q
(Description:) 90 394 T
(the) 180 394 T
(presence,) 197.21 394 T
(contents) 244.72 394 T
(of,) 287.26 394 T
(and) 302.8 394 T
(operations) 322.67 394 T
(on) 375.2 394 T
(the) 389.74 394 T
(\337oating-point) 406.95 394 T
(deferred-trap) 474.83 394 T
(queue \050FQ\051 are implementation-dependent.) 180 380 T
(Implementation:) 90 352 T
(UltraSP) 180 352 T
(ARC-IIi does not implement an FQ.) 216.9 352 T
3 14 Q
(25. RDPR of FQ with nonexistent FQ) 72 308.67 T
4 12 Q
(Description:) 90 274 T
(on implementations without a \337oating-point queue, an attempt to read the) 180 274 T
(FQ with an RDPR instruction shall cause either an ille) 180 260 T
(g) 440.81 260 T
(al_instruction) 446.75 260 T
(e) 180 246 T
(xception or an fp_e) 185.15 246 T
(xception_other e) 277.94 246 T
(xception with FSR.ftt set to 4) 358.08 246 T
(\050sequence_error\051.) 180 232 T
(Implementation:) 90 204 T
(attempting to read the FQ with a RDPR instruction causes an) 180 204 T
(ille) 180 190 T
(g) 195.16 190 T
(al_instruction e) 201.1 190 T
(xception.) 275.24 190 T
3 14 Q
(26-28. Reser) 72 146.67 T
(v) 145.72 146.67 T
(ed) 152.58 146.67 T
FMENDPAGE
%%EndPage: "119" 119
%%Page: "120" 120
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(120) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 14 Q
(29. Addr) 72 710.67 T
(ess space identi\336er \050ASI\051 de\336nitions) 124.64 710.67 T
4 12 Q
(Description:) 90 676 T
(the follo) 180 676 T
(wing ASI assignments are implementation-dependent: restricted) 220.03 676 T
(ASIs \050all v) 180 662 T
(alues he) 231.7 662 T
(x\051 00..03, 05..0B, 0D..0F) 270.5 662 T
(, 12..17, and 1A..7F; and unre-) 389.88 662 T
(stricted ASIs C0..FF) 180 648 T
(.) 277.72 648 T
(Implementation:) 90 620 T
(UltraSP) 180 620 T
(ARC-IIi assigns the follo) 216.9 620 T
(wing implementation-dependent ASI v) 337.6 620 T
(al-) 524.28 620 T
(ues.) 180 606 T
(restricted ASI v) 180 578 T
(alues \050all v) 255.68 578 T
(alues he) 308.04 578 T
(x\051:) 346.85 578 T
(14, 15, 1C, 1D, 24, 2C, 45, 46, 47, 48, 49, 4A, 4B, 4C, 4D, 4E, 50, 51, 52,) 180 550 T
(53, 54, 55, 56, 57, 58, 59, 5A, 5B, 5C, 5D, 5E, 5F) 180 536 T
(, 66, 67, 6E, 6F) 418.38 536 T
(, 70, 71,) 491.42 536 T
(76, 77, 78, 79, 7E, 7F) 180 522 T
(unrestricted ASI v) 180 494 T
(alues \050all v) 267.68 494 T
(alues he) 320.04 494 T
(x\051:) 358.85 494 T
(C0, C1, C2, C3, C4, C5, C8, C9, CA, CB, CC, CD, D0, D1, D2, D3, D8,) 180 466 T
(D9, D) 180 452 T
(A, DB, E0, E1, F0, F1, F8, F9) 208.85 452 T
3 14 Q
(30. ASI addr) 72 408.67 T
(ess decoding) 148.37 408.67 T
4 12 Q
(Description:) 90 374 T
(an implementation may choose to decode only a subset of the 8-bit ASI) 180 374 T
(speci\336er;) 180 360 T
(ho) 226.89 360 T
(we) 238.59 360 T
(v) 252.28 360 T
(er) 258.1 360 T
(,) 266.94 360 T
(it) 272.84 360 T
(shall) 282.4 360 T
(decode) 307.97 360 T
(at) 344.85 360 T
(least) 356.4 360 T
(enough) 381.3 360 T
(of) 419.52 360 T
(the) 432.41 360 T
(ASI) 449.97 360 T
(to) 472.19 360 T
(distinguish) 484.42 360 T
(ASI_PRIMAR) 180 346 T
(Y) 250.56 346 T
(, ASI_PRIMAR) 257.68 346 T
(Y_LITTLE,) 334.24 346 T
(ASI_AS_IF_USER_PRIMAR) 180 332 T
(Y) 325.24 332 T
(,ASI_AS_IF_USER_PRIMAR) 332.35 332 T
(Y_LITTLE,) 480.59 332 T
(ASI_PRIMAR) 180 318 T
(Y_NOF) 250.56 318 T
(A) 288.34 318 T
(UL) 296.34 318 T
(T) 311.23 318 T
(, ASI_PRIMAR) 317.68 318 T
(Y_NOF) 394.24 318 T
(A) 432.01 318 T
(UL) 440.02 318 T
(T_LITTLE,) 454.91 318 T
(ASI_SECOND) 180 304 T
(AR) 252.85 304 T
(Y) 268.74 304 T
(, ASI_SECOND) 275.86 304 T
(AR) 354.71 304 T
(Y_LITTLE,) 370.6 304 T
(ASI_AS_IF_USER_SECOND) 180 290 T
(AR) 327.53 290 T
(Y) 343.42 290 T
(,) 350.53 290 T
(ASI_AS_IF_USER_SECOND) 180 276 T
(AR) 327.53 276 T
(Y_LITTLE,) 343.42 276 T
(ASI_SECOND) 180 262 T
(AR) 252.85 262 T
(Y_NOF) 268.74 262 T
(A) 306.52 262 T
(UL) 314.52 262 T
(T) 329.41 262 T
(, and) 335.86 262 T
(ASI_SECOND) 180 248 T
(AR) 252.85 248 T
(Y_NOF) 268.74 248 T
(A) 306.52 248 T
(UL) 314.52 248 T
(T_LITTLE. If ASI_NUCLEUS and) 329.41 248 T
(ASI_NUCLEUS_LITTLE are supported \050impl. dep. #124\051, the) 180 234 T
(y must be) 482.11 234 T
(decoded also. Finally) 180 220 T
(, an implementation must al) 281.54 220 T
(w) 415.09 220 T
(ays decode ASI bit<7>) 423.64 220 T
(while PST) 180 206 T
(A) 229.22 206 T
(TE.PRIV = 0, so that an attempt by nonpri) 236.56 206 T
(vile) 440.35 206 T
(ged softw) 458.17 206 T
(are to) 505.04 206 T
(access a restricted ASI will al) 180 192 T
(w) 322.18 192 T
(ays cause a pri) 330.72 192 T
(vile) 400.73 192 T
(ged_action e) 418.55 192 T
(xception.) 479.35 192 T
(Implementation:) 90 164 T
(UltraSP) 180 164 T
(ARC-IIi decodes the entire 8-bit ASI speci\336er) 216.9 164 T
(.) 437.53 164 T
3 14 Q
(31. Catastr) 72 120.67 T
(ophic err) 137.84 120.67 T
(or exceptions) 192.41 120.67 T
FMENDPAGE
%%EndPage: "120" 120
%%Page: "121" 121
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(121) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(Description:) 90 712 T
(the causes and ef) 180 712 T
(fects of catastrophic error e) 261.34 712 T
(xceptions are implementation-) 392.44 712 T
(dependent. The) 180 698 T
(y may cause precise, deferred or disrupting traps.) 253.8 698 T
(Implementation:) 90 670 T
(UltraSP) 180 670 T
(ARC-IIi catastrophic error e) 216.9 670 T
(xceptions cause deferred traps. The) 352.34 670 T
(PST) 180 656 T
(A) 199.56 656 T
(TE.RED bit is not automatically set in hardw) 206.89 656 T
(are for an) 423.43 656 T
(y catastrophic) 469.22 656 T
(error e) 180 642 T
(xceptions other than when trapping to MAXTL-1.) 211.46 642 T
3 14 Q
(32. Deferr) 72 598.67 T
(ed traps) 132.38 598.67 T
4 12 Q
(Description:) 90 564 T
(whether an) 180 564 T
(y deferred traps \050and associated deferred-trap queues\051 are) 232.8 564 T
(present is implementation-dependent.) 180 550 T
(Implementation:) 90 522 T
(UltraSP) 180 522 T
(ARC-IIi may encounter deferred traps during memory accesses.) 216.9 522 T
(Such errors lead to termination of the currently e) 180 508 T
(x) 413.77 508 T
(ecuting process or result) 419.59 508 T
(in) 180 494 T
(a) 192.26 494 T
(system) 200.51 494 T
(reset) 236.77 494 T
(if) 262.34 494 T
(system) 272.6 494 T
(state) 308.86 494 T
(has) 333.77 494 T
(been) 352.69 494 T
(corrupted.) 378.27 494 T
(Error) 430.18 494 T
(logging) 458.42 494 T
(informa-) 498.01 494 T
(tion allo) 180 480 T
(ws softw) 219.37 480 T
(are to determine if the system state has been corrupted.) 262.25 480 T
3 14 Q
(33. T) 72 436.67 T
(rap pr) 101.3 436.67 T
(ecision) 139.55 436.67 T
4 12 Q
(Description:) 90 402 T
(e) 180 402 T
(xceptions that occur as the result of program e) 185.15 402 T
(x) 406.92 402 T
(ecution may be precise or) 412.74 402 T
(deferred, although it is recommended that such e) 180 388 T
(xceptions be precise.) 413.77 388 T
(Examples include mem_address_not_aligned and di) 180 374 T
(vision_by_zero.) 429.67 374 T
(Implementation:) 90 346 T
(all of the e) 180 346 T
(xceptions listed in the SP) 230.81 346 T
(ARC-V9 Architecture Manual section) 351.05 346 T
(7.3.5, item \0502\051 are precise with the e) 180 332 T
(xception of instruction_access_error) 353.11 332 T
(,) 527.26 332 T
(which is deferred.) 180 318 T
3 14 Q
(34. Interrupt clearing) 72 274.67 T
4 12 Q
(Description:) 90 240 T
(ho) 180 240 T
(w) 191.7 240 T
(quickly) 202.9 240 T
(a) 241.45 240 T
(processor) 249.31 240 T
(responds) 297.84 240 T
(to) 343.04 240 T
(an) 354.91 240 T
(interrupt) 368.78 240 T
(request) 412.65 240 T
(and) 449.85 240 T
(the) 469.71 240 T
(method) 486.92 240 T
(by) 525.46 240 T
(which an interrupt request is remo) 180 226 T
(v) 344.12 226 T
(ed are implementation-dependent.) 349.94 226 T
(Implementation:) 90 198 T
(The response time to interrupt is dependent the acti) 180 198 T
(vity the processor is) 425.66 198 T
(e) 180 184 T
(x) 185.15 184 T
(ecuting at the time the interrupt is recei) 190.97 184 T
(v) 378.97 184 T
(ed \050e.g., whether e) 384.79 184 T
(x) 473.24 184 T
(ecuting a) 479.06 184 T
(trap) 180 170 T
(handler) 201.58 170 T
(with) 240.48 170 T
(PST) 264.74 170 T
(A) 284.3 170 T
(TE.IE=0,) 291.63 170 T
(etc.\051.) 339.31 170 T
(The) 366.21 170 T
(interrupt) 387.79 170 T
(request) 432.04 170 T
(is) 469.61 170 T
(remo) 480.54 170 T
(v) 505.02 170 T
(ed) 510.83 170 T
(by) 525.08 170 T
(clearing) 180 156 T
(a) 221.57 156 T
(bit) 229.82 156 T
(in) 245.4 156 T
(the) 257.66 156 T
(implementation-dependent) 275.24 156 T
(interrupt) 406.81 156 T
(v) 451.05 156 T
(ector) 456.87 156 T
(recei) 483.78 156 T
(v) 506.79 156 T
(e) 512.61 156 T
(re) 520.86 156 T
(g-) 530 156 T
(ister) 180 142 T
(.) 200 142 T
FMENDPAGE
%%EndPage: "121" 121
%%Page: "122" 122
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(122) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 14 Q
(35. Implementation-dependent traps) 72 710.67 T
4 12 Q
(Description:) 90 676 T
(trap type \050TT\051 v) 180 676 T
(alues 060\050he) 256.68 676 T
(x\051..07f\050he) 317.48 676 T
(x\051 are reserv) 364.62 676 T
(ed for implementation-) 424.4 676 T
(dependent) 180 662 T
(e) 231.81 662 T
(xceptions.) 236.96 662 T
(The) 288.44 662 T
(e) 309.59 662 T
(xistence) 314.74 662 T
(of) 356.55 662 T
(implementation_dependent_n) 369.04 662 T
(traps) 514.18 662 T
(and whether an) 180 648 T
(y that do e) 253.13 648 T
(xist are precise, deferred, or disrupting is imple-) 303.28 648 T
(mentation-dependent.) 180 634 T
(Implementation:) 90 606 T
(the follo) 180 606 T
(wing implementation-dependent trap types are implemented on) 220.03 606 T
(UltraSP) 180 592 T
(ARC-IIi.) 216.9 592 T
(TT \050he) 180 564 T
(x\051) 212.81 564 T
(Exception) 252 564 T
(Cate) 450 564 T
(gory) 471.82 564 T
(060) 180 536 T
(interrupt_v) 252 536 T
(ector) 305.15 536 T
(disrupting) 450 536 T
(061) 180 522 T
(P) 252 522 T
(A_w) 257.57 522 T
(atchpoint) 280.78 522 T
(disrupting) 450 522 T
(062) 180 508 T
(V) 252 508 T
(A_w) 259.04 508 T
(atchpoint) 282.25 508 T
(disrupting) 450 508 T
(063) 180 494 T
(corrected_ECC_error) 252 494 T
(disrupting) 450 494 T
(064..067) 180 480 T
(f) 252 480 T
(ast_instruction_access_MMU_miss) 255.88 480 T
(precise) 450 480 T
(068..06B) 180 466 T
(f) 252 466 T
(ast_data_access_MMU_miss) 255.88 466 T
(precise) 450 466 T
(06C..06F) 180 452 T
(f) 252 452 T
(ast_data_access_protection) 255.88 452 T
(precise) 450 452 T
3 14 Q
(36. T) 72 408.67 T
(rap priorities) 101.3 408.67 T
4 12 Q
(Description:) 90 374 T
(the priorities of the particular traps are relati) 180 374 T
(v) 391.98 374 T
(e and are implementation-) 397.8 374 T
(dependent, because a future v) 180 360 T
(ersion of the architecture may de\336ne ne) 322.1 360 T
(w) 511.75 360 T
(traps, and implementations may de\336ne implementation-dependent traps) 180 346 T
(that establish ne) 180 332 T
(w relati) 257.03 332 T
(v) 293.05 332 T
(e priorities.) 298.87 332 T
(Implementation:) 90 304 T
(UltraSP) 180 304 T
(ARC-IIi) 216.9 304 T
(traps) 259.83 304 T
(are) 286.1 304 T
(prioritized) 303.69 304 T
(relati) 356.62 304 T
(v) 380.98 304 T
(e) 386.8 304 T
(to) 395.07 304 T
(each) 407.35 304 T
(other) 432.27 304 T
(according) 459.87 304 T
(to) 510.12 304 T
(the) 522.4 304 T
(relati) 180 290 T
(v) 204.36 290 T
(e priorities in the SP) 210.18 290 T
(ARC-V9 Manual.) 307.08 290 T
3 14 Q
(37. Reset trap) 72 246.67 T
4 12 Q
(Description:) 90 212 T
(some of a processor\325) 180 212 T
(s beha) 278.98 212 T
(vior during a reset trap is implementation-) 309.06 212 T
(dependent.) 180 198 T
(Implementation:) 90 170 T
(UltraSP) 180 170 T
(ARC-IIi conforms to the required beha) 216.9 170 T
(vior during a reset trap.) 403.62 170 T
(Unspeci\336ed) 180 156 T
(beha) 240.02 156 T
(vior) 262.43 156 T
(is) 284.46 156 T
(either) 295.16 156 T
(de\336ned) 325.18 156 T
(during) 363.2 156 T
(reset) 397.23 156 T
(or) 422.58 156 T
(speci\336ed) 435.27 156 T
(as) 480.62 156 T
(requiring) 493.31 156 T
(initialization.) 180 142 T
FMENDPAGE
%%EndPage: "122" 122
%%Page: "123" 123
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(123) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(38. Effect of r) 72 710.67 T
(eset trap on implementation-dependent r) 153.38 710.67 T
(egisters) 397.33 710.67 T
4 12 Q
(Description:) 90 676 T
(implementation-dependent) 180 676 T
(re) 311.54 676 T
(gisters) 320.68 676 T
(may) 354.9 676 T
(or) 378.45 676 T
(may) 391.33 676 T
(not) 414.88 676 T
(be) 433.1 676 T
(af) 447.32 676 T
(fected) 456.34 676 T
(by) 488.54 676 T
(the) 503.43 676 T
(v) 520.98 676 T
(ar-) 526.68 676 T
(ious reset traps.) 180 662 T
(Implementation:) 90 634 T
(Implementation-dependent) 180 634 T
(re) 311.66 634 T
(gisters) 320.8 634 T
(on) 354.48 634 T
(UltraSP) 368.83 634 T
(ARC-IIi) 405.73 634 T
(either) 448.07 634 T
(ha) 477.74 634 T
(v) 488.83 634 T
(e) 494.65 634 T
(de\336ned) 502.33 634 T
(beha) 180 620 T
(vior during reset traps or are speci\336ed as requiring initialization.) 202.42 620 T
3 14 Q
(39. Entering err) 72 576.67 T
(or_state on implementation-dependent err) 167.79 576.67 T
(ors) 420.67 576.67 T
4 12 Q
(Description:) 90 542 T
(the processor may enter error_state when an implementation-dependent) 180 542 T
(error condition occurs.) 180 528 T
(Implementation:) 90 500 T
(UltraSP) 180 500 T
(ARC-IIi enters error_state only by trapping when TL = MAXTL.) 216.9 500 T
(An) 180 486 T
(y type of trap may cause this.) 194.48 486 T
3 14 Q
(40. Err) 72 442.67 T
(or_state pr) 114.52 442.67 T
(ocessor state) 179.97 442.67 T
4 12 Q
(Description:) 90 408 T
(what) 180 408 T
(occurs) 206.06 408 T
(after) 240.11 408 T
(error_state) 264.83 408 T
(is) 318.87 408 T
(entered) 329.6 408 T
(is) 367.65 408 T
(implementation-dependent,) 378.39 408 T
(b) 512.77 408 T
(ut) 518.53 408 T
(it) 530.6 408 T
(is) 180 394 T
(recommended) 190.52 394 T
(that) 261.03 394 T
(as) 281.55 394 T
(much) 294.06 394 T
(processor) 323.25 394 T
(state) 371.75 394 T
(as) 396.27 394 T
(possible) 408.79 394 T
(be) 450.64 394 T
(preserv) 464.49 394 T
(ed) 499.63 394 T
(upon) 513.48 394 T
(entry to error_state.) 180 380 T
(Implementation:) 90 352 T
(Entering error_state causes UltraSP) 180 352 T
(ARC-IIi to trigger a w) 349.86 352 T
(atchdog_reset) 457.06 352 T
(trap. As much state as possible is preserv) 180 338 T
(ed during this action.) 377.12 338 T
3 14 Q
(41. Reser) 72 294.67 T
(v) 127.06 294.67 T
(ed) 133.92 294.67 T
(42. FLUSH instruction) 72 244.67 T
4 12 Q
(Description:) 90 210 T
(if \337ush is not implemented in hardw) 180 210 T
(are, it causes an ille) 353.88 210 T
(g) 448.01 210 T
(al_instruction) 453.95 210 T
(e) 180 196 T
(xception and its function is performed by system softw) 185.15 196 T
(are. Whether) 449 196 T
(FLUSH traps is implementation-dependent.) 180 182 T
(Implementation:) 90 154 T
(UltraSP) 180 154 T
(ARC-IIi implements FLUSH in hardw) 216.9 154 T
(are and it can cause a) 402.11 154 T
(data_access_e) 180 140 T
(xception if the page is mapped with side ef) 247.79 140 T
(fects or no-f) 453.46 140 T
(ault-) 511.98 140 T
(only bits set, virtual address out of range, pri) 180 126 T
(vile) 394.34 126 T
(ge violation, or a) 412.16 126 T
(data_access_MMU_miss trap.) 180 112 T
FMENDPAGE
%%EndPage: "123" 123
%%Page: "124" 124
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(124) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 14 Q
(43. Reser) 72 710.67 T
(v) 127.06 710.67 T
(ed) 133.92 710.67 T
(44. Data access FPU trap) 72 660.67 T
4 12 Q
(Description:) 90 626 T
(if a load \337oating-point instruction traps with an) 180 626 T
(y type of access error) 406.81 626 T
(e) 180 612 T
(xception, the contents of the destination \337oating-point re) 185.15 612 T
(gister\050s\051 either) 456.95 612 T
(remain unchanged or are unde\336ned.) 180 598 T
(Implementation:) 90 570 T
(access error e) 180 570 T
(xceptions on \337oating-point load instructions lea) 245.11 570 T
(v) 473.87 570 T
(e the desti-) 479.69 570 T
(nation \337oating-point re) 180 556 T
(gister contents unchanged.) 290.48 556 T
3 14 Q
(45-46. Reser) 72 512.67 T
(v) 145.72 512.67 T
(ed) 152.58 512.67 T
(47. RD) 72 462.67 T
(ASR) 112.73 462.67 T
4 12 Q
(Description:) 90 428 T
(RD) 180 428 T
(ASR instructions with rd in the range 16..31 are a) 196.19 428 T
(v) 434.26 428 T
(ailable for imple-) 439.96 428 T
(mentation-dependent uses \050impl. dep #8\051. F) 180 414 T
(or an RD) 388.8 414 T
(ASR instruction with) 432.31 414 T
(rs1 in the range 16..31, the follo) 180 400 T
(wing are implementation-dependent: the) 333.35 400 T
(interpretation of bits 13:0 and 29:25 in the instruction, whether the instruc-) 180 386 T
(tion is pri) 180 372 T
(vile) 225.71 372 T
(ged \050impl. dep. #9\051, and whether it causes an) 243.53 372 T
(ille) 180 358 T
(g) 195.16 358 T
(al_instruction trap.) 201.1 358 T
(Implementation:) 90 330 T
(the bit \336elds speci\336ed abo) 180 330 T
(v) 305.15 330 T
(e are not used for UltraSP) 310.97 330 T
(ARC-IIi implementa-) 434.17 330 T
(tion-dependent) 180 316 T
(RD) 254.84 316 T
(ASR) 271.02 316 T
(instructions.) 297.21 316 T
(Reads) 359.07 316 T
(of) 391.24 316 T
(unused) 404.09 316 T
(rs1) 440.93 316 T
(v) 458.45 316 T
(alues) 464.14 316 T
(and) 491.65 316 T
(reads) 511.83 316 T
(of write-only implementation-dependent ASRs cause ille) 180 302 T
(g) 453.46 302 T
(al_instruction) 459.4 302 T
(traps.) 180 288 T
3 14 Q
(48. WRASR) 72 244.67 T
4 12 Q
(Description:) 90 210 T
(WRASR instructions with rd in the range 16..31 are a) 180 210 T
(v) 437.4 210 T
(ailable for imple-) 443.1 210 T
(mentation-dependent uses \050impl. dep. #8\051. F) 180 196 T
(or a WRASR instruction with) 391.8 196 T
(rd in the range 16..31, the follo) 180 182 T
(wing are implementation-dependent: the) 328.68 182 T
(interpretation) 180 168 T
(of) 247.18 168 T
(bits) 259.69 168 T
(18:0) 279.55 168 T
(in) 303.41 168 T
(the) 315.26 168 T
(instruction,) 332.45 168 T
(the) 389.3 168 T
(operation\050s\051) 406.49 168 T
(performed) 466.99 168 T
(\050for) 519.49 168 T
(e) 180 154 T
(xample, xor\051 to generate the v) 185.15 154 T
(alue written to the ASR, whether the) 328.81 154 T
(instruction is pri) 180 140 T
(vile) 258.37 140 T
(ged \050impl. dep. #9\051, and whether it causes an) 276.19 140 T
(ille) 180 126 T
(g) 195.16 126 T
(al_instruction trap.) 201.1 126 T
(Implementation:) 90 98 T
(UltraSP) 180 98 T
(ARC-IIi does not interpret bits 18:0 of the WRASR instruction.) 216.9 98 T
FMENDPAGE
%%EndPage: "124" 124
%%Page: "125" 125
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(125) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(Using WRASR to the SET_SOFTINT and CLEAR_SOFTINT ASRs will) 180 712 T
(set and clear \050respecti) 180 698 T
(v) 283.99 698 T
(ely\051 bits in the SOFTINT_REG ASR. Writes of the) 289.81 698 T
(unused ASR v) 180 684 T
(alues cause ille) 249.04 684 T
(g) 321.5 684 T
(al_instruction traps.) 327.44 684 T
3 14 Q
(49-54. Reser) 72 640.67 T
(v) 145.72 640.67 T
(ed) 152.58 640.67 T
(55. Floating-point under\337o) 72 590.67 T
(w detection) 232.5 590.67 T
4 12 Q
(Description:) 90 556 T
(whether) 180 556 T
(\322tininess\323) 221.33 556 T
(\050in) 271.33 556 T
(IEEE) 287.33 556 T
(754) 316 556 T
(terms\051) 336.67 556 T
(is) 370.01 556 T
(detected) 380.69 556 T
(before) 423.34 556 T
(or) 456.67 556 T
(after) 469.34 556 T
(rounding) 493.99 556 T
(is implementation-dependent. It is recommended that tininess be detected) 180 542 T
(before rounding.) 180 528 T
(Implementation:) 90 500 T
(UltraSP) 180 500 T
(ARC-IIi detects under\337o) 216.9 500 T
(w before rounding.) 335.92 500 T
3 14 Q
(56-100. Reser) 72 456.67 T
(v) 152.72 456.67 T
(ed) 159.58 456.67 T
(101. Maximum trap le) 72 406.67 T
(v) 204.78 406.67 T
(el) 211.64 406.67 T
4 12 Q
(Description:) 90 372 T
(it is implementation-dependent ho) 180 372 T
(w man) 344.03 372 T
(y additional le) 376.18 372 T
(v) 444.54 372 T
(els, if an) 450.36 372 T
(y) 491.17 372 T
(, past) 496.39 372 T
(le) 180 358 T
(v) 188.36 358 T
(el 4 are supported.) 194.18 358 T
(Implementation:) 90 330 T
(UltraSP) 180 330 T
(ARC-IIi implements 5 trap le) 216.9 330 T
(v) 357.92 330 T
(els.) 363.74 330 T
3 14 Q
(102. Clean windo) 72 286.67 T
(w trap) 174.93 286.67 T
4 12 Q
(Description:) 90 252 T
(an implementation may choose either to implement automatic \322cleaning\323) 180 252 T
(of re) 180 238 T
(gister windo) 202.14 238 T
(ws in hardw) 261.5 238 T
(are, or generate a clean_windo) 320.04 238 T
(w trap, when) 466.68 238 T
(needed, for windo) 180 224 T
(w\050s\051 to be cleaned by softw) 266.68 224 T
(are.) 398.86 224 T
(Implementation:) 90 196 T
(UltraSP) 180 196 T
(ARC-IIi cleans re) 216.9 196 T
(gister windo) 302.03 196 T
(ws by generating a clean_windo) 361.39 196 T
(w) 515.72 196 T
(trap for windo) 180 182 T
(ws to be cleaned by softw) 248.35 182 T
(are.) 372.54 182 T
3 14 Q
(103. Pr) 72 138.67 T
(efetch instructions) 114.52 138.67 T
4 12 Q
(Description:) 90 104 T
(the follo) 180 104 T
(wing aspects of the PREFETCH and PREFETCHA instructions) 220.03 104 T
FMENDPAGE
%%EndPage: "125" 125
%%Page: "126" 126
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(126) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(are implementation-dependent: \0501\051 whether the) 180 712 T
(y ha) 405.77 712 T
(v) 425.86 712 T
(e an observ) 431.68 712 T
(able ef) 486.02 712 T
(fect) 518.04 712 T
(in pri) 180 698 T
(vile) 205.37 698 T
(ged code; \0502\051 whether the) 223.19 698 T
(y can cause a data_access_MMU_miss) 345.64 698 T
(e) 180 684 T
(xception; \0503\051 the attrib) 185.15 684 T
(utes of the block of memory prefetched: its size) 292.56 684 T
(\050minimum = 64 bytes\051 and its alignment \050minimum = 64-byte alignment\051;) 180 670 T
(\0504\051 whether each v) 180 656 T
(ariant is implemented as a NOP) 269.33 656 T
(, with its full semantics,) 420.31 656 T
(or) 180 642 T
(with) 192.86 642 T
(common-case) 217.07 642 T
(prefetching) 286.58 642 T
(semantics;) 344.1 642 T
(\0505\051) 397.63 642 T
(whether) 414.49 642 T
(and) 456.01 642 T
(ho) 476.21 642 T
(w) 487.91 642 T
(v) 499.44 642 T
(ariants) 505.14 642 T
(16..31 are implemented.) 180 628 T
(Implementation:) 90 600 T
(on UltraSP) 180 600 T
(ARC-IIi, PREFETCH and PREFETCHA instuctions with the) 231.9 600 T
(fcn=0..4 ha) 180 586 T
(v) 234.18 586 T
(e the follo) 240 586 T
(wing meanings:) 288.36 586 T
(FCN) 126 558 T
(Function) 162 558 T
(Action) 324 558 T
(0) 126 530 T
(Prefetch for se) 162 530 T
(v) 231.67 530 T
(eral reads) 237.49 530 T
(generate read_to_share request if desired) 324 530 T
(line is not present in E-cache) 324 516 T
(1) 126 502 T
(Prefetch for one read) 162 502 T
(generate read_to_share request if desired) 324 502 T
(line is not present in E-cache) 324 488 T
(2) 126 474 T
(Prefetch page) 162 474 T
(generate read_to_share request if desired) 324 474 T
(line is not present in E-cache) 324 460 T
(FCN) 126 432 T
(Function) 162 432 T
(Action) 324 432 T
(3) 126 404 T
(Prefetch for se) 162 404 T
(v) 231.67 404 T
(eral writes) 237.49 404 T
(generate read_to_o) 324 404 T
(wn request if desired line) 415.33 404 T
(is not present in E-cache in either E or M) 324 390 T
(state) 324 376 T
(4) 126 362 T
(Prefetch for one write) 162 362 T
(generate read_to_o) 324 362 T
(wn request if desired line) 415.33 362 T
(is not present in E-cache in either E or M) 324 348 T
(state) 324 334 T
3 14 Q
(104. VER.manuf) 72 290.67 T
4 12 Q
(Description:) 90 256 T
(VER.manuf) 180 256 T
(contains) 240.49 256 T
(a) 283.33 256 T
(16-bit) 291.49 256 T
(semiconductor) 322.99 256 T
(manuf) 396.48 256 T
(acturer) 427.02 256 T
(code.) 463.17 256 T
(This) 491.66 256 T
(\336eld) 515.83 256 T
(is optional, and if not present reads as zero. VER.manuf may indicate the) 180 242 T
(original supplier of a second-sourced chip in cases in) 180 228 T
(v) 434.14 228 T
(olving mask-le) 439.9 228 T
(v) 511.26 228 T
(el) 517.08 228 T
(second-sourcing. It is intended that the contents of VER.manuf track the) 180 214 T
(JEDEC semiconductor manuf) 180 200 T
(acturer code as closely as possible. If the) 323.2 200 T
(manuf) 180 186 T
(acturer does not ha) 210.54 186 T
(v) 301.27 186 T
(e a JEDEC semiconductor manuf) 307.09 186 T
(acturer code,) 466.94 186 T
(SP) 180 172 T
(ARC International will assign a VER.manuf v) 192.24 172 T
(alue.) 413.59 172 T
(Implementation:) 90 144 T
(UltraSP) 180 144 T
(ARC-IIi uses the manuf) 216.9 144 T
(acturer code 0017\050he) 331.76 144 T
(x\051) 432.88 144 T
FMENDPAGE
%%EndPage: "126" 126
%%Page: "127" 127
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(127) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(105. TICK r) 72 710.67 T
(egister) 145.25 710.67 T
4 12 Q
(Description:) 90 676 T
(the) 180 676 T
(dif) 197.31 676 T
(ference) 210.34 676 T
(between) 248.28 676 T
(the) 290.91 676 T
(v) 308.21 676 T
(alues) 313.92 676 T
(read) 341.22 676 T
(from) 364.51 676 T
(the) 390.48 676 T
(TICK) 407.79 676 T
(re) 438.42 676 T
(gister) 447.57 676 T
(on) 476.87 676 T
(tw) 491.52 676 T
(o) 503.4 676 T
(reads) 512.04 676 T
(should re\337ect the number of processor c) 180 662 T
(ycles e) 372.44 662 T
(x) 405.25 662 T
(ecuted between the reads.) 411.07 662 T
(If an accurate count cannot al) 180 648 T
(w) 321.49 648 T
(ays be returned, an inaccurac) 330.04 648 T
(y should be) 469.46 648 T
(small,) 180 634 T
(bounded,) 211.67 634 T
(and) 258.67 634 T
(documented.) 278.66 634 T
(An) 342.98 634 T
(implementation) 360.31 634 T
(my) 438.32 634 T
(implement) 456.32 634 T
(fe) 510.32 634 T
(wer) 519.34 634 T
(than 63 bits in TICK.counter; ho) 180 620 T
(we) 336.36 620 T
(v) 350.05 620 T
(er) 355.87 620 T
(, the counter as implemented must) 364.72 620 T
(be able to count for at least 10 years without o) 180 606 T
(v) 401.78 606 T
(er\337o) 407.6 606 T
(wing. An) 429.3 606 T
(y upper bits) 473.78 606 T
(not implemented must be read as zero.) 180 592 T
(Implementation:) 90 564 T
(UltraSP) 180 564 T
(ARC-IIi implements 63 bits of TICK.counter and re\337ects the num-) 216.9 564 T
(ber of processor clocks between reads.) 180 550 T
3 14 Q
(106. IMPDEPn instructions) 72 506.67 T
4 12 Q
(Description:) 90 472 T
(the IMPDEP1 and IMPDEP2 instructions are completely implementation-) 180 472 T
(dependent. Implementation-dependent aspects include their operation, the) 180 458 T
(interpretation of bits 29:25 and 18:0 in their encodings, and which \050if an) 180 444 T
(y\051) 526.12 444 T
(e) 180 430 T
(xceptions the) 185.15 430 T
(y may cause.) 248.63 430 T
(Implementation:) 90 402 T
(UltraSP) 180 402 T
(ARC-IIi implements implementation-dependent instructions using) 216.9 402 T
(the follo) 180 388 T
(wing \336eld v) 220.03 388 T
(alues:) 277.07 388 T
(op) 180 360 T
(op3) 234 360 T
(opf) 306 360 T
(10) 180 332 T
(110110) 234 332 T
(010000000) 306 332 T
(10) 180 304 T
(110110) 234 304 T
(001010000) 306 304 T
(10) 180 290 T
(110110) 234 290 T
(001010001) 306 290 T
(10) 180 276 T
(110110) 234 276 T
(001010010) 306 276 T
(10) 180 262 T
(110110) 234 262 T
(001010011) 306 262 T
(10) 180 248 T
(110110) 234 248 T
(001010100) 306 248 T
(10) 180 234 T
(110110) 234 234 T
(001010101) 306 234 T
(10) 180 220 T
(110110) 234 220 T
(001010110) 306 220 T
(10) 180 206 T
(110110) 234 206 T
(001010111) 306 206 T
(10) 180 178 T
(110110) 234 178 T
(000111011) 306 178 T
(10) 180 164 T
(110110) 234 164 T
(000111010) 306 164 T
(10) 180 150 T
(110110) 234 150 T
(000111101) 306 150 T
(10) 180 136 T
(110110) 234 136 T
(001001101) 306 136 T
(10) 180 122 T
(110110) 234 122 T
(001001011) 306 122 T
(10) 180 94 T
(110110) 234 94 T
(000110001) 306 94 T
FMENDPAGE
%%EndPage: "127" 127
%%Page: "128" 128
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(128) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(10) 180 712 T
(110110) 234 712 T
(000110011) 306 712 T
(10) 180 698 T
(110110) 234 698 T
(000110101) 306 698 T
(10) 180 684 T
(110110) 234 684 T
(000110110) 306 684 T
(10) 180 670 T
(110110) 234 670 T
(000110111) 306 670 T
(10) 180 656 T
(110110) 234 656 T
(000111000) 306 656 T
(10) 180 642 T
(110110) 234 642 T
(000111001) 306 642 T
(10) 180 614 T
(110110) 234 614 T
(000011000) 306 614 T
(10) 180 600 T
(110110) 234 600 T
(000011010) 306 600 T
(10) 180 586 T
(110110) 234 586 T
(001001000) 306 586 T
(10) 180 558 T
(110110) 234 558 T
(001100000) 306 558 T
(10) 180 544 T
(110110) 234 544 T
(001100001) 306 544 T
(10) 180 530 T
(110110) 234 530 T
(001111110) 306 530 T
(10) 180 516 T
(110110) 234 516 T
(001111111) 306 516 T
(10) 180 502 T
(110110) 234 502 T
(001110100) 306 502 T
(10) 180 488 T
(110110) 234 488 T
(001110101) 306 488 T
(10) 180 474 T
(110110) 234 474 T
(001111000) 306 474 T
(10) 180 460 T
(110110) 234 460 T
(001111001) 306 460 T
(10) 180 446 T
(110110) 234 446 T
(001101010) 306 446 T
(10) 180 432 T
(110110) 234 432 T
(001101011) 306 432 T
(10) 180 418 T
(110110) 234 418 T
(001100110) 306 418 T
(10) 180 404 T
(110110) 234 404 T
( 001100111) 306 404 T
(10) 180 390 T
(110110) 234 390 T
(001111100) 306 390 T
(10) 180 376 T
(110110) 234 376 T
(001111101) 306 376 T
(10) 180 362 T
(110110) 234 362 T
(001100010) 306 362 T
(10) 180 348 T
(110110) 234 348 T
(001100011) 306 348 T
(10) 180 334 T
(110110) 234 334 T
(001110000) 306 334 T
(10) 180 320 T
(110110) 234 320 T
(001110001) 306 320 T
(10) 180 306 T
(110110) 234 306 T
(001101110) 306 306 T
(10) 180 292 T
(110110) 234 292 T
(001101111) 306 292 T
(10) 180 278 T
(110110) 234 278 T
(001101100) 306 278 T
(10) 180 264 T
(110110) 234 264 T
(001101101) 306 264 T
(10) 180 250 T
(110110) 234 250 T
( 001110010) 306 250 T
(10) 180 236 T
(110110) 234 236 T
(001110011) 306 236 T
(10) 180 222 T
(110110) 234 222 T
(001111010) 306 222 T
(10) 180 208 T
(110110) 234 208 T
(001111011) 306 208 T
(10) 180 194 T
(110110) 234 194 T
(001110110) 306 194 T
(10) 180 180 T
(110110) 234 180 T
(001110111) 306 180 T
(10) 180 166 T
(110110) 234 166 T
(001101000) 306 166 T
(10) 180 152 T
(110110) 234 152 T
(001101001) 306 152 T
(10) 180 138 T
(110110) 234 138 T
(001100100) 306 138 T
(10) 180 124 T
(110110) 234 124 T
(001100101) 306 124 T
(10) 180 96 T
(110110) 234 96 T
(000101000) 306 96 T
FMENDPAGE
%%EndPage: "128" 128
%%Page: "129" 129
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(129) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(10) 180 712 T
(110110) 234 712 T
(000101100) 306 712 T
(10) 180 698 T
(110110) 234 698 T
(000100000) 306 698 T
(10) 180 684 T
(110110) 234 684 T
(000100100) 306 684 T
(10) 180 670 T
(110110) 234 670 T
(000100010) 306 670 T
(10) 180 656 T
(110110) 234 656 T
(000100110) 306 656 T
(10) 180 642 T
(110110) 234 642 T
(000101010) 306 642 T
(10) 180 628 T
(110110) 234 628 T
(000101110) 306 628 T
(10) 180 600 T
(110110) 234 600 T
(000000000) 306 600 T
(10) 180 586 T
(110110) 234 586 T
(000000010) 306 586 T
(10) 180 572 T
(110110) 234 572 T
(000000100) 306 572 T
(10) 180 558 T
(110110) 234 558 T
(000000110) 306 558 T
(10) 180 544 T
(110110) 234 544 T
(000001000) 306 544 T
(10) 180 530 T
(110110) 234 530 T
(000001010) 306 530 T
(10) 180 502 T
(110110) 234 502 T
(000111110) 306 502 T
(10) 180 474 T
(110110) 234 474 T
(000010000) 306 474 T
(10) 180 460 T
(110110) 234 460 T
(000010010) 306 460 T
(10) 180 446 T
(110110) 234 446 T
(000010100) 306 446 T
3 14 Q
(107. Unimplemented LDD trap) 72 388.67 T
4 12 Q
(Description:) 90 354 T
(it) 180 354 T
(is) 189.55 354 T
(implementation-dependent) 200.43 354 T
(whether) 331.95 354 T
(LDD) 373.48 354 T
(and) 401.01 354 T
(LDD) 421.22 354 T
(A) 445.4 354 T
(are) 456.93 354 T
(implemented) 474.46 354 T
(in hardw) 180 340 T
(are. If not, an attempt to e) 222.2 340 T
(x) 346 340 T
(ecute either will cause an) 351.82 340 T
(unimplemented_LDD trap.) 180 326 T
(Implementation:) 90 298 T
(UltraSP) 180 298 T
(ARC-IIi implements LDD and LDD) 216.9 298 T
(A in hardw) 391.07 298 T
(are.) 444.94 298 T
3 14 Q
(108. Unimplemented STD trap) 72 254.67 T
4 12 Q
(Description:) 90 220 T
(it is implementation-dependent whether STD and STD) 180 220 T
(A are implemented) 442.16 220 T
(in hardw) 180 206 T
(are. If not, an attempt to e) 222.2 206 T
(x) 346 206 T
(ecute either will cause an) 351.82 206 T
(unimplemented_STD trap.) 180 192 T
(Implementation:) 90 164 T
(UltraSP) 180 164 T
(ARC-IIi implements STD and STD) 216.9 164 T
(A in hardw) 387.08 164 T
(are.) 440.95 164 T
3 14 Q
(109. LDDF_mem_addr) 72 120.67 T
(ess_not_aligned) 210.18 120.67 T
FMENDPAGE
%%EndPage: "129" 129
%%Page: "130" 130
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(130) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(Description:) 90 712 T
(LDDF) 180 712 T
(and) 214.28 712 T
(LDDF) 234.56 712 T
(A) 265.01 712 T
(require) 276.62 712 T
(only) 313.56 712 T
(w) 337.84 712 T
(ord) 346.39 712 T
(alignment.) 365.33 712 T
(Ho) 419.28 712 T
(we) 433.65 712 T
(v) 447.34 712 T
(er) 453.16 712 T
(,) 462 712 T
(if) 467.95 712 T
(the) 478.24 712 T
(ef) 495.85 712 T
(fecti) 504.88 712 T
(v) 525.9 712 T
(e) 531.72 712 T
(address is w) 180 698 T
(ord-aligned b) 238.54 698 T
(ut not double) 302.62 698 T
(w) 365.65 698 T
(ord-aligned, either may cause an) 374.2 698 T
(LDDF_mem_address_not_aligned) 180 684 T
(trap,) 348.7 684 T
(in) 373.08 684 T
(which) 385.13 684 T
(case) 417.17 684 T
(the) 440.54 684 T
(trap) 457.92 684 T
(handler) 479.3 684 T
(soft-) 518 684 T
(w) 180 670 T
(are shall emulate the LDDF \050or LDDF) 188.54 670 T
(A\051 instruction and return.) 372.29 670 T
(Implementation:) 90 642 T
(UltraSP) 180 642 T
(ARC-IIi) 216.9 642 T
(generates) 259.7 642 T
(an) 307.81 642 T
(LDDF_mem_address_not_aligned) 321.94 642 T
(e) 490.72 642 T
(xception) 495.87 642 T
(if an LDDF or LDDF) 180 628 T
(A ef) 282.43 628 T
(fecti) 303.12 628 T
(v) 324.14 628 T
(e address is w) 329.96 628 T
(ord-aligned b) 396.83 628 T
(ut not double-) 460.91 628 T
(w) 180 614 T
(ord-aligned.) 188.54 614 T
3 14 Q
(110. STDF_mem_addr) 72 570.67 T
(ess_not_aligned) 207.86 570.67 T
4 12 Q
(Description:) 90 536 T
(STDF and STDF) 180 536 T
(A require only w) 261.12 536 T
(ord alignment. Ho) 342.65 536 T
(we) 430.01 536 T
(v) 443.7 536 T
(er) 449.52 536 T
(, if the ef) 458.36 536 T
(fecti) 501.38 536 T
(v) 522.41 536 T
(e) 528.23 536 T
(address is w) 180 522 T
(ord-aligned b) 238.54 522 T
(ut not double) 302.62 522 T
(w) 365.65 522 T
(ord-aligned, either may cause an) 374.2 522 T
(STDF_mem_address_not_aligned) 180 508 T
(trap,) 346.96 508 T
(in) 371.58 508 T
(which) 383.88 508 T
(case) 416.18 508 T
(the) 439.8 508 T
(trap) 457.42 508 T
(handler) 479.05 508 T
(soft-) 518 508 T
(w) 180 494 T
(are shall emulate the STDF \050or STDF) 188.54 494 T
(A\051 instruction and return.) 368.3 494 T
(Implementation:) 90 466 T
(UltraSP) 180 466 T
(ARC-IIi generates an STDF_mem_address_not_aligned e) 216.9 466 T
(xception) 494.68 466 T
(if an STDF or STDF) 180 452 T
(A ef) 278.45 452 T
(fecti) 299.14 452 T
(v) 320.16 452 T
(e address is w) 325.98 452 T
(ord-aligned b) 392.84 452 T
(ut not double-) 456.92 452 T
(w) 180 438 T
(ord-aligned.) 188.54 438 T
3 14 Q
(111. LDQF_mem_addr) 72 394.67 T
(ess_not_aligned) 210.96 394.67 T
4 12 Q
(Description:) 90 360 T
(LDQF) 180 360 T
(and) 214.28 360 T
(LDQF) 234.56 360 T
(A) 265.01 360 T
(require) 276.62 360 T
(only) 313.56 360 T
(w) 337.84 360 T
(ord) 346.39 360 T
(alignment.) 365.33 360 T
(Ho) 419.28 360 T
(we) 433.65 360 T
(v) 447.34 360 T
(er) 453.16 360 T
(,) 462 360 T
(if) 467.95 360 T
(the) 478.24 360 T
(ef) 495.85 360 T
(fecti) 504.88 360 T
(v) 525.9 360 T
(e) 531.72 360 T
(address is w) 180 346 T
(ord-aligned b) 238.54 346 T
(ut not quadw) 302.62 346 T
(ord-aligned, either may cause an) 365.16 346 T
(LDQF_mem_address_not_aligned) 180 332 T
(trap,) 348.7 332 T
(in) 373.08 332 T
(which) 385.13 332 T
(case) 417.17 332 T
(the) 440.54 332 T
(trap) 457.92 332 T
(handler) 479.3 332 T
(soft-) 518 332 T
(w) 180 318 T
(are shall emulate the LDQF \050or LDQF) 188.54 318 T
(A\051 instruction and return.) 372.29 318 T
(Implementation:) 90 290 T
(UltraSP) 180 290 T
(ARC-IIi does not implement the LDQF and LDQF) 216.9 290 T
(A in hardw) 460.33 290 T
(are,) 514.2 290 T
(the) 180 276 T
(y must be emulated in softw) 194.48 276 T
(are using other instructions.) 330.02 276 T
3 14 Q
(112. STQF_mem_addr) 72 232.67 T
(ess_not_aligned) 208.64 232.67 T
4 12 Q
(Description:) 90 198 T
(STQF and STQF) 180 198 T
(A require only w) 261.12 198 T
(ord alignment. Ho) 342.65 198 T
(we) 430.01 198 T
(v) 443.7 198 T
(er) 449.52 198 T
(, if the ef) 458.36 198 T
(fecti) 501.38 198 T
(v) 522.41 198 T
(e) 528.23 198 T
(address is w) 180 184 T
(ord-aligned b) 238.54 184 T
(ut not quadw) 302.62 184 T
(ord-aligned, either may cause an) 365.16 184 T
(STQF_mem_address_not_aligned) 180 170 T
(trap,) 346.96 170 T
(in) 371.58 170 T
(which) 383.88 170 T
(case) 416.18 170 T
(the) 439.8 170 T
(trap) 457.42 170 T
(handler) 479.05 170 T
(soft-) 518 170 T
(w) 180 156 T
(are shall emulate the STQF \050or STQF) 188.54 156 T
(A\051 instruction and return.) 368.3 156 T
(Implementation:) 90 128 T
(UltraSP) 180 128 T
(ARC-IIi does not implement the STQF and STQF) 216.9 128 T
(A in hardw) 456.35 128 T
(are,) 510.22 128 T
(the) 180 114 T
(y must be emulated in softw) 194.48 114 T
(are using other instructions.) 330.02 114 T
FMENDPAGE
%%EndPage: "130" 130
%%Page: "131" 131
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(131) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(113. Implemented memory models) 72 710.67 T
4 12 Q
(Description:) 90 676 T
(whether the P) 180 676 T
(artial Store Order \050PSO\051 or Relax) 245.81 676 T
(ed Memory Order \050RMO\051) 406.6 676 T
(models are supported is implementation-dependent.) 180 662 T
(Implementation:) 90 634 T
(UltraSP) 180 634 T
(ARC-IIi supports the P) 216.9 634 T
(artial Store Order and Relax) 327.72 634 T
(ed Memory) 462.84 634 T
(Order models.) 180 620 T
3 14 Q
(114. RED_state trap v) 72 576.67 T
(ector addr) 204.06 576.67 T
(ess \050RSTV) 266.4 576.67 T
(addr\051) 327.72 576.67 T
4 12 Q
(Description:) 90 542 T
(the RED_state trap v) 180 542 T
(ector is located at an implementation-dependent) 280.14 542 T
(address referred to as RSTV) 180 528 T
(addr) 314.63 528 T
(.) 335.29 528 T
(Implementation:) 90 500 T
(RSTV) 180 500 T
(addr = 1f) 209.34 500 T
(f) 253.13 500 T
(f0000000 \050he) 256.82 500 T
(x\051) 320.96 500 T
3 14 Q
(115. RED_state pr) 72 456.67 T
(ocessor state) 181.79 456.67 T
4 12 Q
(Description:) 90 422 T
(what) 180 422 T
(occurs) 206.09 422 T
(after) 240.17 422 T
(the) 264.91 422 T
(processor) 282.34 422 T
(enters) 331.08 422 T
(RED_state) 362.5 422 T
(is) 417.25 422 T
(implementation-depen-) 428.02 422 T
(dent.) 180 408 T
(Implementation:) 90 380 T
(On UltraSP) 180 380 T
(ARC-IIi some re) 234.56 380 T
(gister contents are forced to speci\336ed v) 315.04 380 T
(alues) 502.69 380 T
(and some hardw) 180 366 T
(are functions are disabled upon entering RED_state to) 258.53 366 T
(a) 180 352 T
(v) 185.09 352 T
(oid as much as possible an) 190.85 352 T
(y additional traps which w) 318.32 352 T
(ould cause the pro-) 445.52 352 T
(cessor to enter error_state.) 180 338 T
3 14 Q
(116. SIR_enable contr) 72 294.67 T
(ol \337ag) 204.36 294.67 T
4 12 Q
(Description:) 90 260 T
(the location of and the means of accessing the SIR_enable control \337ag are) 180 260 T
(implementation-dependent. In some implementations, it may be perma-) 180 246 T
(nently zero.) 180 232 T
(Implementation:) 90 204 T
(the SIR_enable in UltraSP) 180 204 T
(ARC-IIi is permanently zero.) 305.89 204 T
3 14 Q
(117. MMU disabled pr) 72 160.67 T
(efetch beha) 207.09 160.67 T
(vior) 274.78 160.67 T
4 12 Q
(Description:) 90 126 T
(whether) 180 126 T
(Prefetch) 221.18 126 T
(and) 263.69 126 T
(Non-f) 283.54 126 T
(aulting) 312.08 126 T
(Load) 347.94 126 T
(al) 375.12 126 T
(w) 383.67 126 T
(ays) 392.21 126 T
(succeed) 410.73 126 T
(when) 451.24 126 T
(the) 479.76 126 T
(MMU) 496.95 126 T
(is) 529.47 126 T
(disabled is implementation-dependent.) 180 112 T
FMENDPAGE
%%EndPage: "131" 131
%%Page: "132" 132
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(132) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(Implementation:) 90 712 T
(When the data MMU is disabled, accesses are assumed to be non-cache-) 180 712 T
(able and with side-ef) 180 698 T
(fect.  Non-f) 280.01 698 T
(aulting loads encountered with the MMU) 335.53 698 T
(is disabled cause a data_access_e) 180 684 T
(xception trap with SFSR.FT) 339.77 684 T
(-2 \050specula-) 474.01 684 T
(ti) 180 670 T
(v) 186.37 670 T
(e load to page with side-ef) 192.19 670 T
(fect attrib) 318.86 670 T
(ute\051.  Prefetch beha) 364.94 670 T
(v) 458 670 T
(es as a NOP) 463.82 670 T
(when the MMU is disabled.) 180 656 T
3 14 Q
(118. Identifying I/O locations) 72 612.67 T
4 12 Q
(Description:) 90 578 T
(the manner in which I/O locations are identi\336ed is implementation-depen-) 180 578 T
(dent.) 180 564 T
(Implementation:) 90 536 T
(F) 180 536 T
(or systems using UltraSP) 186.49 536 T
(ARC-IIi, I/O re) 306.4 536 T
(gister locations are memory) 380.53 536 T
(mapped to non-cacheable address space. In generatl, the location, access,) 180 522 T
(contents, and side ef) 180 508 T
(fects of the I/O re) 277.68 508 T
(gisters are dependent on the system) 362.14 508 T
(implementation, not the processor implementation. PCI b) 180 494 T
(us I/O Space is) 455.09 494 T
(hard-wired) 180 480 T
(to) 235.26 480 T
(locations) 247.21 480 T
(P) 293.16 480 T
(A[40:0]) 298.73 480 T
(=) 339.34 480 T
(1FE02000000\050he) 348.73 480 T
(x\051) 431.88 480 T
(through) 444.49 480 T
(P) 484.44 480 T
(A[40:0]) 490.01 480 T
(=) 530.61 480 T
(1FE0201FFFF\050he) 180 466 T
(x\051.) 265.84 466 T
3 14 Q
(119. Unimplemented v) 72 422.67 T
(alues f) 206.02 422.67 T
(or PST) 244.17 422.67 T
(A) 285.3 422.67 T
(TE.MM) 294.08 422.67 T
4 12 Q
(Description:) 90 388 T
(the ef) 180 388 T
(fect of writing an unimplemented memory-mode designation into) 206.69 388 T
(PST) 180 374 T
(A) 199.56 374 T
(TE.MM is implementation-dependent) 206.89 374 T
(Implementation:) 90 346 T
(UltraSP) 180 346 T
(ARC-IIi implements all three memory modes speci\336ed in the) 216.9 346 T
(SP) 180 332 T
(ARC-V9 manual. If the reserv) 192.24 332 T
(ed PST) 337.69 332 T
(A) 371.58 332 T
(TE.MM v) 378.91 332 T
(alue \0503\051 were written,) 426.61 332 T
(UltraSP) 180 318 T
(ARC-IIi w) 216.9 318 T
(ould interpret it as RMO.) 268.44 318 T
3 14 Q
(120. Coher) 72 274.67 T
(ence and atomicity of memory operations) 137.07 274.67 T
4 12 Q
(Description:) 90 240 T
(the) 180 240 T
(coherence) 197.27 240 T
(and) 248.52 240 T
(atomicity) 268.45 240 T
(of) 316.4 240 T
(memory) 329 240 T
(operations) 371.61 240 T
(between) 424.21 240 T
(processors) 466.8 240 T
(and) 520.06 240 T
(I/O DMA memory accesses are implementation-dependent.) 180 226 T
(Implementation:) 90 198 T
(This is dependent on the system implementation rather than the processor) 180 198 T
(implementation for systems that use UltraSP) 180 184 T
(ARC-IIi) 393.23 184 T
3 14 Q
(121. Implementation-dependent memory model) 72 140.67 T
4 12 Q
(Description:) 90 106 T
(an implementation may choose to identify certain addresses and use an) 180 106 T
FMENDPAGE
%%EndPage: "132" 132
%%Page: "133" 133
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(133) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(implementation-dependent memory model for references to them.) 180 712 T
(Implementation:) 90 684 T
(UltraSP) 180 684 T
(ARC-IIi does not use an) 216.9 684 T
(y implementation-dependent memory) 333.37 684 T
(models.) 180 670 T
3 14 Q
(122. FLUSH latency) 72 626.67 T
4 12 Q
(Description:) 90 592 T
(latenc) 180 592 T
(y) 208.48 592 T
(between) 217.24 592 T
(the) 259.99 592 T
(e) 277.42 592 T
(x) 282.57 592 T
(ecution) 288.39 592 T
(of) 326.48 592 T
(FLUSH) 339.24 592 T
(on) 380.01 592 T
(one) 394.77 592 T
(processor) 414.86 592 T
(and) 463.61 592 T
(the) 483.71 592 T
(point) 501.14 592 T
(at) 528.57 592 T
(which the modi\336ed instructions ha) 180 578 T
(v) 345.76 578 T
(e replaced out-dated instructions in a) 351.58 578 T
(multiprocessor is implementation-dependent.) 180 564 T
(Implementation:) 90 536 T
(This is dependent on the system implementation rather than the processor) 180 536 T
(implementation for systems that use UltraSP) 180 522 T
(ARC-IIi) 393.23 522 T
3 14 Q
(123. Input/output \050I/O\051 semantics) 72 478.67 T
4 12 Q
(Description:) 90 444 T
(the semantic ef) 180 444 T
(fect of accessing input/output \050I/O\051 re) 252.35 444 T
(gisters is implementa-) 433.13 444 T
(tion-dependent.) 180 430 T
(Implementation:) 90 402 T
(F) 180 402 T
(or) 186.49 402 T
(systems) 199.49 402 T
(using) 240.49 402 T
(UltraSP) 269.49 402 T
(ARC-IIi,) 306.39 402 T
(the) 352.38 402 T
(location,) 370.04 402 T
(access,) 414.71 402 T
(contents,) 451.35 402 T
(and) 497.35 402 T
(side) 517.67 402 T
(ef) 180 388 T
(fects of the I/O re) 189.02 388 T
(gisters are dependent on the system implementation,) 273.48 388 T
(not the processor implementation) 180 374 T
3 14 Q
(124. Implicit ASI when TL > 0) 72 330.67 T
4 12 Q
(Description:) 90 296 T
(when TL > 0, the implicit ASI for instruction fetches, loads, and stores is) 180 296 T
(implementation-dependent. See SP) 180 282 T
(ARC-V9 Architecture Manual section) 347.22 282 T
(F) 180 268 T
(.4.4, \322Conte) 185.71 268 T
(xts,) 243.53 268 T
(\323 for more information.) 259.69 268 T
(Implementation:) 90 240 T
(the implicit ASI for instruction fetches, loads, and stores when TL > 0 is) 180 240 T
(ASI_PRIMAR) 180 226 T
(Y) 250.56 226 T
3 14 Q
(125. Addr) 72 182.67 T
(ess masking) 131.64 182.67 T
4 12 Q
(Description:) 90 148 T
(when) 180 148 T
(PST) 208.97 148 T
(A) 228.53 148 T
(TE.AM) 235.86 148 T
(=) 275.83 148 T
(1,) 285.58 148 T
(the) 297.55 148 T
(v) 315.19 148 T
(alue) 320.89 148 T
(of) 343.86 148 T
(the) 356.83 148 T
(high-order) 374.47 148 T
(32-bits) 428.1 148 T
(of) 464.41 148 T
(the) 477.38 148 T
(PC) 495.02 148 T
(trans-) 512.68 148 T
(mitted to the speci\336ed destination re) 180 134 T
(gisters\050s\051 by CALL, JMPL, RDPC,) 354.14 134 T
(and on a trap is implementation-dependent.) 180 120 T
FMENDPAGE
%%EndPage: "133" 133
%%Page: "134" 134
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(UltraSPARC-IIi) 470.01 749.33 T
(134) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(Implementation:) 90 712 T
(when) 180 712 T
(PST) 208.97 712 T
(A) 228.53 712 T
(TE.AM) 235.86 712 T
(=) 275.83 712 T
(1,) 285.58 712 T
(the) 297.55 712 T
(v) 315.19 712 T
(alue) 320.89 712 T
(of) 343.86 712 T
(the) 356.83 712 T
(high-order) 374.47 712 T
(32-bits) 428.1 712 T
(of) 464.41 712 T
(the) 477.38 712 T
(PC) 495.02 712 T
(trans-) 512.68 712 T
(mitted) 180 698 T
(to) 213.51 698 T
(the) 225.68 698 T
(speci\336ed) 243.18 698 T
(destination) 288.67 698 T
(re) 344.18 698 T
(gister\050s\051) 353.32 698 T
(by) 395.48 698 T
(CALL,) 410.32 698 T
(JMPL,) 447.48 698 T
(RDPC,) 482.66 698 T
(and) 519.84 698 T
(on a trap is zero.) 180 684 T
3 14 Q
(126. TST) 72 654.67 T
(A) 125.2 654.67 T
(TE bits 19:18) 133.98 654.67 T
4 12 Q
(Description:) 90 620 T
(If PST) 180 620 T
(A) 210.55 620 T
(TE bit 11 \05010\051 is implemented, TST) 217.88 620 T
(A) 389.1 620 T
(TE bit 19 \05018\051 shall be imple-) 396.43 620 T
(mented) 180 606 T
(and) 218.29 606 T
(contain) 238.58 606 T
(the) 276.87 606 T
(state) 294.49 606 T
(of) 319.45 606 T
(PST) 332.41 606 T
(A) 351.97 606 T
(TE) 359.3 606 T
(bit) 376.93 606 T
(11) 392.56 606 T
(\05010\051) 407.52 606 T
(from) 430.47 606 T
(the) 456.76 606 T
(pre) 474.39 606 T
(vious) 489.41 606 T
(trap) 518.38 606 T
(le) 180 592 T
(v) 188.36 592 T
(el.) 194.18 592 T
(If) 208.8 592 T
(PST) 219.75 592 T
(A) 239.31 592 T
(TE) 246.65 592 T
(bit) 264.27 592 T
(11) 279.89 592 T
(\05010\051) 294.85 592 T
(is) 317.8 592 T
(not) 328.76 592 T
(implemented,) 347.05 592 T
(TST) 415.67 592 T
(A) 435.89 592 T
(TE) 443.22 592 T
(bit) 460.84 592 T
(19) 476.47 592 T
(\05018\051) 491.43 592 T
(shall) 514.38 592 T
(read) 180 578 T
(as) 203.54 578 T
(zero.) 216.43 578 T
(Softw) 242.98 578 T
(are) 271.53 578 T
(intended) 289.07 578 T
(to) 333.29 578 T
(run) 345.52 578 T
(on) 364.41 578 T
(multiple) 379.3 578 T
(implementations) 422.21 578 T
(should) 505.1 578 T
(only write these bits to v) 180 564 T
(alues pre) 298.03 564 T
(viously read from PST) 340.72 564 T
(A) 448.6 564 T
(TE, or to zeroes.) 455.93 564 T
(Implementation:) 90 536 T
(UltraSP) 180 536 T
(ARC-IIi implements TST) 216.9 536 T
(A) 339.12 536 T
(TE bits 19:18 to hold the state of) 346.45 536 T
(PST) 180 522 T
(A) 199.56 522 T
(TE bits 11:10 for each pre) 206.89 522 T
(vious trap le) 332.23 522 T
(v) 391.26 522 T
(el.) 397.08 522 T
3 14 Q
(127. PST) 72 492.67 T
(A) 124.42 492.67 T
(TE bits 11:10) 133.19 492.67 T
4 12 Q
(Description:) 90 458 T
(The presence and semantics of PST) 180 458 T
(A) 349.85 458 T
(TE.PID1 and PST) 357.18 458 T
(A) 443.06 458 T
(TE.PID0 are) 450.4 458 T
(implementation-dependent. The presence of TST) 180 444 T
(A) 414.5 444 T
(TE bits 19 and 18 is) 421.84 444 T
(implementation-dependent. If PST) 180 430 T
(A) 345.2 430 T
(TE bit 11 \05010\051 is implemented,) 352.54 430 T
(TST) 180 416 T
(A) 200.22 416 T
(TE) 207.55 416 T
(bit) 224.95 416 T
(19) 240.36 416 T
(\05018\051) 255.1 416 T
(shall) 277.83 416 T
(be) 303.24 416 T
(implemented) 317.3 416 T
(and) 382.7 416 T
(contain) 402.77 416 T
(the) 440.84 416 T
(state) 458.24 416 T
(of) 482.97 416 T
(PST) 495.71 416 T
(A) 515.27 416 T
(TE) 522.6 416 T
(bit) 180 402 T
(11) 195.53 402 T
(\05010\051) 210.4 402 T
(from) 233.25 402 T
(the) 259.44 402 T
(pre) 276.96 402 T
(vious) 291.99 402 T
(trap) 320.85 402 T
(le) 342.38 402 T
(v) 350.74 402 T
(el.) 356.56 402 T
(If) 371.08 402 T
(PST) 381.94 402 T
(A) 401.5 402 T
(TE) 408.83 402 T
(bit) 426.36 402 T
(11) 441.89 402 T
(\05010\051) 456.75 402 T
(is) 479.6 402 T
(not) 490.47 402 T
(imple-) 508.67 402 T
(mented,) 180 388 T
(TST) 220.9 388 T
(A) 241.12 388 T
(TE) 248.45 388 T
(bit) 265.68 388 T
(19) 280.92 388 T
(\05018\051) 295.49 388 T
(shall) 318.05 388 T
(read) 343.29 388 T
(as) 366.51 388 T
(zero.) 379.08 388 T
(Softw) 405.3 388 T
(are) 433.84 388 T
(intended) 451.06 388 T
(to) 494.96 388 T
(run) 506.87 388 T
(on) 525.43 388 T
(multiple) 180 374 T
(implementations) 223 374 T
(should) 306 374 T
(only) 340.99 374 T
(write) 365.32 374 T
(these) 392.98 374 T
(bits) 420.63 374 T
(to) 440.96 374 T
(v) 453.29 374 T
(alues) 458.99 374 T
(pre) 486.64 374 T
(viously) 501.67 374 T
(read from PST) 180 360 T
(A) 249.54 360 T
(TE, or to zeroes.) 256.87 360 T
(Implementation:) 90 332 T
(PST) 180 332 T
(A) 199.56 332 T
(TE.PID1 and PST) 206.89 332 T
(A) 292.78 332 T
(TE.PID0 are implemented on UltraSP) 300.11 332 T
(ARC-IIi as) 481.32 332 T
(selects for tw) 180 318 T
(o additional sets of eight trap global re) 243.86 318 T
(gisters. The corre-) 428.66 318 T
(sponding bits in the TST) 180 304 T
(A) 297.56 304 T
(TE re) 304.9 304 T
(gister are implemented to store these bits) 331.7 304 T
(for the pre) 180 290 T
(vious trap le) 229.68 290 T
(v) 288.71 290 T
(el.) 294.53 290 T
FMENDPAGE
%%EndPage: "134" 134
%%Page: "135" 135
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
72 594 540 606 C
0 0 0 1 0 0 0 1 K
72 605 540 605 2 L
1 H
2 Z
0 X
N
72 602 540 602 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(Cha) 104.51 612 T
(pter 6: HAL Implementa) 141.59 612 T
(tion of V9 Ar) 346.16 612 T
(chitectur) 451.51 612 T
(e) 528.48 612 T
72 553 540 565 C
0 0 0 1 0 0 0 1 K
72 564 540 564 2 L
1 H
2 Z
0 X
N
72 561 540 561 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(SP) 436.68 571 T
(ARC 64-III) 454.32 571 T
72 72 540 540 R
7 X
V
0.5 H
2 Z
0 X
N
72 648 540 720 R
7 X
V
0 X
N
0 100 Q
(V9) 132 164 T
0 18 Q
(SP) 337.19 85.7 T
(ARC INTERNA) 354.83 85.7 T
(TIONAL) 469.58 85.7 T
FMENDPAGE
%%EndPage: "135" 135
%%Page: "136" 136
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
FMENDPAGE
%%EndPage: "136" 136
%%Page: "137" 137
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-III) 454.17 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(137) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 18 Q
(CHAPTER 6:   HAL SP) 171.92 708 T
(ARC64-III) 356.09 708 T
3 14 Q
(0. Intr) 72 632.67 T
(oduction) 109.86 632.67 T
4 12 Q
(This) 90 598 T
(document) 114.33 598 T
(describes) 164.66 598 T
(the) 212.31 598 T
(implementation) 229.97 598 T
(details) 308.3 598 T
(of) 342.63 598 T
(the) 355.62 598 T
5 F
(SP) 373.28 598 T
(ARC64-III) 385.53 598 T
4 F
(processor) 439.18 598 T
(de) 488.16 598 T
(v) 499.19 598 T
(eloped) 505.01 598 T
(by) 90 584 T
5 F
(HAL) 105 584 T
(Computer Systems) 130.67 584 T
4 F
(. The items listed belo) 219.66 584 T
(w correspond to the implementation depen-) 325.69 584 T
(dencies as listed in the te) 90 570 T
(xt and by number in Appendix C of \322) 209.47 570 T
5 F
(The SP) 388.79 570 T
(ARC Ar) 422.04 570 T
(c) 459.26 570 T
(hitectur) 464.41 570 T
(e Man-) 501.3 570 T
(ual - V) 90 556 T
(er) 121.33 556 T
(sion 9) 131.21 556 T
4 F
(\323 by) 160.21 556 T
5 F
(SP) 183.54 556 T
(ARC International) 195.79 556 T
4 F
(, along with the description of the implementation) 284.8 556 T
(dependenc) 90 542 T
(y) 141.13 542 T
(. The \322Implementation\323 section for each item describes the) 146.35 542 T
(SP) 90 528 T
(ARC64-III processor) 102.24 528 T
(.) 203.22 528 T
3 14 Q
(1. Softwar) 72 498.67 T
(e emulated instructions) 133.18 498.67 T
3 12 Q
(Description:) 72 472 T
4 F
(Whether an instruction is implemented directly by hardw) 90 455 T
(are, simulated by softw) 364.18 455 T
(are,lated by) 476.04 455 T
(\336rmw) 180 441 T
(are is implementation-dependent.) 208.55 441 T
3 F
(Implementation:) 72 415 T
4 F
(SP) 90 398 T
(ARC64-III does not implement the follo) 102.24 398 T
(wing instructions in hardw) 295.6 398 T
(are:) 423.8 398 T
5 F
(\245) 72 384 T
(All \337oating point instructions with quad oper) 90 384 T
(ands or r) 306.52 384 T
(esults) 350.08 384 T
4 F
(These operations will tak) 90 370 T
(e an) 210.86 370 T
5 F
(fp_e) 233.52 370 T
(xception_other) 253.94 370 T
4 F
( trap with) 325.93 370 T
5 F
(FSR.ftt = unimplemented_FP) 374.93 370 T
(op.) 515.72 370 T
4 F
(The k) 90 356 T
(ernel will then emulate the quad operation and store the result into a\337oating-point re) 117.54 356 T
(gis-) 521.64 356 T
(ters as de\336ned by Sparc-V9 manual.) 90 342 T
5 F
(\245) 72 328 T
(popc) 90 328 T
4 F
(This instruction will cause an) 90 314 T
5 F
(ille) 234.32 314 T
(gal_instruction) 249.18 314 T
4 F
( trap if e) 322.52 314 T
(x) 362.66 314 T
(ecuted. K) 368.48 314 T
(ernel emulation routines) 414.17 314 T
(will be pro) 90 300 T
(vided to complete the action.) 141.82 300 T
3 14 Q
(2. Number of IU r) 72 270.67 T
(egisters) 179.45 270.67 T
3 12 Q
(Description:) 72 244 T
4 F
(An implementation of the IU may contain from 64 to 528 general purpose 64 bit rThis corre-) 90 227 T
(sponds to a grouping of the re) 180 213 T
(gisters into tw) 323.14 213 T
(o sets of eight global r re) 391.02 213 T
(gis-) 510.16 213 T
(ters,) 180 199 T
(plus) 202.95 199 T
(a) 225.57 199 T
(circular) 233.52 199 T
(stack) 272.79 199 T
(of) 300.07 199 T
(from) 312.69 199 T
(3) 338.64 199 T
(to) 347.26 199 T
(32) 359.22 199 T
(sets) 373.84 199 T
(of) 394.46 199 T
(16) 407.08 199 T
(re) 421.7 199 T
(gisters) 430.84 199 T
(each,) 464.79 199 T
(kno) 492.4 199 T
(wn) 510.1 199 T
(as) 527.38 199 T
(re) 180 185 T
(gister windo) 189.14 185 T
(ws. Since the number of re) 248.51 185 T
(gister windo) 376.97 185 T
(ws present \050NWIN-) 436.33 185 T
(DO) 180 171 T
(WS\051 is implementation-dependent, the total number of re) 196.91 171 T
(gisters is also) 471.36 171 T
(implementation-dependent.) 180 157 T
3 F
(Implementation:) 72 131 T
4 F
(SP) 90 114 T
(ARC64-III implements 5 16-re) 102.24 114 T
(gister sets \050windo) 251.04 114 T
(ws\051 in hardw) 335.4 114 T
(are. Thus there are a96 inte-) 397.93 114 T
(ger re) 180 100 T
(gisters visible to softw) 207.47 100 T
(are. The) 315.68 100 T
(y are:) 354.82 100 T
FMENDPAGE
%%EndPage: "137" 137
%%Page: "138" 138
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-III) 454.17 749.33 T
(138) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(\245) 72 712 T
(8 global re) 90 712 T
(gisters) 141.14 712 T
(\245) 72 698 T
(8 alternate global re) 90 698 T
(gisters) 185.46 698 T
(\245) 72 684 T
(5 windo) 90 684 T
(ws of 16 re) 128.7 684 T
(gisters each \050=80 re) 182.17 684 T
(gisters\051) 276.4 684 T
3 14 Q
(3. Incorr) 72 654.67 T
(ect IEEE Std 754-1985 r) 124.63 654.67 T
(esults) 269.04 654.67 T
3 12 Q
(Description:) 72 628 T
4 F
(An implementation may indicate that a \337oating-point instruction did not produce aANSI/) 90 611 T
(IEEE Standard 754-1985 result by generating a special \337oating-point) 180 597 T
(un\336nished or unimplemented e) 180 583 T
(xception. In this case, pri) 328.81 583 T
(vile) 449.16 583 T
(ged mode soft-) 466.98 583 T
(w) 180 569 T
(are shall emulate an) 188.54 569 T
(y functionality not present in the hardw) 284 569 T
(are.) 473.2 569 T
3 F
(Implementation:) 72 543 T
4 F
(SP) 90 526 T
(ARC64-III) 102.24 526 T
(in) 157.73 526 T
(conjunction) 169.89 526 T
(with) 229.39 526 T
(the) 253.55 526 T
(k) 271.05 526 T
(ernel) 276.93 526 T
(emulation) 303.74 526 T
(code) 354.57 526 T
(produces) 380.06 526 T
(the) 426.21 526 T
(correct) 443.7 526 T
(IEEEresults) 479.85 526 T
(required in this section.) 180 512 T
(\245) 72 498 T
(T) 90 498 T
(raps Inhibit Results) 96.91 498 T
(SP) 90 484 T
(ARC64-IIII in conjunction with the k) 102.24 484 T
(ernel emulation code produces results) 281.77 484 T
(\245) 72 470 T
(T) 90 470 T
(rapped Under\337o) 96.91 470 T
(w De\336nition \050UFM=1\051) 174.92 470 T
(SP) 90 456 T
(ARC64-III detects \322tininess\323 before rounding as recommended.) 102.24 456 T
(\245) 72 442 T
(Untrapped Under\337o) 90 442 T
(w De\336nition \050UFM=0\051) 186.01 442 T
(SP) 90 428 T
(ARC64-III meets these requirements with some help from the k) 102.24 428 T
(ernel di) 408.41 428 T
(vide/square\336xup) 444.43 428 T
(code.) 90 414 T
(\245) 72 400 T
(Floating-Point Nonstandard Mode) 90 400 T
(SP) 90 386 T
(ARC64-III FPU is \322standard\323, and therefore does not support a nonstandard) 102.24 386 T
3 14 Q
(4-5. Reser) 72 356.67 T
(v) 131.72 356.67 T
(ed) 138.58 356.67 T
(6. I/O r) 72 326.67 T
(egisters pri) 115.69 326.67 T
(vileged status) 182.04 326.67 T
3 12 Q
(Description:) 72 300 T
4 F
(Whether I/O re) 90 283 T
(gisters can be accessed by non pri) 162.46 283 T
(vile) 324.78 283 T
(ged code is) 342.6 283 T
3 F
(Implementation:) 72 257 T
4 F
(In SP) 90 240 T
(ARC64-III some I/O re) 115.24 240 T
(gisters can be accessed by non pri) 227.36 240 T
(vile) 389.69 240 T
(ged code.) 407.51 240 T
3 14 Q
(7. I/O r) 72 210.67 T
(egister de\336nitions) 115.69 210.67 T
3 12 Q
(Description:) 72 184 T
4 F
(The contents and addresses of I/O re) 90 167 T
(gisters are implementation-dependent.) 265.1 167 T
3 F
(Implementation:) 72 141 T
4 F
(Please contact HaL for details of I/O re) 90 124 T
(gisters.) 278.1 124 T
FMENDPAGE
%%EndPage: "138" 138
%%Page: "139" 139
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-III) 454.17 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(139) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(8,9. RD) 72 710.67 T
(ASR/WRASR tar) 116.23 710.67 T
(get r) 221.46 710.67 T
(egisters and pri) 248.81 710.67 T
(vileged status) 341.22 710.67 T
3 12 Q
(Description:) 72 684 T
4 F
(Softw) 90 667 T
(are) 118.55 667 T
(can) 135.91 667 T
(use) 155.27 667 T
(read/write) 173.98 667 T
(ancillary) 225.33 667 T
(state) 270.03 667 T
(re) 294.73 667 T
(gister) 303.88 667 T
(instructions) 333.25 667 T
(to) 391.96 667 T
(read/writedependent) 404.01 667 T
(proces-) 504.68 667 T
(sor re) 180 653 T
(gisters \050ASRs 16-31\051.) 206.81 653 T
(Whether each of the implementation-dependent read/write ancillary state re) 90 625 T
(gister\050for ASRs) 452.39 625 T
(16-31\051 is pri) 180 611 T
(vile) 239.03 611 T
(ged is implementation dependent.) 256.85 611 T
3 F
(Implementation:) 72 585 T
4 F
(SP) 90 568 T
(ARC64-III implements 9 implementation-dependent ASR re) 102.24 568 T
(gisters.) 393.04 568 T
(\245) 72 554 T
(Hardw) 90 554 T
(are mode Re) 122.53 554 T
(gister\050ASR18\051: These re) 183 554 T
(gister controls, Branch prediction mode andHard-) 300.13 554 T
(w) 90 540 T
(are memory models.) 98.54 540 T
(\245) 72 526 T
(Graphic Status Re) 90 526 T
(gister\050ASR19\051: Access to this re) 177.14 526 T
(gister will cause fp_disabledeither) 332.28 526 T
(PST) 90 512 T
(A) 109.56 512 T
(TE.PER or FPRS.FER is 0.) 116.89 512 T
(\245) 72 498 T
(Schedule) 90 498 T
(Interrupt\050SCHED_INT\051) 136.64 498 T
(Re) 254.6 498 T
(gister) 267.75 498 T
(\050ASR22\051:) 297.07 498 T
(The) 346.39 498 T
(OS) 367.7 498 T
(k) 385.68 498 T
(ernel) 391.57 498 T
(uses) 418.2 498 T
(this) 441.52 498 T
(pri) 461.51 498 T
(vile) 474.54 498 T
(ged,write) 492.36 498 T
(re) 90 484 T
(gister to schedule interrupts.) 99.14 484 T
(\245) 72 470 T
(TICK match Re) 90 470 T
(gister\050ASR23\051: Pri) 166.48 470 T
(vile) 256.51 470 T
(ged read/write re) 274.33 470 T
(gister) 355.45 470 T
(.) 381.46 470 T
(\245) 72 456 T
(Instruction) 90 456 T
(Access) 144.71 456 T
(F) 181.4 456 T
(ault) 187.89 456 T
(T) 208.6 456 T
(ype) 214.97 456 T
(Re) 235.01 456 T
(gister\050ASR24\051:) 248.16 456 T
(Pri) 324.2 456 T
(vile) 337.9 456 T
(ged) 355.73 456 T
(,) 375.76 456 T
(read) 381.47 456 T
(only) 404.83 456 T
(re) 428.88 456 T
(gister) 438.02 456 T
(isthe) 467.39 456 T
(hardw) 492.77 456 T
(are) 522.64 456 T
(on instruction_access_error traps.) 90 442 T
(\245) 72 428 T
(Softw) 90 428 T
(are Scratch Re) 118.55 428 T
(gisters 0 through 3\050ASR25\051: These re) 188.34 428 T
(gisters are pri) 368.47 428 T
(vile) 433.49 428 T
(ged,) 451.31 428 T
(\245) 72 414 T
(Data Breakpoint Re) 90 414 T
(gisters\050ASR26A\051: These pri) 185.14 414 T
(vile) 319.49 414 T
(ged read/write re) 337.31 414 T
(gisters are usedan) 418.43 414 T
(y data) 503.56 414 T
(accesses) 90 400 T
(to) 133.48 400 T
(a) 145.65 400 T
(double) 153.82 400 T
(w) 189.32 400 T
(ord) 197.86 400 T
(aligned) 216.69 400 T
(breakpoint) 254.86 400 T
(address.) 309.02 400 T
(ASR26B:) 350.84 400 T
(pri) 400.36 400 T
(vile) 413.39 400 T
(gedwrite) 431.21 400 T
(re) 476.04 400 T
(gister) 485.18 400 T
(spec-) 514.68 400 T
(i\336es the double-w) 90 386 T
(ord aligned virtual address of the data) 175.87 386 T
(\245) 72 372 T
(F) 90 372 T
(ault Address Re) 96.49 372 T
(gister \050ASR28\051 and F) 172.97 372 T
(ault Access T) 275.78 372 T
(ype \050ASR29\051) 340.14 372 T
(These re) 90 358 T
(gisters f) 130.8 358 T
(acilitate the handling of traps that in) 169.01 358 T
(v) 341.84 358 T
(olv) 347.6 358 T
(e a data memory access.are pri) 362.76 358 T
(vi-) 509.74 358 T
(le) 90 344 T
(ged and read-only) 98.48 344 T
(. System softw) 184.34 344 T
(are must tak) 255.23 344 T
(e care to read thesea f) 313.76 344 T
(ault handler before an) 417.92 344 T
(y) 522.71 344 T
(other f) 90 330 T
(ault can occur that w) 121.54 330 T
(ould o) 221.39 330 T
(v) 251.54 330 T
(erwrite them.) 257.36 330 T
(\245) 72 316 T
(Performance Monitor Re) 90 316 T
(gister \050ASR30\051) 209.8 316 T
(This pri) 90 302 T
(vile) 127.37 302 T
(ge read/write re) 145.19 302 T
(gister is used to e) 220.31 302 T
(v) 303.34 302 T
(aluate processor performance.) 309.04 302 T
(\245) 72 288 T
(State Control Re) 90 288 T
(gister \050ASR31\051) 169.82 288 T
(ASR31) 90 274 T
(is) 127.94 274 T
(a) 138.55 274 T
(16bit) 146.48 274 T
(implementation) 173.75 274 T
(speci\336c) 251.69 274 T
(re) 290.95 274 T
(gister) 300.09 274 T
(that) 329.36 274 T
(contains) 349.96 274 T
(a) 392.55 274 T
(set) 400.48 274 T
(of) 416.42 274 T
(\337ags) 429.01 274 T
(forthe) 454.28 274 T
(state) 485.54 274 T
(of) 510.14 274 T
(the) 522.73 274 T
(CPU, MMU and Caches. The re) 90 260 T
(gister is pri) 244.13 260 T
(vile) 297.83 260 T
(ged and can be) 315.65 260 T
3 14 Q
(10-12 Reser) 72 230.67 T
(v) 142.22 230.67 T
(ed) 149.08 230.67 T
(13. VER.impl) 72 180.67 T
3 12 Q
(Description:) 72 154 T
4 F
(VER.impl uniquely identi\336es an implementation or class of softw) 90 137 T
(are-compatibletions of the) 405.54 137 T
(architecture. V) 180 123 T
(alues FFF0\050he) 249.97 123 T
(x\051..FFFF\050he) 318.79 123 T
(x\051 are reserv) 376.62 123 T
(ed and are not a) 436.4 123 T
(v) 512.14 123 T
(ail-) 517.84 123 T
(able for assignment.) 180 109 T
FMENDPAGE
%%EndPage: "139" 139
%%Page: "140" 140
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-III) 454.17 749.33 T
(140) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 12 Q
(Implementation:) 72 712 T
4 F
(SP) 90 695 T
(ARC64-III uses a v) 102.24 695 T
(ersion number of 3.) 195.71 695 T
3 14 Q
(14-15 Reser) 72 665.67 T
(v) 142.22 665.67 T
(ed) 149.08 665.67 T
(16. IU deferr) 72 615.67 T
(ed-trap queue) 149.11 615.67 T
3 12 Q
(Description:) 72 589 T
4 F
(The e) 90 572 T
(xistence, contents, and operation of an IU deferred-trap queue aredependent; it is not) 116.81 572 T
(visible to user application programs under normal operating conditions) 180 558 T
3 F
(Implementation:) 72 532 T
4 F
(SP) 90 515 T
(ARC64-III does not need and therefore does not implement an IU deferred-trap) 102.24 515 T
3 14 Q
(17. Reser) 72 485.67 T
(v) 127.06 485.67 T
(ed) 133.92 485.67 T
(18. Nonstandard IEEE 754-1985 r) 72 435.67 T
(esults) 275.15 435.67 T
3 12 Q
(Description:) 72 409 T
4 F
(Bit 22 of the FSR, FSR_nonstandard_fp \050NS\051, when set to 1, causes the FPU toimplementa-) 90 392 T
(tion-de\336ned results that may not correspond to IEEE Standard 754-1985.) 180 378 T
3 F
(Implementation:) 72 352 T
4 F
(SP) 90 335 T
(ARC64-III FPU is \322standard\323, and therefore does not support a nonstandard) 102.24 335 T
3 14 Q
(19. FPU v) 72 305.67 T
(ersion, FSR.v) 130.58 305.67 T
(er) 210.94 305.67 T
3 12 Q
(Description:) 72 279 T
4 F
(Bits 19:17 of the FSR, FSR.v) 90 262 T
(er) 230.86 262 T
(, identify one or more implementations of the FPUture.) 239.7 262 T
3 F
(Implementation:) 72 236 T
4 F
(SP) 90 219 T
(ARC64-III uses the v) 102.24 219 T
(alue of 0 for this \336eld.) 204.92 219 T
3 14 Q
(20-21. Reser) 72 189.67 T
(v) 145.72 189.67 T
(ed) 152.58 189.67 T
(22. FPU TEM, cexc, and aexc) 72 139.67 T
3 12 Q
(Description:) 72 113 T
4 F
(An implementation may choose to implement the TEM, ce) 90 96 T
(xc, and ae) 372.13 96 T
(xc \336elds ineither of tw) 420.26 96 T
(o) 528.13 96 T
FMENDPAGE
%%EndPage: "140" 140
%%Page: "141" 141
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-III) 454.17 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(141) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(w) 180 712 T
(ays \050see section 5.1.7.11 of SP) 188.54 712 T
(ARC-V9 Architecture Manual for details\051.) 334.09 712 T
3 F
(Implementation:) 72 686 T
4 F
(SP) 90 669 T
(ARC64-III implements TEM, ce) 102.24 669 T
(xc and ae) 258.71 669 T
(xc \336elds of FSR conforming to IEEE Std.1985.) 303.84 669 T
3 14 Q
(23. Floating-point traps) 72 639.67 T
3 12 Q
(Description:) 72 613 T
4 F
(Floating point traps may be precise or deferred. If deferred, a \337oating pointqueue \050FQ\051 must) 90 596 T
(be present.) 180 582 T
3 F
(Implementation:) 72 556 T
4 F
(Floating point traps are al) 90 539 T
(w) 213.2 539 T
(ays precise.) 221.75 539 T
3 14 Q
(24. FPU deferr) 72 509.67 T
(ed-trap queue \050FQ\051) 160.77 509.67 T
3 12 Q
(Description:) 72 483 T
4 F
(The presence, contents of, and operations on the \337oating-point deferred-trap queueimplemen-) 90 466 T
(tation-dependent.) 180 452 T
3 F
(Implementation:) 72 426 T
4 F
(SP) 90 409 T
(ARC64-III does not ha) 102.24 409 T
(v) 212.32 409 T
(e or need a \337oating-point deferred-trap queue.) 218.14 409 T
3 14 Q
(25. RDPR of FQ with nonexistent FQ) 72 379.67 T
3 12 Q
(Description:) 72 353 T
4 F
(On) 90 336 T
(implementations) 107.46 336 T
(without) 190.26 336 T
(a) 229.73 336 T
(\337oating-point) 237.85 336 T
(queue,) 305.99 336 T
(an) 340.44 336 T
(attempt) 354.56 336 T
(to) 393.36 336 T
(read) 405.49 336 T
(the) 428.94 336 T
(FQ) 446.4 336 T
(withinstruction) 464.53 336 T
(shall) 180 322 T
(cause) 205.34 322 T
(either) 234.65 322 T
(an) 264.64 322 T
(ille) 278.64 322 T
(g) 293.8 322 T
(al_instruction) 299.73 322 T
(e) 368.4 322 T
(xception) 373.55 322 T
(or) 417.54 322 T
(an) 430.21 322 T
(fp_e) 444.2 322 T
(xception_other) 465.35 322 T
(e) 180 308 T
(xception with FSR.ftt set to 4 \050sequence_error\051.) 185.15 308 T
3 F
(Implementation:) 72 282 T
4 F
(A RDPR of %FPQ instruction will cause an) 90 265 T
5 F
(ille) 304 265 T
(gal_instruction) 318.85 265 T
4 F
( trap.) 392.2 265 T
3 14 Q
(26-28. Reser) 72 235.67 T
(v) 145.72 235.67 T
(ed) 152.58 235.67 T
(29,30. Addr) 72 185.67 T
(ess space identi\336er \050ASI\051 de\336nitions and ASI addr) 142.14 185.67 T
(ess decoding) 440.2 185.67 T
3 12 Q
(Description:) 72 159 T
4 F
(The follo) 90 142 T
(wing ASI assignments are implementation-dependent: restricted ASIs \050allhe) 134.03 142 T
(x\051) 499.46 142 T
(00..03, 05..0B, 0D..0F) 180 128 T
(, 12..17, and 1A..7F; and unrestricted ASIs C0..FF) 286.38 128 T
(.) 527.75 128 T
(An) 90 100 T
(implementation) 107.25 100 T
(may) 185.16 100 T
(choose) 208.41 100 T
(to) 244.31 100 T
(decode) 256.23 100 T
(only) 292.8 100 T
(a) 316.71 100 T
(subset) 324.62 100 T
(of) 357.21 100 T
(the) 369.78 100 T
(8-bit) 387.03 100 T
(ASI) 412.28 100 T
(speci\336er;shall) 434.19 100 T
(decode) 503.43 100 T
FMENDPAGE
%%EndPage: "141" 141
%%Page: "142" 142
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-III) 454.17 749.33 T
(142) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(at least enough of the ASI to distinguish ASI_PRIMAR) 180 712 T
(Y) 446.56 712 T
(,) 453.67 712 T
(ASI_PRIMAR) 180 698 T
(Y_LITTLE, ASI_AS_IF_USER_PRIMAR) 250.56 698 T
(Y) 457.12 698 T
(,) 464.23 698 T
(ASI_AS_IF_USER_PRIMAR) 180 684 T
(Y_LITTLE, ASI_PRIMAR) 325.24 684 T
(Y_NOF) 457.12 684 T
(A) 494.89 684 T
(UL) 502.9 684 T
(T) 517.79 684 T
(,) 524.23 684 T
(ASI_PRIMAR) 180 670 T
(Y_NOF) 250.56 670 T
(A) 288.34 670 T
(UL) 296.34 670 T
(T_LITTLE, ASI_SECOND) 311.23 670 T
(AR) 444.07 670 T
(Y) 459.96 670 T
(,) 467.08 670 T
(ASI_SECOND) 180 656 T
(AR) 252.85 656 T
(Y_LITTLE, ASI_AS_IF_USER_SECOND) 268.74 656 T
(AR) 477.59 656 T
(Y) 493.48 656 T
(,) 500.59 656 T
(ASI_AS_IF_USER_SECOND) 180 642 T
(AR) 327.53 642 T
(Y_LITTLE,) 343.42 642 T
(ASI_SECOND) 180 628 T
(AR) 252.85 628 T
(Y_NOF) 268.74 628 T
(A) 306.52 628 T
(UL) 314.52 628 T
(T) 329.41 628 T
(, and) 335.86 628 T
(ASI_SECOND) 180 614 T
(AR) 252.85 614 T
(Y_NOF) 268.74 614 T
(A) 306.52 614 T
(UL) 314.52 614 T
(T_LITTLE. If ASI_NUCLEUS and) 329.41 614 T
(ASI_NUCLEUS_LITTLE are supported \050impl. dep. #124\051, the) 180 600 T
(y must be) 482.11 600 T
(decoded also. Finally) 180 586 T
(, an implementation must al) 281.54 586 T
(w) 415.09 586 T
(ays decode ASI bit<7>) 423.64 586 T
(while PST) 180 572 T
(A) 229.22 572 T
(TE.PRIV = 0, so that an attempt by nonpri) 236.56 572 T
(vile) 440.35 572 T
(ged softw) 458.17 572 T
(are to) 505.04 572 T
(access a restricted ASI will al) 180 558 T
(w) 322.18 558 T
(ays cause a pri) 330.72 558 T
(vile) 400.73 558 T
(ged_action e) 418.55 558 T
(xception.) 479.35 558 T
3 F
(Implementation:) 72 532 T
4 F
(Please See pg 409 of) 90 515 T
5 F
(SP) 192.98 515 T
(ARC64-III user Guide) 205.24 515 T
4 F
(.\050L ASR Assignments\051.) 311.88 515 T
3 14 Q
(31. Catastr) 72 485.67 T
(ophic err) 137.84 485.67 T
(or exceptions) 192.41 485.67 T
3 12 Q
(Description:) 72 459 T
4 F
(The causes and ef) 90 442 T
(fects of catastrophic error e) 175.33 442 T
(xceptions aremay cause precise, deferred or dis-) 306.43 442 T
(rupting traps.) 180 428 T
3 F
(Implementation:) 72 402 T
4 F
(An internal CPU w) 90 385 T
(atchdog time-out occurs after no instruction has been committedc) 182.21 385 T
(ycles \050n) 496.64 385 T
(can be scan initialized to one of {12,16,18,20,22,24,28,30}\051. This w) 180 371 T
(ould) 506.36 371 T
(tak) 180 357 T
(e the processor into error state.) 194.54 357 T
3 14 Q
(32. Deferr) 72 327.67 T
(ed traps) 132.38 327.67 T
3 12 Q
(Description:) 72 301 T
4 F
(Whether an) 90 284 T
(y deferred traps \050and associated deferred-trap queues\051 are present istion-depen-) 145.46 284 T
(dent.) 180 270 T
3 F
(Implementation:) 72 244 T
4 F
(SP) 90 227 T
(ARC64-III implements a deferred trap for the follo) 102.24 227 T
(wing trap types:) 346.88 227 T
(\245) 72 213 T
(data_breakpoint.) 90 213 T
(Deferred trap queues are not necessary) 90 185 T
(, since the trapping instruction is the onlyinstruction.) 275.47 185 T
3 14 Q
(33. T) 72 155.67 T
(rap pr) 101.3 155.67 T
(ecision) 139.55 155.67 T
3 12 Q
(Description:) 72 129 T
4 F
(Exceptions that occur as the result of program e) 90 112 T
(x) 319.1 112 T
(ecution may be precise orit is recommended) 324.92 112 T
(that such e) 180 98 T
(xceptions be precise. Examples include) 231.14 98 T
FMENDPAGE
%%EndPage: "142" 142
%%Page: "143" 143
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-III) 454.17 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(143) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(mem_address_not_aligned and di) 180 712 T
(vision_by_zero.) 341.02 712 T
3 F
(Implementation:) 72 686 T
4 F
(SP) 90 669 T
(ARC64-III will generate a precise trap for all traps induced by instructiondata_breakpoint.) 102.24 669 T
3 14 Q
(34. Interrupt clearing) 72 639.67 T
3 12 Q
(Description:) 72 613 T
4 F
(Ho) 90 596 T
(w quickly a processor responds to an interrupt request and the method by which anrupt) 104.36 596 T
(request is remo) 180 582 T
(v) 253.14 582 T
(ed are implementation-dependent.) 258.96 582 T
3 F
(Implementation:) 72 556 T
4 F
(Please See) 90 539 T
5 F
(SP) 143.99 539 T
(ARC64-III user guide) 156.24 539 T
4 F
(pg. 427 \050N Interrupt Handling\051) 263.22 539 T
3 14 Q
(35,36. Implementation-dependent traps and priorities) 72 509.67 T
3 12 Q
(Description:) 72 483 T
4 F
(T) 90 466 T
(rap type \050TT\051 v) 96.91 466 T
(alues 060\050he) 170.26 466 T
(x\051..07f\050he) 231.06 466 T
(x\051 are reserv) 278.2 466 T
(ed for implementation-dependenttions.) 337.98 466 T
(The e) 180 452 T
(xistence of implementation_dependent_n traps and whether an) 206.81 452 T
(y that) 507.24 452 T
(do e) 180 438 T
(xist are precise, deferred, or disrupting is implementation-dependent.) 200.15 438 T
(The priorities of the particular traps are relati) 90 410 T
(v) 305.98 410 T
(e and arefuture v) 311.8 410 T
(ersion of the architecture may) 392.58 410 T
(de\336ne ne) 180 396 T
(w traps, and implementations may de\336ne implementation-depen-) 223.36 396 T
(dent traps that establish ne) 180 382 T
(w relati) 307.02 382 T
(v) 343.04 382 T
(e priorities.) 348.86 382 T
3 F
(Implementation:) 72 356 T
4 F
(The follo) 90 339 T
(wing trap types de\336ned by Sparc-V9 are not used in SP) 134.03 339 T
(ARC64-III.) 398.89 339 T
(Please See) 90 325 T
5 F
( SP) 140.99 325 T
(ARC64-III user guide) 156.24 325 T
4 F
( pg. 152 \0507.5.3.3 Unimplemented T) 260.22 325 T
(raps in SP) 429.46 325 T
(ARC64-III\051) 477.02 325 T
(SP) 90 297 T
(ARC64-III de\336nes the follo) 102.24 297 T
(wing implementation-dependent trap types.) 234.92 297 T
(Please See) 90 283 T
5 F
(SP) 143.99 283 T
(ARC64-III user guide) 156.24 283 T
4 F
(pg. 341   \050B IEEE Std 754-1985 Requirements for) 263.22 283 T
(SP) 180 269 T
(ARC-V9\051) 192.24 269 T
3 14 Q
(37. Reset trap) 72 225.67 T
3 12 Q
(Description:) 72 199 T
4 F
(Some of a processor\325) 90 182 T
(s beha) 190.98 182 T
(vior during a reset trap is) 221.06 182 T
3 F
(Implementation:) 72 156 T
4 F
(Po) 90 139 T
(wer) 102.37 139 T
(-on Reset \050POR\051  are implemented by scanning in the reset state on) 120.12 139 T
FMENDPAGE
%%EndPage: "143" 143
%%Page: "144" 144
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-III) 454.17 749.33 T
(144) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 14 Q
(38. Effect of r) 72 710.67 T
(eset trap on implementation-dependent r) 153.38 710.67 T
(egisters) 397.33 710.67 T
3 12 Q
(Description:) 72 684 T
4 F
(Implementation-dependent re) 90 667 T
(gisters may or may not be af) 231.46 667 T
(fected by the v) 367.8 667 T
(arious reset) 438.48 667 T
3 F
(Implementation:) 72 641 T
4 F
(All re) 90 624 T
(gister gets af) 117.48 624 T
(fected on POR) 178.5 624 T
(XIR all re) 90 610 T
(gister e) 137.81 610 T
(xcept ASR31 gets af) 172.62 610 T
(fected..) 271.31 610 T
3 14 Q
(39. Entering err) 75 580.67 T
(or_state on implementation-dependent err) 170.79 580.67 T
(ors) 423.67 580.67 T
3 12 Q
(Description:) 72 554 T
4 F
(The processor may enter error_state when an implementation-dependent erroroccurs.) 90 537 T
3 F
(Implementation:) 72 511 T
4 F
(An internal CPU w) 90 494 T
(atchdog time-out occurs after no instruction has been committedc) 182.21 494 T
(ycles \050n) 496.64 494 T
(can be scan initialized to one of {12,16,18,20,22,24,28,30}\051. This w) 180 480 T
(ould) 506.36 480 T
(tak) 180 466 T
(e the processor into error state.) 194.54 466 T
3 14 Q
(40. Err) 72 436.67 T
(or_state pr) 114.52 436.67 T
(ocessor state) 179.97 436.67 T
3 12 Q
(Description:) 72 410 T
4 F
(What occurs after error_state is entered is implementation-dependent, b) 90 393 T
(ut it isthat as much) 433.34 393 T
(processor state as possible be preserv) 180 379 T
(ed upon entry to error_state.) 358.78 379 T
3 F
(Implementation:) 72 353 T
4 F
(On entry to error state, SP) 90 336 T
(ARC64-III asserts the output signal P_FERR. . Most errorre) 214.21 336 T
(gister) 502.68 336 T
(state will be preserv) 180 322 T
(ed and can be read after a po) 276.13 322 T
(wer on reset.) 413.44 322 T
3 14 Q
(41. Reser) 72 292.67 T
(v) 127.06 292.67 T
(ed) 133.92 292.67 T
(42. FLUSH instruction) 72 242.67 T
3 12 Q
(Description:) 72 216 T
4 F
(If \337ush is not implemented in hardw) 90 199 T
(are, it causes an ille) 264.54 199 T
(g) 358.67 199 T
(al_instruction e) 364.61 199 T
(xceptiontion is per-) 438.76 199 T
(formed by system softw) 180 185 T
(are. Whether FLUSH traps is implementation-) 295.54 185 T
(dependent.) 180 171 T
3 F
(Implementation:) 72 145 T
4 F
(SP) 90 128 T
(ARC64-III implements a FLUSH instruction.) 102.24 128 T
FMENDPAGE
%%EndPage: "144" 144
%%Page: "145" 145
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-III) 454.17 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(145) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(43. Reser) 72 710.67 T
(v) 127.06 710.67 T
(ed) 133.92 710.67 T
(44. Data access FPU trap) 72 660.67 T
3 12 Q
(Description:) 72 634 T
4 F
(If) 90 617 T
(a) 100.9 617 T
(load) 109.14 617 T
(\337oating-point) 132.72 617 T
(instruction) 200.97 617 T
(traps) 255.22 617 T
(with) 281.46 617 T
(an) 305.71 617 T
(y) 316.86 617 T
(type) 325.77 617 T
(of) 349.35 617 T
(access) 362.26 617 T
(error) 395.82 617 T
(e) 422.05 617 T
(xception,of) 427.2 617 T
(the) 484.43 617 T
(destina-) 502.01 617 T
(tion \337oating-point re) 180 603 T
(gister\050s\051 either remain unchanged or are unde\336ned.) 279.16 603 T
3 F
(Implementation:) 72 577 T
4 F
(Contents of destination \337oating-point re) 90 560 T
(gister\050s\051 remain unchanged.) 281.82 560 T
3 14 Q
(45-46. Reser) 72 530.67 T
(v) 145.72 530.67 T
(ed) 152.58 530.67 T
(47. RD) 72 480.67 T
(ASR) 112.73 480.67 T
3 12 Q
(Description:) 72 454 T
4 F
(RD) 90 437 T
(ASR instructions with rd in the range 16..31 are a) 106.19 437 T
(v) 344.26 437 T
(ailable foruses \050impl. dep #8\051. F) 349.96 437 T
(or an) 503.42 437 T
(RD) 180 423 T
(ASR instruction with rs1 in the range 16..31, the follo) 196.19 423 T
(wing are imple-) 454.55 423 T
(mentation-dependent: the interpretation of bits 13:0 and 29:25 in the) 180 409 T
(instruction, whether the instruction is pri) 180 395 T
(vile) 375.02 395 T
(ged \050impl. dep. #9\051, and) 392.84 395 T
(whether it causes an ille) 180 381 T
(g) 295.13 381 T
(al_instruction trap.) 301.07 381 T
3 F
(Implementation:) 72 355 T
4 F
(See) 90 338 T
5 F
(items 8,9) 110.33 338 T
4 F
( for details. SP) 153.66 338 T
(ARC64-III causes an) 223.22 338 T
5 F
(ille) 327.53 338 T
(gal_instruction) 342.38 338 T
4 F
( trap for reads of the) 415.73 338 T
(unused ASR v) 180 324 T
(alues.) 249.04 324 T
3 14 Q
(48. WRASR) 72 294.67 T
3 12 Q
(Description:) 72 268 T
4 F
(WRASR instructions with rd in the range 16..31 are a) 90 251 T
(v) 347.4 251 T
(ailable foruses \050impl. dep. #8\051. F) 353.1 251 T
(or a) 509.57 251 T
(WRASR instruction with rd in the range 16..31, the follo) 180 237 T
(wing are imple-) 453.02 237 T
(mentation-dependent: the interpretation of bits 18:0 in the instruction, the) 180 223 T
(operation\050s\051 performed \050for e) 180 209 T
(xample, xor\051 to generate the v) 320.1 209 T
(alue written to) 463.76 209 T
(the) 180 195 T
(ASR,) 197.49 195 T
(whether) 226.65 195 T
(the) 268.12 195 T
(instruction) 285.6 195 T
(is) 339.76 195 T
(pri) 350.59 195 T
(vile) 363.62 195 T
(ged) 381.44 195 T
(\050impl.) 401.59 195 T
(dep.) 433.41 195 T
(#9\051,) 456.56 195 T
(and) 478.38 195 T
(whether) 498.53 195 T
(it causes an ille) 180 181 T
(g) 253.48 181 T
(al_instruction trap.) 259.42 181 T
3 F
(Implementation:) 72 155 T
4 F
( See) 90 138 T
5 F
(items 8,9) 113.33 138 T
4 F
( for details. SP) 156.66 138 T
(ARC64-III causes an) 226.22 138 T
5 F
(ille) 330.53 138 T
(gal_instruction) 345.38 138 T
4 F
( trap for writes of the) 418.73 138 T
(unused ASR v) 180 124 T
(alues.) 249.04 124 T
FMENDPAGE
%%EndPage: "145" 145
%%Page: "146" 146
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-III) 454.17 749.33 T
(146) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 14 Q
(49-54 Reser) 72 710.67 T
(v) 142.22 710.67 T
(ed) 149.08 710.67 T
(55. Floating-point under\337o) 72 660.67 T
(w detection) 232.5 660.67 T
3 12 Q
(Description:) 72 634 T
4 F
(Whether) 90 617 T
(\322tininess\323) 134.17 617 T
(\050in) 184.35 617 T
(IEEE) 200.54 617 T
(754) 229.38 617 T
(terms\051) 250.24 617 T
(is) 283.75 617 T
(detected) 294.61 617 T
(before) 337.45 617 T
(or) 370.95 617 T
(after) 383.8 617 T
(roundingtion-dependent.) 408.64 617 T
(It) 529.81 617 T
(is recommended that tininess be detected before rounding.) 180 603 T
3 F
(Implementation:) 72 577 T
4 F
(SP) 90 560 T
(ARC64-III detects \322tininess\323 before rounding.) 102.24 560 T
3 14 Q
(56-100. Reser) 72 530.67 T
(v) 152.72 530.67 T
(ed) 159.58 530.67 T
(101. Maximum trap le) 72 480.67 T
(v) 204.78 480.67 T
(el) 211.64 480.67 T
3 12 Q
(Description:) 72 454 T
4 F
(It is implementation-dependent ho) 90 437 T
(w man) 254.69 437 T
(y additional le) 286.84 437 T
(v) 355.2 437 T
(els, if an) 361.02 437 T
(y) 401.83 437 T
(, past le) 407.05 437 T
(v) 443.75 437 T
(el 4 are) 449.57 437 T
3 F
(Implementation:) 72 411 T
4 F
(SP) 90 394 T
(ARC64-III implements 4 le) 102.24 394 T
(v) 234.26 394 T
(els of traps.) 240.08 394 T
3 14 Q
(102. Clean windo) 72 364.67 T
(w trap) 174.93 364.67 T
3 12 Q
(Description:) 72 338 T
4 F
(An implementation may choose either to implement automatic \322cleaning\323 o\336n hardw) 90 321 T
(are, or) 499.16 321 T
(generate a clean_windo) 180 307 T
(w trap, when needed, for windo) 292.99 307 T
(w\050s\051 to be cleaned) 444.98 307 T
(by softw) 180 293 T
(are.) 221.54 293 T
3 F
(Implementation:) 72 267 T
4 F
(SP) 90 250 T
(ARC64-III generates a clean_windo) 102.24 250 T
(w trap, when needed, for windo) 275.56 250 T
(ws to be cleanedsoft-) 427.55 250 T
(w) 180 236 T
(are.) 188.54 236 T
3 14 Q
(103. Pr) 72 206.67 T
(efetch instructions) 114.52 206.67 T
3 12 Q
(Description:) 72 180 T
4 F
(The follo) 90 163 T
(wing aspects of the PREFETCH and PREFETCHA instructions aredependent: \0501\051) 134.03 163 T
(whether) 180 149 T
(the) 221.32 149 T
(y) 235.8 149 T
(ha) 244.46 149 T
(v) 255.55 149 T
(e) 261.37 149 T
(an) 269.36 149 T
(observ) 283.36 149 T
(able) 315.05 149 T
(ef) 337.7 149 T
(fect) 346.73 149 T
(in) 367.38 149 T
(pri) 379.38 149 T
(vile) 392.41 149 T
(ged) 410.23 149 T
(code;) 430.22 149 T
(\0502\051) 458.88 149 T
(whether) 475.54 149 T
(the) 516.85 149 T
(y) 531.34 149 T
(can cause a data_access_MMU_miss e) 180 135 T
(xception; \0503\051 the attrib) 366.43 135 T
(utes of the) 473.84 135 T
(block of memory prefetched: its size \050minimum = 64 bytes\051 and its align-) 180 121 T
(ment \050minimum = 64-byte alignment\051; \0504\051 whether each v) 180 107 T
(ariant is imple-) 457.76 107 T
FMENDPAGE
%%EndPage: "146" 146
%%Page: "147" 147
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-III) 454.17 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(147) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(mented) 180 712 T
(as) 217.94 712 T
(a) 230.55 712 T
(NOP) 238.5 712 T
(,) 261.17 712 T
(with) 266.78 712 T
(its) 290.73 712 T
(full) 304.69 712 T
(semantics,) 323.97 712 T
(or) 376.91 712 T
(with) 389.52 712 T
(common-case) 413.47 712 T
(prefetching) 482.74 712 T
(semantics; \0505\051 whether and ho) 180 698 T
(w v) 324.34 698 T
(ariants 16..31 are implemented.) 341.7 698 T
3 F
(Implementation:) 72 672 T
4 F
(\0501\051 PREFETCH and PREFETCHA ha) 90 655 T
(v) 273.1 655 T
(e identical af) 278.92 655 T
(fects in pri) 340.6 655 T
(vile) 391.62 655 T
(ged or non-pri) 409.44 655 T
(vile) 477.79 655 T
(ged) 495.61 655 T
(\0502\051 Can not cause a) 90 641 T
5 F
(data_access_MMU_miss) 185.64 641 T
4 F
( e) 306.29 641 T
(xception) 314.44 641 T
(\0503\051 Size and alignments are 64-bytes) 90 627 T
(\0504\051,\0505\051 See table-1) 90 613 T
3 14 Q
(104. VER.manuf) 72 287.67 T
3 12 Q
(Description:) 72 261 T
4 F
(VER.manuf) 90 244 T
(contains) 150.34 244 T
(a) 193.02 244 T
(16-bit) 201.03 244 T
(semiconductor) 232.38 244 T
(manuf) 305.72 244 T
(acturer) 336.26 244 T
(code.) 372.26 244 T
(This) 400.6 244 T
(\336eld) 424.62 244 T
(isnot) 448.64 244 T
(present) 474.66 244 T
(reads) 512 244 T
(as) 180 230 T
(zero.) 192.67 230 T
(VER.manuf) 219 230 T
(may) 279.33 230 T
(indicate) 302.67 230 T
(the) 343.33 230 T
(original) 360.67 230 T
(supplier) 400.68 230 T
(of) 442.02 230 T
(a) 454.68 230 T
(second-sourced) 462.69 230 T
(chip in cases in) 180 216 T
(v) 253.18 216 T
(olving mask-le) 258.94 216 T
(v) 330.3 216 T
(el second-sourcing. It is intended that the) 336.12 216 T
(contents of VER.manuf track the JEDEC semiconductor manuf) 180 202 T
(acturer) 484.5 202 T
(code as closely as possible. If the manuf) 180 188 T
(acturer does not ha) 373.18 188 T
(v) 463.91 188 T
(e a JEDEC) 469.73 188 T
(semiconductor manuf) 180 174 T
(acturer code, SP) 284.2 174 T
(ARC International will assign a) 361.4 174 T
(VER.manuf v) 180 160 T
(alue.) 246.36 160 T
3 F
(Implementation:) 72 134 T
4 F
(SP) 90 117 T
(ARC64-III uses a code of 4 for this \336eld. This is Fujitsu\325) 102.24 117 T
(s JEDEC code.) 374.23 117 T
3 F
(T) 248.51 581 T
(able 3: Pr) 255.41 581 T
(efetch Data) 305.18 581 T
4 F
(fcn) 226.34 552 T
(V9 Prefetch) 277.18 559 T
(Function) 284.66 545 T
(SP) 345.55 559 T
(ARC64-III) 357.79 559 T
(Function) 356.66 545 T
(           0) 200 527 T
(Prefetch for) 272 527 T
(se) 272 513 T
(v) 281.7 513 T
(eral reads) 287.52 513 T
(Prefetch for) 344 527 T
(se) 344 513 T
(v) 353.7 513 T
(eral reads) 359.52 513 T
(           1) 200 497 T
(Prefetch for) 272 497 T
(one read) 272 483 T
(Prefetch for) 344 497 T
(se) 344 483 T
(v) 353.7 483 T
(eral reads) 359.52 483 T
(           2) 200 467 T
(Prefetch for) 272 467 T
(se) 272 453 T
(v) 281.7 453 T
(eral writes) 287.52 453 T
(Prefetch for) 344 467 T
(se) 344 453 T
(v) 353.7 453 T
(eral writes) 359.52 453 T
(          3) 200 437 T
(Prefetch for) 272 437 T
(one write) 272 423 T
(Prefetch for) 344 437 T
(se) 344 423 T
(v) 353.7 423 T
(eral writes) 359.52 423 T
(          4) 200 407 T
(Prefetch page) 272 407 T
(Prefetch for) 344 407 T
(se) 344 393 T
(v) 353.7 393 T
(eral reads) 359.52 393 T
(       5-15) 200 377 T
(Reserv) 272 377 T
(ed) 305.14 377 T
5 F
(ille) 344 377 T
(gal_instru) 358.86 377 T
(ction) 344 363 T
4 F
( trap) 368 363 T
(     16-31) 200 347 T
(Implementa-) 272 347 T
(tion depen-) 272 333 T
(dent) 272 319 T
(NOP) 344 347 T
198 570.75 198 313.25 2 L
V
0 Z
N
270 571.25 270 312.75 2 L
V
N
342 571.25 342 312.75 2 L
V
N
414 570.75 414 313.25 2 L
V
N
197.75 571 414.25 571 2 L
V
N
198.25 538.25 413.75 538.25 2 L
V
N
198.25 535.75 413.75 535.75 2 L
V
N
197.75 507 414.25 507 2 L
V
N
197.75 477 414.25 477 2 L
V
N
197.75 447 414.25 447 2 L
V
N
197.75 417 414.25 417 2 L
V
N
197.75 387 414.25 387 2 L
V
N
197.75 357 414.25 357 2 L
V
N
197.75 313 414.25 313 2 L
V
N
FMENDPAGE
%%EndPage: "147" 147
%%Page: "148" 148
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-III) 454.17 749.33 T
(148) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 14 Q
(105. TICK r) 72 710.67 T
(egister) 145.25 710.67 T
3 12 Q
(Description:) 72 684 T
4 F
(The) 90 667 T
(dif) 111.44 667 T
(ference) 124.47 667 T
(between) 162.55 667 T
(the) 205.32 667 T
(v) 222.76 667 T
(alues) 228.46 667 T
(read) 255.9 667 T
(from) 279.33 667 T
(the) 305.44 667 T
(TICK) 322.88 667 T
(re) 353.66 667 T
(gister) 362.8 667 T
(on) 392.24 667 T
(tw) 407.02 667 T
(o) 418.9 667 T
(reads) 427.68 667 T
(shouldnumber) 455.78 667 T
(of) 527.22 667 T
(processor c) 180 653 T
(ycles e) 234.13 653 T
(x) 266.94 653 T
(ecuted between the reads. If an accurate count cannot) 272.76 653 T
(al) 180 639 T
(w) 188.54 639 T
(ays be returned, an inaccurac) 197.09 639 T
(y should be small, bounded, and docu-) 336.52 639 T
(mented. An implementation my implement fe) 180 625 T
(wer than 63 bits in) 399.02 625 T
(TICK.counter;) 180 611 T
(ho) 253.29 611 T
(we) 264.99 611 T
(v) 278.68 611 T
(er) 284.5 611 T
(,) 293.34 611 T
(the) 299.31 611 T
(counter) 316.95 611 T
(as) 355.9 611 T
(implemented) 368.87 611 T
(must) 434.5 611 T
(be) 460.81 611 T
(able) 475.1 611 T
(to) 498.06 611 T
(count) 510.37 611 T
(for at least 10 years without o) 180 597 T
(v) 322.46 597 T
(er\337o) 328.28 597 T
(wing. An) 349.98 597 T
(y upper bits not implemented) 394.46 597 T
(must be read as zero.) 180 583 T
3 F
(Implementation:) 72 557 T
4 F
(SP) 90 540 T
(ARC64-III implements all the bits of TICK re) 102.24 540 T
(gister and returns accurate count ofcessor) 323.04 540 T
(c) 180 526 T
(ycles, in response to reads from TICK re) 185.15 526 T
(gister) 380.26 526 T
(.) 406.26 526 T
3 14 Q
(106. IMPDEPn instructions) 72 496.67 T
3 12 Q
(Description:) 72 470 T
4 F
(The IMPDEP1 and IMPDEP2 instructions are completely implementation-dependent.menta-) 90 453 T
(tion-dependent aspects include their operation, the interpretation of bits) 180 439 T
(29:25 and 18:0 in their encoding, and which \050if an) 180 425 T
(y\051 e) 420.46 425 T
(xceptions the) 438.6 425 T
(y may) 502.08 425 T
(cause.) 180 411 T
3 F
(Implementation:) 72 385 T
4 F
(SP) 90 368 T
(ARC64-III uses IMPDEP2 to encode the HaL speci\336c Floating Pointtract instructions.) 102.24 368 T
(IMPDEP1 is not used and will cause an ille) 180 354 T
(g) 388.48 354 T
(al_instruction trap if such an) 394.42 354 T
(opcode) 180 340 T
(is) 217.59 340 T
(encountered.) 228.54 340 T
(Please) 293.12 340 T
(refer) 326.71 340 T
(to) 352.3 340 T
5 F
(SP) 364.57 340 T
(ARC64-III) 376.82 340 T
(Pr) 430.41 340 T
(ocessor) 441.87 340 T
(User) 481.47 340 T
(Guide) 507.73 340 T
4 F
(for more details.) 180 326 T
3 14 Q
(107. Unimplemented LDD trap) 72 296.67 T
3 12 Q
(Description:) 72 270 T
4 F
(It) 90 253 T
(is) 100 253 T
(implementation-dependent) 110.67 253 T
(whether) 241.99 253 T
(LDD) 283.32 253 T
(and) 310.64 253 T
(LDD) 330.64 253 T
(A) 354.82 253 T
(are) 366.15 253 T
(implemented) 383.48 253 T
(in) 448.81 253 T
(hardw) 460.81 253 T
(are.) 490.68 253 T
(Ifnot,) 511 253 T
(an attempt to e) 180 239 T
(x) 250.81 239 T
(ecute either will cause an unimplemented_LDD trap.) 256.63 239 T
3 F
(Implementation:) 72 213 T
4 F
(SP) 90 196 T
(ARC64-III  implements LDD and LDD) 102.24 196 T
(A in hardw) 292.07 196 T
(are.) 345.94 196 T
3 14 Q
(108. Unimplemented STD trap) 72 166.67 T
3 12 Q
(Description:) 72 140 T
4 F
(It is implementation-dependent whether STD and STD) 90 123 T
(A are implemented in hardw) 352.82 123 T
(are. If) 490.01 123 T
(an) 518.53 123 T
(attempt to e) 180 109 T
(x) 236.48 109 T
(ecute either will cause an unimplemented_STD trap.) 242.3 109 T
FMENDPAGE
%%EndPage: "148" 148
%%Page: "149" 149
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-III) 454.17 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(149) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 12 Q
(Implementation:) 72 712 T
4 F
(SP) 90 695 T
(ARC64-III  implements STD and STD) 102.24 695 T
(A in hardw) 288.08 695 T
(are.) 341.95 695 T
3 14 Q
(109. LDDF_mem_addr) 72 665.67 T
(ess_not_aligned) 210.18 665.67 T
3 12 Q
(Description:) 72 639 T
4 F
(LDDF and LDDF) 90 622 T
(A require only w) 175.1 622 T
(ord alignment. Ho) 256.63 622 T
(we) 343.99 622 T
(v) 357.68 622 T
(er) 363.5 622 T
(, if the ef) 372.35 622 T
(fecti) 415.37 622 T
(v) 436.39 622 T
(e address isaligned) 442.21 622 T
(b) 180 608 T
(ut not double) 185.76 608 T
(w) 248.8 608 T
(ord-aligned, either may cause an) 257.34 608 T
(LDDF_mem_address_not_aligned) 180 594 T
(trap,) 348.7 594 T
(in) 373.08 594 T
(which) 385.13 594 T
(case) 417.17 594 T
(the) 440.54 594 T
(trap) 457.92 594 T
(handler) 479.3 594 T
(soft-) 518 594 T
(w) 180 580 T
(are shall emulate the LDDF \050or LDDF) 188.54 580 T
(A\051 instruction and return.) 372.29 580 T
3 F
(Implementation:) 72 554 T
4 F
(SP) 90 537 T
(ARC64-III causes) 102.24 537 T
5 F
(LDDF_mem_addr) 192.22 537 T
(ess_not_aligned) 280.43 537 T
4 F
( trap for both w) 358.43 537 T
(ord and double-w) 432.96 537 T
(ord) 517.49 537 T
(misaligned addresses.) 180 523 T
3 14 Q
(110. STDF_mem_addr) 72 493.67 T
(ess_not_aligned) 207.86 493.67 T
3 12 Q
(Description:) 72 467 T
4 F
(STDF and STDF) 90 450 T
(A require only w) 171.12 450 T
(ord alignment. Ho) 252.65 450 T
(we) 340.01 450 T
(v) 353.7 450 T
(er) 359.52 450 T
(, if the ef) 368.36 450 T
(fecti) 411.38 450 T
(v) 432.41 450 T
(e address isaligned) 438.23 450 T
(b) 180 436 T
(ut not double) 185.76 436 T
(w) 248.8 436 T
(ord-aligned, either may cause an) 257.34 436 T
(STDF_mem_address_not_aligned) 180 422 T
(trap,) 346.96 422 T
(in) 371.58 422 T
(which) 383.88 422 T
(case) 416.18 422 T
(the) 439.8 422 T
(trap) 457.42 422 T
(handler) 479.05 422 T
(soft-) 518 422 T
(w) 180 408 T
(are shall emulate the STDF \050or STDF) 188.54 408 T
(A\051 instruction and return.) 368.3 408 T
3 F
(Implementation:) 72 382 T
4 F
(SP) 90 365 T
(ARC64-III causes) 102.24 365 T
5 F
(STDF_mem_addr) 192.22 365 T
(ess_not_aligned) 277.76 365 T
4 F
( trap for both w) 355.76 365 T
(ord and double-w) 430.3 365 T
(ord) 514.82 365 T
(misaligned addresses.) 180 351 T
3 14 Q
(111. LDQF_mem_addr) 72 321.67 T
(ess_not_aligned) 210.96 321.67 T
3 12 Q
(Description:) 72 295 T
4 F
(LDQF and LDQF) 90 278 T
(A require only w) 175.1 278 T
(ord alignment. Ho) 256.63 278 T
(we) 343.99 278 T
(v) 357.68 278 T
(er) 363.5 278 T
(, if the ef) 372.35 278 T
(fecti) 415.37 278 T
(v) 436.39 278 T
(e address isaligned) 442.21 278 T
(b) 180 264 T
(ut not quadw) 185.76 264 T
(ord-aligned, either may cause an) 248.3 264 T
(LDQF_mem_address_not_aligned) 180 250 T
(trap,) 348.7 250 T
(in) 373.08 250 T
(which) 385.13 250 T
(case) 417.17 250 T
(the) 440.54 250 T
(trap) 457.92 250 T
(handler) 479.3 250 T
(soft-) 518 250 T
(w) 180 236 T
(are shall emulate the LDQF \050or LDQF) 188.54 236 T
(A\051 instruction and return.) 372.29 236 T
3 F
(Implementation:) 72 210 T
4 F
(SP) 90 193 T
(ARC64-III) 102.24 193 T
(generates) 157.75 193 T
(an) 205.92 193 T
(ille) 220.1 193 T
(g) 235.26 193 T
(al) 241.2 193 T
(instruction) 252.71 193 T
(e) 306.91 193 T
(xception) 312.05 193 T
(for) 356.24 193 T
(LDQF) 373.08 193 T
(,) 403.45 193 T
(LDQF) 409.31 193 T
(A) 439.75 193 T
(instructionsk) 451.27 193 T
(ernel) 513.16 193 T
(pro) 180 179 T
(vides emulation routines to complete the load.) 195.82 179 T
3 14 Q
(112. STQF_mem_addr) 72 149.67 T
(ess_not_aligned) 208.64 149.67 T
3 12 Q
(Description:) 72 123 T
4 F
(STQF and STQF) 90 106 T
(A require only w) 171.12 106 T
(ord alignment. Ho) 252.65 106 T
(we) 340.01 106 T
(v) 353.7 106 T
(er) 359.52 106 T
(, if the ef) 368.36 106 T
(fecti) 411.38 106 T
(v) 432.41 106 T
(e address isaligned) 438.23 106 T
FMENDPAGE
%%EndPage: "149" 149
%%Page: "150" 150
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-III) 454.17 749.33 T
(150) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
4 12 Q
(b) 180 712 T
(ut not quadw) 185.76 712 T
(ord-aligned, either may cause an) 248.3 712 T
(STQF_mem_address_not_aligned) 180 698 T
(trap,) 346.96 698 T
(in) 371.58 698 T
(which) 383.88 698 T
(case) 416.18 698 T
(the) 439.8 698 T
(trap) 457.42 698 T
(handler) 479.05 698 T
(soft-) 518 698 T
(w) 180 684 T
(are shall emulate the STQF \050or STQF) 188.54 684 T
(A\051 instruction and return.) 368.3 684 T
3 F
(Implementation:) 72 658 T
4 F
(SP) 90 641 T
(ARC64-III generates an ille) 102.24 641 T
(g) 235.69 641 T
(al instruction e) 241.63 641 T
(xception for STQF) 312.78 641 T
(, STQF) 402.48 641 T
(A instructionsk) 436.93 641 T
(ernel) 510.48 641 T
(pro) 180 627 T
(vides emulation routines to complete the load.) 195.82 627 T
3 14 Q
(113. Implemented memory models) 72 597.67 T
3 12 Q
(Description:) 72 571 T
4 F
(Whether) 90 554 T
(the) 134.01 554 T
(P) 151.38 554 T
(artial) 157.87 554 T
(Store) 185.23 554 T
(Order) 213.26 554 T
(\050PSO\051) 243.94 554 T
(or) 276.64 554 T
(Relax) 289.34 554 T
(ed) 317.15 554 T
(Memory) 331.18 554 T
(Order) 375.21 554 T
(\050RMO\051) 405.89 554 T
(models) 443.92 554 T
(areported) 481.29 554 T
(is) 529.3 554 T
(implementation-dependent.) 180 540 T
3 F
(Implementation:) 72 514 T
4 F
(SP) 90 497 T
(ARC64-III supports) 102.24 497 T
5 F
(Load/Stor) 201.56 497 T
(e or) 249.13 497 T
(dering \050LSO\051) 267.68 497 T
4 F
(,) 331.34 497 T
5 F
(T) 337.34 497 T
(otal stor) 342.91 497 T
(e Or) 382.81 497 T
(dering\050TSO\051) 404.03 497 T
4 F
(and) 464.69 497 T
5 F
( Stor) 482.02 497 T
(e) 504.58 497 T
(or) 180 483 T
(dering \050ST) 190.22 483 T
(O\051.) 241.01 483 T
(P) 259.67 483 T
(artial Stor) 266.04 483 T
(e Or) 315.28 483 T
(der \050PSO\051) 336.49 483 T
4 F
( is implemented using) 385.48 483 T
5 F
(TSO) 494.15 483 T
4 F
( and) 515.48 483 T
5 F
(Relaxed Memory Or) 180 469 T
(der \050RMO\051) 277.52 469 T
4 F
( is implemented using) 330.5 469 T
5 F
(ST) 439.18 469 T
(O) 451.63 469 T
4 F
(.) 460.3 469 T
3 14 Q
(114. RED_state trap v) 72 439.67 T
(ector addr) 204.06 439.67 T
(ess \050RSTV) 266.4 439.67 T
(addr\051) 327.72 439.67 T
3 12 Q
(Description:) 72 413 T
4 F
(The RED_state trap v) 90 396 T
(ector is located at an implementation-dependent addressRSTV) 194.14 396 T
(addr) 492.76 396 T
(.) 513.42 396 T
3 F
(Implementation:) 72 370 T
4 F
(RSTV) 90 353 T
(addr is a Constant when V) 119.34 353 T
(A = FFFF FFFF F000 0000 and P) 244.7 353 T
(A = 1FF F000 0000.) 406.08 353 T
3 14 Q
(115. RED_state pr) 72 323.67 T
(ocessor state) 181.79 323.67 T
3 12 Q
(Description:) 72 297 T
4 F
(What occurs after the processor enters RED_state is implementation-dependent.) 90 280 T
3 F
(Implementation:) 72 254 T
4 F
(Plese See) 90 237 T
5 F
(SP) 138.66 237 T
(ARC64-III user guide) 150.91 237 T
4 F
( pg.139 \0507.2.1.2 RED_state Ex) 254.89 237 T
(ecution En) 402.04 237 T
(vironment\051.) 453.22 237 T
3 14 Q
(116. SIR_enable contr) 72 207.67 T
(ol \337ag) 204.36 207.67 T
3 12 Q
(Description:) 72 181 T
4 F
(The) 90 164 T
(location) 111.27 164 T
(of) 152.54 164 T
(and) 165.14 164 T
(the) 185.07 164 T
(means) 202.34 164 T
(of) 235.61 164 T
(accessing) 248.21 164 T
(the) 296.8 164 T
(SIR_enable) 314.07 164 T
(control) 372.67 164 T
(\337ag) 409.27 164 T
(aredependent.) 429.88 164 T
(In) 499.46 164 T
(some) 512.06 164 T
(implementations, it may be permanently zero.) 180 150 T
3 F
(Implementation:) 72 124 T
4 F
(SIR_enable control \337ag is permanently zero in SP) 90 107 T
(ARC64-III.) 329.21 107 T
FMENDPAGE
%%EndPage: "150" 150
%%Page: "151" 151
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-III) 454.17 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(151) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(117. MMU disabled pr) 72 710.67 T
(efetch beha) 207.09 710.67 T
(vior) 274.78 710.67 T
3 12 Q
(Description:) 72 684 T
4 F
(Whether) 90 667 T
(Prefetch) 134.13 667 T
(and) 176.93 667 T
(Non-f) 197.08 667 T
(aulting) 225.61 667 T
(Load) 261.76 667 T
(al) 289.24 667 T
(w) 297.78 667 T
(ays) 306.33 667 T
(succeed) 325.14 667 T
(when) 365.94 667 T
(the) 394.74 667 T
(MMU) 412.22 667 T
(is) 445.04 667 T
(disabled) 455.86 667 T
(ismenta-) 498.67 667 T
(tion-dependent.) 180 653 T
3 F
(Implementation:) 72 627 T
4 F
(In SP) 90 610 T
(ARC64-III, Prefetch and Non-f) 115.24 610 T
(aulting Loads al) 265.74 610 T
(w) 342.95 610 T
(ays succeed if the MMU is) 351.49 610 T
3 14 Q
(118. Identifying I/O locations) 72 580.67 T
3 12 Q
(Description:) 72 554 T
4 F
(The manner in which I/O locations are identi\336ed is implementation-dependent.) 90 537 T
3 F
(Implementation:) 72 511 T
4 F
(Please contact HaL Computer Systems for details of I/O operation.) 90 494 T
3 14 Q
(119. Unimplemented v) 72 464.67 T
(alues f) 206.02 464.67 T
(or PST) 244.17 464.67 T
(A) 285.3 464.67 T
(TE.MM) 294.08 464.67 T
3 12 Q
(Description:) 72 438 T
4 F
(The ef) 90 421 T
(fect of writing an unimplemented memory-mode designation into PST) 120.68 421 T
(A) 457.55 421 T
(TE.MM is) 464.88 421 T
(implementation-dependent) 180 407 T
3 F
(Implementation:) 72 381 T
4 F
(Writing \32411\325 into PST) 90 364 T
(A) 194.56 364 T
(TE.MM causes the machine to use the ST) 201.89 364 T
(O Memorye) 402.31 364 T
(v) 460.33 364 T
(er) 466.15 364 T
(, the system) 475 364 T
(softw) 180 350 T
(are should not use the encoding \32411\325 since it is reserv) 206.54 350 T
(ed for future) 461.65 350 T
(SP) 180 336 T
(ARC-V9 e) 192.24 336 T
(xtensions.) 243.72 336 T
3 14 Q
(120. Coher) 72 306.67 T
(ence and atomicity of memory operations) 137.07 306.67 T
3 12 Q
(Description:) 72 280 T
4 F
(The coherence and atomicity of memory operations between processors and I/O DMAory) 90 263 T
(accesses are implementation-dependent.) 180 249 T
3 F
(Implementation:) 72 223 T
4 F
(Plese See) 90 206 T
5 F
(SP) 141.66 206 T
(ARC64-III user guide) 153.91 206 T
4 F
(pg.355 \050Nbr 121\051) 260.89 206 T
3 14 Q
(121. Implementation-dependent memory model) 72 176.67 T
3 12 Q
(Description:) 72 150 T
4 F
(An implementation may choose to identify certain addresses and use andependent memory) 90 133 T
(model for references to them.) 180 119 T
FMENDPAGE
%%EndPage: "151" 151
%%Page: "152" 152
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-III) 454.17 749.33 T
(152) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
3 12 Q
(Implementation:) 72 712 T
4 F
(In) 90 695 T
(SP) 102.56 695 T
(ARC64-III,) 114.8 695 T
(certain) 173.01 695 T
(addresses) 208.23 695 T
(use) 256.77 695 T
(implementation) 275.33 695 T
(dependent) 353.23 695 T
(memory) 405.11 695 T
(models) 447.67 695 T
(forences) 484.9 695 T
(to) 528.1 695 T
(them. Please contact HaL Computer Systems for details.) 180 681 T
3 14 Q
(122. FLUSH latency) 72 651.67 T
3 12 Q
(Description:) 72 625 T
4 F
(Latenc) 90 608 T
(y between the e) 122.47 608 T
(x) 197.27 608 T
(ecution of FLUSH on one processor and the point at which the\336ed) 203.09 608 T
(instructions ha) 180 594 T
(v) 250.09 594 T
(e replaced out-dated instructions in a multiprocessor is) 255.91 594 T
(implementation-dependent.) 180 580 T
3 F
(Implementation:) 72 554 T
4 F
(Please contact HaL for FLUSH latenc) 90 537 T
(y) 272.11 537 T
3 14 Q
(123. Input/output \050I/O\051 semantics) 72 507.67 T
3 12 Q
(Description:) 72 481 T
4 F
(The semantic ef) 90 464 T
(fect of accessing input/output \050I/O\051 re) 166.34 464 T
(gisters is) 347.12 464 T
3 F
(Implementation:) 72 438 T
4 F
(Please contact HaL for I/O semantics..) 90 421 T
3 14 Q
(124. Implicit ASI when TL>0) 72 391.67 T
3 12 Q
(Description:) 72 365 T
4 F
(When TL > 0, the implicit ASI for instruction fetches, loads, and stores isdependent. See) 90 348 T
(SP) 180 334 T
(ARC-V9 Architecture Manual section F) 192.24 334 T
(.4.4, \322Conte) 383.92 334 T
(xts,) 441.73 334 T
(\323 for more infor-) 457.9 334 T
(mation.) 180 320 T
3 F
(Implementation:) 72 294 T
4 F
(SP) 90 277 T
(ARC64-III uses) 102.24 277 T
5 F
(ASI_NUCLEUS) 181.56 277 T
4 F
( for instruction fetches and ASI_NUCLEUS{_LITTLE},) 258.23 277 T
(loads and stores when TL>0) 180 263 T
3 14 Q
(125. Addr) 72 233.67 T
(ess masking) 131.64 233.67 T
3 12 Q
(Description:) 72 207 T
4 F
(When PST) 90 190 T
(A) 141.22 190 T
(TE.AM = 1, the v) 148.55 190 T
(alue of the high-order 32-bits of the PC transmitted to\336ed desti-) 233.68 190 T
(nation re) 180 176 T
(gisters\050s\051 by CALL, JMPL, RDPC, and on a trap is implementa-) 222.14 176 T
(tion-dependent.) 180 162 T
3 F
(Implementation:) 72 136 T
4 F
(When PST) 90 119 T
(A) 141.22 119 T
(TE.AM bit is set on SP) 148.55 119 T
(ARC64-III, a full 64-bit address is transmitted toi\336ed des-) 258.79 119 T
(tination re) 180 105 T
(gisters by CALL, JMPL, RDPC and traps transmit all 64-bits to) 228.82 105 T
FMENDPAGE
%%EndPage: "152" 152
%%Page: "153" 153
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-III) 454.17 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(153) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(TPC[n] and TNPC[n].) 180 712 T
3 14 Q
(126. TST) 72 682.67 T
(A) 125.2 682.67 T
(TE bits 19:18) 133.98 682.67 T
3 12 Q
(Description:) 72 656 T
4 F
(If) 90 639 T
(PST) 100.78 639 T
(A) 120.34 639 T
(TE) 127.67 639 T
(bit) 145.12 639 T
(11) 160.58 639 T
(\05010\051) 175.37 639 T
(is) 198.15 639 T
(implemented,) 208.94 639 T
(TST) 277.39 639 T
(A) 297.61 639 T
(TE) 304.94 639 T
(bit) 322.39 639 T
(19) 337.85 639 T
(\05018\051) 352.64 639 T
(shall) 375.42 639 T
(be) 400.87 639 T
(implemented) 414.99 639 T
(andthe) 480.44 639 T
(state) 515.22 639 T
(of PST) 180 625 T
(A) 212.56 625 T
(TE bit 11 \05010\051 from the pre) 219.89 625 T
(vious trap le) 350.23 625 T
(v) 409.26 625 T
(el. If PST) 415.08 625 T
(A) 460.3 625 T
(TE bit 11 \05010\051) 467.63 625 T
(is not implemented, TST) 180 611 T
(A) 298.22 611 T
(TE bit 19 \05018\051 shall read as zero. Softw) 305.56 611 T
(are) 494.4 611 T
(intended) 180 597 T
(to) 223.99 597 T
(run) 236 597 T
(on) 254.66 597 T
(multiple) 269.32 597 T
(implementations) 312 597 T
(should) 394.67 597 T
(only) 429.34 597 T
(write) 453.34 597 T
(these) 480.67 597 T
(bits) 507.99 597 T
(to) 528 597 T
(v) 180 583 T
(alues pre) 185.7 583 T
(viously read from PST) 228.38 583 T
(A) 336.26 583 T
(TE, or to zeroes.) 343.6 583 T
3 F
(Implementation:) 72 557 T
4 F
(SP) 90 540 T
(ARC64-III does not implement PST) 102.24 540 T
(A) 275.12 540 T
(TE bits 10 & 11 and the) 282.46 540 T
(y are read as zeroes.bits 19) 397.61 540 T
(and 18 are read as zeroes.) 180 526 T
3 14 Q
(127. PST) 72 496.67 T
(A) 124.42 496.67 T
(TE bits 11:10) 133.19 496.67 T
3 12 Q
(Description:) 72 470 T
4 F
(The presence and semantics of PST) 90 453 T
(A) 259.85 453 T
(TE.PID1 and PST) 267.18 453 T
(A) 353.06 453 T
(TE.PID0 aredent. The presence of) 360.4 453 T
(TST) 180 439 T
(A) 200.22 439 T
(TE bits 19 and 18 is implementation-dependent. If PST) 207.55 439 T
(A) 472.09 439 T
(TE bit 11) 479.42 439 T
(\05010\051) 180 425 T
(is) 202.5 425 T
(implemented,) 213.02 425 T
(TST) 281.2 425 T
(A) 301.42 425 T
(TE) 308.75 425 T
(bit) 325.92 425 T
(19) 341.11 425 T
(\05018\051) 355.62 425 T
(shall) 378.12 425 T
(be) 403.3 425 T
(implemented) 417.14 425 T
(and) 482.32 425 T
(contain) 502.16 425 T
(the) 180 411 T
(state) 197.42 411 T
(of) 222.18 411 T
(PST) 234.93 411 T
(A) 254.49 411 T
(TE) 261.82 411 T
(bit) 279.24 411 T
(11) 294.68 411 T
(\05010\051) 309.43 411 T
(from) 332.18 411 T
(the) 358.27 411 T
(pre) 375.69 411 T
(vious) 390.72 411 T
(trap) 419.48 411 T
(le) 440.9 411 T
(v) 449.26 411 T
(el.) 455.08 411 T
(If) 469.5 411 T
(PST) 480.26 411 T
(A) 499.82 411 T
(TE) 507.15 411 T
(bit) 524.57 411 T
(11 \05010\051 is not implemented, TST) 180 397 T
(A) 336.22 397 T
(TE bit 19 \05018\051 shall read as zero. Soft-) 343.55 397 T
(w) 180 383 T
(are intended to run on multiple implementations should only write these) 188.54 383 T
(bits to v) 180 369 T
(alues pre) 218.38 369 T
(viously read from PST) 261.06 369 T
(A) 368.94 369 T
(TE, or to zeroes.) 376.27 369 T
3 F
(Implementation:) 72 343 T
4 F
(SP) 90 326 T
(ARC64-III does not implement PST) 102.24 326 T
(A) 275.12 326 T
(TE bits 10 & 11 and the) 282.46 326 T
(y are read as zeroes.bits 19) 397.61 326 T
(and 18 are read as zeroes.) 180 312 T
3 14 Q
(128. CLEANWIN r) 72 282.67 T
(egister update) 188.02 282.67 T
4 12 Q
(Earlier) 90 262 T
(implementations) 125.59 262 T
(of) 208.54 262 T
(Sparc) 221.48 262 T
(chips) 251.74 262 T
(implemented) 280.01 262 T
(the) 345.62 262 T
(V9) 363.22 262 T
(speci\336cation) 380.83 262 T
(forusing) 444.43 262 T
(the) 487.37 262 T
(follo) 504.97 262 T
(w-) 527.34 262 T
(ing equation to update CLEANWIN re) 180 248 T
(gister:) 366.12 248 T
5 F
(                       if \050CLEANWIN != NWINDO) 90 234 T
(WS\051 CLEANWIN++;) 296.83 234 T
4 F
(Subsequently V9 de\336nition changed to modify the equation as:) 90 220 T
5 F
(                       if \050CLEANWIN < NWINDO) 90 206 T
(WS-1\051 CLEANWIN++;) 292.84 206 T
4 F
(SP) 90 178 T
(ARC64-III implements the) 102.24 178 T
5 F
(REST) 234.56 178 T
(ORED) 261.68 178 T
4 F
( using the current de\336nition. The SP) 293.68 178 T
(ARC64-III) 466.24 178 T
(K) 180 164 T
(ernel will ensure that) 188.36 164 T
5 F
(CLEANWIN) 292.34 164 T
4 F
( does not ha) 351.68 164 T
(v) 409.1 164 T
(e a v) 414.92 164 T
(alue be) 437.28 164 T
(yond) 471.42 164 T
5 F
(NWIN-) 498.42 164 T
(DO) 180 150 T
(WS-1) 196.73 150 T
4 F
(.) 222.72 150 T
FMENDPAGE
%%EndPage: "153" 153
%%Page: "154" 154
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          SPARC 64-III) 454.17 749.33 T
(154) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
540 738 72 738 2 L
0.5 H
2 Z
N
540 63 72 63 2 L
N
FMENDPAGE
%%EndPage: "154" 154
%%Page: "155" 155
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
72 594 540 606 C
0 0 0 1 0 0 0 1 K
72 605 540 605 2 L
1 H
2 Z
0 X
N
72 602 540 602 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(Appendix A: Assg) 128.43 612 T
(ined VER.manuf and VER.impl) 284.04 612 T
72 553 540 565 C
0 0 0 1 0 0 0 1 K
72 564 540 564 2 L
1 H
2 Z
0 X
N
72 561 540 561 2 L
N
-45 -45 657 837 C
72 72 540 540 R
7 X
V
0.5 H
2 Z
0 X
N
72 648 540 720 R
7 X
V
0 X
N
0 0 0 1 0 0 0 1 K
0 100 Q
(V9) 132 164 T
0 18 Q
(SP) 337.19 85.7 T
(ARC INTERNA) 354.83 85.7 T
(TIONAL) 469.58 85.7 T
FMENDPAGE
%%EndPage: "155" 155
%%Page: "156" 156
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
FMENDPAGE
%%EndPage: "156" 156
%%Page: "157" 157
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(         APPENDIX A) 456.12 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(157) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 18 Q
(APPENDIX A: VER.impl/VER.manuf) 158 708 T
4 12 Q
(The table 1 belo) 72 662 T
(w includes all the V9 VER.impl and VER.manuf assigned by SP) 149.35 662 T
(ARC Interna-) 458.9 662 T
(tional) 72 648 T
(as) 102.01 648 T
(stated) 114.68 648 T
(by) 145.36 648 T
(the) 160.03 648 T
(V9) 177.37 648 T
(Architecture) 194.71 648 T
(Book) 257.36 648 T
(\050page) 286.04 648 T
(57\051.) 315.37 648 T
(From) 342.4 648 T
(Section) 371.08 648 T
(5.2.9:) 409.75 648 T
(\322) 439.76 648 T
5 F
(If) 445.09 648 T
(the) 455.1 648 T
(manufactur) 472.44 648 T
(er) 527.33 648 T
(does not have a JEDEC semiconductor manufactur) 72 634 T
(er code) 318.19 634 T
(, SP) 353.72 634 T
(ARC International will assign a) 371.98 634 T
(value of VER.manuf\323.) 72 620 T
4 F
(T) 72 592 T
(o assign ne) 78.37 592 T
(w number please contact:) 131.4 592 T
(Ghassan Abbas) 108 578 T
(abbas@sparc.com) 108 564 T
(T) 108 550 T
(el: 415-321-8692 x228.) 114.49 550 T
3 F
(T) 174.86 484 T
(able 4:  assigned VER.impl and VER.manuf by SI) 181.76 484 T
4 F
(COMP) 110.05 458 T
(ANY) 142.96 458 T
(CPU) 262.83 458 T
(VER.impl) 362.5 458 T
(VER.manuf) 457.17 458 T
(HAL) 78 434 T
(SP) 213 434 T
(ARC64) 225.24 434 T
(0x0001) 348 434 T
(0x0004) 438 434 T
(Sun Microsystems) 78 412 T
(UltraSP) 213 412 T
(ARC \050TI\051) 249.9 412 T
(0x0010) 348 412 T
(0x0017) 438 412 T
(Sun Microsystems) 78 390 T
(UltraSP) 213 390 T
(ARC \050NEC\051) 249.9 390 T
(0x0010) 348 390 T
(0x0022) 438 390 T
(Sun Microsystems) 78 368 T
(UltraSP) 213 368 T
(ARC II) 249.9 368 T
(0x0011) 348 368 T
(0x0017) 438 368 T
(Sun Microsystems) 78 346 T
(UltraSP) 213 346 T
(ARC IIi) 249.9 346 T
(0x0012) 348 346 T
(0x0017) 438 346 T
(Sun Microsystems) 78 324 T
(UltraSP) 213 324 T
(ARC-e) 249.9 324 T
(0x0013) 348 324 T
(0x0017) 438 324 T
72 473.75 72 316.25 2 L
V
0 Z
N
207 474.25 207 315.75 2 L
V
N
342 474.25 342 315.75 2 L
V
N
432 474.25 432 315.75 2 L
V
N
540 473.75 540 316.25 2 L
V
N
71.75 474 540.25 474 2 L
V
N
72.25 449.25 539.75 449.25 2 L
V
N
72.25 446.75 539.75 446.75 2 L
V
N
71.75 426 540.25 426 2 L
V
N
71.75 404 540.25 404 2 L
V
N
71.75 382 540.25 382 2 L
V
N
71.75 360 540.25 360 2 L
V
N
71.75 338 540.25 338 2 L
V
N
71.75 316 540.25 316 2 L
V
N
FMENDPAGE
%%EndPage: "157" 157
%%Page: "158" 158
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(158) 525 47.33 T
72 63 540 63 2 L
0.5 H
2 Z
N
(SPARC International) 72 749.33 T
(         APPENDIX A) 456.12 749.33 T
72 738 540 738 2 L
N
72 90 540 720 R
7 X
V
FMENDPAGE
%%EndPage: "158" 158
%%Page: "159" 159
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
72 594 540 606 C
0 0 0 1 0 0 0 1 K
72 605 540 605 2 L
1 H
2 Z
0 X
N
72 602 540 602 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(Appendix B: V9 Ar) 238.43 612 T
(chitectur) 396.34 612 T
(e Erra) 473.31 612 T
(ta) 522.72 612 T
72 553 540 565 C
0 0 0 1 0 0 0 1 K
72 564 540 564 2 L
1 H
2 Z
0 X
N
72 561 540 561 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(as of 17 Jul 1995) 399.24 571 T
72 72 540 540 R
7 X
V
0.5 H
2 Z
0 X
N
72 648 540 720 R
7 X
V
0 X
N
0 100 Q
(V9) 132 164 T
0 18 Q
(SP) 337.19 85.7 T
(ARC INTERNA) 354.83 85.7 T
(TIONAL) 469.58 85.7 T
FMENDPAGE
%%EndPage: "159" 159
%%Page: "160" 160
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
FMENDPAGE
%%EndPage: "160" 160
%%Page: "161" 161
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          Appendix B) 464.15 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(161) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 18 Q
(APPENDIX B: SP) 124.33 708 T
(ARC V9 Ar) 264 708 T
(ch Book Changes) 354.64 708 T
5 12 Q
(r141 = R1.4.1 = distrib dr) 90 662 T
(aft) 217.03 662 T
(r142 = R1.4.2 = book \336r) 90 648 T
(st printing;) 209.08 648 T
(doc dated 15 Sep 93) 262.75 648 T
(r143 = R1.4.3 = r) 90 634 T
(e) 176.42 634 T
(vision \050not used\051;) 181.57 634 T
(r144 = R1.4.4 = curr) 90 620 T
(ent r) 192.42 620 T
(e) 214.31 620 T
(vision;) 219.46 620 T
(doc dated 17 J) 252.12 620 T
(ul 95) 322.02 620 T
(All c) 90 592 T
(hang) 112.15 592 T
(es below ar) 136.03 592 T
(e those since R1.4.2, incorpor) 190.92 592 T
(ated in R1.4.4.) 334.39 592 T
3 14 Q
(Change to page 13) 72 548.67 T
4 12 Q
(subsection 2.57:) 90 528 T
(de\336nition) 90 514 T
(of) 138.96 514 T
(\322reserv) 151.91 514 T
(ed\323:) 186.38 514 T
(\322...intended) 215.24 514 T
(to) 273.85 514 T
(run) 286.14 514 T
(on) 305.09 514 T
(future) 320.04 514 T
(v) 351.65 514 T
(ersion) 357.47 514 T
(of\323) 389.76 514 T
(w) 408.04 514 T
(as) 416.58 514 T
(corrected) 429.53 514 T
(to) 477.13 514 T
(read:) 489.42 514 T
(\322...intended to run on future v) 90 500 T
(ersions of\323.) 232.46 500 T
(The sentence be) 90 472 T
(ginning \322Reserv) 167.12 472 T
(ed re) 245.27 472 T
(gister \336elds\323 w) 268.74 472 T
(as amend to read: \322Reserv) 341.28 472 T
(ed re) 467.06 472 T
(gister) 490.54 472 T
(\336elds should al) 90 458 T
(w) 162.55 458 T
(ays be written by softw) 171.1 458 T
(are with v) 282.96 458 T
(alues of those \336elds pre) 330.65 458 T
(viously read from) 443.66 458 T
(that re) 90 444 T
(gister) 120.14 444 T
(, or with zeroes; the) 146.33 444 T
(y should read as zero in hardw) 241.13 444 T
(are.) 387.64 444 T
(\323) 404.45 444 T
3 14 Q
(Change to page 21\050r142\051) 72 400.67 T
4 12 Q
(Editor's Notes:   Added Les K) 90 380 T
(ohn's name to the Ackno) 233.72 380 T
(wledgments.) 352.24 380 T
3 14 Q
(Change to page 28\050r142\051) 72 336.67 T
4 12 Q
(T) 90 316 T
(ables 3,4,5: Made use of h) 96.37 316 T
(yphens & dashes made consistent, and easier to read.) 222.62 316 T
3 14 Q
(Change to page 30\050r142\051) 72 272.67 T
4 12 Q
(paragraph just abo) 90 252 T
(v) 178.46 252 T
(e subsection 5.1:   Changed end of sentence to read:) 184.28 252 T
(\322...should be written with the v) 90 238 T
(alues of those bits pre) 238.36 238 T
(viously read from that re) 342.71 238 T
(gister) 461.17 238 T
(, or with) 487.36 238 T
(zeroes.) 90 224 T
(\323) 122.81 224 T
3 14 Q
(Change to page 40\050r142\051,) 72 166.67 T
4 12 Q
(T) 90 146 T
(able 7: Added lines for 32-bit and 64-bit signed inte) 96.37 146 T
(gers in f.p. re) 345.17 146 T
(gisters, for clarity) 408.64 146 T
(.) 492.84 146 T
FMENDPAGE
%%EndPage: "161" 161
%%Page: "162" 162
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
72 746 540 756 R
7 X
V
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          Appendix B) 464.15 749.33 T
72 33.32 540 43.32 R
7 X
V
0 X
(162) 72 36.66 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 36.66 T
(2/9/99) 514.44 36.66 T
72 72 540 720 R
7 X
V
3 14 Q
0 X
(Change to page 51) 72 710.67 T
4 12 Q
(In \336gure 17, added bits 11 and 10 to the \336gure, so it looks lik) 90 690 T
(e:) 383.21 690 T
3 14 Q
(Change to page 52\050r142\051) 72 564.67 T
4 12 Q
(inserted ne) 90 544 T
(w subsection 5.2.1.1 before old one: \322IMPL. DEP) 142.02 544 T
(. #127: The presence and seman-) 380.33 544 T
(tics) 90 530 T
(of) 109.39 530 T
(PST) 130.28 530 T
(A) 149.84 530 T
(TE.PID1) 157.17 530 T
(and) 202.89 530 T
(PST) 222.94 530 T
(A) 242.5 530 T
(TE.PID0) 249.83 530 T
(are) 295.55 530 T
(implementation-) 312.93 530 T
(dependent.) 394.98 530 T
(Softw) 450.03 530 T
(are) 478.57 530 T
(intended) 495.95 530 T
(to) 90 516 T
(run) 101.91 516 T
(on) 120.48 516 T
(multiple) 135.05 516 T
(implementations) 177.64 516 T
(should) 260.22 516 T
(only) 294.79 516 T
(write) 318.7 516 T
(these) 345.94 516 T
(bits) 373.17 516 T
(to) 393.09 516 T
(v) 405 516 T
(alues) 410.7 516 T
(pre) 437.93 516 T
(viously) 452.96 516 T
(read) 490.87 516 T
(from) 514.1 516 T
(PST) 90 502 T
(A) 109.56 502 T
(TE, or to zeroes. See also TST) 116.89 502 T
(A) 262.42 502 T
(TE bits 19 and 18.") 269.75 502 T
3 14 Q
(Change to page 55\050r142\051) 72 444.67 T
4 12 Q
(In Figure 22, \050TST) 90 424 T
(A) 179.54 424 T
(TE re) 186.88 424 T
(gister\051:   Extended the \322sa) 213.68 424 T
(v) 337.75 424 T
(ed PST) 343.57 424 T
(A) 377.46 424 T
(TE\323 \336eld up through bit 19   of) 384.79 424 T
(TST) 90 410 T
(A) 110.22 410 T
(TE; changed the diagram to look lik) 117.55 410 T
(e:) 290.75 410 T
3 14 Q
(Change to page 56\050r142\051) 72 148.67 T
4 12 Q
(Added a ne) 90 128 T
(w paragraph to the end of subsection 5.2.6: \322TST) 144.35 128 T
(A) 379.86 128 T
(TE bits 19 and 18 are imple-) 387.19 128 T
(mentation-dependent.     ImplDep#126: If PST) 90 114 T
(A) 312.86 114 T
(TE bit 11 \05010\051 is implemented,   TST) 320.2 114 T
(A) 497.41 114 T
(TE bit) 504.74 114 T
(19) 90 100 T
(\05018\051) 104.89 100 T
(shall) 127.78 100 T
(be) 153.34 100 T
(implemented) 167.57 100 T
(and) 233.12 100 T
(contain) 253.35 100 T
(the) 314.73 100 T
(state) 332.28 100 T
(of) 357.17 100 T
(PST) 370.07 100 T
(A) 389.62 100 T
(TE) 396.96 100 T
(bit) 414.52 100 T
(11) 430.08 100 T
(\05010\051) 444.98 100 T
(from) 467.86 100 T
(the) 494.08 100 T
(pre) 511.64 100 T
(vi-) 526.67 100 T
(ous) 90 86 T
(trap) 109.51 86 T
(le) 131.02 86 T
(v) 139.38 86 T
(el.) 145.2 86 T
(If) 159.71 86 T
(PST) 170.54 86 T
(A) 190.1 86 T
(TE) 197.44 86 T
(bit) 229.16 86 T
(11) 244.68 86 T
(\05010\051) 259.52 86 T
(is) 282.36 86 T
(not) 293.21 86 T
(implemented,) 311.39 86 T
(TST) 379.9 86 T
(A) 400.12 86 T
(TE) 407.45 86 T
(bit) 424.96 86 T
(19) 440.47 86 T
(\05018\051) 455.32 86 T
(shall) 478.15 86 T
(read) 503.66 86 T
(as) 527.16 86 T
(PID1) 96 646 T
(PID0) 141 646 T
(CLE) 186 646 T
(TLE) 222 646 T
(   MM) 258 646 T
(RED) 312 646 T
(PEF) 348 646 T
(AM) 384 646 T
(PRIV) 420 646 T
(IE) 465 646 T
(A) 492 646 T
(G) 500.18 646 T
(11) 96 624 T
(10) 141 624 T
(9) 186 624 T
(8) 222 624 T
(7         6) 258 624 T
(5) 312 624 T
(4) 348 624 T
(3) 384 624 T
(2) 420 624 T
(1) 465 624 T
(0) 492 624 T
(TST) 91.5 352 T
(A) 111.72 352 T
(TE 1) 119.05 352 T
(CCR from) 163.5 352 T
(TL=0) 163.5 338 T
(ASI from) 235.5 352 T
(TL = 0) 235.5 338 T
(-) 307.5 352 T
(PST) 352.5 352 T
(A) 372.06 352 T
(TE) 379.39 352 T
(from TL=0) 352.5 338 T
(-) 424.5 352 T
(CWP from) 460.5 352 T
(TL = 0) 460.5 338 T
(TST) 91.5 316 T
(A) 111.72 316 T
(TE 2) 119.05 316 T
(CCR from) 163.5 316 T
(TL=1) 163.5 302 T
(ASI from) 235.5 316 T
(TL = 1) 235.5 302 T
(-) 307.5 316 T
(PST) 352.5 316 T
(A) 372.06 316 T
(TE) 379.39 316 T
(from TL=1) 352.5 302 T
(-) 424.5 316 T
(CWP from) 460.5 316 T
(TL = 1) 460.5 302 T
(TST) 91.5 280 T
(A) 111.72 280 T
(TE 3) 119.05 280 T
(CCR from) 163.5 280 T
(TL=2) 163.5 266 T
(ASI from) 235.5 280 T
(TL = 2) 235.5 266 T
(-) 307.5 280 T
(PST) 352.5 280 T
(A) 372.06 280 T
(TE) 379.39 280 T
(from TL=2) 352.5 266 T
(-) 424.5 280 T
(CWP from) 460.5 280 T
(TL = 2) 460.5 266 T
(TST) 91.5 244 T
(A) 111.72 244 T
(TE 4) 119.05 244 T
(CCR from) 163.5 244 T
(TL=3) 163.5 230 T
(ASI from) 235.5 244 T
(TL = 3) 235.5 230 T
(-) 307.5 244 T
(PST) 352.5 244 T
(A) 372.06 244 T
(TE) 379.39 244 T
(from TL=3) 352.5 230 T
(-) 424.5 244 T
(CWP from) 460.5 244 T
(TL = 3) 460.5 230 T
(39) 163.5 208 T
(32) 211.5 208 T
(31) 235.5 208 T
(24) 283.5 208 T
(23   20) 307.5 208 T
(19              8) 352.5 208 T
(7    5) 424.5 208 T
(4) 460.5 208 T
(0) 514.5 208 T
90 658.5 90 617.5 2 L
V
3 H
0 Z
N
135 661.5 135 614.5 2 L
V
N
180 661.5 180 614.5 2 L
V
N
216 660.25 216 615.75 2 L
V
0.5 H
N
252 660.25 252 615.75 2 L
V
N
306 660.25 306 615.75 2 L
V
N
342 660.25 342 615.75 2 L
V
N
378 660.25 378 615.75 2 L
V
N
414 660.25 414 615.75 2 L
V
N
459 660.25 459 615.75 2 L
V
N
486 660.25 486 615.75 2 L
V
N
522 659.75 522 616.25 2 L
V
N
88.5 660 178.5 660 2 L
V
3 H
N
181.5 660 522.25 660 2 L
V
0.5 H
N
88.5 638 181.5 638 2 L
V
3 H
N
178.5 638 522.25 638 2 L
V
0.5 H
N
88.5 616 178.5 616 2 L
V
3 H
N
181.5 616 522.25 616 2 L
V
0.5 H
N
85.5 365.75 85.5 200.25 2 L
V
N
157.5 366.25 157.5 199.75 2 L
V
N
229.5 366.25 229.5 199.75 2 L
V
N
301.5 367.5 301.5 198.5 2 L
V
3 H
N
346.5 367.5 346.5 198.5 2 L
V
N
418.5 367.5 418.5 198.5 2 L
V
N
454.5 366.25 454.5 199.75 2 L
V
0.5 H
N
526.5 365.75 526.5 200.25 2 L
V
N
85.25 366 300 366 2 L
V
N
303 366 417 366 2 L
V
3 H
N
420 366 526.75 366 2 L
V
0.5 H
N
85.25 330 303 330 2 L
V
N
300 330 420 330 2 L
V
3 H
N
417 330 526.75 330 2 L
V
0.5 H
N
85.25 294 303 294 2 L
V
N
300 294 420 294 2 L
V
3 H
N
417 294 526.75 294 2 L
V
0.5 H
N
85.25 258 303 258 2 L
V
N
300 258 420 258 2 L
V
3 H
N
417 258 526.75 258 2 L
V
0.5 H
N
85.25 222 303 222 2 L
V
N
300 222 420 222 2 L
V
3 H
N
417 222 526.75 222 2 L
V
0.5 H
N
85.25 200 300 200 2 L
V
N
303 200 417 200 2 L
V
3 H
N
420 200 526.75 200 2 L
V
0.5 H
N
FMENDPAGE
%%EndPage: "162" 162
%%Page: "163" 163
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          Appendix B) 464.15 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(163) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(zero. Softw) 90 712 T
(are intended to run on multiple implementations should only write these bits to) 145.2 712 T
(v) 90 698 T
(alues pre) 95.7 698 T
(viously read from PST) 138.38 698 T
(A) 246.26 698 T
(TE, or to zeroes.) 253.6 698 T
(\323) 332.4 698 T
3 14 Q
(Change to page 57\050r142\051) 72 640.67 T
4 12 Q
(subsection 5.2.10 \050Re) 90 620 T
(gister) 193.81 620 T
(-W) 220.24 620 T
(indo) 235.08 620 T
(w State Re) 256.12 620 T
(gisters\051: Added implementation dependenc) 307.93 620 T
(y) 514.06 620 T
(#126.) 90 606 T
3 14 Q
(Change to page 58-9\050r142\051) 72 562.67 T
4 12 Q
(In subsection 5.2.10 \050Re) 90 542 T
(gister) 206.81 542 T
(-W) 233.23 542 T
(indo) 248.08 542 T
(w State Re) 269.11 542 T
(gisters\051: Added note to descriptions of CWP) 320.93 542 T
(,) 532.25 542 T
(CANSA) 90 528 T
(VE,) 129.05 528 T
(CANREST) 151.03 528 T
(ORE,) 205.49 528 T
(O) 235.47 528 T
(THER) 243.66 528 T
(WIN,) 274.33 528 T
(and) 304.3 528 T
(CLEANWIN) 324.62 528 T
(re) 391.59 528 T
(gisters) 400.73 528 T
(that) 435.05 528 T
(the) 456.04 528 T
(ef) 473.69 528 T
(fect) 482.71 528 T
(of) 503.69 528 T
(writ-) 516.67 528 T
(ing a v) 90 514 T
(alue to them greater than NWINDO) 122.36 514 T
(WS-1 is unde\336ned.) 294.23 514 T
3 14 Q
(Change to page 76,) 72 470.67 T
4 12 Q
(In) 90 450 T
(Section) 102.61 450 T
(6,) 141.22 450 T
(last) 152.83 450 T
(sentence) 172.11 450 T
(in) 216.04 450 T
(6.3.4.1,) 227.98 450 T
(\322Conditional) 266.59 450 T
(Branches\323) 331.21 450 T
(changed) 389.02 450 T
(to:) 431.62 450 T
(Note) 446.9 450 T
(that) 472.84 450 T
(the) 493.45 450 T
(annul) 510.72 450 T
(beha) 90 436 T
(vior of a tak) 112.42 436 T
(en conditional branch is dif) 170.62 436 T
(ferent from that of an unconditional branch. And) 301.63 436 T
(the last sentence in 6.3.4.2, \322Unconditional Branches\323 changed to: Note that the annul beha) 90 422 T
(v-) 528.68 422 T
(ior of a unconditional branch is dif) 90 408 T
(ferent from that of a tak) 256.34 408 T
(en conditional branch.) 370.52 408 T
3 14 Q
(Change to page 80\050r142\051, 6.3.6.4\050r142\051) 72 364.67 T
4 12 Q
(REST) 90 344 T
(ORED: correct the equation with CLEANWIN to read   \322\050CLEANWIN < \050NWIN-) 119.12 344 T
(DO) 90 330 T
(WS-1\051\051\323. and correct the te) 106.91 330 T
(xt abo) 237.01 330 T
(v) 266.5 330 T
(e it.) 272.32 330 T
3 14 Q
(Change to page 81\050r141/r142\051:) 72 286.67 T
4 12 Q
(In section 6.3.9, \322FMO) 90 266 T
(Vc\323 w) 200.72 266 T
(as corrected to    read \322FMO) 231.59 266 T
(Vr\323.) 367.94 266 T
3 14 Q
(Change to page 81\050r141/r142\051:) 72 222.67 T
4 12 Q
(In section 6.3.9, a sentence w) 90 202 T
(as added stating that FSR.ce) 231.18 202 T
(xc and FSR.ftt are cleared by) 366.66 202 T
(FMO) 90 188 T
(Vcc and FMO) 115.4 188 T
(Vr whether or not the mo) 183.46 188 T
(v) 304.92 188 T
(e occurs.) 310.74 188 T
3 14 Q
(Change to page 121\050r141/r142\051:) 72 144.67 T
4 12 Q
(An inde) 90 124 T
(x entry for \322non-f) 128.15 124 T
(aulting loads\323 w) 213 124 T
(as \336x) 291.54 124 T
(ed in section 8.3.) 317.03 124 T
FMENDPAGE
%%EndPage: "163" 163
%%Page: "164" 164
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
72 746 540 756 R
7 X
V
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          Appendix B) 464.15 749.33 T
72 33.32 540 43.32 R
7 X
V
0 X
(164) 72 36.66 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 36.66 T
(2/9/99) 514.44 36.66 T
72 72 540 720 R
7 X
V
3 14 Q
0 X
(Change to page 151\050r142\051, A.9\050r142\051,) 72 710.67 T
4 12 Q
(In) 90 690 T
(Compare) 102.94 690 T
(and) 149.87 690 T
(Sw) 170.14 690 T
(ap) 185.35 690 T
(page:) 199.62 690 T
(Added) 228.55 690 T
(mention) 263.48 690 T
(of) 305.76 690 T
(CASL) 318.7 690 T
(and) 352.31 690 T
(CASXL) 372.58 690 T
(to) 414.85 690 T
(the) 427.13 690 T
(Programming) 444.73 690 T
(Note.) 513.67 690 T
3 14 Q
(Change to page 171) 72 632.67 T
4 12 Q
(In Anne) 90 612 T
(x A, sentence added specifying that LDFSR does not af) 128.81 612 T
(fect the upper 32 bits of FSR.) 395.14 612 T
3 14 Q
(Change to page 181\050r141/r142\051:) 72 554.67 T
4 12 Q
(\322) 90 534 T
(A.31\323 number w) 94.37 534 T
(as \336x) 174.56 534 T
(ed so it no) 200.05 534 T
(w increments to A.32. All follo) 249.42 534 T
(wing section numbers and) 399.44 534 T
(odd page headers in Anne) 90 520 T
(x A ha) 214.45 520 T
(v) 246.2 520 T
(e changed.) 252.02 520 T
3 14 Q
(Change to page 191\050r141/r142\051:) 72 462.67 T
4 12 Q
(P) 90 442 T
(age heading: \322Condition\323 --> \322Condition\323) 96.49 442 T
3 14 Q
(Change to page 195\050r141/r142\051:) 72 384.67 T
4 12 Q
(Order of instructions in Suggested Assembly Language Syntax w) 90 364 T
(as rearranged to correspond) 403.85 364 T
(to order of the instructions in the Opcode/op3/Operation table abo) 90 350 T
(v) 406.78 350 T
(e it.) 412.6 350 T
(\322more\323) 90 322 T
(and) 128.31 322 T
(\322mo) 148.64 322 T
(vrz\323,) 169.12 322 T
(as) 195.77 322 T
(the) 208.77 322 T
(assembly-language) 226.43 322 T
(mnemonic) 321.41 322 T
(and) 375.07 322 T
(its) 395.4 322 T
(synon) 409.73 322 T
(ym,) 438.22 322 T
(were) 459.56 322 T
(e) 485.87 322 T
(xchanged) 491.02 322 T
(to    correspond with the instruction name of MO) 90 308 T
(VRZ.) 324.71 308 T
(\322mo) 90 280 T
(vrne\323 and \322mo) 110.48 280 T
(vrnz\323, as the assembly-language mnemonic and its synon) 180.95 280 T
(ym, were) 456.06 280 T
(e) 90 266 T
(xchanged to    correspond with the instruction name of MO) 95.15 266 T
(VRNZ.) 378.84 266 T
3 14 Q
(Change to page 212\050r14[123]\051 A.43\050r14[12]\051/A.44\050r143\051,) 72 208.67 T
4 12 Q
(In second page of the Read State Re) 90 188 T
(gister instruction description, 4th paragraph SHOULD) 263.45 188 T
(read:) 90 174 T
(\322RDFPRS) 116.82 174 T
(w) 169.67 174 T
(aits) 178.21 174 T
(for) 197.71 174 T
(all) 214.54 174 T
(pending) 229.37 174 T
(FPops) 270.86 174 T
(**) 303.71 174 T
(and) 318.54 174 T
(loads) 338.7 174 T
(of) 366.86 174 T
(\337oating-point) 379.69 174 T
(re) 447.86 174 T
(gisters**) 457.01 174 T
(to) 503.17 174 T
(com-) 515.34 174 T
(plete before reading the FPRS re) 90 160 T
(gister) 246.79 160 T
(.) 272.8 160 T
(\323) 274.96 160 T
3 14 Q
(Change to page 216\050r142\051, A.46\050r142\051,) 72 116.67 T
4 12 Q
(REST) 90 96 T
(ORED page:) 119.12 96 T
(correct the equation with CLEANWIN to read) 183.78 96 T
(\322\050CLEANWIN < \050NWIN-) 409.39 96 T
(DO) 90 82 T
(WS-1\051\051\323) 106.91 82 T
FMENDPAGE
%%EndPage: "164" 164
%%Page: "165" 165
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          Appendix B) 464.15 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(165) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(Change to page 220\050r142\051/A.49\050r142\051) 72 682.67 T
4 12 Q
(In the third P) 90 662 T
(aragraph, the w) 152.82 662 T
(ords \322the\323 and \322and\323 were transposed in the implementation) 227 662 T
(dependenc) 90 648 T
(y description.   It no) 141.13 648 T
(w reads:) 237.49 648 T
(\322The location of the SIR_enable control) 280.81 648 T
(\337ag and the) 476.11 648 T
(means of accessing the) 90 634 T
(SIR_enable control \337ag...) 203.3 634 T
(\323) 325.45 634 T
3 14 Q
(Change to page 228\050r141/r142\051:) 72 590.67 T
4 12 Q
(Order) 90 570 T
(of) 120.4 570 T
(instructions) 132.81 570 T
(in) 191.23 570 T
(Suggested) 202.97 570 T
(Assembly) 254.72 570 T
(Language) 305.13 570 T
(Syntax) 354.86 570 T
(w) 390.61 570 T
(as) 399.16 570 T
(rearranged) 411.57 570 T
(to) 465.28 570 T
(correspond) 477.03 570 T
(to order of the instructions in the    Opcode/op3/Operation table abo) 90 556 T
(v) 415.78 556 T
(e it.) 421.6 556 T
3 14 Q
(Change to page 229\050r142\051/A.55\050r142\051,) 72 498.67 T
4 12 Q
(paragraph be) 90 478 T
(ginning \322Store inte) 152.12 478 T
(ger) 243.28 478 T
(...: load\323 changed to \322store\323) 257.94 478 T
3 14 Q
(Change to page 231\050r142\051/233\050r143\051,) 72 420.67 T
4 12 Q
(In) 90 400 T
(Anne) 102.96 400 T
(x) 128.77 400 T
(A,) 137.73 400 T
(corrected) 152.36 400 T
(SW) 199.96 400 T
(AP) 216.52 400 T
(deprecation) 234.82 400 T
(note) 293.76 400 T
(to) 317.38 400 T
(recommend) 335.61 400 T
(use) 395.22 400 T
(of) 414.18 400 T
(\322CASA\323) 427.14 400 T
(or) 472.76 400 T
(\322CASXA\323) 485.71 400 T
(\050not \322CASX\323\051    in place of SW) 90 386 T
(AP) 241.2 386 T
(.) 255.2 386 T
3 14 Q
(Change to page 234, A.58\050r14[12]\051/A.59\050r143\051) 72 328.67 T
4 12 Q
(T) 90 308 T
(agged Add:   op3 opcodes are wrong. Both should ha) 96.37 308 T
(v) 351.1 308 T
(e \3220\323 for lo) 356.92 308 T
(w-order bit \050as correctly) 410.93 308 T
(gi) 90 294 T
(v) 99.04 294 T
(en in Appendix E\051.) 104.86 294 T
3 14 Q
(Change to page 241\050r142\051, A.62\050r142\051,) 72 236.67 T
4 12 Q
(In \322Write State Re) 90 216 T
(gister\323 page, added footnote to Suggested Assembly Language Syntax) 178.8 216 T
(table,) 90 202 T
(noting) 119.26 202 T
(that) 152.86 202 T
(the) 173.79 202 T
(suggested) 191.39 202 T
(syntax) 241.65 202 T
(for) 275.91 202 T
(WRASR) 292.84 202 T
(with) 338.44 202 T
(rd=16..31) 362.71 202 T
(may) 412.4 202 T
(v) 436 202 T
(ary) 441.7 202 T
(,) 456.24 202 T
(citing) 462.17 202 T
(reference) 492.44 202 T
(to implementation dependenc) 90 188 T
(y #48. \050Suggested Assembly Language Syntax is just that --) 231.8 188 T
(*suggested* -- so isn't part of the architecture speci\336cation an) 90 174 T
(yw) 386.26 174 T
(ay) 400.8 174 T
(, b) 411.35 174 T
(ut this mak) 423.11 174 T
(es it clearer) 476.33 174 T
(that if bits are interpreted dif) 90 160 T
(ferently in the instruction, one should e) 227.34 160 T
(xpect its assembly-lan-) 415.48 160 T
(guage syntax to change, as well\051) 90 146 T
FMENDPAGE
%%EndPage: "165" 165
%%Page: "166" 166
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
72 746 540 756 R
7 X
V
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          Appendix B) 464.15 749.33 T
72 33.32 540 43.32 R
7 X
V
0 X
(166) 72 36.66 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 36.66 T
(2/9/99) 514.44 36.66 T
72 72 540 720 R
7 X
V
3 14 Q
0 X
(Change to page 242\050r142\051, A.62\050r142\051) 72 710.67 T
4 12 Q
(In \322Write State Re) 90 690 T
(gister\323 page:   In the Exceptions section, \322WRASR with rs1=16..31\323 no) 178.8 690 T
(w) 522.56 690 T
(reads \322WRASR with rd=16..31\323.) 90 676 T
3 14 Q
(Change to page 253\050r142\051) 72 618.67 T
4 12 Q
(In Anne) 90 598 T
(x C, \336x) 128.81 598 T
(ed 6 incorrect inde) 164.3 598 T
(x entries.) 253.76 598 T
3 14 Q
(Change to page 253\0504142\051) 72 554.67 T
4 12 Q
(In anne) 90 534 T
(x C, added a ne) 125.47 534 T
(w Implementation Dependenc) 199.49 534 T
(y:) 343.94 534 T
3 14 Q
(Change to page 255\050r142\051) 72 222.67 T
4 12 Q
(In Anne) 90 202 T
(x C, added implementation dependenc) 128.81 202 T
(y #126.) 312.94 202 T
3 14 Q
(Change to page 258\050r142\051) 72 158.67 T
4 12 Q
(In) 90 138 T
(D.3.3.,) 102.96 138 T
(rule) 138.6 138 T
(\0501\051,) 160.23 138 T
(the) 180.19 138 T
(te) 197.82 138 T
(xt) 206.3 138 T
(w) 218.61 138 T
(as) 227.15 138 T
(clari\336ed,) 240.12 138 T
(to) 285.41 138 T
(read:) 297.72 138 T
(\322\0501\051) 324.67 138 T
(The) 346.96 138 T
(e) 368.59 138 T
(x) 373.74 138 T
(ecution) 379.56 138 T
(of) 417.86 138 T
(Y) 430.82 138 T
(is) 442.45 138 T
(conditional) 453.43 138 T
(on) 510.4 138 T
(X,) 525.37 138 T
(and S\050Y\051 is true.) 90 124 T
(\323) 168.48 124 T
3 F
(Number) 82.17 481 T
(Category) 142.84 481 T
(Def/Ref) 209.84 488 T
(page #) 213 474 T
(Description) 370.84 481 T
4 F
(127) 78 450 T
(f) 141 450 T
(52,56) 204 450 T
(The presence and semantics of) 270 450 T
(PST) 420.29 450 T
(A) 439.85 450 T
(TE.PID1 and) 447.18 450 T
(PST) 270 436 T
(A) 289.56 436 T
(TE.PID0 are) 296.89 436 T
(implementation-dependent. The) 360.54 436 T
(presence of TST) 270 422 T
(A) 348.19 422 T
(TE bits 19 and) 355.52 422 T
(18) 428.86 422 T
(is) 424.77 422 T
(implementation-dependent.) 416.68 422 T
(If PST) 270 408 T
(A) 300.55 408 T
(TE bit 11 \05010\051 is) 307.88 408 T
(implemented,) 390.22 408 T
(TST) 453.98 408 T
(A) 474.2 408 T
(TE) 481.54 408 T
(bit) 494.3 408 T
(19) 505.08 408 T
(\05018\051) 515.19 408 T
(shall be implemented and contain) 270 394 T
(the) 434.32 394 T
(state) 451.85 394 T
(of) 476.71 394 T
(PST) 489.58 394 T
(A) 509.14 394 T
(TE) 516.47 394 T
(bit 11 \05010\051) 270 380 T
(from the pre) 323.66 380 T
(vious trap le) 382.68 380 T
(v) 441.71 380 T
(el.) 447.53 380 T
(If PST) 270 352 T
(A) 300.55 352 T
(TE bit 11 \05010\051 is not) 307.88 352 T
(implemented,) 408.55 352 T
(TST) 475.85 352 T
(A) 496.07 352 T
(TE) 503.4 352 T
(bit) 519.7 352 T
(19 \05018\051) 270 338 T
(shall read as zero. Softw) 339 338 T
(are) 456.52 338 T
(intended to) 474.17 338 T
(run on multiple) 270 324 T
(implementations should only) 347 324 T
(write) 492.35 324 T
(these bits to v) 270 310 T
(alues) 336.04 310 T
(pre) 363.7 310 T
(viously read from PST) 378.72 310 T
(A) 486.6 310 T
(TE,) 493.93 310 T
(or) 514.6 310 T
(to) 524.63 310 T
(zeroes.) 270 296 T
72 503.75 72 274.25 2 L
V
0.5 H
0 Z
N
135 504.25 135 273.75 2 L
V
N
198 504.25 198 273.75 2 L
V
N
261 504.25 261 273.75 2 L
V
N
540 503.75 540 274.25 2 L
V
N
71.75 504 540.25 504 2 L
V
N
72.25 465.25 539.75 465.25 2 L
V
N
72.25 462.75 539.75 462.75 2 L
V
N
71.75 274 540.25 274 2 L
V
N
FMENDPAGE
%%EndPage: "166" 166
%%Page: "167" 167
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          Appendix B) 464.15 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(167) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
3 14 Q
(Change to page 268\050r142\051) 72 710.67 T
4 12 Q
(In table 32, as a pri) 90 690 T
(vile) 181.68 690 T
(ged instruction, \322RDPR\323 should be listed with a superscript \322P\323.) 199.5 690 T
3 14 Q
(Change to page 290\050r142\051) 72 632.67 T
4 12 Q
(In) 90 612 T
(section) 102.77 612 T
(G,) 139.54 612 T
(T) 153.98 612 T
(able) 160.35 612 T
(43:) 183.12 612 T
(insert) 201.23 612 T
(\322#\323) 230.67 612 T
(before) 250.1 612 T
(the) 283.53 612 T
(\322ASI\323) 300.97 612 T
(in) 333.73 612 T
(the) 345.84 612 T
(compare-and-sw) 363.28 612 T
(ap) 443.13 612 T
(synthetic) 457.23 612 T
(instruc-) 503.34 612 T
(tion entries) 90 598 T
3 14 Q
(Change to page 312\050r142\051) 72 540.67 T
4 12 Q
(In Anne) 90 520 T
(x I, Missing w) 128.81 520 T
(ord \322not\323 added to Compatibility Note.) 198.02 520 T
FMENDPAGE
%%EndPage: "167" 167
%%Page: "168" 168
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
72 746 540 756 R
7 X
V
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          Appendix B) 464.15 749.33 T
72 33.32 540 43.32 R
7 X
V
0 X
(168) 72 36.66 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 36.66 T
(2/9/99) 514.44 36.66 T
72 72 540 720 R
7 X
V
FMENDPAGE
%%EndPage: "168" 168
%%Page: "169" 169
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
72 594 540 606 C
0 0 0 1 0 0 0 1 K
72 605 540 605 2 L
1 H
2 Z
0 X
N
72 602 540 602 2 L
N
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
0 18 Q
0 X
(Inde) 491.04 612 T
(x) 529.92 612 T
72 553 540 565 C
0 0 0 1 0 0 0 1 K
72 564 540 564 2 L
1 H
2 Z
0 X
N
72 561 540 561 2 L
N
-45 -45 657 837 C
72 72 540 540 R
7 X
V
0.5 H
2 Z
0 X
N
72 648 540 720 R
7 X
V
0 X
N
0 0 0 1 0 0 0 1 K
0 100 Q
(V9) 132 164 T
0 18 Q
(SP) 337.19 85.7 T
(ARC INTERNA) 354.83 85.7 T
(TIONAL) 469.58 85.7 T
FMENDPAGE
%%EndPage: "169" 169
%%Page: "170" 170
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
FMENDPAGE
%%EndPage: "170" 170
%%Page: "171" 171
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          INDEX) 482.78 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(171) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(Symbols) 72 676 T
(, LDQ 36) 72 662 T
(Numerics) 72 648 T
(16bit implementation 25) 72 634 T
(A) 72 620 T
(Address space identifier 27) 72 606 T
(aex 26) 72 592 T
(aexc 95) 72 578 T
(AG 162) 72 564 T
(AM 162) 72 550 T
(and 90) 72 536 T
(ANSI/IEEE 24) 72 522 T
(ANSI/IEEE Standard 754-1985 44, 91) 72 508 T
(AS_IF 28) 72 494 T
(ASI 27, 28, 39, 96, 109, 162, 167) 72 480 T
(ASI_AS_IF_USER_PRIMARY 27, 96) 72 466 T
(ASI_AS_IF_USER_PRIMARY_LITTLE) 72 452 T
(27,) 276.17 452 T
(96) 294 452 T
(ASI_AS_IF_USER_SECONDARY 28, 96) 72 438 T
(ASI_AS_IF_USER_SECONDARY_LITTLE) 72 424 T
(28, 96) 108 410 T
(ASI_NUCLEUS 28, 96) 72 396 T
(ASI_NUCLEUS_LITTLE 28, 96) 72 382 T
(ASI_PRIMARY 27, 39, 96, 109) 72 368 T
(ASI_PRIMARY_LITTLE 27, 39, 96) 72 354 T
(ASI_PRIMARY_NOFAULT 27, 96) 72 340 T
(ASI_PRIMARY_NOFAULT_LITTLE 28, 96) 72 326 T
(ASI_SECONDARY 28, 96) 72 312 T
(ASI_SECONDARY_LITTLE 28, 96) 72 298 T
(ASI_SECONDARY_NOFAULT 28, 96) 72 284 T
(ASI_SECONDARY_NOFAULT_LITTLE) 72 270 T
(28,) 291 270 T
(96) 108 256 T
(ASR 25, 32, 93, 100, 101) 72 242 T
(ASR24 25) 72 228 T
(ASR25 25) 72 214 T
(ASR26 25) 72 200 T
(ASR27 25) 72 186 T
(ASR28 25) 72 172 T
(ASR29 25) 72 158 T
(ASR31 25) 72 144 T
(ASRs 92, 93, 100) 72 130 T
(Assembly Language Syntax 165) 72 116 T
(associated deferred-trap queues 29) 72 102 T
(async_data_error 30) 72 88 T
(audience 19) 306 676 T
(B) 306 662 T
(bge 90) 306 648 T
(bne 90) 306 634 T
(C) 306 620 T
(CALL 39, 109) 306 606 T
(CANRESTORE 163) 306 592 T
(CANSAVE 163) 306 578 T
(CASA 165) 306 564 T
(CASX 165) 306 550 T
(CASXA 165) 306 536 T
(ccelerated emulation trap 31) 306 522 T
(CCR 162) 306 508 T
(cex 95) 306 494 T
(cexc 26, 95) 306 480 T
(check_illegal_done_retry 90) 306 466 T
(check_illegal_saved_restored 90) 306 452 T
(Chip_crossing_errors 29) 306 438 T
(circular stack 24) 306 424 T
(CLE 162) 306 410 T
(clean_window 101) 306 396 T
(cleaning 33) 306 382 T
(CLEANWIN 40) 306 368 T
(CLEANWIN register 40) 306 354 T
(CLEAR_SOFTINT 93, 101) 306 340 T
(contents of SCD 2.2 19) 306 326 T
(corrected_ECC_error 98) 306 312 T
(CPU 25, 28, 29, 31, 37, 157) 306 298 T
(CPU_HALTED 31) 306 284 T
(CPU_xing 29, 30) 306 270 T
(D) 306 256 T
(d LDD 35) 306 242 T
(Data access 100) 306 228 T
(data_access_exception 99) 306 214 T
(data_access_MMU_miss 30, 33, 100, 102) 306 200 T
(data_breakpoin 30) 306 186 T
(data_breakpoint 27, 29) 306 172 T
(deferred 30) 306 158 T
(Deferred trap queues 29) 306 144 T
(deferred-trap queue 27) 306 130 T
(definition of audience 19) 306 116 T
(definition of purpose 19) 306 102 T
(DISPATCH_CONTROL_REG 93) 306 88 T
7 14 Q
(Index) 72 710.67 T
FMENDPAGE
%%EndPage: "171" 171
%%Page: "172" 172
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          INDEX) 482.78 749.33 T
(172) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
72 63 540 63 2 L
0.5 H
2 Z
N
72 738 540 738 2 L
N
4 12 Q
(disrupting 30) 72 712 T
(division_by_zero 29, 97) 72 698 T
(DMA 38, 108) 72 684 T
(DONE 90) 72 670 T
(doubleword-aligned 36) 72 656 T
(E) 72 642 T
(ECC_trap 30) 72 628 T
(error 97) 72 614 T
(Error logging 97) 72 600 T
(error state 31) 72 586 T
(Error_state 31, 99) 72 572 T
(error_state 31, 99, 107) 72 558 T
(F) 72 544 T
(F{i,x}TOq 43, 89) 72 530 T
(F{s,d} 91) 72 516 T
(F{s,d}TOq 43, 89) 72 502 T
(FABSq 43, 89) 72 488 T
(FADD 91) 72 474 T
(FADDq 43, 89) 72 460 T
(fast_data_access_MMU_miss 98) 72 446 T
(fast_data_access_protection 98) 72 432 T
(fast_instruction_access_MMU_miss 98) 72 418 T
(Fault Address Register 25) 72 404 T
(FCMP{E}q 43, 89) 72 390 T
(FDIV 27, 44, 91, 92) 72 376 T
(FDIVq 90) 72 362 T
(FdMULq 43, 89) 72 348 T
(FdTOs 91) 72 334 T
(fetches 109) 72 320 T
(FFF0 94) 72 306 T
(FFFF 94) 72 292 T
(Floating-Point 24) 72 278 T
(floating-point 32, 91) 72 264 T
(Floating-point underflow 33) 72 250 T
(FLUSH 31, 32, 38, 99, 108) 72 236 T
(flush 31) 72 222 T
(FMOVc 163) 72 208 T
(FMOVcc 163) 72 194 T
(FMOVq 43, 89) 72 180 T
(FMOVqcc 43, 89) 72 166 T
(FMOVqr 43, 89) 72 152 T
(FMOVr 163) 72 138 T
(FMUL 91, 92) 72 124 T
(FMULq 89) 72 110 T
(FNEGq 43, 89) 72 96 T
(FNULq 43) 72 82 T
(FP 44, 89) 306 712 T
(fp_exception_othe 36) 306 698 T
(fp_exception_other 23, 27, 29, 36, 95) 306 684 T
(FPQ 27) 306 670 T
(FPU 24, 26, 27, 94, 95, 100) 306 656 T
(FPU TEM 95) 306 642 T
(FPU trap 32) 306 628 T
(FQ 27, 95) 306 614 T
(FqTO 43) 306 600 T
(FqTO{i,x} 89) 306 586 T
(FqTO{s,d} 89) 306 572 T
(FSQRT 91) 306 558 T
(fsqrtd 23) 306 544 T
(FSQRTq 44, 90) 306 530 T
(fsqrts 23) 306 516 T
(FSR 26, 27, 94) 306 502 T
(FSR.cexc 163) 306 488 T
(FSR.ft 23) 306 474 T
(FSR.ftt 23, 27, 29, 95, 163) 306 460 T
(FSR.NS 94) 306 446 T
(FSR.VER 94) 306 432 T
(FSR.ver 26, 94) 306 418 T
(FSR_nonstandard_fp 26, 94) 306 404 T
(FSUBq 43, 89) 306 390 T
(Fujitsu 34) 306 376 T
(G) 306 362 T
(GRAPHICS_STATUS_REG 93) 306 348 T
(H) 306 334 T
(HAL 25, 31, 35, 38, 157) 306 320 T
(HAL Computer Systems 23, 38, 67, 137) 306 306 T
(hex 102) 306 292 T
(I) 306 278 T
(I/O register 92) 306 264 T
(I/O registers 25, 92) 306 250 T
(IE 162) 306 236 T
(IEEE 94) 306 222 T
(IEEE 754 24, 33, 101) 306 208 T
(IEEE 754-1985 26) 306 194 T
(IEEE Standard 754-1985 26, 94) 306 180 T
(IEEE Std 754-1985 24, 91, 95) 306 166 T
(IEEE Std. 754-1985 27) 306 152 T
(illegal_instructio 32) 306 138 T
(illegal_instruction 23, 27, 31, 32, 34, 95, 99) 306 124 T
(IMPDEP1 35, 103) 306 110 T
(IMPDEP2 35, 103) 306 96 T
(IMPL. DEP 162) 306 82 T
FMENDPAGE
%%EndPage: "172" 172
%%Page: "173" 173
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          INDEX) 482.78 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(173) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(impl. dep 96) 72 712 T
(implementation-dependent 108) 72 698 T
(Index 19) 72 684 T
(instruction_access_error 97) 72 670 T
(instruction_access_MMU_miss 30) 72 656 T
(internal_processor_error 30) 72 642 T
(Interrupt 97) 72 628 T
(interrupt 98) 72 614 T
(interrupt_vector 98) 72 600 T
(Introduction 19) 72 586 T
(IO_parity 30) 72 572 T
(IU 24, 26, 90, 94) 72 558 T
(IU registers 24) 72 544 T
(J) 72 530 T
(JEDEC 34, 102, 157) 72 516 T
(JMPL 39, 109) 72 502 T
(K) 72 488 T
(Kernel 23) 72 474 T
(kernel 24) 72 460 T
(L) 72 446 T
(Latency 38) 72 432 T
(ld 90) 72 418 T
(LDD 23, 25, 31, 105) 72 404 T
(LDDA 35, 105) 72 390 T
(ldda 23) 72 376 T
(LDDF 35, 105) 72 362 T
(LDDF_mem_address_not_aligned 35, 105) 72 348 T
(LDDFA 35, 105) 72 334 T
(LDQF 36, 43, 89, 106) 72 320 T
(LDQF_mem_address_not_aligned 30, 36, 106) 72 306 T
(LDQFA 36, 43, 89, 106) 72 292 T
(LE 28) 72 278 T
(Load/Store ordering 36) 72 264 T
(loads 109) 72 250 T
(LSO 36) 72 236 T
(M) 72 222 T
(M 38) 72 208 T
(mask-level 34) 72 194 T
(MAXTL 97, 99) 72 180 T
(mem_address_not_aligned 29, 97) 72 166 T
(MM 37, 162) 72 152 T
(MMU 25, 28, 37, 107) 72 138 T
(multiprocessor 38) 72 124 T
(N) 72 110 T
(no-fault-only 99) 72 96 T
(non-cacheable 92, 109) 72 82 T
(Non-faulting 37) 306 712 T
(Non-faulting Load 107) 306 698 T
(non-faulting loads 163) 306 684 T
(non-privileged mode 28) 306 670 T
(Non-Restricted 28) 306 656 T
(nonstandard mode 24) 306 642 T
(NOP 33, 34, 102, 107) 306 628 T
(nop 90) 306 614 T
(not_illegal 90) 306 600 T
(NR 28) 306 586 T
(NS 26, 94) 306 572 T
(NWINDOW 40) 306 558 T
(NWINDOWS 24, 90, 163) 306 544 T
(NWINDOWS-1 40, 163) 306 530 T
(O) 306 516 T
(Opcode 165) 306 502 T
(organization 19) 306 488 T
(OTHERWIN 163) 306 474 T
(overflowing 34) 306 460 T
(P) 306 446 T
(PA_watchpoint 98) 306 432 T
(Partial Store Order 36, 106) 306 418 T
(PC 109) 306 404 T
(PEF 162) 306 390 T
(PERF_CONTROL_REG 93) 306 376 T
(PERF_COUNTER 93) 306 362 T
(PID0 162) 306 348 T
(PID1 162) 306 334 T
(PIL 29) 306 320 T
(PO 28) 306 306 T
(POPC 43, 89) 306 292 T
(popc 23) 306 278 T
(POR 31) 306 264 T
(Power-on Reset 31) 306 250 T
(precise 30) 306 236 T
(Preface 19) 306 222 T
(PREFETCH 33, 102) 306 208 T
(Prefetch 34, 37, 107) 306 194 T
(PREFETCHA 33, 102) 306 180 T
(prgorammed_emulation_trap 30) 306 166 T
(PRIV 162) 306 152 T
(privileged status 25) 306 138 T
(privileged_action 28) 306 124 T
(privileged_opcode 90) 306 110 T
(processor cycles 34) 306 96 T
(Program Order 28) 306 82 T
FMENDPAGE
%%EndPage: "173" 173
%%Page: "174" 174
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          INDEX) 482.78 749.33 T
(174) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(2/9/99) 514.44 47.33 T
72 63 540 63 2 L
0.5 H
2 Z
N
72 738 540 738 2 L
N
4 12 Q
(PSO 36, 106) 72 712 T
(PSTATE 39, 40, 109, 110, 162, 163, 166) 72 698 T
(PSTATE.AM 39, 109) 72 684 T
(PSTATE.IE 29, 97) 72 670 T
(PSTATE.MM 38, 108) 72 656 T
(PSTATE.PID 39) 72 642 T
(PSTATE.PID0 110, 162) 72 628 T
(PSTATE.PID1 39, 110, 162) 72 614 T
(PSTATE.PRIV 28, 96) 72 600 T
(PSTATE.RED 97) 72 586 T
(purpose 19) 72 572 T
(Q) 72 558 T
(quad operands 23) 72 544 T
(quadword-aligned 36) 72 530 T
(R) 72 516 T
(r LDD 35) 72 502 T
(r Relaxed Memory Orde 36) 72 488 T
(RDASR 32, 100) 72 474 T
(RDPC 39, 109) 72 460 T
(RDPR 27, 95, 167) 72 446 T
(rdpr 90) 72 432 T
(RED 162) 72 418 T
(RED_alert 30) 72 404 T
(RED_MODE 37) 72 390 T
(RED_state 36, 37, 106, 107) 72 376 T
(Relaxed Memory Order 36, 106) 72 362 T
(Reset trap 98) 72 348 T
(reset trap 98) 72 334 T
(RESTORED 40, 90, 163) 72 320 T
(RETRY 90) 72 306 T
(RIVILEGED_OPCODE_HANDLER 90) 72 292 T
(RMO 36, 106, 108) 72 278 T
(rounding 33) 72 264 T
(RSTVaddr 37, 106, 107) 72 250 T
(S) 72 236 T
(SAVED 90) 72 222 T
(second-sourced chip 34) 72 208 T
(sequence_error 27) 72 194 T
(SET_SOFTIN 101) 72 180 T
(SET_SOFTINT 93) 72 166 T
(setx 90) 72 152 T
(SIR 25) 72 138 T
(SIR_enable 37, 107, 165) 72 124 T
(SOFTINT_REG 93, 101) 72 110 T
(Software 25) 72 96 T
(Software Installation 19) 72 82 T
(SP 91, 92) 306 712 T
(SPARC 89, 90) 306 698 T
(SPARC) 306 684 T
(International) 348.68 684 T
(23,) 414.67 684 T
(34,) 434.33 684 T
(67,) 454 684 T
(89,) 473.67 684 T
(102,) 493.33 684 T
(137,) 519 684 T
(157) 342 670 T
(Sparc6 28) 306 656 T
(SPARC64 25, 27, 28, 30, 31, 35, 38, 157) 306 642 T
(Sparc64) 306 628 T
(23,) 348.02 628 T
(24,) 365.72 628 T
(26,) 383.42 628 T
(28,) 401.11 628 T
(29,) 418.81 628 T
(30,) 436.51 628 T
(31,) 454.21 628 T
(32,) 471.91 628 T
(33,) 489.6 628 T
(34,) 507.3 628 T
(35,) 525 628 T
(36, 37, 38, 39, 40, 67, 137) 342 614 T
(Sparc64 Processor User Guide 35) 306 600 T
(SPARC-V9 26, 28, 30, 38, 39, 40, 97, 98, 109) 306 586 T
(Sparc-V9 23, 28) 306 572 T
(srl 90) 306 558 T
(State Control Register 25) 306 544 T
(STD 23, 25, 31, 35, 105) 306 530 T
(std 23) 306 516 T
(STDA 35, 105) 306 502 T
(stda 23) 306 488 T
(STDF 36, 105, 106) 306 474 T
(STDF_mem_address_not_aligned 36, 105, 106) 306 460 T
(STDFA 36, 105, 106) 306 446 T
(STO 36) 306 432 T
(store 109) 306 418 T
(Store ordering 36) 306 404 T
(STP 1030BGA 43) 306 390 T
(STQD_mem_address_not_aligned 30) 306 376 T
(STQF 36, 43, 89, 106) 306 362 T
(STQF_mem_address_not_aligned 36, 106) 306 348 T
(STQFA 36, 43, 89, 106) 306 334 T
(subcc 90) 306 320 T
(SUN 89, 113) 306 306 T
(Sun Microsystems 157) 306 292 T
(Sun Microsystems, Inc 89) 306 278 T
(SWAP 165) 306 264 T
(T) 306 250 T
(TEM 26, 27, 95) 306 236 T
(TICK 34, 102) 306 222 T
(TICK.counter 102) 306 208 T
(TICK_CMPR_REG 93) 306 194 T
(tininess 24, 33) 306 180 T
(TL 39, 99, 109, 162) 306 166 T
(TLE 162) 306 152 T
(TNPC 39) 306 138 T
(TPC 29, 39) 306 124 T
(Trap precision 97) 306 110 T
(Trapped Underflow 24) 306 96 T
(TSTAT 162) 306 82 T
FMENDPAGE
%%EndPage: "174" 174
%%Page: "175" 175
612 792 0 FMBEGINPAGE
0 FrameSetSepColors
FrameNoSep
-45 -45 657 837 C
0 0 0 1 0 0 0 1 K
3 10 Q
0 X
(SPARC International) 72 749.33 T
(          INDEX) 482.78 749.33 T
(2/9/99) 72 47.33 T
(Implementation Characteristics of Current SPARC-V9-Based Products) 153.38 47.33 T
(175) 525 47.33 T
72 738 540 738 2 L
0.5 H
2 Z
N
72 63 540 63 2 L
N
4 12 Q
(TSTATE 39, 40, 109, 110, 162) 72 712 T
(TT 30, 98) 72 698 T
(U) 72 684 T
(UFM=0 24) 72 670 T
(UFM=1 24) 72 656 T
(UltraSPARC 157) 72 642 T
(ULTRASPARC II 89, 113) 72 628 T
(UltraSPARC II 157) 72 614 T
(Ultra-SPARC-I 43) 72 600 T
(UltraSPARC-I 43) 72 586 T
(UltraSPARC-II) 72 572 T
(89,) 149.37 572 T
(91,) 167.07 572 T
(92,) 184.78 572 T
(93,) 202.48 572 T
(94,) 220.18 572 T
(95,) 237.89 572 T
(96,) 255.59 572 T
(97,) 273.3 572 T
(98,) 291 572 T
(99,) 108 558 T
(100,) 128.14 558 T
(101,) 154.29 558 T
(102,) 180.43 558 T
(103,) 206.57 558 T
(105,) 232.71 558 T
(106,) 258.86 558 T
(107,) 285 558 T
(108, 109, 110) 108 544 T
(unfinished_FPop 27, 29) 72 530 T
(unimplemented exception 24) 72 516 T
(unimplemented_FPop 23) 72 502 T
(unimplemented_LDD 23, 25, 35, 105) 72 488 T
(unimplemented_STD 23, 25, 35, 105) 72 474 T
(Untrapped Underflow 24) 72 460 T
(V) 72 446 T
(V \050Vendor-specific\051 28) 72 432 T
(VA_watchpoint 98) 72 418 T
(Vendor-specific 28) 72 404 T
(VER.impl 26, 93, 157) 72 390 T
(VER.manuf 34, 102, 157) 72 376 T
(W) 72 362 T
(watchdog 31) 72 348 T
(Watchdog reset 31) 72 334 T
(watchdog_reset 99) 72 320 T
(WDR 31) 72 306 T
(Window State Registers 163) 72 292 T
(WRASR 25, 32, 100, 101, 165, 166) 72 278 T
(Write State Register 165, 166) 72 264 T
(write-only register 25) 72 250 T
(X) 72 236 T
(XIR 37) 72 222 T
(xor 32, 100) 72 208 T
FMENDPAGE
%%EndPage: "175" 175
%%Trailer
FMENDDOCUMENT
%%BoundingBox: 0 0 612 792
%%PageOrder: Ascend
%%Pages: 175
%%DocumentFonts: AvantGarde-Demi
%%+ Palatino-Bold
%%+ Palatino-Roman
%%+ Times-Bold
%%+ Times-Roman
%%+ Times-Italic
%%+ Courier
%%+ Times-BoldItalic
%%DocumentNeedsFonts: AvantGarde-Demi
%%+ Palatino-Bold
%%+ Palatino-Roman
%%+ Times-Bold
%%+ Times-Roman
%%+ Times-Italic
%%+ Courier
%%+ Times-BoldItalic
%%DocumentSuppliedFonts:
%%EOF
