{
  "design": {
    "design_info": {
      "boundary_crc": "0xD1ECBA9DB354B700",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../SDF_proj_v3.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "SDF_Top_0": "",
      "clk_wiz": "",
      "rst_clk_wiz_100M": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "go_data_counter_0": {
        "direction": "I"
      },
      "Im_Data_in_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "Re_Data_in_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "Re_Data_out_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "Im_Data_out_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "SDF_Top_0": {
        "vlnv": "xilinx.com:module_ref:SDF_Top:1.0",
        "xci_name": "design_1_SDF_Top_0_0",
        "xci_path": "ip\\design_1_SDF_Top_0_0\\design_1_SDF_Top_0_0.xci",
        "inst_hier_path": "SDF_Top_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "8"
          },
          "FFT_TOT_POINTS": {
            "value": "4096"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SDF_Top",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "go_data_counter": {
            "direction": "I"
          },
          "Re_Data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Im_Data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Re_Data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "Im_Data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0",
        "xci_path": "ip\\design_1_clk_wiz_0\\design_1_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_100M_0",
        "xci_path": "ip\\design_1_rst_clk_wiz_100M_0\\design_1_rst_clk_wiz_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_100M",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "nets": {
      "Im_Data_in_0_1": {
        "ports": [
          "Im_Data_in_0",
          "SDF_Top_0/Im_Data_in"
        ]
      },
      "Re_Data_in_0_1": {
        "ports": [
          "Re_Data_in_0",
          "SDF_Top_0/Re_Data_in"
        ]
      },
      "SDF_Top_0_Im_Data_out": {
        "ports": [
          "SDF_Top_0/Im_Data_out",
          "Im_Data_out_0"
        ]
      },
      "SDF_Top_0_Re_Data_out": {
        "ports": [
          "SDF_Top_0/Re_Data_out",
          "Re_Data_out_0"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "SDF_Top_0/clk",
          "rst_clk_wiz_100M/slowest_sync_clk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "go_data_counter_0_1": {
        "ports": [
          "go_data_counter_0",
          "SDF_Top_0/go_data_counter"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz/reset",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_100M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_reset",
          "SDF_Top_0/reset"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      }
    }
  }
}